
008Menu_LED_RTC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000934c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  080094dc  080094dc  0000a4dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009910  08009910  0000b080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009910  08009910  0000a910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009918  08009918  0000b080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009918  08009918  0000a918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800991c  0800991c  0000a91c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08009920  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b080  2**0
                  CONTENTS
 10 .bss          00013054  20000080  20000080  0000b080  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200130d4  200130d4  0000b080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b080  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001703a  00000000  00000000  0000b0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003a5f  00000000  00000000  000220ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014e8  00000000  00000000  00025b50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001036  00000000  00000000  00027038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026145  00000000  00000000  0002806e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019d89  00000000  00000000  0004e1b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e3093  00000000  00000000  00067f3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014afcf  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005f9c  00000000  00000000  0014b014  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000070  00000000  00000000  00150fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080094c4 	.word	0x080094c4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	080094c4 	.word	0x080094c4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <led_effect_stop>:
 */

#include "main.h"

void led_effect_stop(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b084      	sub	sp, #16
 80005d0:	af02      	add	r7, sp, #8
	for(int i = 0 ; i < 4 ; i++)
 80005d2:	2300      	movs	r3, #0
 80005d4:	607b      	str	r3, [r7, #4]
 80005d6:	e00e      	b.n	80005f6 <led_effect_stop+0x2a>
		xTimerStop(handle_led_timer[i],portMAX_DELAY);
 80005d8:	4a0b      	ldr	r2, [pc, #44]	@ (8000608 <led_effect_stop+0x3c>)
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80005e0:	f04f 33ff 	mov.w	r3, #4294967295
 80005e4:	9300      	str	r3, [sp, #0]
 80005e6:	2300      	movs	r3, #0
 80005e8:	2200      	movs	r2, #0
 80005ea:	2103      	movs	r1, #3
 80005ec:	f006 fe46 	bl	800727c <xTimerGenericCommandFromTask>
	for(int i = 0 ; i < 4 ; i++)
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	3301      	adds	r3, #1
 80005f4:	607b      	str	r3, [r7, #4]
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	2b03      	cmp	r3, #3
 80005fa:	dded      	ble.n	80005d8 <led_effect_stop+0xc>
}
 80005fc:	bf00      	nop
 80005fe:	bf00      	nop
 8000600:	3708      	adds	r7, #8
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	20000128 	.word	0x20000128

0800060c <led_effect>:

void led_effect(int n )
{
 800060c:	b590      	push	{r4, r7, lr}
 800060e:	b085      	sub	sp, #20
 8000610:	af02      	add	r7, sp, #8
 8000612:	6078      	str	r0, [r7, #4]
	led_effect_stop();
 8000614:	f7ff ffda 	bl	80005cc <led_effect_stop>
	xTimerStart(handle_led_timer[n-1], portMAX_DELAY);
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	3b01      	subs	r3, #1
 800061c:	4a08      	ldr	r2, [pc, #32]	@ (8000640 <led_effect+0x34>)
 800061e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8000622:	f005 fd23 	bl	800606c <xTaskGetTickCount>
 8000626:	4602      	mov	r2, r0
 8000628:	f04f 33ff 	mov.w	r3, #4294967295
 800062c:	9300      	str	r3, [sp, #0]
 800062e:	2300      	movs	r3, #0
 8000630:	2101      	movs	r1, #1
 8000632:	4620      	mov	r0, r4
 8000634:	f006 fe22 	bl	800727c <xTimerGenericCommandFromTask>
}
 8000638:	bf00      	nop
 800063a:	370c      	adds	r7, #12
 800063c:	46bd      	mov	sp, r7
 800063e:	bd90      	pop	{r4, r7, pc}
 8000640:	20000128 	.word	0x20000128

08000644 <turn_off_all_leds>:

void turn_off_all_leds(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin,GPIO_PIN_RESET);
 8000648:	2200      	movs	r2, #0
 800064a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800064e:	480b      	ldr	r0, [pc, #44]	@ (800067c <turn_off_all_leds+0x38>)
 8000650:	f001 ff66 	bl	8002520 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin,GPIO_PIN_RESET);
 8000654:	2200      	movs	r2, #0
 8000656:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800065a:	4808      	ldr	r0, [pc, #32]	@ (800067c <turn_off_all_leds+0x38>)
 800065c:	f001 ff60 	bl	8002520 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin,GPIO_PIN_RESET);
 8000660:	2200      	movs	r2, #0
 8000662:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000666:	4805      	ldr	r0, [pc, #20]	@ (800067c <turn_off_all_leds+0x38>)
 8000668:	f001 ff5a 	bl	8002520 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin,GPIO_PIN_RESET);
 800066c:	2200      	movs	r2, #0
 800066e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000672:	4802      	ldr	r0, [pc, #8]	@ (800067c <turn_off_all_leds+0x38>)
 8000674:	f001 ff54 	bl	8002520 <HAL_GPIO_WritePin>
}
 8000678:	bf00      	nop
 800067a:	bd80      	pop	{r7, pc}
 800067c:	40020c00 	.word	0x40020c00

08000680 <turn_on_all_leds>:

void turn_on_all_leds(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin,GPIO_PIN_SET);
 8000684:	2201      	movs	r2, #1
 8000686:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800068a:	480b      	ldr	r0, [pc, #44]	@ (80006b8 <turn_on_all_leds+0x38>)
 800068c:	f001 ff48 	bl	8002520 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin,GPIO_PIN_SET);
 8000690:	2201      	movs	r2, #1
 8000692:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000696:	4808      	ldr	r0, [pc, #32]	@ (80006b8 <turn_on_all_leds+0x38>)
 8000698:	f001 ff42 	bl	8002520 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin,GPIO_PIN_SET);
 800069c:	2201      	movs	r2, #1
 800069e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80006a2:	4805      	ldr	r0, [pc, #20]	@ (80006b8 <turn_on_all_leds+0x38>)
 80006a4:	f001 ff3c 	bl	8002520 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin,GPIO_PIN_SET);
 80006a8:	2201      	movs	r2, #1
 80006aa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80006ae:	4802      	ldr	r0, [pc, #8]	@ (80006b8 <turn_on_all_leds+0x38>)
 80006b0:	f001 ff36 	bl	8002520 <HAL_GPIO_WritePin>
}
 80006b4:	bf00      	nop
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	40020c00 	.word	0x40020c00

080006bc <turn_on_odd_leds>:

void turn_on_odd_leds(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD3_GPIO_Port, LED1,GPIO_PIN_SET);
 80006c0:	2201      	movs	r2, #1
 80006c2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80006c6:	480b      	ldr	r0, [pc, #44]	@ (80006f4 <turn_on_odd_leds+0x38>)
 80006c8:	f001 ff2a 	bl	8002520 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD4_GPIO_Port, LED2,GPIO_PIN_RESET);
 80006cc:	2200      	movs	r2, #0
 80006ce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80006d2:	4808      	ldr	r0, [pc, #32]	@ (80006f4 <turn_on_odd_leds+0x38>)
 80006d4:	f001 ff24 	bl	8002520 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD5_GPIO_Port, LED3,GPIO_PIN_SET);
 80006d8:	2201      	movs	r2, #1
 80006da:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80006de:	4805      	ldr	r0, [pc, #20]	@ (80006f4 <turn_on_odd_leds+0x38>)
 80006e0:	f001 ff1e 	bl	8002520 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD6_GPIO_Port, LED4,GPIO_PIN_RESET);
 80006e4:	2200      	movs	r2, #0
 80006e6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80006ea:	4802      	ldr	r0, [pc, #8]	@ (80006f4 <turn_on_odd_leds+0x38>)
 80006ec:	f001 ff18 	bl	8002520 <HAL_GPIO_WritePin>
}
 80006f0:	bf00      	nop
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	40020c00 	.word	0x40020c00

080006f8 <turn_on_even_leds>:


void turn_on_even_leds(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD3_GPIO_Port, LED1,GPIO_PIN_RESET);
 80006fc:	2200      	movs	r2, #0
 80006fe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000702:	480b      	ldr	r0, [pc, #44]	@ (8000730 <turn_on_even_leds+0x38>)
 8000704:	f001 ff0c 	bl	8002520 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD4_GPIO_Port, LED2,GPIO_PIN_SET);
 8000708:	2201      	movs	r2, #1
 800070a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800070e:	4808      	ldr	r0, [pc, #32]	@ (8000730 <turn_on_even_leds+0x38>)
 8000710:	f001 ff06 	bl	8002520 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD5_GPIO_Port, LED3,GPIO_PIN_RESET);
 8000714:	2200      	movs	r2, #0
 8000716:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800071a:	4805      	ldr	r0, [pc, #20]	@ (8000730 <turn_on_even_leds+0x38>)
 800071c:	f001 ff00 	bl	8002520 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD6_GPIO_Port, LED4,GPIO_PIN_SET);
 8000720:	2201      	movs	r2, #1
 8000722:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000726:	4802      	ldr	r0, [pc, #8]	@ (8000730 <turn_on_even_leds+0x38>)
 8000728:	f001 fefa 	bl	8002520 <HAL_GPIO_WritePin>
}
 800072c:	bf00      	nop
 800072e:	bd80      	pop	{r7, pc}
 8000730:	40020c00 	.word	0x40020c00

08000734 <LED_control>:

void LED_control( int value )
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b084      	sub	sp, #16
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  for(int i = 0 ; i < 4 ; i++)
 800073c:	2300      	movs	r3, #0
 800073e:	60fb      	str	r3, [r7, #12]
 8000740:	e014      	b.n	800076c <LED_control+0x38>
	  HAL_GPIO_WritePin(LD3_GPIO_Port, (LED1 << i), ((value >> i)& 0x1));
 8000742:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	fa02 f303 	lsl.w	r3, r2, r3
 800074c:	b299      	uxth	r1, r3
 800074e:	687a      	ldr	r2, [r7, #4]
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	fa42 f303 	asr.w	r3, r2, r3
 8000756:	b2db      	uxtb	r3, r3
 8000758:	f003 0301 	and.w	r3, r3, #1
 800075c:	b2db      	uxtb	r3, r3
 800075e:	461a      	mov	r2, r3
 8000760:	4806      	ldr	r0, [pc, #24]	@ (800077c <LED_control+0x48>)
 8000762:	f001 fedd 	bl	8002520 <HAL_GPIO_WritePin>
  for(int i = 0 ; i < 4 ; i++)
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	3301      	adds	r3, #1
 800076a:	60fb      	str	r3, [r7, #12]
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	2b03      	cmp	r3, #3
 8000770:	dde7      	ble.n	8000742 <LED_control+0xe>
}
 8000772:	bf00      	nop
 8000774:	bf00      	nop
 8000776:	3710      	adds	r7, #16
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	40020c00 	.word	0x40020c00

08000780 <LED_effect1>:

void LED_effect1(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
	static int flag = 1;
	(flag ^= 1) ? turn_off_all_leds() : turn_on_all_leds();
 8000784:	4b08      	ldr	r3, [pc, #32]	@ (80007a8 <LED_effect1+0x28>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	f083 0301 	eor.w	r3, r3, #1
 800078c:	4a06      	ldr	r2, [pc, #24]	@ (80007a8 <LED_effect1+0x28>)
 800078e:	6013      	str	r3, [r2, #0]
 8000790:	4b05      	ldr	r3, [pc, #20]	@ (80007a8 <LED_effect1+0x28>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d002      	beq.n	800079e <LED_effect1+0x1e>
 8000798:	f7ff ff54 	bl	8000644 <turn_off_all_leds>
}
 800079c:	e001      	b.n	80007a2 <LED_effect1+0x22>
	(flag ^= 1) ? turn_off_all_leds() : turn_on_all_leds();
 800079e:	f7ff ff6f 	bl	8000680 <turn_on_all_leds>
}
 80007a2:	bf00      	nop
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	20000000 	.word	0x20000000

080007ac <LED_effect2>:


void LED_effect2(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
	static int flag = 1;
	(flag ^= 1) ? turn_on_even_leds() : turn_on_odd_leds();
 80007b0:	4b08      	ldr	r3, [pc, #32]	@ (80007d4 <LED_effect2+0x28>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	f083 0301 	eor.w	r3, r3, #1
 80007b8:	4a06      	ldr	r2, [pc, #24]	@ (80007d4 <LED_effect2+0x28>)
 80007ba:	6013      	str	r3, [r2, #0]
 80007bc:	4b05      	ldr	r3, [pc, #20]	@ (80007d4 <LED_effect2+0x28>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d002      	beq.n	80007ca <LED_effect2+0x1e>
 80007c4:	f7ff ff98 	bl	80006f8 <turn_on_even_leds>
}
 80007c8:	e001      	b.n	80007ce <LED_effect2+0x22>
	(flag ^= 1) ? turn_on_even_leds() : turn_on_odd_leds();
 80007ca:	f7ff ff77 	bl	80006bc <turn_on_odd_leds>
}
 80007ce:	bf00      	nop
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	20000004 	.word	0x20000004

080007d8 <LED_effect3>:

void LED_effect3(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
	static int i = 0;
	LED_control( 0x1 << (i++ % 4));
 80007dc:	4b09      	ldr	r3, [pc, #36]	@ (8000804 <LED_effect3+0x2c>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	1c5a      	adds	r2, r3, #1
 80007e2:	4908      	ldr	r1, [pc, #32]	@ (8000804 <LED_effect3+0x2c>)
 80007e4:	600a      	str	r2, [r1, #0]
 80007e6:	425a      	negs	r2, r3
 80007e8:	f003 0303 	and.w	r3, r3, #3
 80007ec:	f002 0203 	and.w	r2, r2, #3
 80007f0:	bf58      	it	pl
 80007f2:	4253      	negpl	r3, r2
 80007f4:	2201      	movs	r2, #1
 80007f6:	fa02 f303 	lsl.w	r3, r2, r3
 80007fa:	4618      	mov	r0, r3
 80007fc:	f7ff ff9a 	bl	8000734 <LED_control>
}
 8000800:	bf00      	nop
 8000802:	bd80      	pop	{r7, pc}
 8000804:	2000009c 	.word	0x2000009c

08000808 <LED_effect4>:


void LED_effect4(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
	static int i = 0;
	LED_control( 0x08 >> (i++ % 4));
 800080c:	4b09      	ldr	r3, [pc, #36]	@ (8000834 <LED_effect4+0x2c>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	1c5a      	adds	r2, r3, #1
 8000812:	4908      	ldr	r1, [pc, #32]	@ (8000834 <LED_effect4+0x2c>)
 8000814:	600a      	str	r2, [r1, #0]
 8000816:	425a      	negs	r2, r3
 8000818:	f003 0303 	and.w	r3, r3, #3
 800081c:	f002 0203 	and.w	r2, r2, #3
 8000820:	bf58      	it	pl
 8000822:	4253      	negpl	r3, r2
 8000824:	2208      	movs	r2, #8
 8000826:	fa42 f303 	asr.w	r3, r2, r3
 800082a:	4618      	mov	r0, r3
 800082c:	f7ff ff82 	bl	8000734 <LED_control>
}
 8000830:	bf00      	nop
 8000832:	bd80      	pop	{r7, pc}
 8000834:	200000a0 	.word	0x200000a0

08000838 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b08c      	sub	sp, #48	@ 0x30
 800083c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800083e:	f001 fb1d 	bl	8001e7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000842:	f000 f919 	bl	8000a78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000846:	f000 f9d3 	bl	8000bf0 <MX_GPIO_Init>
  MX_RTC_Init();
 800084a:	f000 f981 	bl	8000b50 <MX_RTC_Init>
  MX_USART2_UART_Init();
 800084e:	f000 f9a5 	bl	8000b9c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  status = xTaskCreate(menu_task, "menu_task", 250, NULL, 2, &handle_menu_task);
 8000852:	4b70      	ldr	r3, [pc, #448]	@ (8000a14 <main+0x1dc>)
 8000854:	9301      	str	r3, [sp, #4]
 8000856:	2302      	movs	r3, #2
 8000858:	9300      	str	r3, [sp, #0]
 800085a:	2300      	movs	r3, #0
 800085c:	22fa      	movs	r2, #250	@ 0xfa
 800085e:	496e      	ldr	r1, [pc, #440]	@ (8000a18 <main+0x1e0>)
 8000860:	486e      	ldr	r0, [pc, #440]	@ (8000a1c <main+0x1e4>)
 8000862:	f005 f913 	bl	8005a8c <xTaskCreate>
 8000866:	6238      	str	r0, [r7, #32]

  configASSERT(status == pdPASS);
 8000868:	6a3b      	ldr	r3, [r7, #32]
 800086a:	2b01      	cmp	r3, #1
 800086c:	d00b      	beq.n	8000886 <main+0x4e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 800086e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000872:	f383 8811 	msr	BASEPRI, r3
 8000876:	f3bf 8f6f 	isb	sy
 800087a:	f3bf 8f4f 	dsb	sy
 800087e:	61fb      	str	r3, [r7, #28]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8000880:	bf00      	nop
 8000882:	bf00      	nop
 8000884:	e7fd      	b.n	8000882 <main+0x4a>

  status = xTaskCreate(cmd_task, "cmd_task", 250, NULL, 2, &handle_cmd_task);
 8000886:	4b66      	ldr	r3, [pc, #408]	@ (8000a20 <main+0x1e8>)
 8000888:	9301      	str	r3, [sp, #4]
 800088a:	2302      	movs	r3, #2
 800088c:	9300      	str	r3, [sp, #0]
 800088e:	2300      	movs	r3, #0
 8000890:	22fa      	movs	r2, #250	@ 0xfa
 8000892:	4964      	ldr	r1, [pc, #400]	@ (8000a24 <main+0x1ec>)
 8000894:	4864      	ldr	r0, [pc, #400]	@ (8000a28 <main+0x1f0>)
 8000896:	f005 f8f9 	bl	8005a8c <xTaskCreate>
 800089a:	6238      	str	r0, [r7, #32]

  configASSERT(status == pdPASS);
 800089c:	6a3b      	ldr	r3, [r7, #32]
 800089e:	2b01      	cmp	r3, #1
 80008a0:	d00b      	beq.n	80008ba <main+0x82>
    __asm volatile
 80008a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80008a6:	f383 8811 	msr	BASEPRI, r3
 80008aa:	f3bf 8f6f 	isb	sy
 80008ae:	f3bf 8f4f 	dsb	sy
 80008b2:	61bb      	str	r3, [r7, #24]
}
 80008b4:	bf00      	nop
 80008b6:	bf00      	nop
 80008b8:	e7fd      	b.n	80008b6 <main+0x7e>

  status = xTaskCreate(print_task, "print_task", 250, NULL, 2, &handle_print_task);
 80008ba:	4b5c      	ldr	r3, [pc, #368]	@ (8000a2c <main+0x1f4>)
 80008bc:	9301      	str	r3, [sp, #4]
 80008be:	2302      	movs	r3, #2
 80008c0:	9300      	str	r3, [sp, #0]
 80008c2:	2300      	movs	r3, #0
 80008c4:	22fa      	movs	r2, #250	@ 0xfa
 80008c6:	495a      	ldr	r1, [pc, #360]	@ (8000a30 <main+0x1f8>)
 80008c8:	485a      	ldr	r0, [pc, #360]	@ (8000a34 <main+0x1fc>)
 80008ca:	f005 f8df 	bl	8005a8c <xTaskCreate>
 80008ce:	6238      	str	r0, [r7, #32]

  configASSERT(status == pdPASS);
 80008d0:	6a3b      	ldr	r3, [r7, #32]
 80008d2:	2b01      	cmp	r3, #1
 80008d4:	d00b      	beq.n	80008ee <main+0xb6>
    __asm volatile
 80008d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80008da:	f383 8811 	msr	BASEPRI, r3
 80008de:	f3bf 8f6f 	isb	sy
 80008e2:	f3bf 8f4f 	dsb	sy
 80008e6:	617b      	str	r3, [r7, #20]
}
 80008e8:	bf00      	nop
 80008ea:	bf00      	nop
 80008ec:	e7fd      	b.n	80008ea <main+0xb2>

  status = xTaskCreate(led_task, "led_task", 250, NULL, 2, &handle_led_task);
 80008ee:	4b52      	ldr	r3, [pc, #328]	@ (8000a38 <main+0x200>)
 80008f0:	9301      	str	r3, [sp, #4]
 80008f2:	2302      	movs	r3, #2
 80008f4:	9300      	str	r3, [sp, #0]
 80008f6:	2300      	movs	r3, #0
 80008f8:	22fa      	movs	r2, #250	@ 0xfa
 80008fa:	4950      	ldr	r1, [pc, #320]	@ (8000a3c <main+0x204>)
 80008fc:	4850      	ldr	r0, [pc, #320]	@ (8000a40 <main+0x208>)
 80008fe:	f005 f8c5 	bl	8005a8c <xTaskCreate>
 8000902:	6238      	str	r0, [r7, #32]

  configASSERT(status == pdPASS);
 8000904:	6a3b      	ldr	r3, [r7, #32]
 8000906:	2b01      	cmp	r3, #1
 8000908:	d00b      	beq.n	8000922 <main+0xea>
    __asm volatile
 800090a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800090e:	f383 8811 	msr	BASEPRI, r3
 8000912:	f3bf 8f6f 	isb	sy
 8000916:	f3bf 8f4f 	dsb	sy
 800091a:	613b      	str	r3, [r7, #16]
}
 800091c:	bf00      	nop
 800091e:	bf00      	nop
 8000920:	e7fd      	b.n	800091e <main+0xe6>

  status = xTaskCreate(rtc_task, "rtc_task", 250, NULL, 2, &handle_rtc_task);
 8000922:	4b48      	ldr	r3, [pc, #288]	@ (8000a44 <main+0x20c>)
 8000924:	9301      	str	r3, [sp, #4]
 8000926:	2302      	movs	r3, #2
 8000928:	9300      	str	r3, [sp, #0]
 800092a:	2300      	movs	r3, #0
 800092c:	22fa      	movs	r2, #250	@ 0xfa
 800092e:	4946      	ldr	r1, [pc, #280]	@ (8000a48 <main+0x210>)
 8000930:	4846      	ldr	r0, [pc, #280]	@ (8000a4c <main+0x214>)
 8000932:	f005 f8ab 	bl	8005a8c <xTaskCreate>
 8000936:	6238      	str	r0, [r7, #32]

  configASSERT(status == pdPASS);
 8000938:	6a3b      	ldr	r3, [r7, #32]
 800093a:	2b01      	cmp	r3, #1
 800093c:	d00b      	beq.n	8000956 <main+0x11e>
    __asm volatile
 800093e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000942:	f383 8811 	msr	BASEPRI, r3
 8000946:	f3bf 8f6f 	isb	sy
 800094a:	f3bf 8f4f 	dsb	sy
 800094e:	60fb      	str	r3, [r7, #12]
}
 8000950:	bf00      	nop
 8000952:	bf00      	nop
 8000954:	e7fd      	b.n	8000952 <main+0x11a>

  q_data = xQueueCreate(10, sizeof(char));
 8000956:	2200      	movs	r2, #0
 8000958:	2101      	movs	r1, #1
 800095a:	200a      	movs	r0, #10
 800095c:	f004 fada 	bl	8004f14 <xQueueGenericCreate>
 8000960:	4603      	mov	r3, r0
 8000962:	4a3b      	ldr	r2, [pc, #236]	@ (8000a50 <main+0x218>)
 8000964:	6013      	str	r3, [r2, #0]

  configASSERT(q_data != NULL);
 8000966:	4b3a      	ldr	r3, [pc, #232]	@ (8000a50 <main+0x218>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	2b00      	cmp	r3, #0
 800096c:	d10b      	bne.n	8000986 <main+0x14e>
    __asm volatile
 800096e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000972:	f383 8811 	msr	BASEPRI, r3
 8000976:	f3bf 8f6f 	isb	sy
 800097a:	f3bf 8f4f 	dsb	sy
 800097e:	60bb      	str	r3, [r7, #8]
}
 8000980:	bf00      	nop
 8000982:	bf00      	nop
 8000984:	e7fd      	b.n	8000982 <main+0x14a>

  q_print = xQueueCreate(10, sizeof(size_t)); //this queue carry pointer address
 8000986:	2200      	movs	r2, #0
 8000988:	2104      	movs	r1, #4
 800098a:	200a      	movs	r0, #10
 800098c:	f004 fac2 	bl	8004f14 <xQueueGenericCreate>
 8000990:	4603      	mov	r3, r0
 8000992:	4a30      	ldr	r2, [pc, #192]	@ (8000a54 <main+0x21c>)
 8000994:	6013      	str	r3, [r2, #0]

  configASSERT(q_print != NULL);
 8000996:	4b2f      	ldr	r3, [pc, #188]	@ (8000a54 <main+0x21c>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d10b      	bne.n	80009b6 <main+0x17e>
    __asm volatile
 800099e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80009a2:	f383 8811 	msr	BASEPRI, r3
 80009a6:	f3bf 8f6f 	isb	sy
 80009aa:	f3bf 8f4f 	dsb	sy
 80009ae:	607b      	str	r3, [r7, #4]
}
 80009b0:	bf00      	nop
 80009b2:	bf00      	nop
 80009b4:	e7fd      	b.n	80009b2 <main+0x17a>

  //enable uart for receive interrupt and receiving 1 byte 1 byte
  HAL_UART_Receive_IT(&huart2, (uint8_t*)&user_data, 1);
 80009b6:	2201      	movs	r2, #1
 80009b8:	4927      	ldr	r1, [pc, #156]	@ (8000a58 <main+0x220>)
 80009ba:	4828      	ldr	r0, [pc, #160]	@ (8000a5c <main+0x224>)
 80009bc:	f003 f9f7 	bl	8003dae <HAL_UART_Receive_IT>
  //length değerine 1 dediğimiz için her bir byte uart receive tamamlandı sanar ve HAL_UART_RxCpltCallback çağırılır, yani her byte çağırılır

  for(int i = 0; i < 4; i++)
 80009c0:	2300      	movs	r3, #0
 80009c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80009c4:	e013      	b.n	80009ee <main+0x1b6>
	  handle_led_timer[i] = xTimerCreate("led_timer", pdMS_TO_TICKS(500), pdTRUE, (void*)(i+1), led_effect_callback);
 80009c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009c8:	3301      	adds	r3, #1
 80009ca:	461a      	mov	r2, r3
 80009cc:	4b24      	ldr	r3, [pc, #144]	@ (8000a60 <main+0x228>)
 80009ce:	9300      	str	r3, [sp, #0]
 80009d0:	4613      	mov	r3, r2
 80009d2:	2201      	movs	r2, #1
 80009d4:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80009d8:	4822      	ldr	r0, [pc, #136]	@ (8000a64 <main+0x22c>)
 80009da:	f006 fbf5 	bl	80071c8 <xTimerCreate>
 80009de:	4602      	mov	r2, r0
 80009e0:	4921      	ldr	r1, [pc, #132]	@ (8000a68 <main+0x230>)
 80009e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for(int i = 0; i < 4; i++)
 80009e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009ea:	3301      	adds	r3, #1
 80009ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80009ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009f0:	2b03      	cmp	r3, #3
 80009f2:	dde8      	ble.n	80009c6 <main+0x18e>

  rtc_timer = xTimerCreate("rtc_report_timer", pdMS_TO_TICKS(1000), pdTRUE, NULL, rtc_report_callback);
 80009f4:	4b1d      	ldr	r3, [pc, #116]	@ (8000a6c <main+0x234>)
 80009f6:	9300      	str	r3, [sp, #0]
 80009f8:	2300      	movs	r3, #0
 80009fa:	2201      	movs	r2, #1
 80009fc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000a00:	481b      	ldr	r0, [pc, #108]	@ (8000a70 <main+0x238>)
 8000a02:	f006 fbe1 	bl	80071c8 <xTimerCreate>
 8000a06:	4603      	mov	r3, r0
 8000a08:	4a1a      	ldr	r2, [pc, #104]	@ (8000a74 <main+0x23c>)
 8000a0a:	6013      	str	r3, [r2, #0]

  vTaskStartScheduler();
 8000a0c:	f005 f9d4 	bl	8005db8 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a10:	bf00      	nop
 8000a12:	e7fd      	b.n	8000a10 <main+0x1d8>
 8000a14:	2000010c 	.word	0x2000010c
 8000a18:	080094dc 	.word	0x080094dc
 8000a1c:	080015f9 	.word	0x080015f9
 8000a20:	20000110 	.word	0x20000110
 8000a24:	080094e8 	.word	0x080094e8
 8000a28:	08001d0d 	.word	0x08001d0d
 8000a2c:	20000114 	.word	0x20000114
 8000a30:	080094f4 	.word	0x080094f4
 8000a34:	080016e1 	.word	0x080016e1
 8000a38:	20000118 	.word	0x20000118
 8000a3c:	08009500 	.word	0x08009500
 8000a40:	08001721 	.word	0x08001721
 8000a44:	2000011c 	.word	0x2000011c
 8000a48:	0800950c 	.word	0x0800950c
 8000a4c:	08001895 	.word	0x08001895
 8000a50:	20000120 	.word	0x20000120
 8000a54:	20000124 	.word	0x20000124
 8000a58:	2000013c 	.word	0x2000013c
 8000a5c:	200000c4 	.word	0x200000c4
 8000a60:	08000ec1 	.word	0x08000ec1
 8000a64:	08009518 	.word	0x08009518
 8000a68:	20000128 	.word	0x20000128
 8000a6c:	08000ead 	.word	0x08000ead
 8000a70:	08009524 	.word	0x08009524
 8000a74:	20000138 	.word	0x20000138

08000a78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b094      	sub	sp, #80	@ 0x50
 8000a7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a7e:	f107 0320 	add.w	r3, r7, #32
 8000a82:	2230      	movs	r2, #48	@ 0x30
 8000a84:	2100      	movs	r1, #0
 8000a86:	4618      	mov	r0, r3
 8000a88:	f007 fd4f 	bl	800852a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a8c:	f107 030c 	add.w	r3, r7, #12
 8000a90:	2200      	movs	r2, #0
 8000a92:	601a      	str	r2, [r3, #0]
 8000a94:	605a      	str	r2, [r3, #4]
 8000a96:	609a      	str	r2, [r3, #8]
 8000a98:	60da      	str	r2, [r3, #12]
 8000a9a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	60bb      	str	r3, [r7, #8]
 8000aa0:	4b29      	ldr	r3, [pc, #164]	@ (8000b48 <SystemClock_Config+0xd0>)
 8000aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aa4:	4a28      	ldr	r2, [pc, #160]	@ (8000b48 <SystemClock_Config+0xd0>)
 8000aa6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000aaa:	6413      	str	r3, [r2, #64]	@ 0x40
 8000aac:	4b26      	ldr	r3, [pc, #152]	@ (8000b48 <SystemClock_Config+0xd0>)
 8000aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ab0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ab4:	60bb      	str	r3, [r7, #8]
 8000ab6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ab8:	2300      	movs	r3, #0
 8000aba:	607b      	str	r3, [r7, #4]
 8000abc:	4b23      	ldr	r3, [pc, #140]	@ (8000b4c <SystemClock_Config+0xd4>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	4a22      	ldr	r2, [pc, #136]	@ (8000b4c <SystemClock_Config+0xd4>)
 8000ac2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ac6:	6013      	str	r3, [r2, #0]
 8000ac8:	4b20      	ldr	r3, [pc, #128]	@ (8000b4c <SystemClock_Config+0xd4>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ad0:	607b      	str	r3, [r7, #4]
 8000ad2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000ad4:	230a      	movs	r3, #10
 8000ad6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ad8:	2301      	movs	r3, #1
 8000ada:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000adc:	2310      	movs	r3, #16
 8000ade:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ae4:	2302      	movs	r3, #2
 8000ae6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000aec:	2308      	movs	r3, #8
 8000aee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000af0:	23a8      	movs	r3, #168	@ 0xa8
 8000af2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000af4:	2302      	movs	r3, #2
 8000af6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000af8:	2307      	movs	r3, #7
 8000afa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000afc:	f107 0320 	add.w	r3, r7, #32
 8000b00:	4618      	mov	r0, r3
 8000b02:	f001 fd27 	bl	8002554 <HAL_RCC_OscConfig>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000b0c:	f000 fa5c 	bl	8000fc8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b10:	230f      	movs	r3, #15
 8000b12:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b14:	2302      	movs	r3, #2
 8000b16:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b1c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000b20:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b26:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000b28:	f107 030c 	add.w	r3, r7, #12
 8000b2c:	2105      	movs	r1, #5
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f001 ff88 	bl	8002a44 <HAL_RCC_ClockConfig>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d001      	beq.n	8000b3e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000b3a:	f000 fa45 	bl	8000fc8 <Error_Handler>
  }
}
 8000b3e:	bf00      	nop
 8000b40:	3750      	adds	r7, #80	@ 0x50
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	40023800 	.word	0x40023800
 8000b4c:	40007000 	.word	0x40007000

08000b50 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000b54:	4b0f      	ldr	r3, [pc, #60]	@ (8000b94 <MX_RTC_Init+0x44>)
 8000b56:	4a10      	ldr	r2, [pc, #64]	@ (8000b98 <MX_RTC_Init+0x48>)
 8000b58:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8000b5a:	4b0e      	ldr	r3, [pc, #56]	@ (8000b94 <MX_RTC_Init+0x44>)
 8000b5c:	2240      	movs	r2, #64	@ 0x40
 8000b5e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000b60:	4b0c      	ldr	r3, [pc, #48]	@ (8000b94 <MX_RTC_Init+0x44>)
 8000b62:	227f      	movs	r2, #127	@ 0x7f
 8000b64:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000b66:	4b0b      	ldr	r3, [pc, #44]	@ (8000b94 <MX_RTC_Init+0x44>)
 8000b68:	22ff      	movs	r2, #255	@ 0xff
 8000b6a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000b6c:	4b09      	ldr	r3, [pc, #36]	@ (8000b94 <MX_RTC_Init+0x44>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000b72:	4b08      	ldr	r3, [pc, #32]	@ (8000b94 <MX_RTC_Init+0x44>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000b78:	4b06      	ldr	r3, [pc, #24]	@ (8000b94 <MX_RTC_Init+0x44>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000b7e:	4805      	ldr	r0, [pc, #20]	@ (8000b94 <MX_RTC_Init+0x44>)
 8000b80:	f002 fa94 	bl	80030ac <HAL_RTC_Init>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d001      	beq.n	8000b8e <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8000b8a:	f000 fa1d 	bl	8000fc8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000b8e:	bf00      	nop
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	200000a4 	.word	0x200000a4
 8000b98:	40002800 	.word	0x40002800

08000b9c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ba0:	4b11      	ldr	r3, [pc, #68]	@ (8000be8 <MX_USART2_UART_Init+0x4c>)
 8000ba2:	4a12      	ldr	r2, [pc, #72]	@ (8000bec <MX_USART2_UART_Init+0x50>)
 8000ba4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ba6:	4b10      	ldr	r3, [pc, #64]	@ (8000be8 <MX_USART2_UART_Init+0x4c>)
 8000ba8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bae:	4b0e      	ldr	r3, [pc, #56]	@ (8000be8 <MX_USART2_UART_Init+0x4c>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8000be8 <MX_USART2_UART_Init+0x4c>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bba:	4b0b      	ldr	r3, [pc, #44]	@ (8000be8 <MX_USART2_UART_Init+0x4c>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bc0:	4b09      	ldr	r3, [pc, #36]	@ (8000be8 <MX_USART2_UART_Init+0x4c>)
 8000bc2:	220c      	movs	r2, #12
 8000bc4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bc6:	4b08      	ldr	r3, [pc, #32]	@ (8000be8 <MX_USART2_UART_Init+0x4c>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bcc:	4b06      	ldr	r3, [pc, #24]	@ (8000be8 <MX_USART2_UART_Init+0x4c>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000bd2:	4805      	ldr	r0, [pc, #20]	@ (8000be8 <MX_USART2_UART_Init+0x4c>)
 8000bd4:	f003 f810 	bl	8003bf8 <HAL_UART_Init>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000bde:	f000 f9f3 	bl	8000fc8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000be2:	bf00      	nop
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	200000c4 	.word	0x200000c4
 8000bec:	40004400 	.word	0x40004400

08000bf0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b08c      	sub	sp, #48	@ 0x30
 8000bf4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf6:	f107 031c 	add.w	r3, r7, #28
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
 8000bfe:	605a      	str	r2, [r3, #4]
 8000c00:	609a      	str	r2, [r3, #8]
 8000c02:	60da      	str	r2, [r3, #12]
 8000c04:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c06:	2300      	movs	r3, #0
 8000c08:	61bb      	str	r3, [r7, #24]
 8000c0a:	4ba2      	ldr	r3, [pc, #648]	@ (8000e94 <MX_GPIO_Init+0x2a4>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0e:	4aa1      	ldr	r2, [pc, #644]	@ (8000e94 <MX_GPIO_Init+0x2a4>)
 8000c10:	f043 0310 	orr.w	r3, r3, #16
 8000c14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c16:	4b9f      	ldr	r3, [pc, #636]	@ (8000e94 <MX_GPIO_Init+0x2a4>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1a:	f003 0310 	and.w	r3, r3, #16
 8000c1e:	61bb      	str	r3, [r7, #24]
 8000c20:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c22:	2300      	movs	r3, #0
 8000c24:	617b      	str	r3, [r7, #20]
 8000c26:	4b9b      	ldr	r3, [pc, #620]	@ (8000e94 <MX_GPIO_Init+0x2a4>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2a:	4a9a      	ldr	r2, [pc, #616]	@ (8000e94 <MX_GPIO_Init+0x2a4>)
 8000c2c:	f043 0304 	orr.w	r3, r3, #4
 8000c30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c32:	4b98      	ldr	r3, [pc, #608]	@ (8000e94 <MX_GPIO_Init+0x2a4>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c36:	f003 0304 	and.w	r3, r3, #4
 8000c3a:	617b      	str	r3, [r7, #20]
 8000c3c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c3e:	2300      	movs	r3, #0
 8000c40:	613b      	str	r3, [r7, #16]
 8000c42:	4b94      	ldr	r3, [pc, #592]	@ (8000e94 <MX_GPIO_Init+0x2a4>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c46:	4a93      	ldr	r2, [pc, #588]	@ (8000e94 <MX_GPIO_Init+0x2a4>)
 8000c48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c4e:	4b91      	ldr	r3, [pc, #580]	@ (8000e94 <MX_GPIO_Init+0x2a4>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c56:	613b      	str	r3, [r7, #16]
 8000c58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	60fb      	str	r3, [r7, #12]
 8000c5e:	4b8d      	ldr	r3, [pc, #564]	@ (8000e94 <MX_GPIO_Init+0x2a4>)
 8000c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c62:	4a8c      	ldr	r2, [pc, #560]	@ (8000e94 <MX_GPIO_Init+0x2a4>)
 8000c64:	f043 0301 	orr.w	r3, r3, #1
 8000c68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c6a:	4b8a      	ldr	r3, [pc, #552]	@ (8000e94 <MX_GPIO_Init+0x2a4>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6e:	f003 0301 	and.w	r3, r3, #1
 8000c72:	60fb      	str	r3, [r7, #12]
 8000c74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c76:	2300      	movs	r3, #0
 8000c78:	60bb      	str	r3, [r7, #8]
 8000c7a:	4b86      	ldr	r3, [pc, #536]	@ (8000e94 <MX_GPIO_Init+0x2a4>)
 8000c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7e:	4a85      	ldr	r2, [pc, #532]	@ (8000e94 <MX_GPIO_Init+0x2a4>)
 8000c80:	f043 0302 	orr.w	r3, r3, #2
 8000c84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c86:	4b83      	ldr	r3, [pc, #524]	@ (8000e94 <MX_GPIO_Init+0x2a4>)
 8000c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8a:	f003 0302 	and.w	r3, r3, #2
 8000c8e:	60bb      	str	r3, [r7, #8]
 8000c90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c92:	2300      	movs	r3, #0
 8000c94:	607b      	str	r3, [r7, #4]
 8000c96:	4b7f      	ldr	r3, [pc, #508]	@ (8000e94 <MX_GPIO_Init+0x2a4>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9a:	4a7e      	ldr	r2, [pc, #504]	@ (8000e94 <MX_GPIO_Init+0x2a4>)
 8000c9c:	f043 0308 	orr.w	r3, r3, #8
 8000ca0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ca2:	4b7c      	ldr	r3, [pc, #496]	@ (8000e94 <MX_GPIO_Init+0x2a4>)
 8000ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca6:	f003 0308 	and.w	r3, r3, #8
 8000caa:	607b      	str	r3, [r7, #4]
 8000cac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000cae:	2200      	movs	r2, #0
 8000cb0:	2108      	movs	r1, #8
 8000cb2:	4879      	ldr	r0, [pc, #484]	@ (8000e98 <MX_GPIO_Init+0x2a8>)
 8000cb4:	f001 fc34 	bl	8002520 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000cb8:	2201      	movs	r2, #1
 8000cba:	2101      	movs	r1, #1
 8000cbc:	4877      	ldr	r0, [pc, #476]	@ (8000e9c <MX_GPIO_Init+0x2ac>)
 8000cbe:	f001 fc2f 	bl	8002520 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000cc8:	4875      	ldr	r0, [pc, #468]	@ (8000ea0 <MX_GPIO_Init+0x2b0>)
 8000cca:	f001 fc29 	bl	8002520 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000cce:	2308      	movs	r3, #8
 8000cd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000cde:	f107 031c 	add.w	r3, r7, #28
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	486c      	ldr	r0, [pc, #432]	@ (8000e98 <MX_GPIO_Init+0x2a8>)
 8000ce6:	f001 fa7f 	bl	80021e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000cea:	2301      	movs	r3, #1
 8000cec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000cfa:	f107 031c 	add.w	r3, r7, #28
 8000cfe:	4619      	mov	r1, r3
 8000d00:	4866      	ldr	r0, [pc, #408]	@ (8000e9c <MX_GPIO_Init+0x2ac>)
 8000d02:	f001 fa71 	bl	80021e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000d06:	2308      	movs	r3, #8
 8000d08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d0a:	2302      	movs	r3, #2
 8000d0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d12:	2300      	movs	r3, #0
 8000d14:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d16:	2305      	movs	r3, #5
 8000d18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000d1a:	f107 031c 	add.w	r3, r7, #28
 8000d1e:	4619      	mov	r1, r3
 8000d20:	485e      	ldr	r0, [pc, #376]	@ (8000e9c <MX_GPIO_Init+0x2ac>)
 8000d22:	f001 fa61 	bl	80021e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d26:	2301      	movs	r3, #1
 8000d28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d2a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000d2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	2300      	movs	r3, #0
 8000d32:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d34:	f107 031c 	add.w	r3, r7, #28
 8000d38:	4619      	mov	r1, r3
 8000d3a:	485a      	ldr	r0, [pc, #360]	@ (8000ea4 <MX_GPIO_Init+0x2b4>)
 8000d3c:	f001 fa54 	bl	80021e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000d40:	2310      	movs	r3, #16
 8000d42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d44:	2302      	movs	r3, #2
 8000d46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d50:	2306      	movs	r3, #6
 8000d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000d54:	f107 031c 	add.w	r3, r7, #28
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4852      	ldr	r0, [pc, #328]	@ (8000ea4 <MX_GPIO_Init+0x2b4>)
 8000d5c:	f001 fa44 	bl	80021e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000d60:	23e0      	movs	r3, #224	@ 0xe0
 8000d62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d64:	2302      	movs	r3, #2
 8000d66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000d70:	2305      	movs	r3, #5
 8000d72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d74:	f107 031c 	add.w	r3, r7, #28
 8000d78:	4619      	mov	r1, r3
 8000d7a:	484a      	ldr	r0, [pc, #296]	@ (8000ea4 <MX_GPIO_Init+0x2b4>)
 8000d7c:	f001 fa34 	bl	80021e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000d80:	2304      	movs	r3, #4
 8000d82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d84:	2300      	movs	r3, #0
 8000d86:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000d8c:	f107 031c 	add.w	r3, r7, #28
 8000d90:	4619      	mov	r1, r3
 8000d92:	4845      	ldr	r0, [pc, #276]	@ (8000ea8 <MX_GPIO_Init+0x2b8>)
 8000d94:	f001 fa28 	bl	80021e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000d98:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9e:	2302      	movs	r3, #2
 8000da0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da2:	2300      	movs	r3, #0
 8000da4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da6:	2300      	movs	r3, #0
 8000da8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000daa:	2305      	movs	r3, #5
 8000dac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000dae:	f107 031c 	add.w	r3, r7, #28
 8000db2:	4619      	mov	r1, r3
 8000db4:	483c      	ldr	r0, [pc, #240]	@ (8000ea8 <MX_GPIO_Init+0x2b8>)
 8000db6:	f001 fa17 	bl	80021e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000dba:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000dbe:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dcc:	f107 031c 	add.w	r3, r7, #28
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	4833      	ldr	r0, [pc, #204]	@ (8000ea0 <MX_GPIO_Init+0x2b0>)
 8000dd4:	f001 fa08 	bl	80021e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000dd8:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000ddc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dde:	2302      	movs	r3, #2
 8000de0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de2:	2300      	movs	r3, #0
 8000de4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de6:	2300      	movs	r3, #0
 8000de8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000dea:	2306      	movs	r3, #6
 8000dec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dee:	f107 031c 	add.w	r3, r7, #28
 8000df2:	4619      	mov	r1, r3
 8000df4:	4829      	ldr	r0, [pc, #164]	@ (8000e9c <MX_GPIO_Init+0x2ac>)
 8000df6:	f001 f9f7 	bl	80021e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000dfa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000dfe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e00:	2300      	movs	r3, #0
 8000e02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e04:	2300      	movs	r3, #0
 8000e06:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000e08:	f107 031c 	add.w	r3, r7, #28
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	4825      	ldr	r0, [pc, #148]	@ (8000ea4 <MX_GPIO_Init+0x2b4>)
 8000e10:	f001 f9ea 	bl	80021e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000e14:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000e18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e1a:	2302      	movs	r3, #2
 8000e1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e22:	2300      	movs	r3, #0
 8000e24:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000e26:	230a      	movs	r3, #10
 8000e28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e2a:	f107 031c 	add.w	r3, r7, #28
 8000e2e:	4619      	mov	r1, r3
 8000e30:	481c      	ldr	r0, [pc, #112]	@ (8000ea4 <MX_GPIO_Init+0x2b4>)
 8000e32:	f001 f9d9 	bl	80021e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000e36:	2320      	movs	r3, #32
 8000e38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000e42:	f107 031c 	add.w	r3, r7, #28
 8000e46:	4619      	mov	r1, r3
 8000e48:	4815      	ldr	r0, [pc, #84]	@ (8000ea0 <MX_GPIO_Init+0x2b0>)
 8000e4a:	f001 f9cd 	bl	80021e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000e4e:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000e52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e54:	2312      	movs	r3, #18
 8000e56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e60:	2304      	movs	r3, #4
 8000e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e64:	f107 031c 	add.w	r3, r7, #28
 8000e68:	4619      	mov	r1, r3
 8000e6a:	480f      	ldr	r0, [pc, #60]	@ (8000ea8 <MX_GPIO_Init+0x2b8>)
 8000e6c:	f001 f9bc 	bl	80021e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000e70:	2302      	movs	r3, #2
 8000e72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000e74:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000e78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000e7e:	f107 031c 	add.w	r3, r7, #28
 8000e82:	4619      	mov	r1, r3
 8000e84:	4804      	ldr	r0, [pc, #16]	@ (8000e98 <MX_GPIO_Init+0x2a8>)
 8000e86:	f001 f9af 	bl	80021e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e8a:	bf00      	nop
 8000e8c:	3730      	adds	r7, #48	@ 0x30
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	40023800 	.word	0x40023800
 8000e98:	40021000 	.word	0x40021000
 8000e9c:	40020800 	.word	0x40020800
 8000ea0:	40020c00 	.word	0x40020c00
 8000ea4:	40020000 	.word	0x40020000
 8000ea8:	40020400 	.word	0x40020400

08000eac <rtc_report_callback>:

/* USER CODE BEGIN 4 */
void rtc_report_callback(TimerHandle_t xTimer)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
	show_time_date_itm();
 8000eb4:	f000 f88e 	bl	8000fd4 <show_time_date_itm>
}
 8000eb8:	bf00      	nop
 8000eba:	3708      	adds	r7, #8
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <led_effect_callback>:

void led_effect_callback(TimerHandle_t xTimer)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b084      	sub	sp, #16
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
	 int id;
	 id = ( uint32_t ) pvTimerGetTimerID( xTimer );
 8000ec8:	6878      	ldr	r0, [r7, #4]
 8000eca:	f006 fcb3 	bl	8007834 <pvTimerGetTimerID>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	60fb      	str	r3, [r7, #12]

	 switch(id)
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	3b01      	subs	r3, #1
 8000ed6:	2b03      	cmp	r3, #3
 8000ed8:	d816      	bhi.n	8000f08 <led_effect_callback+0x48>
 8000eda:	a201      	add	r2, pc, #4	@ (adr r2, 8000ee0 <led_effect_callback+0x20>)
 8000edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ee0:	08000ef1 	.word	0x08000ef1
 8000ee4:	08000ef7 	.word	0x08000ef7
 8000ee8:	08000efd 	.word	0x08000efd
 8000eec:	08000f03 	.word	0x08000f03
	 {
	 case 1 :
		 LED_effect1();
 8000ef0:	f7ff fc46 	bl	8000780 <LED_effect1>
		 break;
 8000ef4:	e008      	b.n	8000f08 <led_effect_callback+0x48>
	 case 2:
		 LED_effect2();
 8000ef6:	f7ff fc59 	bl	80007ac <LED_effect2>
		 break;
 8000efa:	e005      	b.n	8000f08 <led_effect_callback+0x48>
	 case 3:
		 LED_effect3();
 8000efc:	f7ff fc6c 	bl	80007d8 <LED_effect3>
		 break;
 8000f00:	e002      	b.n	8000f08 <led_effect_callback+0x48>
	 case 4:
		 LED_effect4();
 8000f02:	f7ff fc81 	bl	8000808 <LED_effect4>
	 }
}
 8000f06:	e7ff      	b.n	8000f08 <led_effect_callback+0x48>
 8000f08:	bf00      	nop
 8000f0a:	3710      	adds	r7, #16
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}

08000f10 <HAL_UART_RxCpltCallback>:

//come from stm32f4xx_hal_uart.c and if kept /n completed
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b086      	sub	sp, #24
 8000f14:	af02      	add	r7, sp, #8
 8000f16:	6078      	str	r0, [r7, #4]
	uint8_t dummy;
	if(xQueueIsQueueFullFromISR(q_data) != pdTRUE){ //check queue is full
 8000f18:	4b1e      	ldr	r3, [pc, #120]	@ (8000f94 <HAL_UART_RxCpltCallback+0x84>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f004 fcce 	bl	80058be <xQueueIsQueueFullFromISR>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b01      	cmp	r3, #1
 8000f26:	d007      	beq.n	8000f38 <HAL_UART_RxCpltCallback+0x28>
		xQueueSendFromISR(q_data, (void*)&user_data, NULL);
 8000f28:	4b1a      	ldr	r3, [pc, #104]	@ (8000f94 <HAL_UART_RxCpltCallback+0x84>)
 8000f2a:	6818      	ldr	r0, [r3, #0]
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	2200      	movs	r2, #0
 8000f30:	4919      	ldr	r1, [pc, #100]	@ (8000f98 <HAL_UART_RxCpltCallback+0x88>)
 8000f32:	f004 f963 	bl	80051fc <xQueueGenericSendFromISR>
 8000f36:	e013      	b.n	8000f60 <HAL_UART_RxCpltCallback+0x50>
	}else{
		if(user_data == '\n')
 8000f38:	4b17      	ldr	r3, [pc, #92]	@ (8000f98 <HAL_UART_RxCpltCallback+0x88>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	2b0a      	cmp	r3, #10
 8000f40:	d10e      	bne.n	8000f60 <HAL_UART_RxCpltCallback+0x50>
		{
			/*Make sure that last data byte of the queue is '\n' */
			xQueueReceiveFromISR(q_data,(void*)&dummy,NULL); //remove last byte
 8000f42:	4b14      	ldr	r3, [pc, #80]	@ (8000f94 <HAL_UART_RxCpltCallback+0x84>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	f107 010f 	add.w	r1, r7, #15
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f004 faed 	bl	800552c <xQueueReceiveFromISR>
			xQueueSendFromISR(q_data ,(void*)&user_data , NULL);
 8000f52:	4b10      	ldr	r3, [pc, #64]	@ (8000f94 <HAL_UART_RxCpltCallback+0x84>)
 8000f54:	6818      	ldr	r0, [r3, #0]
 8000f56:	2300      	movs	r3, #0
 8000f58:	2200      	movs	r2, #0
 8000f5a:	490f      	ldr	r1, [pc, #60]	@ (8000f98 <HAL_UART_RxCpltCallback+0x88>)
 8000f5c:	f004 f94e 	bl	80051fc <xQueueGenericSendFromISR>
		}
	}
	/*Send notification to command handling task if user_data = '\n' */
	if( user_data == '\n' ){
 8000f60:	4b0d      	ldr	r3, [pc, #52]	@ (8000f98 <HAL_UART_RxCpltCallback+0x88>)
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	2b0a      	cmp	r3, #10
 8000f68:	d10a      	bne.n	8000f80 <HAL_UART_RxCpltCallback+0x70>
		/*send notification to command handling task */
		xTaskNotifyFromISR(handle_cmd_task,0,eNoAction,NULL);
 8000f6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f9c <HAL_UART_RxCpltCallback+0x8c>)
 8000f6c:	6818      	ldr	r0, [r3, #0]
 8000f6e:	2300      	movs	r3, #0
 8000f70:	9301      	str	r3, [sp, #4]
 8000f72:	2300      	movs	r3, #0
 8000f74:	9300      	str	r3, [sp, #0]
 8000f76:	2300      	movs	r3, #0
 8000f78:	2200      	movs	r2, #0
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	f005 ff0c 	bl	8006d98 <xTaskGenericNotifyFromISR>
	}

	/* Enable UART data byte reception again in IT mode */
	 HAL_UART_Receive_IT(&huart2, (uint8_t*)&user_data, 1);
 8000f80:	2201      	movs	r2, #1
 8000f82:	4905      	ldr	r1, [pc, #20]	@ (8000f98 <HAL_UART_RxCpltCallback+0x88>)
 8000f84:	4806      	ldr	r0, [pc, #24]	@ (8000fa0 <HAL_UART_RxCpltCallback+0x90>)
 8000f86:	f002 ff12 	bl	8003dae <HAL_UART_Receive_IT>
}
 8000f8a:	bf00      	nop
 8000f8c:	3710      	adds	r7, #16
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	20000120 	.word	0x20000120
 8000f98:	2000013c 	.word	0x2000013c
 8000f9c:	20000110 	.word	0x20000110
 8000fa0:	200000c4 	.word	0x200000c4

08000fa4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a04      	ldr	r2, [pc, #16]	@ (8000fc4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d101      	bne.n	8000fba <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000fb6:	f000 ff83 	bl	8001ec0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000fba:	bf00      	nop
 8000fbc:	3708      	adds	r7, #8
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	40001000 	.word	0x40001000

08000fc8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fcc:	b672      	cpsid	i
}
 8000fce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fd0:	bf00      	nop
 8000fd2:	e7fd      	b.n	8000fd0 <Error_Handler+0x8>

08000fd4 <show_time_date_itm>:
 *      Author: ekrem
 */
#include "main.h"

void show_time_date_itm(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b08a      	sub	sp, #40	@ 0x28
 8000fd8:	af02      	add	r7, sp, #8
	RTC_DateTypeDef rtc_date;
	RTC_TimeTypeDef rtc_time;

	memset(&rtc_date,0,sizeof(rtc_date));
 8000fda:	f107 0318 	add.w	r3, r7, #24
 8000fde:	2204      	movs	r2, #4
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f007 faa1 	bl	800852a <memset>
	memset(&rtc_time,0,sizeof(rtc_time));
 8000fe8:	1d3b      	adds	r3, r7, #4
 8000fea:	2214      	movs	r2, #20
 8000fec:	2100      	movs	r1, #0
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f007 fa9b 	bl	800852a <memset>

	/* Get the RTC current Time */
	HAL_RTC_GetTime(&hrtc, &rtc_time, RTC_FORMAT_BIN);
 8000ff4:	1d3b      	adds	r3, r7, #4
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4815      	ldr	r0, [pc, #84]	@ (8001050 <show_time_date_itm+0x7c>)
 8000ffc:	f002 f971 	bl	80032e2 <HAL_RTC_GetTime>
	/* Get the RTC current Date */
	HAL_RTC_GetDate(&hrtc, &rtc_date, RTC_FORMAT_BIN);
 8001000:	f107 0318 	add.w	r3, r7, #24
 8001004:	2200      	movs	r2, #0
 8001006:	4619      	mov	r1, r3
 8001008:	4811      	ldr	r0, [pc, #68]	@ (8001050 <show_time_date_itm+0x7c>)
 800100a:	f002 fa4c 	bl	80034a6 <HAL_RTC_GetDate>

	char *format;
	format = (rtc_time.TimeFormat == RTC_HOURFORMAT12_AM) ? "AM" : "PM";
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d101      	bne.n	8001018 <show_time_date_itm+0x44>
 8001014:	4b0f      	ldr	r3, [pc, #60]	@ (8001054 <show_time_date_itm+0x80>)
 8001016:	e000      	b.n	800101a <show_time_date_itm+0x46>
 8001018:	4b0f      	ldr	r3, [pc, #60]	@ (8001058 <show_time_date_itm+0x84>)
 800101a:	61fb      	str	r3, [r7, #28]

	printf("%02d:%02d:%02d [%s]",rtc_time.Hours, rtc_time.Minutes, rtc_time.Seconds,format);
 800101c:	793b      	ldrb	r3, [r7, #4]
 800101e:	4619      	mov	r1, r3
 8001020:	797b      	ldrb	r3, [r7, #5]
 8001022:	461a      	mov	r2, r3
 8001024:	79bb      	ldrb	r3, [r7, #6]
 8001026:	4618      	mov	r0, r3
 8001028:	69fb      	ldr	r3, [r7, #28]
 800102a:	9300      	str	r3, [sp, #0]
 800102c:	4603      	mov	r3, r0
 800102e:	480b      	ldr	r0, [pc, #44]	@ (800105c <show_time_date_itm+0x88>)
 8001030:	f007 fa04 	bl	800843c <iprintf>
	printf("\t%02d-%02d-%2d\n",rtc_date.Month, rtc_date.Date, 2000 + rtc_date.Year);
 8001034:	7e7b      	ldrb	r3, [r7, #25]
 8001036:	4619      	mov	r1, r3
 8001038:	7ebb      	ldrb	r3, [r7, #26]
 800103a:	461a      	mov	r2, r3
 800103c:	7efb      	ldrb	r3, [r7, #27]
 800103e:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8001042:	4807      	ldr	r0, [pc, #28]	@ (8001060 <show_time_date_itm+0x8c>)
 8001044:	f007 f9fa 	bl	800843c <iprintf>

}
 8001048:	bf00      	nop
 800104a:	3720      	adds	r7, #32
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	200000a4 	.word	0x200000a4
 8001054:	08009538 	.word	0x08009538
 8001058:	0800953c 	.word	0x0800953c
 800105c:	08009540 	.word	0x08009540
 8001060:	08009554 	.word	0x08009554

08001064 <show_time_date>:

void show_time_date(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b08c      	sub	sp, #48	@ 0x30
 8001068:	af04      	add	r7, sp, #16
	RTC_TimeTypeDef rtc_time;

	static char *time = showtime;
	static char *date = showdate;

	memset(&rtc_date,0,sizeof(rtc_date));
 800106a:	f107 0318 	add.w	r3, r7, #24
 800106e:	2204      	movs	r2, #4
 8001070:	2100      	movs	r1, #0
 8001072:	4618      	mov	r0, r3
 8001074:	f007 fa59 	bl	800852a <memset>
	memset(&rtc_time,0,sizeof(rtc_time));
 8001078:	1d3b      	adds	r3, r7, #4
 800107a:	2214      	movs	r2, #20
 800107c:	2100      	movs	r1, #0
 800107e:	4618      	mov	r0, r3
 8001080:	f007 fa53 	bl	800852a <memset>

	/* Get the RTC current Time */
	HAL_RTC_GetTime(&hrtc, &rtc_time, RTC_FORMAT_BIN);
 8001084:	1d3b      	adds	r3, r7, #4
 8001086:	2200      	movs	r2, #0
 8001088:	4619      	mov	r1, r3
 800108a:	4821      	ldr	r0, [pc, #132]	@ (8001110 <show_time_date+0xac>)
 800108c:	f002 f929 	bl	80032e2 <HAL_RTC_GetTime>
	/* Get the RTC current Date */
	HAL_RTC_GetDate(&hrtc, &rtc_date, RTC_FORMAT_BIN);
 8001090:	f107 0318 	add.w	r3, r7, #24
 8001094:	2200      	movs	r2, #0
 8001096:	4619      	mov	r1, r3
 8001098:	481d      	ldr	r0, [pc, #116]	@ (8001110 <show_time_date+0xac>)
 800109a:	f002 fa04 	bl	80034a6 <HAL_RTC_GetDate>

	char *format;
	format = (rtc_time.TimeFormat == RTC_HOURFORMAT12_AM) ? "AM" : "PM";
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d101      	bne.n	80010a8 <show_time_date+0x44>
 80010a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001114 <show_time_date+0xb0>)
 80010a6:	e000      	b.n	80010aa <show_time_date+0x46>
 80010a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001118 <show_time_date+0xb4>)
 80010aa:	61fb      	str	r3, [r7, #28]

	/* Display time Format : hh:mm:ss [AM/PM] */
	sprintf((char*)showtime,"%s:\t%02d:%02d:%02d [%s]","\nCurrent Time&Date",rtc_time.Hours, rtc_time.Minutes, rtc_time.Seconds,format);
 80010ac:	793b      	ldrb	r3, [r7, #4]
 80010ae:	4618      	mov	r0, r3
 80010b0:	797b      	ldrb	r3, [r7, #5]
 80010b2:	461a      	mov	r2, r3
 80010b4:	79bb      	ldrb	r3, [r7, #6]
 80010b6:	4619      	mov	r1, r3
 80010b8:	69fb      	ldr	r3, [r7, #28]
 80010ba:	9302      	str	r3, [sp, #8]
 80010bc:	9101      	str	r1, [sp, #4]
 80010be:	9200      	str	r2, [sp, #0]
 80010c0:	4603      	mov	r3, r0
 80010c2:	4a16      	ldr	r2, [pc, #88]	@ (800111c <show_time_date+0xb8>)
 80010c4:	4916      	ldr	r1, [pc, #88]	@ (8001120 <show_time_date+0xbc>)
 80010c6:	4817      	ldr	r0, [pc, #92]	@ (8001124 <show_time_date+0xc0>)
 80010c8:	f007 f9ca 	bl	8008460 <siprintf>
	xQueueSend(q_print,&time,portMAX_DELAY);
 80010cc:	4b16      	ldr	r3, [pc, #88]	@ (8001128 <show_time_date+0xc4>)
 80010ce:	6818      	ldr	r0, [r3, #0]
 80010d0:	2300      	movs	r3, #0
 80010d2:	f04f 32ff 	mov.w	r2, #4294967295
 80010d6:	4915      	ldr	r1, [pc, #84]	@ (800112c <show_time_date+0xc8>)
 80010d8:	f003 ff8e 	bl	8004ff8 <xQueueGenericSend>

	/* Display date Format : date-month-year */
	sprintf((char*)showdate,"\t%02d-%02d-%2d\n",rtc_date.Month, rtc_date.Date, 2000 + rtc_date.Year);
 80010dc:	7e7b      	ldrb	r3, [r7, #25]
 80010de:	461a      	mov	r2, r3
 80010e0:	7ebb      	ldrb	r3, [r7, #26]
 80010e2:	4619      	mov	r1, r3
 80010e4:	7efb      	ldrb	r3, [r7, #27]
 80010e6:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80010ea:	9300      	str	r3, [sp, #0]
 80010ec:	460b      	mov	r3, r1
 80010ee:	4910      	ldr	r1, [pc, #64]	@ (8001130 <show_time_date+0xcc>)
 80010f0:	4810      	ldr	r0, [pc, #64]	@ (8001134 <show_time_date+0xd0>)
 80010f2:	f007 f9b5 	bl	8008460 <siprintf>
	xQueueSend(q_print,&date,portMAX_DELAY);
 80010f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001128 <show_time_date+0xc4>)
 80010f8:	6818      	ldr	r0, [r3, #0]
 80010fa:	2300      	movs	r3, #0
 80010fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001100:	490d      	ldr	r1, [pc, #52]	@ (8001138 <show_time_date+0xd4>)
 8001102:	f003 ff79 	bl	8004ff8 <xQueueGenericSend>
}
 8001106:	bf00      	nop
 8001108:	3720      	adds	r7, #32
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	200000a4 	.word	0x200000a4
 8001114:	08009538 	.word	0x08009538
 8001118:	0800953c 	.word	0x0800953c
 800111c:	08009564 	.word	0x08009564
 8001120:	08009578 	.word	0x08009578
 8001124:	20000140 	.word	0x20000140
 8001128:	20000124 	.word	0x20000124
 800112c:	20000008 	.word	0x20000008
 8001130:	08009554 	.word	0x08009554
 8001134:	20000168 	.word	0x20000168
 8001138:	2000000c 	.word	0x2000000c

0800113c <rtc_configure_time>:

void rtc_configure_time(RTC_TimeTypeDef *time)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
	time->TimeFormat = RTC_HOURFORMAT12_AM;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2200      	movs	r2, #0
 8001148:	70da      	strb	r2, [r3, #3]
	time->DayLightSaving = RTC_DAYLIGHTSAVING_NONE ;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2200      	movs	r2, #0
 800114e:	60da      	str	r2, [r3, #12]
	time->StoreOperation = RTC_STOREOPERATION_RESET;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	2200      	movs	r2, #0
 8001154:	611a      	str	r2, [r3, #16]

	HAL_RTC_SetTime(&hrtc,time,RTC_FORMAT_BIN);
 8001156:	2200      	movs	r2, #0
 8001158:	6879      	ldr	r1, [r7, #4]
 800115a:	4803      	ldr	r0, [pc, #12]	@ (8001168 <rtc_configure_time+0x2c>)
 800115c:	f002 f827 	bl	80031ae <HAL_RTC_SetTime>
}
 8001160:	bf00      	nop
 8001162:	3708      	adds	r7, #8
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	200000a4 	.word	0x200000a4

0800116c <rtc_configure_date>:

void rtc_configure_date(RTC_DateTypeDef *date)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
	HAL_RTC_SetDate(&hrtc,date,RTC_FORMAT_BIN);
 8001174:	2200      	movs	r2, #0
 8001176:	6879      	ldr	r1, [r7, #4]
 8001178:	4803      	ldr	r0, [pc, #12]	@ (8001188 <rtc_configure_date+0x1c>)
 800117a:	f002 f910 	bl	800339e <HAL_RTC_SetDate>
}
 800117e:	bf00      	nop
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	200000a4 	.word	0x200000a4

0800118c <validate_rtc_information>:

int validate_rtc_information(RTC_TimeTypeDef *time , RTC_DateTypeDef *date)
{
 800118c:	b480      	push	{r7}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
 8001194:	6039      	str	r1, [r7, #0]
	if(time){
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d00d      	beq.n	80011b8 <validate_rtc_information+0x2c>
		if( (time->Hours > 12) || (time->Minutes > 59) || (time->Seconds > 59) )
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	2b0c      	cmp	r3, #12
 80011a2:	d807      	bhi.n	80011b4 <validate_rtc_information+0x28>
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	785b      	ldrb	r3, [r3, #1]
 80011a8:	2b3b      	cmp	r3, #59	@ 0x3b
 80011aa:	d803      	bhi.n	80011b4 <validate_rtc_information+0x28>
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	789b      	ldrb	r3, [r3, #2]
 80011b0:	2b3b      	cmp	r3, #59	@ 0x3b
 80011b2:	d901      	bls.n	80011b8 <validate_rtc_information+0x2c>
			return 1;
 80011b4:	2301      	movs	r3, #1
 80011b6:	e015      	b.n	80011e4 <validate_rtc_information+0x58>
	}

	if(date){
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d011      	beq.n	80011e2 <validate_rtc_information+0x56>
		if( (date->Date > 31) || (date->WeekDay > 7) || (date->Year > 99) || (date->Month > 12) )
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	789b      	ldrb	r3, [r3, #2]
 80011c2:	2b1f      	cmp	r3, #31
 80011c4:	d80b      	bhi.n	80011de <validate_rtc_information+0x52>
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	2b07      	cmp	r3, #7
 80011cc:	d807      	bhi.n	80011de <validate_rtc_information+0x52>
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	78db      	ldrb	r3, [r3, #3]
 80011d2:	2b63      	cmp	r3, #99	@ 0x63
 80011d4:	d803      	bhi.n	80011de <validate_rtc_information+0x52>
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	785b      	ldrb	r3, [r3, #1]
 80011da:	2b0c      	cmp	r3, #12
 80011dc:	d901      	bls.n	80011e2 <validate_rtc_information+0x56>
			return 1;
 80011de:	2301      	movs	r3, #1
 80011e0:	e000      	b.n	80011e4 <validate_rtc_information+0x58>
	}

	return 0;
 80011e2:	2300      	movs	r3, #0
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	370c      	adds	r7, #12
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr

080011f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011f6:	2300      	movs	r3, #0
 80011f8:	607b      	str	r3, [r7, #4]
 80011fa:	4b10      	ldr	r3, [pc, #64]	@ (800123c <HAL_MspInit+0x4c>)
 80011fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011fe:	4a0f      	ldr	r2, [pc, #60]	@ (800123c <HAL_MspInit+0x4c>)
 8001200:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001204:	6453      	str	r3, [r2, #68]	@ 0x44
 8001206:	4b0d      	ldr	r3, [pc, #52]	@ (800123c <HAL_MspInit+0x4c>)
 8001208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800120a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800120e:	607b      	str	r3, [r7, #4]
 8001210:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001212:	2300      	movs	r3, #0
 8001214:	603b      	str	r3, [r7, #0]
 8001216:	4b09      	ldr	r3, [pc, #36]	@ (800123c <HAL_MspInit+0x4c>)
 8001218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800121a:	4a08      	ldr	r2, [pc, #32]	@ (800123c <HAL_MspInit+0x4c>)
 800121c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001220:	6413      	str	r3, [r2, #64]	@ 0x40
 8001222:	4b06      	ldr	r3, [pc, #24]	@ (800123c <HAL_MspInit+0x4c>)
 8001224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001226:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800122a:	603b      	str	r3, [r7, #0]
 800122c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800122e:	bf00      	nop
 8001230:	370c      	adds	r7, #12
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop
 800123c:	40023800 	.word	0x40023800

08001240 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b086      	sub	sp, #24
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001248:	f107 0308 	add.w	r3, r7, #8
 800124c:	2200      	movs	r2, #0
 800124e:	601a      	str	r2, [r3, #0]
 8001250:	605a      	str	r2, [r3, #4]
 8001252:	609a      	str	r2, [r3, #8]
 8001254:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4a0c      	ldr	r2, [pc, #48]	@ (800128c <HAL_RTC_MspInit+0x4c>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d111      	bne.n	8001284 <HAL_RTC_MspInit+0x44>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001260:	2302      	movs	r3, #2
 8001262:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001264:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001268:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800126a:	f107 0308 	add.w	r3, r7, #8
 800126e:	4618      	mov	r0, r3
 8001270:	f001 fe3a 	bl	8002ee8 <HAL_RCCEx_PeriphCLKConfig>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800127a:	f7ff fea5 	bl	8000fc8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800127e:	4b04      	ldr	r3, [pc, #16]	@ (8001290 <HAL_RTC_MspInit+0x50>)
 8001280:	2201      	movs	r2, #1
 8001282:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001284:	bf00      	nop
 8001286:	3718      	adds	r7, #24
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40002800 	.word	0x40002800
 8001290:	42470e3c 	.word	0x42470e3c

08001294 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b08a      	sub	sp, #40	@ 0x28
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800129c:	f107 0314 	add.w	r3, r7, #20
 80012a0:	2200      	movs	r2, #0
 80012a2:	601a      	str	r2, [r3, #0]
 80012a4:	605a      	str	r2, [r3, #4]
 80012a6:	609a      	str	r2, [r3, #8]
 80012a8:	60da      	str	r2, [r3, #12]
 80012aa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a1d      	ldr	r2, [pc, #116]	@ (8001328 <HAL_UART_MspInit+0x94>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d133      	bne.n	800131e <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012b6:	2300      	movs	r3, #0
 80012b8:	613b      	str	r3, [r7, #16]
 80012ba:	4b1c      	ldr	r3, [pc, #112]	@ (800132c <HAL_UART_MspInit+0x98>)
 80012bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012be:	4a1b      	ldr	r2, [pc, #108]	@ (800132c <HAL_UART_MspInit+0x98>)
 80012c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80012c6:	4b19      	ldr	r3, [pc, #100]	@ (800132c <HAL_UART_MspInit+0x98>)
 80012c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012ce:	613b      	str	r3, [r7, #16]
 80012d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012d2:	2300      	movs	r3, #0
 80012d4:	60fb      	str	r3, [r7, #12]
 80012d6:	4b15      	ldr	r3, [pc, #84]	@ (800132c <HAL_UART_MspInit+0x98>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012da:	4a14      	ldr	r2, [pc, #80]	@ (800132c <HAL_UART_MspInit+0x98>)
 80012dc:	f043 0301 	orr.w	r3, r3, #1
 80012e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012e2:	4b12      	ldr	r3, [pc, #72]	@ (800132c <HAL_UART_MspInit+0x98>)
 80012e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e6:	f003 0301 	and.w	r3, r3, #1
 80012ea:	60fb      	str	r3, [r7, #12]
 80012ec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80012ee:	230c      	movs	r3, #12
 80012f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f2:	2302      	movs	r3, #2
 80012f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f6:	2300      	movs	r3, #0
 80012f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012fa:	2303      	movs	r3, #3
 80012fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012fe:	2307      	movs	r3, #7
 8001300:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001302:	f107 0314 	add.w	r3, r7, #20
 8001306:	4619      	mov	r1, r3
 8001308:	4809      	ldr	r0, [pc, #36]	@ (8001330 <HAL_UART_MspInit+0x9c>)
 800130a:	f000 ff6d 	bl	80021e8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 800130e:	2200      	movs	r2, #0
 8001310:	2106      	movs	r1, #6
 8001312:	2026      	movs	r0, #38	@ 0x26
 8001314:	f000 feac 	bl	8002070 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001318:	2026      	movs	r0, #38	@ 0x26
 800131a:	f000 fec5 	bl	80020a8 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800131e:	bf00      	nop
 8001320:	3728      	adds	r7, #40	@ 0x28
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	40004400 	.word	0x40004400
 800132c:	40023800 	.word	0x40023800
 8001330:	40020000 	.word	0x40020000

08001334 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b08e      	sub	sp, #56	@ 0x38
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800133c:	2300      	movs	r3, #0
 800133e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001340:	2300      	movs	r3, #0
 8001342:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001344:	2300      	movs	r3, #0
 8001346:	60fb      	str	r3, [r7, #12]
 8001348:	4b33      	ldr	r3, [pc, #204]	@ (8001418 <HAL_InitTick+0xe4>)
 800134a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800134c:	4a32      	ldr	r2, [pc, #200]	@ (8001418 <HAL_InitTick+0xe4>)
 800134e:	f043 0310 	orr.w	r3, r3, #16
 8001352:	6413      	str	r3, [r2, #64]	@ 0x40
 8001354:	4b30      	ldr	r3, [pc, #192]	@ (8001418 <HAL_InitTick+0xe4>)
 8001356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001358:	f003 0310 	and.w	r3, r3, #16
 800135c:	60fb      	str	r3, [r7, #12]
 800135e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001360:	f107 0210 	add.w	r2, r7, #16
 8001364:	f107 0314 	add.w	r3, r7, #20
 8001368:	4611      	mov	r1, r2
 800136a:	4618      	mov	r0, r3
 800136c:	f001 fd8a 	bl	8002e84 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001370:	6a3b      	ldr	r3, [r7, #32]
 8001372:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001376:	2b00      	cmp	r3, #0
 8001378:	d103      	bne.n	8001382 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800137a:	f001 fd5b 	bl	8002e34 <HAL_RCC_GetPCLK1Freq>
 800137e:	6378      	str	r0, [r7, #52]	@ 0x34
 8001380:	e004      	b.n	800138c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001382:	f001 fd57 	bl	8002e34 <HAL_RCC_GetPCLK1Freq>
 8001386:	4603      	mov	r3, r0
 8001388:	005b      	lsls	r3, r3, #1
 800138a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800138c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800138e:	4a23      	ldr	r2, [pc, #140]	@ (800141c <HAL_InitTick+0xe8>)
 8001390:	fba2 2303 	umull	r2, r3, r2, r3
 8001394:	0c9b      	lsrs	r3, r3, #18
 8001396:	3b01      	subs	r3, #1
 8001398:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800139a:	4b21      	ldr	r3, [pc, #132]	@ (8001420 <HAL_InitTick+0xec>)
 800139c:	4a21      	ldr	r2, [pc, #132]	@ (8001424 <HAL_InitTick+0xf0>)
 800139e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80013a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001420 <HAL_InitTick+0xec>)
 80013a2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80013a6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80013a8:	4a1d      	ldr	r2, [pc, #116]	@ (8001420 <HAL_InitTick+0xec>)
 80013aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013ac:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80013ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001420 <HAL_InitTick+0xec>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001420 <HAL_InitTick+0xec>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013ba:	4b19      	ldr	r3, [pc, #100]	@ (8001420 <HAL_InitTick+0xec>)
 80013bc:	2200      	movs	r2, #0
 80013be:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80013c0:	4817      	ldr	r0, [pc, #92]	@ (8001420 <HAL_InitTick+0xec>)
 80013c2:	f002 f97d 	bl	80036c0 <HAL_TIM_Base_Init>
 80013c6:	4603      	mov	r3, r0
 80013c8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80013cc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d11b      	bne.n	800140c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80013d4:	4812      	ldr	r0, [pc, #72]	@ (8001420 <HAL_InitTick+0xec>)
 80013d6:	f002 f9cd 	bl	8003774 <HAL_TIM_Base_Start_IT>
 80013da:	4603      	mov	r3, r0
 80013dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80013e0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d111      	bne.n	800140c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80013e8:	2036      	movs	r0, #54	@ 0x36
 80013ea:	f000 fe5d 	bl	80020a8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2b0f      	cmp	r3, #15
 80013f2:	d808      	bhi.n	8001406 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80013f4:	2200      	movs	r2, #0
 80013f6:	6879      	ldr	r1, [r7, #4]
 80013f8:	2036      	movs	r0, #54	@ 0x36
 80013fa:	f000 fe39 	bl	8002070 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001428 <HAL_InitTick+0xf4>)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6013      	str	r3, [r2, #0]
 8001404:	e002      	b.n	800140c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001406:	2301      	movs	r3, #1
 8001408:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800140c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001410:	4618      	mov	r0, r3
 8001412:	3738      	adds	r7, #56	@ 0x38
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	40023800 	.word	0x40023800
 800141c:	431bde83 	.word	0x431bde83
 8001420:	20000190 	.word	0x20000190
 8001424:	40001000 	.word	0x40001000
 8001428:	20000018 	.word	0x20000018

0800142c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001430:	bf00      	nop
 8001432:	e7fd      	b.n	8001430 <NMI_Handler+0x4>

08001434 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001438:	bf00      	nop
 800143a:	e7fd      	b.n	8001438 <HardFault_Handler+0x4>

0800143c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001440:	bf00      	nop
 8001442:	e7fd      	b.n	8001440 <MemManage_Handler+0x4>

08001444 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001448:	bf00      	nop
 800144a:	e7fd      	b.n	8001448 <BusFault_Handler+0x4>

0800144c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001450:	bf00      	nop
 8001452:	e7fd      	b.n	8001450 <UsageFault_Handler+0x4>

08001454 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001458:	bf00      	nop
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
	...

08001464 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001468:	4802      	ldr	r0, [pc, #8]	@ (8001474 <USART2_IRQHandler+0x10>)
 800146a:	f002 fcc5 	bl	8003df8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800146e:	bf00      	nop
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	200000c4 	.word	0x200000c4

08001478 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800147c:	4802      	ldr	r0, [pc, #8]	@ (8001488 <TIM6_DAC_IRQHandler+0x10>)
 800147e:	f002 f9e9 	bl	8003854 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001482:	bf00      	nop
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	20000190 	.word	0x20000190

0800148c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b086      	sub	sp, #24
 8001490:	af00      	add	r7, sp, #0
 8001492:	60f8      	str	r0, [r7, #12]
 8001494:	60b9      	str	r1, [r7, #8]
 8001496:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001498:	2300      	movs	r3, #0
 800149a:	617b      	str	r3, [r7, #20]
 800149c:	e00a      	b.n	80014b4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800149e:	f3af 8000 	nop.w
 80014a2:	4601      	mov	r1, r0
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	1c5a      	adds	r2, r3, #1
 80014a8:	60ba      	str	r2, [r7, #8]
 80014aa:	b2ca      	uxtb	r2, r1
 80014ac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	3301      	adds	r3, #1
 80014b2:	617b      	str	r3, [r7, #20]
 80014b4:	697a      	ldr	r2, [r7, #20]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	429a      	cmp	r2, r3
 80014ba:	dbf0      	blt.n	800149e <_read+0x12>
  }

  return len;
 80014bc:	687b      	ldr	r3, [r7, #4]
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3718      	adds	r7, #24
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}

080014c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014c6:	b580      	push	{r7, lr}
 80014c8:	b086      	sub	sp, #24
 80014ca:	af00      	add	r7, sp, #0
 80014cc:	60f8      	str	r0, [r7, #12]
 80014ce:	60b9      	str	r1, [r7, #8]
 80014d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014d2:	2300      	movs	r3, #0
 80014d4:	617b      	str	r3, [r7, #20]
 80014d6:	e009      	b.n	80014ec <_write+0x26>
  {
    __io_putchar(*ptr++);
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	1c5a      	adds	r2, r3, #1
 80014dc:	60ba      	str	r2, [r7, #8]
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	4618      	mov	r0, r3
 80014e2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	3301      	adds	r3, #1
 80014ea:	617b      	str	r3, [r7, #20]
 80014ec:	697a      	ldr	r2, [r7, #20]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	429a      	cmp	r2, r3
 80014f2:	dbf1      	blt.n	80014d8 <_write+0x12>
  }
  return len;
 80014f4:	687b      	ldr	r3, [r7, #4]
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3718      	adds	r7, #24
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}

080014fe <_close>:

int _close(int file)
{
 80014fe:	b480      	push	{r7}
 8001500:	b083      	sub	sp, #12
 8001502:	af00      	add	r7, sp, #0
 8001504:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001506:	f04f 33ff 	mov.w	r3, #4294967295
}
 800150a:	4618      	mov	r0, r3
 800150c:	370c      	adds	r7, #12
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr

08001516 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001516:	b480      	push	{r7}
 8001518:	b083      	sub	sp, #12
 800151a:	af00      	add	r7, sp, #0
 800151c:	6078      	str	r0, [r7, #4]
 800151e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001526:	605a      	str	r2, [r3, #4]
  return 0;
 8001528:	2300      	movs	r3, #0
}
 800152a:	4618      	mov	r0, r3
 800152c:	370c      	adds	r7, #12
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr

08001536 <_isatty>:

int _isatty(int file)
{
 8001536:	b480      	push	{r7}
 8001538:	b083      	sub	sp, #12
 800153a:	af00      	add	r7, sp, #0
 800153c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800153e:	2301      	movs	r3, #1
}
 8001540:	4618      	mov	r0, r3
 8001542:	370c      	adds	r7, #12
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr

0800154c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800154c:	b480      	push	{r7}
 800154e:	b085      	sub	sp, #20
 8001550:	af00      	add	r7, sp, #0
 8001552:	60f8      	str	r0, [r7, #12]
 8001554:	60b9      	str	r1, [r7, #8]
 8001556:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001558:	2300      	movs	r3, #0
}
 800155a:	4618      	mov	r0, r3
 800155c:	3714      	adds	r7, #20
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
	...

08001568 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b086      	sub	sp, #24
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001570:	4a14      	ldr	r2, [pc, #80]	@ (80015c4 <_sbrk+0x5c>)
 8001572:	4b15      	ldr	r3, [pc, #84]	@ (80015c8 <_sbrk+0x60>)
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800157c:	4b13      	ldr	r3, [pc, #76]	@ (80015cc <_sbrk+0x64>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d102      	bne.n	800158a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001584:	4b11      	ldr	r3, [pc, #68]	@ (80015cc <_sbrk+0x64>)
 8001586:	4a12      	ldr	r2, [pc, #72]	@ (80015d0 <_sbrk+0x68>)
 8001588:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800158a:	4b10      	ldr	r3, [pc, #64]	@ (80015cc <_sbrk+0x64>)
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4413      	add	r3, r2
 8001592:	693a      	ldr	r2, [r7, #16]
 8001594:	429a      	cmp	r2, r3
 8001596:	d207      	bcs.n	80015a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001598:	f007 f816 	bl	80085c8 <__errno>
 800159c:	4603      	mov	r3, r0
 800159e:	220c      	movs	r2, #12
 80015a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015a2:	f04f 33ff 	mov.w	r3, #4294967295
 80015a6:	e009      	b.n	80015bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015a8:	4b08      	ldr	r3, [pc, #32]	@ (80015cc <_sbrk+0x64>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015ae:	4b07      	ldr	r3, [pc, #28]	@ (80015cc <_sbrk+0x64>)
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	4413      	add	r3, r2
 80015b6:	4a05      	ldr	r2, [pc, #20]	@ (80015cc <_sbrk+0x64>)
 80015b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015ba:	68fb      	ldr	r3, [r7, #12]
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3718      	adds	r7, #24
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	20020000 	.word	0x20020000
 80015c8:	00000400 	.word	0x00000400
 80015cc:	200001d8 	.word	0x200001d8
 80015d0:	200130d8 	.word	0x200130d8

080015d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015d8:	4b06      	ldr	r3, [pc, #24]	@ (80015f4 <SystemInit+0x20>)
 80015da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015de:	4a05      	ldr	r2, [pc, #20]	@ (80015f4 <SystemInit+0x20>)
 80015e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80015e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015e8:	bf00      	nop
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	e000ed00 	.word	0xe000ed00

080015f8 <menu_task>:
int extract_command(command_t *cmd);
void process_command(command_t *cmd);

const char *msg_inv = "////Invalid option////\n";

void menu_task(void *parameters){
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b088      	sub	sp, #32
 80015fc:	af02      	add	r7, sp, #8
 80015fe:	6078      	str	r0, [r7, #4]

	command_t *cmd;

	int option;

	const char* msg_menu = "\n========================\n"
 8001600:	4b31      	ldr	r3, [pc, #196]	@ (80016c8 <menu_task+0xd0>)
 8001602:	60bb      	str	r3, [r7, #8]
								"Date and time ----> 1\n"
								"Exit          ----> 2\n"
								"Enter your choice here : ";

	while(1){
		xQueueSend(q_print,&msg_menu,portMAX_DELAY);
 8001604:	4b31      	ldr	r3, [pc, #196]	@ (80016cc <menu_task+0xd4>)
 8001606:	6818      	ldr	r0, [r3, #0]
 8001608:	f107 0108 	add.w	r1, r7, #8
 800160c:	2300      	movs	r3, #0
 800160e:	f04f 32ff 	mov.w	r2, #4294967295
 8001612:	f003 fcf1 	bl	8004ff8 <xQueueGenericSend>

		//wait for menu commands
		xTaskNotifyWait(0,0,&cmd_addr,portMAX_DELAY);
 8001616:	f107 030c 	add.w	r3, r7, #12
 800161a:	f04f 32ff 	mov.w	r2, #4294967295
 800161e:	9200      	str	r2, [sp, #0]
 8001620:	2200      	movs	r2, #0
 8001622:	2100      	movs	r1, #0
 8001624:	2000      	movs	r0, #0
 8001626:	f005 f9fd 	bl	8006a24 <xTaskGenericNotifyWait>
		cmd = (command_t*)cmd_addr;
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	617b      	str	r3, [r7, #20]

		if(cmd->len == 1)
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	68db      	ldr	r3, [r3, #12]
 8001632:	2b01      	cmp	r3, #1
 8001634:	d133      	bne.n	800169e <menu_task+0xa6>
		{
			option = cmd->payload[0] - 48;
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	3b30      	subs	r3, #48	@ 0x30
 800163c:	613b      	str	r3, [r7, #16]
			switch(option)
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	2b02      	cmp	r3, #2
 8001642:	d035      	beq.n	80016b0 <menu_task+0xb8>
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	2b02      	cmp	r3, #2
 8001648:	dc20      	bgt.n	800168c <menu_task+0x94>
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d003      	beq.n	8001658 <menu_task+0x60>
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	2b01      	cmp	r3, #1
 8001654:	d00d      	beq.n	8001672 <menu_task+0x7a>
 8001656:	e019      	b.n	800168c <menu_task+0x94>
			{
				case 0:
					curr_state = sLedEffect;
 8001658:	4b1d      	ldr	r3, [pc, #116]	@ (80016d0 <menu_task+0xd8>)
 800165a:	2201      	movs	r2, #1
 800165c:	701a      	strb	r2, [r3, #0]
					xTaskNotify(handle_led_task,0,eNoAction);
 800165e:	4b1d      	ldr	r3, [pc, #116]	@ (80016d4 <menu_task+0xdc>)
 8001660:	6818      	ldr	r0, [r3, #0]
 8001662:	2300      	movs	r3, #0
 8001664:	9300      	str	r3, [sp, #0]
 8001666:	2300      	movs	r3, #0
 8001668:	2200      	movs	r2, #0
 800166a:	2100      	movs	r1, #0
 800166c:	f005 fa6c 	bl	8006b48 <xTaskGenericNotify>
					break;
 8001670:	e01f      	b.n	80016b2 <menu_task+0xba>
				case 1:
					curr_state = sRtcMenu;
 8001672:	4b17      	ldr	r3, [pc, #92]	@ (80016d0 <menu_task+0xd8>)
 8001674:	2202      	movs	r2, #2
 8001676:	701a      	strb	r2, [r3, #0]
					xTaskNotify(handle_rtc_task,0,eNoAction);
 8001678:	4b17      	ldr	r3, [pc, #92]	@ (80016d8 <menu_task+0xe0>)
 800167a:	6818      	ldr	r0, [r3, #0]
 800167c:	2300      	movs	r3, #0
 800167e:	9300      	str	r3, [sp, #0]
 8001680:	2300      	movs	r3, #0
 8001682:	2200      	movs	r2, #0
 8001684:	2100      	movs	r1, #0
 8001686:	f005 fa5f 	bl	8006b48 <xTaskGenericNotify>
					break;
 800168a:	e012      	b.n	80016b2 <menu_task+0xba>
				case 2: /*implement exit */
					break;
				default:
					xQueueSend(q_print,&msg_inv,portMAX_DELAY);
 800168c:	4b0f      	ldr	r3, [pc, #60]	@ (80016cc <menu_task+0xd4>)
 800168e:	6818      	ldr	r0, [r3, #0]
 8001690:	2300      	movs	r3, #0
 8001692:	f04f 32ff 	mov.w	r2, #4294967295
 8001696:	4911      	ldr	r1, [pc, #68]	@ (80016dc <menu_task+0xe4>)
 8001698:	f003 fcae 	bl	8004ff8 <xQueueGenericSend>
					continue;
 800169c:	e012      	b.n	80016c4 <menu_task+0xcc>
			}
		}else{
			//invalid entry
			xQueueSend(q_print,&msg_inv,portMAX_DELAY);
 800169e:	4b0b      	ldr	r3, [pc, #44]	@ (80016cc <menu_task+0xd4>)
 80016a0:	6818      	ldr	r0, [r3, #0]
 80016a2:	2300      	movs	r3, #0
 80016a4:	f04f 32ff 	mov.w	r2, #4294967295
 80016a8:	490c      	ldr	r1, [pc, #48]	@ (80016dc <menu_task+0xe4>)
 80016aa:	f003 fca5 	bl	8004ff8 <xQueueGenericSend>
			continue;
 80016ae:	e009      	b.n	80016c4 <menu_task+0xcc>
					break;
 80016b0:	bf00      	nop
		}
		//wait to run again when some other task notifies
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 80016b2:	f04f 33ff 	mov.w	r3, #4294967295
 80016b6:	9300      	str	r3, [sp, #0]
 80016b8:	2300      	movs	r3, #0
 80016ba:	2200      	movs	r2, #0
 80016bc:	2100      	movs	r1, #0
 80016be:	2000      	movs	r0, #0
 80016c0:	f005 f9b0 	bl	8006a24 <xTaskGenericNotifyWait>
		xQueueSend(q_print,&msg_menu,portMAX_DELAY);
 80016c4:	e79e      	b.n	8001604 <menu_task+0xc>
 80016c6:	bf00      	nop
 80016c8:	080095a8 	.word	0x080095a8
 80016cc:	20000124 	.word	0x20000124
 80016d0:	2000013d 	.word	0x2000013d
 80016d4:	20000118 	.word	0x20000118
 80016d8:	2000011c 	.word	0x2000011c
 80016dc:	20000014 	.word	0x20000014

080016e0 <print_task>:
	}//while super loop
}

void print_task(void *parameters){
 80016e0:	b590      	push	{r4, r7, lr}
 80016e2:	b085      	sub	sp, #20
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
	uint32_t *msg;
	while(1){
		xQueueReceive(q_print, &msg, portMAX_DELAY);
 80016e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001718 <print_task+0x38>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f107 010c 	add.w	r1, r7, #12
 80016f0:	f04f 32ff 	mov.w	r2, #4294967295
 80016f4:	4618      	mov	r0, r3
 80016f6:	f003 fe37 	bl	8005368 <xQueueReceive>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen((char*)msg),HAL_MAX_DELAY);
 80016fa:	68fc      	ldr	r4, [r7, #12]
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	4618      	mov	r0, r3
 8001700:	f7fe fd70 	bl	80001e4 <strlen>
 8001704:	4603      	mov	r3, r0
 8001706:	b29a      	uxth	r2, r3
 8001708:	f04f 33ff 	mov.w	r3, #4294967295
 800170c:	4621      	mov	r1, r4
 800170e:	4803      	ldr	r0, [pc, #12]	@ (800171c <print_task+0x3c>)
 8001710:	f002 fac2 	bl	8003c98 <HAL_UART_Transmit>
		xQueueReceive(q_print, &msg, portMAX_DELAY);
 8001714:	bf00      	nop
 8001716:	e7e7      	b.n	80016e8 <print_task+0x8>
 8001718:	20000124 	.word	0x20000124
 800171c:	200000c4 	.word	0x200000c4

08001720 <led_task>:
	}
}

void led_task(void *parameters){
 8001720:	b580      	push	{r7, lr}
 8001722:	b088      	sub	sp, #32
 8001724:	af02      	add	r7, sp, #8
 8001726:	6078      	str	r0, [r7, #4]
	uint32_t cmd_addr;
	command_t *cmd;
	const char* msg_led = "========================\n"
 8001728:	4b3e      	ldr	r3, [pc, #248]	@ (8001824 <led_task+0x104>)
 800172a:	60fb      	str	r3, [r7, #12]
						  "(none,e1,e2,e3,e4)\n"
						  "Enter your choice here : ";

	while(1){
		/*Wait for notification (Notify wait) */
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 800172c:	f04f 33ff 	mov.w	r3, #4294967295
 8001730:	9300      	str	r3, [sp, #0]
 8001732:	2300      	movs	r3, #0
 8001734:	2200      	movs	r2, #0
 8001736:	2100      	movs	r1, #0
 8001738:	2000      	movs	r0, #0
 800173a:	f005 f973 	bl	8006a24 <xTaskGenericNotifyWait>

		/*Print LED menu */
		xQueueSend(q_print,&msg_led,portMAX_DELAY);
 800173e:	4b3a      	ldr	r3, [pc, #232]	@ (8001828 <led_task+0x108>)
 8001740:	6818      	ldr	r0, [r3, #0]
 8001742:	f107 010c 	add.w	r1, r7, #12
 8001746:	2300      	movs	r3, #0
 8001748:	f04f 32ff 	mov.w	r2, #4294967295
 800174c:	f003 fc54 	bl	8004ff8 <xQueueGenericSend>

		/*wait for LED command (Notify wait) */
		xTaskNotifyWait(0,0,&cmd_addr,portMAX_DELAY);
 8001750:	f107 0310 	add.w	r3, r7, #16
 8001754:	f04f 32ff 	mov.w	r2, #4294967295
 8001758:	9200      	str	r2, [sp, #0]
 800175a:	2200      	movs	r2, #0
 800175c:	2100      	movs	r1, #0
 800175e:	2000      	movs	r0, #0
 8001760:	f005 f960 	bl	8006a24 <xTaskGenericNotifyWait>
		cmd = (command_t*)cmd_addr;
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	617b      	str	r3, [r7, #20]

		if(cmd->len <= 4)
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	68db      	ldr	r3, [r3, #12]
 800176c:	2b04      	cmp	r3, #4
 800176e:	d843      	bhi.n	80017f8 <led_task+0xd8>
		{
			if(! strcmp((char*)cmd->payload,"none"))
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	492e      	ldr	r1, [pc, #184]	@ (800182c <led_task+0x10c>)
 8001774:	4618      	mov	r0, r3
 8001776:	f7fe fd2b 	bl	80001d0 <strcmp>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d102      	bne.n	8001786 <led_task+0x66>
				led_effect_stop();
 8001780:	f7fe ff24 	bl	80005cc <led_effect_stop>
 8001784:	e040      	b.n	8001808 <led_task+0xe8>
			else if (! strcmp((char*)cmd->payload,"e1"))
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	4929      	ldr	r1, [pc, #164]	@ (8001830 <led_task+0x110>)
 800178a:	4618      	mov	r0, r3
 800178c:	f7fe fd20 	bl	80001d0 <strcmp>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d103      	bne.n	800179e <led_task+0x7e>
				led_effect(1);
 8001796:	2001      	movs	r0, #1
 8001798:	f7fe ff38 	bl	800060c <led_effect>
 800179c:	e034      	b.n	8001808 <led_task+0xe8>
			else if (! strcmp((char*)cmd->payload,"e2"))
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	4924      	ldr	r1, [pc, #144]	@ (8001834 <led_task+0x114>)
 80017a2:	4618      	mov	r0, r3
 80017a4:	f7fe fd14 	bl	80001d0 <strcmp>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d103      	bne.n	80017b6 <led_task+0x96>
				led_effect(2);
 80017ae:	2002      	movs	r0, #2
 80017b0:	f7fe ff2c 	bl	800060c <led_effect>
 80017b4:	e028      	b.n	8001808 <led_task+0xe8>
			else if (! strcmp((char*)cmd->payload,"e3"))
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	491f      	ldr	r1, [pc, #124]	@ (8001838 <led_task+0x118>)
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7fe fd08 	bl	80001d0 <strcmp>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d103      	bne.n	80017ce <led_task+0xae>
				led_effect(3);
 80017c6:	2003      	movs	r0, #3
 80017c8:	f7fe ff20 	bl	800060c <led_effect>
 80017cc:	e01c      	b.n	8001808 <led_task+0xe8>
			else if (! strcmp((char*)cmd->payload,"e4"))
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	491a      	ldr	r1, [pc, #104]	@ (800183c <led_task+0x11c>)
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7fe fcfc 	bl	80001d0 <strcmp>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d103      	bne.n	80017e6 <led_task+0xc6>
				led_effect(4);
 80017de:	2004      	movs	r0, #4
 80017e0:	f7fe ff14 	bl	800060c <led_effect>
 80017e4:	e010      	b.n	8001808 <led_task+0xe8>
			else
				xQueueSend(q_print,&msg_inv,portMAX_DELAY); /*print invalid message */
 80017e6:	4b10      	ldr	r3, [pc, #64]	@ (8001828 <led_task+0x108>)
 80017e8:	6818      	ldr	r0, [r3, #0]
 80017ea:	2300      	movs	r3, #0
 80017ec:	f04f 32ff 	mov.w	r2, #4294967295
 80017f0:	4913      	ldr	r1, [pc, #76]	@ (8001840 <led_task+0x120>)
 80017f2:	f003 fc01 	bl	8004ff8 <xQueueGenericSend>
 80017f6:	e007      	b.n	8001808 <led_task+0xe8>
		}else
			xQueueSend(q_print,&msg_inv,portMAX_DELAY);
 80017f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001828 <led_task+0x108>)
 80017fa:	6818      	ldr	r0, [r3, #0]
 80017fc:	2300      	movs	r3, #0
 80017fe:	f04f 32ff 	mov.w	r2, #4294967295
 8001802:	490f      	ldr	r1, [pc, #60]	@ (8001840 <led_task+0x120>)
 8001804:	f003 fbf8 	bl	8004ff8 <xQueueGenericSend>

		/* update state variable */
		curr_state = sMainMenu;
 8001808:	4b0e      	ldr	r3, [pc, #56]	@ (8001844 <led_task+0x124>)
 800180a:	2200      	movs	r2, #0
 800180c:	701a      	strb	r2, [r3, #0]

		/*Notify menu task */
		xTaskNotify(handle_menu_task,0,eNoAction);
 800180e:	4b0e      	ldr	r3, [pc, #56]	@ (8001848 <led_task+0x128>)
 8001810:	6818      	ldr	r0, [r3, #0]
 8001812:	2300      	movs	r3, #0
 8001814:	9300      	str	r3, [sp, #0]
 8001816:	2300      	movs	r3, #0
 8001818:	2200      	movs	r2, #0
 800181a:	2100      	movs	r1, #0
 800181c:	f005 f994 	bl	8006b48 <xTaskGenericNotify>
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8001820:	e784      	b.n	800172c <led_task+0xc>
 8001822:	bf00      	nop
 8001824:	08009650 	.word	0x08009650
 8001828:	20000124 	.word	0x20000124
 800182c:	080096c8 	.word	0x080096c8
 8001830:	080096d0 	.word	0x080096d0
 8001834:	080096d4 	.word	0x080096d4
 8001838:	080096d8 	.word	0x080096d8
 800183c:	080096dc 	.word	0x080096dc
 8001840:	20000014 	.word	0x20000014
 8001844:	2000013d 	.word	0x2000013d
 8001848:	2000010c 	.word	0x2000010c

0800184c <getnumber>:
	}
}

uint8_t getnumber(uint8_t *p , int len)
{
 800184c:	b480      	push	{r7}
 800184e:	b085      	sub	sp, #20
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	6039      	str	r1, [r7, #0]
	int value ;

	if(len > 1)
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	2b01      	cmp	r3, #1
 800185a:	dd0f      	ble.n	800187c <getnumber+0x30>
	   value =  ( ((p[0]-48) * 10) + (p[1] - 48) );
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8001864:	4613      	mov	r3, r2
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	4413      	add	r3, r2
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	461a      	mov	r2, r3
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	3301      	adds	r3, #1
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	3b30      	subs	r3, #48	@ 0x30
 8001876:	4413      	add	r3, r2
 8001878:	60fb      	str	r3, [r7, #12]
 800187a:	e003      	b.n	8001884 <getnumber+0x38>
	else
		value = p[0] - 48;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	3b30      	subs	r3, #48	@ 0x30
 8001882:	60fb      	str	r3, [r7, #12]

	return value;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	b2db      	uxtb	r3, r3

}
 8001888:	4618      	mov	r0, r3
 800188a:	3714      	adds	r7, #20
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr

08001894 <rtc_task>:

void rtc_task(void *param)
{
 8001894:	b590      	push	{r4, r7, lr}
 8001896:	b09b      	sub	sp, #108	@ 0x6c
 8001898:	af02      	add	r7, sp, #8
 800189a:	6078      	str	r0, [r7, #4]
	const char* msg_rtc1 = "========================\n"
 800189c:	4bb3      	ldr	r3, [pc, #716]	@ (8001b6c <rtc_task+0x2d8>)
 800189e:	64fb      	str	r3, [r7, #76]	@ 0x4c
							"|         RTC          |\n"
							"========================\n";

	const char* msg_rtc2 = "Configure Time            ----> 0\n"
 80018a0:	4bb3      	ldr	r3, [pc, #716]	@ (8001b70 <rtc_task+0x2dc>)
 80018a2:	64bb      	str	r3, [r7, #72]	@ 0x48
							"Configure Date            ----> 1\n"
							"Enable reporting          ----> 2\n"
							"Exit                      ----> 3\n"
							"Enter your choice here : ";

	const char *msg_rtc_hh = "Enter hour(1-12):";
 80018a4:	4bb3      	ldr	r3, [pc, #716]	@ (8001b74 <rtc_task+0x2e0>)
 80018a6:	647b      	str	r3, [r7, #68]	@ 0x44
	const char *msg_rtc_mm = "Enter minutes(0-59):";
 80018a8:	4bb3      	ldr	r3, [pc, #716]	@ (8001b78 <rtc_task+0x2e4>)
 80018aa:	643b      	str	r3, [r7, #64]	@ 0x40
	const char *msg_rtc_ss = "Enter seconds(0-59):";
 80018ac:	4bb3      	ldr	r3, [pc, #716]	@ (8001b7c <rtc_task+0x2e8>)
 80018ae:	63fb      	str	r3, [r7, #60]	@ 0x3c

	const char *msg_rtc_dd  = "Enter date(1-31):";
 80018b0:	4bb3      	ldr	r3, [pc, #716]	@ (8001b80 <rtc_task+0x2ec>)
 80018b2:	63bb      	str	r3, [r7, #56]	@ 0x38
	const char *msg_rtc_mo  ="Enter month(1-12):";
 80018b4:	4bb3      	ldr	r3, [pc, #716]	@ (8001b84 <rtc_task+0x2f0>)
 80018b6:	637b      	str	r3, [r7, #52]	@ 0x34
	const char *msg_rtc_dow  = "Enter day(1-7 sun:1):";
 80018b8:	4bb3      	ldr	r3, [pc, #716]	@ (8001b88 <rtc_task+0x2f4>)
 80018ba:	633b      	str	r3, [r7, #48]	@ 0x30
	const char *msg_rtc_yr  = "Enter year(0-99):";
 80018bc:	4bb3      	ldr	r3, [pc, #716]	@ (8001b8c <rtc_task+0x2f8>)
 80018be:	62fb      	str	r3, [r7, #44]	@ 0x2c

	const char *msg_conf = "Configuration successful\n";
 80018c0:	4bb3      	ldr	r3, [pc, #716]	@ (8001b90 <rtc_task+0x2fc>)
 80018c2:	62bb      	str	r3, [r7, #40]	@ 0x28
	const char *msg_rtc_report = "Enable time&date reporting(y/n)?: ";
 80018c4:	4bb3      	ldr	r3, [pc, #716]	@ (8001b94 <rtc_task+0x300>)
 80018c6:	627b      	str	r3, [r7, #36]	@ 0x24
	#define YEAR_CONFIG 	2
	#define DAY_CONFIG 		3

	while(1){
		/*Notify wait (wait till someone notifies) */
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 80018c8:	f04f 33ff 	mov.w	r3, #4294967295
 80018cc:	9300      	str	r3, [sp, #0]
 80018ce:	2300      	movs	r3, #0
 80018d0:	2200      	movs	r2, #0
 80018d2:	2100      	movs	r1, #0
 80018d4:	2000      	movs	r0, #0
 80018d6:	f005 f8a5 	bl	8006a24 <xTaskGenericNotifyWait>

		/*Print the menu and show current date and time information */
		xQueueSend(q_print,&msg_rtc1,portMAX_DELAY);
 80018da:	4baf      	ldr	r3, [pc, #700]	@ (8001b98 <rtc_task+0x304>)
 80018dc:	6818      	ldr	r0, [r3, #0]
 80018de:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 80018e2:	2300      	movs	r3, #0
 80018e4:	f04f 32ff 	mov.w	r2, #4294967295
 80018e8:	f003 fb86 	bl	8004ff8 <xQueueGenericSend>
		show_time_date();
 80018ec:	f7ff fbba 	bl	8001064 <show_time_date>
		xQueueSend(q_print,&msg_rtc2,portMAX_DELAY);
 80018f0:	4ba9      	ldr	r3, [pc, #676]	@ (8001b98 <rtc_task+0x304>)
 80018f2:	6818      	ldr	r0, [r3, #0]
 80018f4:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 80018f8:	2300      	movs	r3, #0
 80018fa:	f04f 32ff 	mov.w	r2, #4294967295
 80018fe:	f003 fb7b 	bl	8004ff8 <xQueueGenericSend>


		while(curr_state != sMainMenu){
 8001902:	e1e7      	b.n	8001cd4 <rtc_task+0x440>

			/*Wait for command notification (Notify wait) */
			xTaskNotifyWait(0,0,&cmd_addr,portMAX_DELAY);
 8001904:	f107 0320 	add.w	r3, r7, #32
 8001908:	f04f 32ff 	mov.w	r2, #4294967295
 800190c:	9200      	str	r2, [sp, #0]
 800190e:	2200      	movs	r2, #0
 8001910:	2100      	movs	r1, #0
 8001912:	2000      	movs	r0, #0
 8001914:	f005 f886 	bl	8006a24 <xTaskGenericNotifyWait>
			cmd = (command_t*)cmd_addr;
 8001918:	6a3b      	ldr	r3, [r7, #32]
 800191a:	65fb      	str	r3, [r7, #92]	@ 0x5c

			switch(curr_state)
 800191c:	4b9f      	ldr	r3, [pc, #636]	@ (8001b9c <rtc_task+0x308>)
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	3b02      	subs	r3, #2
 8001922:	2b03      	cmp	r3, #3
 8001924:	f200 81d6 	bhi.w	8001cd4 <rtc_task+0x440>
 8001928:	a201      	add	r2, pc, #4	@ (adr r2, 8001930 <rtc_task+0x9c>)
 800192a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800192e:	bf00      	nop
 8001930:	08001941 	.word	0x08001941
 8001934:	080019f5 	.word	0x080019f5
 8001938:	08001ae3 	.word	0x08001ae3
 800193c:	08001c4b 	.word	0x08001c4b
			{
				case sRtcMenu:{
					/*process RTC menu commands */
					if(cmd->len == 1)
 8001940:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	2b01      	cmp	r3, #1
 8001946:	d148      	bne.n	80019da <rtc_task+0x146>
					{
						menu_code = cmd->payload[0] - 48;
 8001948:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	3b30      	subs	r3, #48	@ 0x30
 800194e:	653b      	str	r3, [r7, #80]	@ 0x50
						switch(menu_code)
 8001950:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001952:	2b03      	cmp	r3, #3
 8001954:	d835      	bhi.n	80019c2 <rtc_task+0x12e>
 8001956:	a201      	add	r2, pc, #4	@ (adr r2, 800195c <rtc_task+0xc8>)
 8001958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800195c:	0800196d 	.word	0x0800196d
 8001960:	08001987 	.word	0x08001987
 8001964:	080019a1 	.word	0x080019a1
 8001968:	080019bb 	.word	0x080019bb
						{
						case 0:
							curr_state = sRtcTimeConfig;
 800196c:	4b8b      	ldr	r3, [pc, #556]	@ (8001b9c <rtc_task+0x308>)
 800196e:	2203      	movs	r2, #3
 8001970:	701a      	strb	r2, [r3, #0]
							xQueueSend(q_print,&msg_rtc_hh,portMAX_DELAY);
 8001972:	4b89      	ldr	r3, [pc, #548]	@ (8001b98 <rtc_task+0x304>)
 8001974:	6818      	ldr	r0, [r3, #0]
 8001976:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 800197a:	2300      	movs	r3, #0
 800197c:	f04f 32ff 	mov.w	r2, #4294967295
 8001980:	f003 fb3a 	bl	8004ff8 <xQueueGenericSend>
							break;
 8001984:	e035      	b.n	80019f2 <rtc_task+0x15e>
						case 1:
							curr_state = sRtcDateConfig;
 8001986:	4b85      	ldr	r3, [pc, #532]	@ (8001b9c <rtc_task+0x308>)
 8001988:	2204      	movs	r2, #4
 800198a:	701a      	strb	r2, [r3, #0]
							xQueueSend(q_print,&msg_rtc_dd,portMAX_DELAY);
 800198c:	4b82      	ldr	r3, [pc, #520]	@ (8001b98 <rtc_task+0x304>)
 800198e:	6818      	ldr	r0, [r3, #0]
 8001990:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8001994:	2300      	movs	r3, #0
 8001996:	f04f 32ff 	mov.w	r2, #4294967295
 800199a:	f003 fb2d 	bl	8004ff8 <xQueueGenericSend>
							break;
 800199e:	e028      	b.n	80019f2 <rtc_task+0x15e>
						case 2 :
							curr_state = sRtcReport;
 80019a0:	4b7e      	ldr	r3, [pc, #504]	@ (8001b9c <rtc_task+0x308>)
 80019a2:	2205      	movs	r2, #5
 80019a4:	701a      	strb	r2, [r3, #0]
							xQueueSend(q_print,&msg_rtc_report,portMAX_DELAY);
 80019a6:	4b7c      	ldr	r3, [pc, #496]	@ (8001b98 <rtc_task+0x304>)
 80019a8:	6818      	ldr	r0, [r3, #0]
 80019aa:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80019ae:	2300      	movs	r3, #0
 80019b0:	f04f 32ff 	mov.w	r2, #4294967295
 80019b4:	f003 fb20 	bl	8004ff8 <xQueueGenericSend>
							break;
 80019b8:	e01b      	b.n	80019f2 <rtc_task+0x15e>
						case 3 :
							curr_state = sMainMenu;
 80019ba:	4b78      	ldr	r3, [pc, #480]	@ (8001b9c <rtc_task+0x308>)
 80019bc:	2200      	movs	r2, #0
 80019be:	701a      	strb	r2, [r3, #0]
							break;
 80019c0:	e017      	b.n	80019f2 <rtc_task+0x15e>
						default:
							curr_state = sMainMenu;
 80019c2:	4b76      	ldr	r3, [pc, #472]	@ (8001b9c <rtc_task+0x308>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	701a      	strb	r2, [r3, #0]
							xQueueSend(q_print,&msg_inv,portMAX_DELAY);
 80019c8:	4b73      	ldr	r3, [pc, #460]	@ (8001b98 <rtc_task+0x304>)
 80019ca:	6818      	ldr	r0, [r3, #0]
 80019cc:	2300      	movs	r3, #0
 80019ce:	f04f 32ff 	mov.w	r2, #4294967295
 80019d2:	4973      	ldr	r1, [pc, #460]	@ (8001ba0 <rtc_task+0x30c>)
 80019d4:	f003 fb10 	bl	8004ff8 <xQueueGenericSend>

					}else{
						curr_state = sMainMenu;
						xQueueSend(q_print,&msg_inv,portMAX_DELAY);
					}
					break;}
 80019d8:	e17c      	b.n	8001cd4 <rtc_task+0x440>
						curr_state = sMainMenu;
 80019da:	4b70      	ldr	r3, [pc, #448]	@ (8001b9c <rtc_task+0x308>)
 80019dc:	2200      	movs	r2, #0
 80019de:	701a      	strb	r2, [r3, #0]
						xQueueSend(q_print,&msg_inv,portMAX_DELAY);
 80019e0:	4b6d      	ldr	r3, [pc, #436]	@ (8001b98 <rtc_task+0x304>)
 80019e2:	6818      	ldr	r0, [r3, #0]
 80019e4:	2300      	movs	r3, #0
 80019e6:	f04f 32ff 	mov.w	r2, #4294967295
 80019ea:	496d      	ldr	r1, [pc, #436]	@ (8001ba0 <rtc_task+0x30c>)
 80019ec:	f003 fb04 	bl	8004ff8 <xQueueGenericSend>
					break;}
 80019f0:	e170      	b.n	8001cd4 <rtc_task+0x440>
 80019f2:	e16f      	b.n	8001cd4 <rtc_task+0x440>

				case sRtcTimeConfig:{
					/*get hh, mm, ss infor and configure RTC */
					/*take care of invalid entries */
					switch(rtc_state)
 80019f4:	4b6b      	ldr	r3, [pc, #428]	@ (8001ba4 <rtc_task+0x310>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	2b02      	cmp	r3, #2
 80019fa:	d03b      	beq.n	8001a74 <rtc_task+0x1e0>
 80019fc:	2b02      	cmp	r3, #2
 80019fe:	f300 8166 	bgt.w	8001cce <rtc_task+0x43a>
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d002      	beq.n	8001a0c <rtc_task+0x178>
 8001a06:	2b01      	cmp	r3, #1
 8001a08:	d01a      	beq.n	8001a40 <rtc_task+0x1ac>
								curr_state = sMainMenu;
								rtc_state = 0;
								break;}
						}

					break;}
 8001a0a:	e160      	b.n	8001cce <rtc_task+0x43a>
								uint8_t hour = getnumber(cmd->payload , cmd->len);
 8001a0c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001a0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001a10:	68db      	ldr	r3, [r3, #12]
 8001a12:	4619      	mov	r1, r3
 8001a14:	4610      	mov	r0, r2
 8001a16:	f7ff ff19 	bl	800184c <getnumber>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
								time.Hours = hour;
 8001a20:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8001a24:	733b      	strb	r3, [r7, #12]
								rtc_state = MM_CONFIG;
 8001a26:	4b5f      	ldr	r3, [pc, #380]	@ (8001ba4 <rtc_task+0x310>)
 8001a28:	2201      	movs	r2, #1
 8001a2a:	601a      	str	r2, [r3, #0]
								xQueueSend(q_print,&msg_rtc_mm,portMAX_DELAY);
 8001a2c:	4b5a      	ldr	r3, [pc, #360]	@ (8001b98 <rtc_task+0x304>)
 8001a2e:	6818      	ldr	r0, [r3, #0]
 8001a30:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8001a34:	2300      	movs	r3, #0
 8001a36:	f04f 32ff 	mov.w	r2, #4294967295
 8001a3a:	f003 fadd 	bl	8004ff8 <xQueueGenericSend>
								break;}
 8001a3e:	e04f      	b.n	8001ae0 <rtc_task+0x24c>
								uint8_t min = getnumber(cmd->payload , cmd->len);
 8001a40:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001a42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001a44:	68db      	ldr	r3, [r3, #12]
 8001a46:	4619      	mov	r1, r3
 8001a48:	4610      	mov	r0, r2
 8001a4a:	f7ff feff 	bl	800184c <getnumber>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
								time.Minutes = min;
 8001a54:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001a58:	737b      	strb	r3, [r7, #13]
								rtc_state = SS_CONFIG;
 8001a5a:	4b52      	ldr	r3, [pc, #328]	@ (8001ba4 <rtc_task+0x310>)
 8001a5c:	2202      	movs	r2, #2
 8001a5e:	601a      	str	r2, [r3, #0]
								xQueueSend(q_print,&msg_rtc_ss,portMAX_DELAY);
 8001a60:	4b4d      	ldr	r3, [pc, #308]	@ (8001b98 <rtc_task+0x304>)
 8001a62:	6818      	ldr	r0, [r3, #0]
 8001a64:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8001a68:	2300      	movs	r3, #0
 8001a6a:	f04f 32ff 	mov.w	r2, #4294967295
 8001a6e:	f003 fac3 	bl	8004ff8 <xQueueGenericSend>
								break;}
 8001a72:	e035      	b.n	8001ae0 <rtc_task+0x24c>
								uint8_t sec = getnumber(cmd->payload , cmd->len);
 8001a74:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001a76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001a78:	68db      	ldr	r3, [r3, #12]
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4610      	mov	r0, r2
 8001a7e:	f7ff fee5 	bl	800184c <getnumber>
 8001a82:	4603      	mov	r3, r0
 8001a84:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
								time.Seconds = sec;
 8001a88:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001a8c:	73bb      	strb	r3, [r7, #14]
								if(!validate_rtc_information(&time,NULL))
 8001a8e:	f107 030c 	add.w	r3, r7, #12
 8001a92:	2100      	movs	r1, #0
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff fb79 	bl	800118c <validate_rtc_information>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d110      	bne.n	8001ac2 <rtc_task+0x22e>
									rtc_configure_time(&time);
 8001aa0:	f107 030c 	add.w	r3, r7, #12
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f7ff fb49 	bl	800113c <rtc_configure_time>
									xQueueSend(q_print,&msg_conf,portMAX_DELAY);
 8001aaa:	4b3b      	ldr	r3, [pc, #236]	@ (8001b98 <rtc_task+0x304>)
 8001aac:	6818      	ldr	r0, [r3, #0]
 8001aae:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ab8:	f003 fa9e 	bl	8004ff8 <xQueueGenericSend>
									show_time_date();
 8001abc:	f7ff fad2 	bl	8001064 <show_time_date>
 8001ac0:	e007      	b.n	8001ad2 <rtc_task+0x23e>
									xQueueSend(q_print,&msg_inv,portMAX_DELAY);
 8001ac2:	4b35      	ldr	r3, [pc, #212]	@ (8001b98 <rtc_task+0x304>)
 8001ac4:	6818      	ldr	r0, [r3, #0]
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	f04f 32ff 	mov.w	r2, #4294967295
 8001acc:	4934      	ldr	r1, [pc, #208]	@ (8001ba0 <rtc_task+0x30c>)
 8001ace:	f003 fa93 	bl	8004ff8 <xQueueGenericSend>
								curr_state = sMainMenu;
 8001ad2:	4b32      	ldr	r3, [pc, #200]	@ (8001b9c <rtc_task+0x308>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	701a      	strb	r2, [r3, #0]
								rtc_state = 0;
 8001ad8:	4b32      	ldr	r3, [pc, #200]	@ (8001ba4 <rtc_task+0x310>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	601a      	str	r2, [r3, #0]
								break;}
 8001ade:	bf00      	nop
					break;}
 8001ae0:	e0f5      	b.n	8001cce <rtc_task+0x43a>
				case sRtcDateConfig:{

					/*get date, month, day , year info and configure RTC */

					/*take care of invalid entries */
					switch(rtc_state)
 8001ae2:	4b30      	ldr	r3, [pc, #192]	@ (8001ba4 <rtc_task+0x310>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	2b03      	cmp	r3, #3
 8001ae8:	f200 80f3 	bhi.w	8001cd2 <rtc_task+0x43e>
 8001aec:	a201      	add	r2, pc, #4	@ (adr r2, 8001af4 <rtc_task+0x260>)
 8001aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001af2:	bf00      	nop
 8001af4:	08001b05 	.word	0x08001b05
 8001af8:	08001b39 	.word	0x08001b39
 8001afc:	08001bdd 	.word	0x08001bdd
 8001b00:	08001ba9 	.word	0x08001ba9
						{
							case DATE_CONFIG:{
								uint8_t d = getnumber(cmd->payload , cmd->len);
 8001b04:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001b06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001b08:	68db      	ldr	r3, [r3, #12]
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	4610      	mov	r0, r2
 8001b0e:	f7ff fe9d 	bl	800184c <getnumber>
 8001b12:	4603      	mov	r3, r0
 8001b14:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
								date.Date = d;
 8001b18:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001b1c:	72bb      	strb	r3, [r7, #10]
								rtc_state = MONTH_CONFIG;
 8001b1e:	4b21      	ldr	r3, [pc, #132]	@ (8001ba4 <rtc_task+0x310>)
 8001b20:	2201      	movs	r2, #1
 8001b22:	601a      	str	r2, [r3, #0]
								xQueueSend(q_print,&msg_rtc_mo,portMAX_DELAY);
 8001b24:	4b1c      	ldr	r3, [pc, #112]	@ (8001b98 <rtc_task+0x304>)
 8001b26:	6818      	ldr	r0, [r3, #0]
 8001b28:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	f04f 32ff 	mov.w	r2, #4294967295
 8001b32:	f003 fa61 	bl	8004ff8 <xQueueGenericSend>
								break;}
 8001b36:	e087      	b.n	8001c48 <rtc_task+0x3b4>
							case MONTH_CONFIG:{
								uint8_t month = getnumber(cmd->payload , cmd->len);
 8001b38:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001b3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001b3c:	68db      	ldr	r3, [r3, #12]
 8001b3e:	4619      	mov	r1, r3
 8001b40:	4610      	mov	r0, r2
 8001b42:	f7ff fe83 	bl	800184c <getnumber>
 8001b46:	4603      	mov	r3, r0
 8001b48:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
								date.Month = month;
 8001b4c:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 8001b50:	727b      	strb	r3, [r7, #9]
								rtc_state = DAY_CONFIG;
 8001b52:	4b14      	ldr	r3, [pc, #80]	@ (8001ba4 <rtc_task+0x310>)
 8001b54:	2203      	movs	r2, #3
 8001b56:	601a      	str	r2, [r3, #0]
								xQueueSend(q_print,&msg_rtc_dow,portMAX_DELAY);
 8001b58:	4b0f      	ldr	r3, [pc, #60]	@ (8001b98 <rtc_task+0x304>)
 8001b5a:	6818      	ldr	r0, [r3, #0]
 8001b5c:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8001b60:	2300      	movs	r3, #0
 8001b62:	f04f 32ff 	mov.w	r2, #4294967295
 8001b66:	f003 fa47 	bl	8004ff8 <xQueueGenericSend>
								break;}
 8001b6a:	e06d      	b.n	8001c48 <rtc_task+0x3b4>
 8001b6c:	080096e0 	.word	0x080096e0
 8001b70:	0800972c 	.word	0x0800972c
 8001b74:	080097d0 	.word	0x080097d0
 8001b78:	080097e4 	.word	0x080097e4
 8001b7c:	080097fc 	.word	0x080097fc
 8001b80:	08009814 	.word	0x08009814
 8001b84:	08009828 	.word	0x08009828
 8001b88:	0800983c 	.word	0x0800983c
 8001b8c:	08009854 	.word	0x08009854
 8001b90:	08009868 	.word	0x08009868
 8001b94:	08009884 	.word	0x08009884
 8001b98:	20000124 	.word	0x20000124
 8001b9c:	2000013d 	.word	0x2000013d
 8001ba0:	20000014 	.word	0x20000014
 8001ba4:	200001dc 	.word	0x200001dc
							case DAY_CONFIG:{
								uint8_t day = getnumber(cmd->payload , cmd->len);
 8001ba8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001baa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001bac:	68db      	ldr	r3, [r3, #12]
 8001bae:	4619      	mov	r1, r3
 8001bb0:	4610      	mov	r0, r2
 8001bb2:	f7ff fe4b 	bl	800184c <getnumber>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
								date.WeekDay = day;
 8001bbc:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8001bc0:	723b      	strb	r3, [r7, #8]
								rtc_state = YEAR_CONFIG;
 8001bc2:	4b4c      	ldr	r3, [pc, #304]	@ (8001cf4 <rtc_task+0x460>)
 8001bc4:	2202      	movs	r2, #2
 8001bc6:	601a      	str	r2, [r3, #0]
								xQueueSend(q_print,&msg_rtc_yr,portMAX_DELAY);
 8001bc8:	4b4b      	ldr	r3, [pc, #300]	@ (8001cf8 <rtc_task+0x464>)
 8001bca:	6818      	ldr	r0, [r3, #0]
 8001bcc:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	f04f 32ff 	mov.w	r2, #4294967295
 8001bd6:	f003 fa0f 	bl	8004ff8 <xQueueGenericSend>
								break;}
 8001bda:	e035      	b.n	8001c48 <rtc_task+0x3b4>
							case YEAR_CONFIG:{
								uint8_t year = getnumber(cmd->payload , cmd->len);
 8001bdc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001bde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001be0:	68db      	ldr	r3, [r3, #12]
 8001be2:	4619      	mov	r1, r3
 8001be4:	4610      	mov	r0, r2
 8001be6:	f7ff fe31 	bl	800184c <getnumber>
 8001bea:	4603      	mov	r3, r0
 8001bec:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
								date.Year = year;
 8001bf0:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 8001bf4:	72fb      	strb	r3, [r7, #11]

								if(!validate_rtc_information(NULL,&date))
 8001bf6:	f107 0308 	add.w	r3, r7, #8
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	2000      	movs	r0, #0
 8001bfe:	f7ff fac5 	bl	800118c <validate_rtc_information>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d110      	bne.n	8001c2a <rtc_task+0x396>
								{
									rtc_configure_date(&date);
 8001c08:	f107 0308 	add.w	r3, r7, #8
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7ff faad 	bl	800116c <rtc_configure_date>
									xQueueSend(q_print,&msg_conf,portMAX_DELAY);
 8001c12:	4b39      	ldr	r3, [pc, #228]	@ (8001cf8 <rtc_task+0x464>)
 8001c14:	6818      	ldr	r0, [r3, #0]
 8001c16:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c20:	f003 f9ea 	bl	8004ff8 <xQueueGenericSend>
									show_time_date();
 8001c24:	f7ff fa1e 	bl	8001064 <show_time_date>
 8001c28:	e007      	b.n	8001c3a <rtc_task+0x3a6>
								}else
									xQueueSend(q_print,&msg_inv,portMAX_DELAY);
 8001c2a:	4b33      	ldr	r3, [pc, #204]	@ (8001cf8 <rtc_task+0x464>)
 8001c2c:	6818      	ldr	r0, [r3, #0]
 8001c2e:	2300      	movs	r3, #0
 8001c30:	f04f 32ff 	mov.w	r2, #4294967295
 8001c34:	4931      	ldr	r1, [pc, #196]	@ (8001cfc <rtc_task+0x468>)
 8001c36:	f003 f9df 	bl	8004ff8 <xQueueGenericSend>

								curr_state = sMainMenu;
 8001c3a:	4b31      	ldr	r3, [pc, #196]	@ (8001d00 <rtc_task+0x46c>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	701a      	strb	r2, [r3, #0]
								rtc_state = 0;
 8001c40:	4b2c      	ldr	r3, [pc, #176]	@ (8001cf4 <rtc_task+0x460>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	601a      	str	r2, [r3, #0]
								break;}
 8001c46:	bf00      	nop
						}


					break;}
 8001c48:	e043      	b.n	8001cd2 <rtc_task+0x43e>

				case sRtcReport:{
					/*enable or disable RTC current time reporting over ITM printf */
					if(cmd->len == 1)
 8001c4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c4c:	68db      	ldr	r3, [r3, #12]
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d131      	bne.n	8001cb6 <rtc_task+0x422>
					{
						if(cmd->payload[0] == 'y'){
 8001c52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	2b79      	cmp	r3, #121	@ 0x79
 8001c58:	d115      	bne.n	8001c86 <rtc_task+0x3f2>
							if(xTimerIsTimerActive(rtc_timer) == pdFALSE)
 8001c5a:	4b2a      	ldr	r3, [pc, #168]	@ (8001d04 <rtc_task+0x470>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f005 fdbe 	bl	80077e0 <xTimerIsTimerActive>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d12d      	bne.n	8001cc6 <rtc_task+0x432>
								xTimerStart(rtc_timer,portMAX_DELAY);
 8001c6a:	4b26      	ldr	r3, [pc, #152]	@ (8001d04 <rtc_task+0x470>)
 8001c6c:	681c      	ldr	r4, [r3, #0]
 8001c6e:	f004 f9fd 	bl	800606c <xTaskGetTickCount>
 8001c72:	4602      	mov	r2, r0
 8001c74:	f04f 33ff 	mov.w	r3, #4294967295
 8001c78:	9300      	str	r3, [sp, #0]
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	2101      	movs	r1, #1
 8001c7e:	4620      	mov	r0, r4
 8001c80:	f005 fafc 	bl	800727c <xTimerGenericCommandFromTask>
 8001c84:	e01f      	b.n	8001cc6 <rtc_task+0x432>
						}else if (cmd->payload[0] == 'n'){
 8001c86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c88:	781b      	ldrb	r3, [r3, #0]
 8001c8a:	2b6e      	cmp	r3, #110	@ 0x6e
 8001c8c:	d10a      	bne.n	8001ca4 <rtc_task+0x410>
							xTimerStop(rtc_timer,portMAX_DELAY);
 8001c8e:	4b1d      	ldr	r3, [pc, #116]	@ (8001d04 <rtc_task+0x470>)
 8001c90:	6818      	ldr	r0, [r3, #0]
 8001c92:	f04f 33ff 	mov.w	r3, #4294967295
 8001c96:	9300      	str	r3, [sp, #0]
 8001c98:	2300      	movs	r3, #0
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	2103      	movs	r1, #3
 8001c9e:	f005 faed 	bl	800727c <xTimerGenericCommandFromTask>
 8001ca2:	e010      	b.n	8001cc6 <rtc_task+0x432>
						}else{
							xQueueSend(q_print,&msg_inv,portMAX_DELAY);
 8001ca4:	4b14      	ldr	r3, [pc, #80]	@ (8001cf8 <rtc_task+0x464>)
 8001ca6:	6818      	ldr	r0, [r3, #0]
 8001ca8:	2300      	movs	r3, #0
 8001caa:	f04f 32ff 	mov.w	r2, #4294967295
 8001cae:	4913      	ldr	r1, [pc, #76]	@ (8001cfc <rtc_task+0x468>)
 8001cb0:	f003 f9a2 	bl	8004ff8 <xQueueGenericSend>
 8001cb4:	e007      	b.n	8001cc6 <rtc_task+0x432>
						}

					}else
					    xQueueSend(q_print,&msg_inv,portMAX_DELAY);
 8001cb6:	4b10      	ldr	r3, [pc, #64]	@ (8001cf8 <rtc_task+0x464>)
 8001cb8:	6818      	ldr	r0, [r3, #0]
 8001cba:	2300      	movs	r3, #0
 8001cbc:	f04f 32ff 	mov.w	r2, #4294967295
 8001cc0:	490e      	ldr	r1, [pc, #56]	@ (8001cfc <rtc_task+0x468>)
 8001cc2:	f003 f999 	bl	8004ff8 <xQueueGenericSend>

					curr_state = sMainMenu;
 8001cc6:	4b0e      	ldr	r3, [pc, #56]	@ (8001d00 <rtc_task+0x46c>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	701a      	strb	r2, [r3, #0]
					break;}
 8001ccc:	e002      	b.n	8001cd4 <rtc_task+0x440>
					break;}
 8001cce:	bf00      	nop
 8001cd0:	e000      	b.n	8001cd4 <rtc_task+0x440>
					break;}
 8001cd2:	bf00      	nop
		while(curr_state != sMainMenu){
 8001cd4:	4b0a      	ldr	r3, [pc, #40]	@ (8001d00 <rtc_task+0x46c>)
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	f47f ae13 	bne.w	8001904 <rtc_task+0x70>

		} //while end


		/*Notify menu task */
		xTaskNotify(handle_menu_task,0,eNoAction);
 8001cde:	4b0a      	ldr	r3, [pc, #40]	@ (8001d08 <rtc_task+0x474>)
 8001ce0:	6818      	ldr	r0, [r3, #0]
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	9300      	str	r3, [sp, #0]
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	2200      	movs	r2, #0
 8001cea:	2100      	movs	r1, #0
 8001cec:	f004 ff2c 	bl	8006b48 <xTaskGenericNotify>
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8001cf0:	e5ea      	b.n	80018c8 <rtc_task+0x34>
 8001cf2:	bf00      	nop
 8001cf4:	200001dc 	.word	0x200001dc
 8001cf8:	20000124 	.word	0x20000124
 8001cfc:	20000014 	.word	0x20000014
 8001d00:	2000013d 	.word	0x2000013d
 8001d04:	20000138 	.word	0x20000138
 8001d08:	2000010c 	.word	0x2000010c

08001d0c <cmd_task>:

		}//while super loop end
}

void cmd_task(void *parameters){
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b08a      	sub	sp, #40	@ 0x28
 8001d10:	af02      	add	r7, sp, #8
 8001d12:	6078      	str	r0, [r7, #4]
	BaseType_t status;
	command_t cmd;
	while(1){
		status = xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8001d14:	f04f 33ff 	mov.w	r3, #4294967295
 8001d18:	9300      	str	r3, [sp, #0]
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	2100      	movs	r1, #0
 8001d20:	2000      	movs	r0, #0
 8001d22:	f004 fe7f 	bl	8006a24 <xTaskGenericNotifyWait>
 8001d26:	61f8      	str	r0, [r7, #28]
		if(status){
 8001d28:	69fb      	ldr	r3, [r7, #28]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d0f2      	beq.n	8001d14 <cmd_task+0x8>
			process_command(&cmd);
 8001d2e:	f107 030c 	add.w	r3, r7, #12
 8001d32:	4618      	mov	r0, r3
 8001d34:	f000 f802 	bl	8001d3c <process_command>
		status = xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8001d38:	e7ec      	b.n	8001d14 <cmd_task+0x8>
	...

08001d3c <process_command>:
		}
	}
}

void process_command(command_t *cmd)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af02      	add	r7, sp, #8
 8001d42:	6078      	str	r0, [r7, #4]
	extract_command(cmd);
 8001d44:	6878      	ldr	r0, [r7, #4]
 8001d46:	f000 f835 	bl	8001db4 <extract_command>

	switch(curr_state)
 8001d4a:	4b16      	ldr	r3, [pc, #88]	@ (8001da4 <process_command+0x68>)
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	2b05      	cmp	r3, #5
 8001d50:	dc24      	bgt.n	8001d9c <process_command+0x60>
 8001d52:	2b02      	cmp	r3, #2
 8001d54:	da18      	bge.n	8001d88 <process_command+0x4c>
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d002      	beq.n	8001d60 <process_command+0x24>
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d00a      	beq.n	8001d74 <process_command+0x38>
		case sRtcDateConfig:
		case sRtcReport:
			xTaskNotify(handle_rtc_task,(uint32_t)cmd , eSetValueWithOverwrite);
		break;
	}
}
 8001d5e:	e01d      	b.n	8001d9c <process_command+0x60>
			xTaskNotify(handle_menu_task,(uint32_t)cmd , eSetValueWithOverwrite);
 8001d60:	4b11      	ldr	r3, [pc, #68]	@ (8001da8 <process_command+0x6c>)
 8001d62:	6818      	ldr	r0, [r3, #0]
 8001d64:	687a      	ldr	r2, [r7, #4]
 8001d66:	2300      	movs	r3, #0
 8001d68:	9300      	str	r3, [sp, #0]
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	2100      	movs	r1, #0
 8001d6e:	f004 feeb 	bl	8006b48 <xTaskGenericNotify>
		break;
 8001d72:	e013      	b.n	8001d9c <process_command+0x60>
			xTaskNotify(handle_led_task,(uint32_t)cmd , eSetValueWithOverwrite);
 8001d74:	4b0d      	ldr	r3, [pc, #52]	@ (8001dac <process_command+0x70>)
 8001d76:	6818      	ldr	r0, [r3, #0]
 8001d78:	687a      	ldr	r2, [r7, #4]
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	9300      	str	r3, [sp, #0]
 8001d7e:	2303      	movs	r3, #3
 8001d80:	2100      	movs	r1, #0
 8001d82:	f004 fee1 	bl	8006b48 <xTaskGenericNotify>
		break;
 8001d86:	e009      	b.n	8001d9c <process_command+0x60>
			xTaskNotify(handle_rtc_task,(uint32_t)cmd , eSetValueWithOverwrite);
 8001d88:	4b09      	ldr	r3, [pc, #36]	@ (8001db0 <process_command+0x74>)
 8001d8a:	6818      	ldr	r0, [r3, #0]
 8001d8c:	687a      	ldr	r2, [r7, #4]
 8001d8e:	2300      	movs	r3, #0
 8001d90:	9300      	str	r3, [sp, #0]
 8001d92:	2303      	movs	r3, #3
 8001d94:	2100      	movs	r1, #0
 8001d96:	f004 fed7 	bl	8006b48 <xTaskGenericNotify>
		break;
 8001d9a:	bf00      	nop
}
 8001d9c:	bf00      	nop
 8001d9e:	3708      	adds	r7, #8
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	2000013d 	.word	0x2000013d
 8001da8:	2000010c 	.word	0x2000010c
 8001dac:	20000118 	.word	0x20000118
 8001db0:	2000011c 	.word	0x2000011c

08001db4 <extract_command>:

int extract_command(command_t *cmd){
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b086      	sub	sp, #24
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
	uint8_t item;
	BaseType_t  status;

	status = uxQueueMessagesWaiting(q_data); //return the number of messages stored in queue
 8001dbc:	4b19      	ldr	r3, [pc, #100]	@ (8001e24 <extract_command+0x70>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f003 fc4d 	bl	8005660 <uxQueueMessagesWaiting>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	613b      	str	r3, [r7, #16]
	if(!status) return -1;
 8001dca:	693b      	ldr	r3, [r7, #16]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d102      	bne.n	8001dd6 <extract_command+0x22>
 8001dd0:	f04f 33ff 	mov.w	r3, #4294967295
 8001dd4:	e022      	b.n	8001e1c <extract_command+0x68>
	uint8_t i =0;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	75fb      	strb	r3, [r7, #23]

	do
	{
		status = xQueueReceive(q_data,&item,0);
 8001dda:	4b12      	ldr	r3, [pc, #72]	@ (8001e24 <extract_command+0x70>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f107 010f 	add.w	r1, r7, #15
 8001de2:	2200      	movs	r2, #0
 8001de4:	4618      	mov	r0, r3
 8001de6:	f003 fabf 	bl	8005368 <xQueueReceive>
 8001dea:	6138      	str	r0, [r7, #16]
		if(status == pdTRUE) cmd->payload[i++] = item;
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	2b01      	cmp	r3, #1
 8001df0:	d106      	bne.n	8001e00 <extract_command+0x4c>
 8001df2:	7dfb      	ldrb	r3, [r7, #23]
 8001df4:	1c5a      	adds	r2, r3, #1
 8001df6:	75fa      	strb	r2, [r7, #23]
 8001df8:	461a      	mov	r2, r3
 8001dfa:	7bf9      	ldrb	r1, [r7, #15]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	5499      	strb	r1, [r3, r2]
	}while(item != '\n');
 8001e00:	7bfb      	ldrb	r3, [r7, #15]
 8001e02:	2b0a      	cmp	r3, #10
 8001e04:	d1e9      	bne.n	8001dda <extract_command+0x26>

	cmd->payload[i-1] = '\0';
 8001e06:	7dfb      	ldrb	r3, [r7, #23]
 8001e08:	3b01      	subs	r3, #1
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	54d1      	strb	r1, [r2, r3]
	cmd->len = i-1; /*save  length of the command excluding null char */
 8001e10:	7dfb      	ldrb	r3, [r7, #23]
 8001e12:	3b01      	subs	r3, #1
 8001e14:	461a      	mov	r2, r3
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	60da      	str	r2, [r3, #12]

	return 0;
 8001e1a:	2300      	movs	r3, #0
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3718      	adds	r7, #24
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	20000120 	.word	0x20000120

08001e28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001e28:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e60 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001e2c:	f7ff fbd2 	bl	80015d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e30:	480c      	ldr	r0, [pc, #48]	@ (8001e64 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e32:	490d      	ldr	r1, [pc, #52]	@ (8001e68 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e34:	4a0d      	ldr	r2, [pc, #52]	@ (8001e6c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e38:	e002      	b.n	8001e40 <LoopCopyDataInit>

08001e3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e3e:	3304      	adds	r3, #4

08001e40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e44:	d3f9      	bcc.n	8001e3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e46:	4a0a      	ldr	r2, [pc, #40]	@ (8001e70 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e48:	4c0a      	ldr	r4, [pc, #40]	@ (8001e74 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e4c:	e001      	b.n	8001e52 <LoopFillZerobss>

08001e4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e50:	3204      	adds	r2, #4

08001e52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e54:	d3fb      	bcc.n	8001e4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e56:	f006 fbbd 	bl	80085d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e5a:	f7fe fced 	bl	8000838 <main>
  bx  lr    
 8001e5e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001e60:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e68:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001e6c:	08009920 	.word	0x08009920
  ldr r2, =_sbss
 8001e70:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001e74:	200130d4 	.word	0x200130d4

08001e78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e78:	e7fe      	b.n	8001e78 <ADC_IRQHandler>
	...

08001e7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e80:	4b0e      	ldr	r3, [pc, #56]	@ (8001ebc <HAL_Init+0x40>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a0d      	ldr	r2, [pc, #52]	@ (8001ebc <HAL_Init+0x40>)
 8001e86:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e8a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e8c:	4b0b      	ldr	r3, [pc, #44]	@ (8001ebc <HAL_Init+0x40>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a0a      	ldr	r2, [pc, #40]	@ (8001ebc <HAL_Init+0x40>)
 8001e92:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e96:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e98:	4b08      	ldr	r3, [pc, #32]	@ (8001ebc <HAL_Init+0x40>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a07      	ldr	r2, [pc, #28]	@ (8001ebc <HAL_Init+0x40>)
 8001e9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ea2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ea4:	2003      	movs	r0, #3
 8001ea6:	f000 f8d8 	bl	800205a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001eaa:	2000      	movs	r0, #0
 8001eac:	f7ff fa42 	bl	8001334 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001eb0:	f7ff f99e 	bl	80011f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001eb4:	2300      	movs	r3, #0
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	40023c00 	.word	0x40023c00

08001ec0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ec4:	4b06      	ldr	r3, [pc, #24]	@ (8001ee0 <HAL_IncTick+0x20>)
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	461a      	mov	r2, r3
 8001eca:	4b06      	ldr	r3, [pc, #24]	@ (8001ee4 <HAL_IncTick+0x24>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4413      	add	r3, r2
 8001ed0:	4a04      	ldr	r2, [pc, #16]	@ (8001ee4 <HAL_IncTick+0x24>)
 8001ed2:	6013      	str	r3, [r2, #0]
}
 8001ed4:	bf00      	nop
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	2000001c 	.word	0x2000001c
 8001ee4:	200001e0 	.word	0x200001e0

08001ee8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  return uwTick;
 8001eec:	4b03      	ldr	r3, [pc, #12]	@ (8001efc <HAL_GetTick+0x14>)
 8001eee:	681b      	ldr	r3, [r3, #0]
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop
 8001efc:	200001e0 	.word	0x200001e0

08001f00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	f003 0307 	and.w	r3, r3, #7
 8001f0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f10:	4b0c      	ldr	r3, [pc, #48]	@ (8001f44 <__NVIC_SetPriorityGrouping+0x44>)
 8001f12:	68db      	ldr	r3, [r3, #12]
 8001f14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f16:	68ba      	ldr	r2, [r7, #8]
 8001f18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f32:	4a04      	ldr	r2, [pc, #16]	@ (8001f44 <__NVIC_SetPriorityGrouping+0x44>)
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	60d3      	str	r3, [r2, #12]
}
 8001f38:	bf00      	nop
 8001f3a:	3714      	adds	r7, #20
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr
 8001f44:	e000ed00 	.word	0xe000ed00

08001f48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f4c:	4b04      	ldr	r3, [pc, #16]	@ (8001f60 <__NVIC_GetPriorityGrouping+0x18>)
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	0a1b      	lsrs	r3, r3, #8
 8001f52:	f003 0307 	and.w	r3, r3, #7
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr
 8001f60:	e000ed00 	.word	0xe000ed00

08001f64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	db0b      	blt.n	8001f8e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f76:	79fb      	ldrb	r3, [r7, #7]
 8001f78:	f003 021f 	and.w	r2, r3, #31
 8001f7c:	4907      	ldr	r1, [pc, #28]	@ (8001f9c <__NVIC_EnableIRQ+0x38>)
 8001f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f82:	095b      	lsrs	r3, r3, #5
 8001f84:	2001      	movs	r0, #1
 8001f86:	fa00 f202 	lsl.w	r2, r0, r2
 8001f8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f8e:	bf00      	nop
 8001f90:	370c      	adds	r7, #12
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	e000e100 	.word	0xe000e100

08001fa0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	6039      	str	r1, [r7, #0]
 8001faa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	db0a      	blt.n	8001fca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	b2da      	uxtb	r2, r3
 8001fb8:	490c      	ldr	r1, [pc, #48]	@ (8001fec <__NVIC_SetPriority+0x4c>)
 8001fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fbe:	0112      	lsls	r2, r2, #4
 8001fc0:	b2d2      	uxtb	r2, r2
 8001fc2:	440b      	add	r3, r1
 8001fc4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fc8:	e00a      	b.n	8001fe0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	b2da      	uxtb	r2, r3
 8001fce:	4908      	ldr	r1, [pc, #32]	@ (8001ff0 <__NVIC_SetPriority+0x50>)
 8001fd0:	79fb      	ldrb	r3, [r7, #7]
 8001fd2:	f003 030f 	and.w	r3, r3, #15
 8001fd6:	3b04      	subs	r3, #4
 8001fd8:	0112      	lsls	r2, r2, #4
 8001fda:	b2d2      	uxtb	r2, r2
 8001fdc:	440b      	add	r3, r1
 8001fde:	761a      	strb	r2, [r3, #24]
}
 8001fe0:	bf00      	nop
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr
 8001fec:	e000e100 	.word	0xe000e100
 8001ff0:	e000ed00 	.word	0xe000ed00

08001ff4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b089      	sub	sp, #36	@ 0x24
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	60f8      	str	r0, [r7, #12]
 8001ffc:	60b9      	str	r1, [r7, #8]
 8001ffe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	f003 0307 	and.w	r3, r3, #7
 8002006:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	f1c3 0307 	rsb	r3, r3, #7
 800200e:	2b04      	cmp	r3, #4
 8002010:	bf28      	it	cs
 8002012:	2304      	movcs	r3, #4
 8002014:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	3304      	adds	r3, #4
 800201a:	2b06      	cmp	r3, #6
 800201c:	d902      	bls.n	8002024 <NVIC_EncodePriority+0x30>
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	3b03      	subs	r3, #3
 8002022:	e000      	b.n	8002026 <NVIC_EncodePriority+0x32>
 8002024:	2300      	movs	r3, #0
 8002026:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002028:	f04f 32ff 	mov.w	r2, #4294967295
 800202c:	69bb      	ldr	r3, [r7, #24]
 800202e:	fa02 f303 	lsl.w	r3, r2, r3
 8002032:	43da      	mvns	r2, r3
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	401a      	ands	r2, r3
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800203c:	f04f 31ff 	mov.w	r1, #4294967295
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	fa01 f303 	lsl.w	r3, r1, r3
 8002046:	43d9      	mvns	r1, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800204c:	4313      	orrs	r3, r2
         );
}
 800204e:	4618      	mov	r0, r3
 8002050:	3724      	adds	r7, #36	@ 0x24
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr

0800205a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800205a:	b580      	push	{r7, lr}
 800205c:	b082      	sub	sp, #8
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f7ff ff4c 	bl	8001f00 <__NVIC_SetPriorityGrouping>
}
 8002068:	bf00      	nop
 800206a:	3708      	adds	r7, #8
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}

08002070 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002070:	b580      	push	{r7, lr}
 8002072:	b086      	sub	sp, #24
 8002074:	af00      	add	r7, sp, #0
 8002076:	4603      	mov	r3, r0
 8002078:	60b9      	str	r1, [r7, #8]
 800207a:	607a      	str	r2, [r7, #4]
 800207c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800207e:	2300      	movs	r3, #0
 8002080:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002082:	f7ff ff61 	bl	8001f48 <__NVIC_GetPriorityGrouping>
 8002086:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002088:	687a      	ldr	r2, [r7, #4]
 800208a:	68b9      	ldr	r1, [r7, #8]
 800208c:	6978      	ldr	r0, [r7, #20]
 800208e:	f7ff ffb1 	bl	8001ff4 <NVIC_EncodePriority>
 8002092:	4602      	mov	r2, r0
 8002094:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002098:	4611      	mov	r1, r2
 800209a:	4618      	mov	r0, r3
 800209c:	f7ff ff80 	bl	8001fa0 <__NVIC_SetPriority>
}
 80020a0:	bf00      	nop
 80020a2:	3718      	adds	r7, #24
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	4603      	mov	r3, r0
 80020b0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7ff ff54 	bl	8001f64 <__NVIC_EnableIRQ>
}
 80020bc:	bf00      	nop
 80020be:	3708      	adds	r7, #8
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020d0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80020d2:	f7ff ff09 	bl	8001ee8 <HAL_GetTick>
 80020d6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	2b02      	cmp	r3, #2
 80020e2:	d008      	beq.n	80020f6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2280      	movs	r2, #128	@ 0x80
 80020e8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2200      	movs	r2, #0
 80020ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e052      	b.n	800219c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f022 0216 	bic.w	r2, r2, #22
 8002104:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	695a      	ldr	r2, [r3, #20]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002114:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211a:	2b00      	cmp	r3, #0
 800211c:	d103      	bne.n	8002126 <HAL_DMA_Abort+0x62>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002122:	2b00      	cmp	r3, #0
 8002124:	d007      	beq.n	8002136 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f022 0208 	bic.w	r2, r2, #8
 8002134:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f022 0201 	bic.w	r2, r2, #1
 8002144:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002146:	e013      	b.n	8002170 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002148:	f7ff fece 	bl	8001ee8 <HAL_GetTick>
 800214c:	4602      	mov	r2, r0
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	2b05      	cmp	r3, #5
 8002154:	d90c      	bls.n	8002170 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2220      	movs	r2, #32
 800215a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2203      	movs	r2, #3
 8002160:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800216c:	2303      	movs	r3, #3
 800216e:	e015      	b.n	800219c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 0301 	and.w	r3, r3, #1
 800217a:	2b00      	cmp	r3, #0
 800217c:	d1e4      	bne.n	8002148 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002182:	223f      	movs	r2, #63	@ 0x3f
 8002184:	409a      	lsls	r2, r3
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2201      	movs	r2, #1
 800218e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2200      	movs	r2, #0
 8002196:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800219a:	2300      	movs	r3, #0
}
 800219c:	4618      	mov	r0, r3
 800219e:	3710      	adds	r7, #16
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}

080021a4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	2b02      	cmp	r3, #2
 80021b6:	d004      	beq.n	80021c2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2280      	movs	r2, #128	@ 0x80
 80021bc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e00c      	b.n	80021dc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2205      	movs	r2, #5
 80021c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	681a      	ldr	r2, [r3, #0]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f022 0201 	bic.w	r2, r2, #1
 80021d8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80021da:	2300      	movs	r3, #0
}
 80021dc:	4618      	mov	r0, r3
 80021de:	370c      	adds	r7, #12
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr

080021e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b089      	sub	sp, #36	@ 0x24
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80021f2:	2300      	movs	r3, #0
 80021f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80021f6:	2300      	movs	r3, #0
 80021f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80021fa:	2300      	movs	r3, #0
 80021fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021fe:	2300      	movs	r3, #0
 8002200:	61fb      	str	r3, [r7, #28]
 8002202:	e16b      	b.n	80024dc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002204:	2201      	movs	r2, #1
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	fa02 f303 	lsl.w	r3, r2, r3
 800220c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	697a      	ldr	r2, [r7, #20]
 8002214:	4013      	ands	r3, r2
 8002216:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002218:	693a      	ldr	r2, [r7, #16]
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	429a      	cmp	r2, r3
 800221e:	f040 815a 	bne.w	80024d6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f003 0303 	and.w	r3, r3, #3
 800222a:	2b01      	cmp	r3, #1
 800222c:	d005      	beq.n	800223a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002236:	2b02      	cmp	r3, #2
 8002238:	d130      	bne.n	800229c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	005b      	lsls	r3, r3, #1
 8002244:	2203      	movs	r2, #3
 8002246:	fa02 f303 	lsl.w	r3, r2, r3
 800224a:	43db      	mvns	r3, r3
 800224c:	69ba      	ldr	r2, [r7, #24]
 800224e:	4013      	ands	r3, r2
 8002250:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	68da      	ldr	r2, [r3, #12]
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	005b      	lsls	r3, r3, #1
 800225a:	fa02 f303 	lsl.w	r3, r2, r3
 800225e:	69ba      	ldr	r2, [r7, #24]
 8002260:	4313      	orrs	r3, r2
 8002262:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	69ba      	ldr	r2, [r7, #24]
 8002268:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002270:	2201      	movs	r2, #1
 8002272:	69fb      	ldr	r3, [r7, #28]
 8002274:	fa02 f303 	lsl.w	r3, r2, r3
 8002278:	43db      	mvns	r3, r3
 800227a:	69ba      	ldr	r2, [r7, #24]
 800227c:	4013      	ands	r3, r2
 800227e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	091b      	lsrs	r3, r3, #4
 8002286:	f003 0201 	and.w	r2, r3, #1
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	fa02 f303 	lsl.w	r3, r2, r3
 8002290:	69ba      	ldr	r2, [r7, #24]
 8002292:	4313      	orrs	r3, r2
 8002294:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	69ba      	ldr	r2, [r7, #24]
 800229a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f003 0303 	and.w	r3, r3, #3
 80022a4:	2b03      	cmp	r3, #3
 80022a6:	d017      	beq.n	80022d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022ae:	69fb      	ldr	r3, [r7, #28]
 80022b0:	005b      	lsls	r3, r3, #1
 80022b2:	2203      	movs	r2, #3
 80022b4:	fa02 f303 	lsl.w	r3, r2, r3
 80022b8:	43db      	mvns	r3, r3
 80022ba:	69ba      	ldr	r2, [r7, #24]
 80022bc:	4013      	ands	r3, r2
 80022be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	689a      	ldr	r2, [r3, #8]
 80022c4:	69fb      	ldr	r3, [r7, #28]
 80022c6:	005b      	lsls	r3, r3, #1
 80022c8:	fa02 f303 	lsl.w	r3, r2, r3
 80022cc:	69ba      	ldr	r2, [r7, #24]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	69ba      	ldr	r2, [r7, #24]
 80022d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f003 0303 	and.w	r3, r3, #3
 80022e0:	2b02      	cmp	r3, #2
 80022e2:	d123      	bne.n	800232c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	08da      	lsrs	r2, r3, #3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	3208      	adds	r2, #8
 80022ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	f003 0307 	and.w	r3, r3, #7
 80022f8:	009b      	lsls	r3, r3, #2
 80022fa:	220f      	movs	r2, #15
 80022fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002300:	43db      	mvns	r3, r3
 8002302:	69ba      	ldr	r2, [r7, #24]
 8002304:	4013      	ands	r3, r2
 8002306:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	691a      	ldr	r2, [r3, #16]
 800230c:	69fb      	ldr	r3, [r7, #28]
 800230e:	f003 0307 	and.w	r3, r3, #7
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	fa02 f303 	lsl.w	r3, r2, r3
 8002318:	69ba      	ldr	r2, [r7, #24]
 800231a:	4313      	orrs	r3, r2
 800231c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800231e:	69fb      	ldr	r3, [r7, #28]
 8002320:	08da      	lsrs	r2, r3, #3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	3208      	adds	r2, #8
 8002326:	69b9      	ldr	r1, [r7, #24]
 8002328:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	005b      	lsls	r3, r3, #1
 8002336:	2203      	movs	r2, #3
 8002338:	fa02 f303 	lsl.w	r3, r2, r3
 800233c:	43db      	mvns	r3, r3
 800233e:	69ba      	ldr	r2, [r7, #24]
 8002340:	4013      	ands	r3, r2
 8002342:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f003 0203 	and.w	r2, r3, #3
 800234c:	69fb      	ldr	r3, [r7, #28]
 800234e:	005b      	lsls	r3, r3, #1
 8002350:	fa02 f303 	lsl.w	r3, r2, r3
 8002354:	69ba      	ldr	r2, [r7, #24]
 8002356:	4313      	orrs	r3, r2
 8002358:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	69ba      	ldr	r2, [r7, #24]
 800235e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002368:	2b00      	cmp	r3, #0
 800236a:	f000 80b4 	beq.w	80024d6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800236e:	2300      	movs	r3, #0
 8002370:	60fb      	str	r3, [r7, #12]
 8002372:	4b60      	ldr	r3, [pc, #384]	@ (80024f4 <HAL_GPIO_Init+0x30c>)
 8002374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002376:	4a5f      	ldr	r2, [pc, #380]	@ (80024f4 <HAL_GPIO_Init+0x30c>)
 8002378:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800237c:	6453      	str	r3, [r2, #68]	@ 0x44
 800237e:	4b5d      	ldr	r3, [pc, #372]	@ (80024f4 <HAL_GPIO_Init+0x30c>)
 8002380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002382:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002386:	60fb      	str	r3, [r7, #12]
 8002388:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800238a:	4a5b      	ldr	r2, [pc, #364]	@ (80024f8 <HAL_GPIO_Init+0x310>)
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	089b      	lsrs	r3, r3, #2
 8002390:	3302      	adds	r3, #2
 8002392:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002396:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	f003 0303 	and.w	r3, r3, #3
 800239e:	009b      	lsls	r3, r3, #2
 80023a0:	220f      	movs	r2, #15
 80023a2:	fa02 f303 	lsl.w	r3, r2, r3
 80023a6:	43db      	mvns	r3, r3
 80023a8:	69ba      	ldr	r2, [r7, #24]
 80023aa:	4013      	ands	r3, r2
 80023ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4a52      	ldr	r2, [pc, #328]	@ (80024fc <HAL_GPIO_Init+0x314>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d02b      	beq.n	800240e <HAL_GPIO_Init+0x226>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4a51      	ldr	r2, [pc, #324]	@ (8002500 <HAL_GPIO_Init+0x318>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d025      	beq.n	800240a <HAL_GPIO_Init+0x222>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a50      	ldr	r2, [pc, #320]	@ (8002504 <HAL_GPIO_Init+0x31c>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d01f      	beq.n	8002406 <HAL_GPIO_Init+0x21e>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a4f      	ldr	r2, [pc, #316]	@ (8002508 <HAL_GPIO_Init+0x320>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d019      	beq.n	8002402 <HAL_GPIO_Init+0x21a>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a4e      	ldr	r2, [pc, #312]	@ (800250c <HAL_GPIO_Init+0x324>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d013      	beq.n	80023fe <HAL_GPIO_Init+0x216>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4a4d      	ldr	r2, [pc, #308]	@ (8002510 <HAL_GPIO_Init+0x328>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d00d      	beq.n	80023fa <HAL_GPIO_Init+0x212>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4a4c      	ldr	r2, [pc, #304]	@ (8002514 <HAL_GPIO_Init+0x32c>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d007      	beq.n	80023f6 <HAL_GPIO_Init+0x20e>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	4a4b      	ldr	r2, [pc, #300]	@ (8002518 <HAL_GPIO_Init+0x330>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d101      	bne.n	80023f2 <HAL_GPIO_Init+0x20a>
 80023ee:	2307      	movs	r3, #7
 80023f0:	e00e      	b.n	8002410 <HAL_GPIO_Init+0x228>
 80023f2:	2308      	movs	r3, #8
 80023f4:	e00c      	b.n	8002410 <HAL_GPIO_Init+0x228>
 80023f6:	2306      	movs	r3, #6
 80023f8:	e00a      	b.n	8002410 <HAL_GPIO_Init+0x228>
 80023fa:	2305      	movs	r3, #5
 80023fc:	e008      	b.n	8002410 <HAL_GPIO_Init+0x228>
 80023fe:	2304      	movs	r3, #4
 8002400:	e006      	b.n	8002410 <HAL_GPIO_Init+0x228>
 8002402:	2303      	movs	r3, #3
 8002404:	e004      	b.n	8002410 <HAL_GPIO_Init+0x228>
 8002406:	2302      	movs	r3, #2
 8002408:	e002      	b.n	8002410 <HAL_GPIO_Init+0x228>
 800240a:	2301      	movs	r3, #1
 800240c:	e000      	b.n	8002410 <HAL_GPIO_Init+0x228>
 800240e:	2300      	movs	r3, #0
 8002410:	69fa      	ldr	r2, [r7, #28]
 8002412:	f002 0203 	and.w	r2, r2, #3
 8002416:	0092      	lsls	r2, r2, #2
 8002418:	4093      	lsls	r3, r2
 800241a:	69ba      	ldr	r2, [r7, #24]
 800241c:	4313      	orrs	r3, r2
 800241e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002420:	4935      	ldr	r1, [pc, #212]	@ (80024f8 <HAL_GPIO_Init+0x310>)
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	089b      	lsrs	r3, r3, #2
 8002426:	3302      	adds	r3, #2
 8002428:	69ba      	ldr	r2, [r7, #24]
 800242a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800242e:	4b3b      	ldr	r3, [pc, #236]	@ (800251c <HAL_GPIO_Init+0x334>)
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	43db      	mvns	r3, r3
 8002438:	69ba      	ldr	r2, [r7, #24]
 800243a:	4013      	ands	r3, r2
 800243c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002446:	2b00      	cmp	r3, #0
 8002448:	d003      	beq.n	8002452 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800244a:	69ba      	ldr	r2, [r7, #24]
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	4313      	orrs	r3, r2
 8002450:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002452:	4a32      	ldr	r2, [pc, #200]	@ (800251c <HAL_GPIO_Init+0x334>)
 8002454:	69bb      	ldr	r3, [r7, #24]
 8002456:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002458:	4b30      	ldr	r3, [pc, #192]	@ (800251c <HAL_GPIO_Init+0x334>)
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	43db      	mvns	r3, r3
 8002462:	69ba      	ldr	r2, [r7, #24]
 8002464:	4013      	ands	r3, r2
 8002466:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002470:	2b00      	cmp	r3, #0
 8002472:	d003      	beq.n	800247c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002474:	69ba      	ldr	r2, [r7, #24]
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	4313      	orrs	r3, r2
 800247a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800247c:	4a27      	ldr	r2, [pc, #156]	@ (800251c <HAL_GPIO_Init+0x334>)
 800247e:	69bb      	ldr	r3, [r7, #24]
 8002480:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002482:	4b26      	ldr	r3, [pc, #152]	@ (800251c <HAL_GPIO_Init+0x334>)
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	43db      	mvns	r3, r3
 800248c:	69ba      	ldr	r2, [r7, #24]
 800248e:	4013      	ands	r3, r2
 8002490:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800249a:	2b00      	cmp	r3, #0
 800249c:	d003      	beq.n	80024a6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800249e:	69ba      	ldr	r2, [r7, #24]
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80024a6:	4a1d      	ldr	r2, [pc, #116]	@ (800251c <HAL_GPIO_Init+0x334>)
 80024a8:	69bb      	ldr	r3, [r7, #24]
 80024aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024ac:	4b1b      	ldr	r3, [pc, #108]	@ (800251c <HAL_GPIO_Init+0x334>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	43db      	mvns	r3, r3
 80024b6:	69ba      	ldr	r2, [r7, #24]
 80024b8:	4013      	ands	r3, r2
 80024ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d003      	beq.n	80024d0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80024c8:	69ba      	ldr	r2, [r7, #24]
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024d0:	4a12      	ldr	r2, [pc, #72]	@ (800251c <HAL_GPIO_Init+0x334>)
 80024d2:	69bb      	ldr	r3, [r7, #24]
 80024d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	3301      	adds	r3, #1
 80024da:	61fb      	str	r3, [r7, #28]
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	2b0f      	cmp	r3, #15
 80024e0:	f67f ae90 	bls.w	8002204 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80024e4:	bf00      	nop
 80024e6:	bf00      	nop
 80024e8:	3724      	adds	r7, #36	@ 0x24
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	40023800 	.word	0x40023800
 80024f8:	40013800 	.word	0x40013800
 80024fc:	40020000 	.word	0x40020000
 8002500:	40020400 	.word	0x40020400
 8002504:	40020800 	.word	0x40020800
 8002508:	40020c00 	.word	0x40020c00
 800250c:	40021000 	.word	0x40021000
 8002510:	40021400 	.word	0x40021400
 8002514:	40021800 	.word	0x40021800
 8002518:	40021c00 	.word	0x40021c00
 800251c:	40013c00 	.word	0x40013c00

08002520 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
 8002528:	460b      	mov	r3, r1
 800252a:	807b      	strh	r3, [r7, #2]
 800252c:	4613      	mov	r3, r2
 800252e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002530:	787b      	ldrb	r3, [r7, #1]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d003      	beq.n	800253e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002536:	887a      	ldrh	r2, [r7, #2]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800253c:	e003      	b.n	8002546 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800253e:	887b      	ldrh	r3, [r7, #2]
 8002540:	041a      	lsls	r2, r3, #16
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	619a      	str	r2, [r3, #24]
}
 8002546:	bf00      	nop
 8002548:	370c      	adds	r7, #12
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
	...

08002554 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b086      	sub	sp, #24
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d101      	bne.n	8002566 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e267      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 0301 	and.w	r3, r3, #1
 800256e:	2b00      	cmp	r3, #0
 8002570:	d075      	beq.n	800265e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002572:	4b88      	ldr	r3, [pc, #544]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	f003 030c 	and.w	r3, r3, #12
 800257a:	2b04      	cmp	r3, #4
 800257c:	d00c      	beq.n	8002598 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800257e:	4b85      	ldr	r3, [pc, #532]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002586:	2b08      	cmp	r3, #8
 8002588:	d112      	bne.n	80025b0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800258a:	4b82      	ldr	r3, [pc, #520]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002592:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002596:	d10b      	bne.n	80025b0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002598:	4b7e      	ldr	r3, [pc, #504]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d05b      	beq.n	800265c <HAL_RCC_OscConfig+0x108>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d157      	bne.n	800265c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e242      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025b8:	d106      	bne.n	80025c8 <HAL_RCC_OscConfig+0x74>
 80025ba:	4b76      	ldr	r3, [pc, #472]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a75      	ldr	r2, [pc, #468]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80025c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025c4:	6013      	str	r3, [r2, #0]
 80025c6:	e01d      	b.n	8002604 <HAL_RCC_OscConfig+0xb0>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80025d0:	d10c      	bne.n	80025ec <HAL_RCC_OscConfig+0x98>
 80025d2:	4b70      	ldr	r3, [pc, #448]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a6f      	ldr	r2, [pc, #444]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80025d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025dc:	6013      	str	r3, [r2, #0]
 80025de:	4b6d      	ldr	r3, [pc, #436]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a6c      	ldr	r2, [pc, #432]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80025e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025e8:	6013      	str	r3, [r2, #0]
 80025ea:	e00b      	b.n	8002604 <HAL_RCC_OscConfig+0xb0>
 80025ec:	4b69      	ldr	r3, [pc, #420]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a68      	ldr	r2, [pc, #416]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80025f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025f6:	6013      	str	r3, [r2, #0]
 80025f8:	4b66      	ldr	r3, [pc, #408]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a65      	ldr	r2, [pc, #404]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80025fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002602:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d013      	beq.n	8002634 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800260c:	f7ff fc6c 	bl	8001ee8 <HAL_GetTick>
 8002610:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002612:	e008      	b.n	8002626 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002614:	f7ff fc68 	bl	8001ee8 <HAL_GetTick>
 8002618:	4602      	mov	r2, r0
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	2b64      	cmp	r3, #100	@ 0x64
 8002620:	d901      	bls.n	8002626 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002622:	2303      	movs	r3, #3
 8002624:	e207      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002626:	4b5b      	ldr	r3, [pc, #364]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800262e:	2b00      	cmp	r3, #0
 8002630:	d0f0      	beq.n	8002614 <HAL_RCC_OscConfig+0xc0>
 8002632:	e014      	b.n	800265e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002634:	f7ff fc58 	bl	8001ee8 <HAL_GetTick>
 8002638:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800263a:	e008      	b.n	800264e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800263c:	f7ff fc54 	bl	8001ee8 <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	2b64      	cmp	r3, #100	@ 0x64
 8002648:	d901      	bls.n	800264e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e1f3      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800264e:	4b51      	ldr	r3, [pc, #324]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002656:	2b00      	cmp	r3, #0
 8002658:	d1f0      	bne.n	800263c <HAL_RCC_OscConfig+0xe8>
 800265a:	e000      	b.n	800265e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800265c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 0302 	and.w	r3, r3, #2
 8002666:	2b00      	cmp	r3, #0
 8002668:	d063      	beq.n	8002732 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800266a:	4b4a      	ldr	r3, [pc, #296]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	f003 030c 	and.w	r3, r3, #12
 8002672:	2b00      	cmp	r3, #0
 8002674:	d00b      	beq.n	800268e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002676:	4b47      	ldr	r3, [pc, #284]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800267e:	2b08      	cmp	r3, #8
 8002680:	d11c      	bne.n	80026bc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002682:	4b44      	ldr	r3, [pc, #272]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d116      	bne.n	80026bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800268e:	4b41      	ldr	r3, [pc, #260]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 0302 	and.w	r3, r3, #2
 8002696:	2b00      	cmp	r3, #0
 8002698:	d005      	beq.n	80026a6 <HAL_RCC_OscConfig+0x152>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	68db      	ldr	r3, [r3, #12]
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d001      	beq.n	80026a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e1c7      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026a6:	4b3b      	ldr	r3, [pc, #236]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	691b      	ldr	r3, [r3, #16]
 80026b2:	00db      	lsls	r3, r3, #3
 80026b4:	4937      	ldr	r1, [pc, #220]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80026b6:	4313      	orrs	r3, r2
 80026b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026ba:	e03a      	b.n	8002732 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	68db      	ldr	r3, [r3, #12]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d020      	beq.n	8002706 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026c4:	4b34      	ldr	r3, [pc, #208]	@ (8002798 <HAL_RCC_OscConfig+0x244>)
 80026c6:	2201      	movs	r2, #1
 80026c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ca:	f7ff fc0d 	bl	8001ee8 <HAL_GetTick>
 80026ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026d0:	e008      	b.n	80026e4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026d2:	f7ff fc09 	bl	8001ee8 <HAL_GetTick>
 80026d6:	4602      	mov	r2, r0
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d901      	bls.n	80026e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80026e0:	2303      	movs	r3, #3
 80026e2:	e1a8      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026e4:	4b2b      	ldr	r3, [pc, #172]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 0302 	and.w	r3, r3, #2
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d0f0      	beq.n	80026d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026f0:	4b28      	ldr	r3, [pc, #160]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	691b      	ldr	r3, [r3, #16]
 80026fc:	00db      	lsls	r3, r3, #3
 80026fe:	4925      	ldr	r1, [pc, #148]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 8002700:	4313      	orrs	r3, r2
 8002702:	600b      	str	r3, [r1, #0]
 8002704:	e015      	b.n	8002732 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002706:	4b24      	ldr	r3, [pc, #144]	@ (8002798 <HAL_RCC_OscConfig+0x244>)
 8002708:	2200      	movs	r2, #0
 800270a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800270c:	f7ff fbec 	bl	8001ee8 <HAL_GetTick>
 8002710:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002712:	e008      	b.n	8002726 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002714:	f7ff fbe8 	bl	8001ee8 <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b02      	cmp	r3, #2
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e187      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002726:	4b1b      	ldr	r3, [pc, #108]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0302 	and.w	r3, r3, #2
 800272e:	2b00      	cmp	r3, #0
 8002730:	d1f0      	bne.n	8002714 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 0308 	and.w	r3, r3, #8
 800273a:	2b00      	cmp	r3, #0
 800273c:	d036      	beq.n	80027ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	695b      	ldr	r3, [r3, #20]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d016      	beq.n	8002774 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002746:	4b15      	ldr	r3, [pc, #84]	@ (800279c <HAL_RCC_OscConfig+0x248>)
 8002748:	2201      	movs	r2, #1
 800274a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800274c:	f7ff fbcc 	bl	8001ee8 <HAL_GetTick>
 8002750:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002752:	e008      	b.n	8002766 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002754:	f7ff fbc8 	bl	8001ee8 <HAL_GetTick>
 8002758:	4602      	mov	r2, r0
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	2b02      	cmp	r3, #2
 8002760:	d901      	bls.n	8002766 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e167      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002766:	4b0b      	ldr	r3, [pc, #44]	@ (8002794 <HAL_RCC_OscConfig+0x240>)
 8002768:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	2b00      	cmp	r3, #0
 8002770:	d0f0      	beq.n	8002754 <HAL_RCC_OscConfig+0x200>
 8002772:	e01b      	b.n	80027ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002774:	4b09      	ldr	r3, [pc, #36]	@ (800279c <HAL_RCC_OscConfig+0x248>)
 8002776:	2200      	movs	r2, #0
 8002778:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800277a:	f7ff fbb5 	bl	8001ee8 <HAL_GetTick>
 800277e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002780:	e00e      	b.n	80027a0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002782:	f7ff fbb1 	bl	8001ee8 <HAL_GetTick>
 8002786:	4602      	mov	r2, r0
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	2b02      	cmp	r3, #2
 800278e:	d907      	bls.n	80027a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002790:	2303      	movs	r3, #3
 8002792:	e150      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
 8002794:	40023800 	.word	0x40023800
 8002798:	42470000 	.word	0x42470000
 800279c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027a0:	4b88      	ldr	r3, [pc, #544]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 80027a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027a4:	f003 0302 	and.w	r3, r3, #2
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d1ea      	bne.n	8002782 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0304 	and.w	r3, r3, #4
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	f000 8097 	beq.w	80028e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027ba:	2300      	movs	r3, #0
 80027bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027be:	4b81      	ldr	r3, [pc, #516]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 80027c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d10f      	bne.n	80027ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027ca:	2300      	movs	r3, #0
 80027cc:	60bb      	str	r3, [r7, #8]
 80027ce:	4b7d      	ldr	r3, [pc, #500]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 80027d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d2:	4a7c      	ldr	r2, [pc, #496]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 80027d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80027da:	4b7a      	ldr	r3, [pc, #488]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 80027dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027e2:	60bb      	str	r3, [r7, #8]
 80027e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027e6:	2301      	movs	r3, #1
 80027e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027ea:	4b77      	ldr	r3, [pc, #476]	@ (80029c8 <HAL_RCC_OscConfig+0x474>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d118      	bne.n	8002828 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027f6:	4b74      	ldr	r3, [pc, #464]	@ (80029c8 <HAL_RCC_OscConfig+0x474>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a73      	ldr	r2, [pc, #460]	@ (80029c8 <HAL_RCC_OscConfig+0x474>)
 80027fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002800:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002802:	f7ff fb71 	bl	8001ee8 <HAL_GetTick>
 8002806:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002808:	e008      	b.n	800281c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800280a:	f7ff fb6d 	bl	8001ee8 <HAL_GetTick>
 800280e:	4602      	mov	r2, r0
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	1ad3      	subs	r3, r2, r3
 8002814:	2b02      	cmp	r3, #2
 8002816:	d901      	bls.n	800281c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002818:	2303      	movs	r3, #3
 800281a:	e10c      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800281c:	4b6a      	ldr	r3, [pc, #424]	@ (80029c8 <HAL_RCC_OscConfig+0x474>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002824:	2b00      	cmp	r3, #0
 8002826:	d0f0      	beq.n	800280a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	2b01      	cmp	r3, #1
 800282e:	d106      	bne.n	800283e <HAL_RCC_OscConfig+0x2ea>
 8002830:	4b64      	ldr	r3, [pc, #400]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 8002832:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002834:	4a63      	ldr	r2, [pc, #396]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 8002836:	f043 0301 	orr.w	r3, r3, #1
 800283a:	6713      	str	r3, [r2, #112]	@ 0x70
 800283c:	e01c      	b.n	8002878 <HAL_RCC_OscConfig+0x324>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	2b05      	cmp	r3, #5
 8002844:	d10c      	bne.n	8002860 <HAL_RCC_OscConfig+0x30c>
 8002846:	4b5f      	ldr	r3, [pc, #380]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 8002848:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800284a:	4a5e      	ldr	r2, [pc, #376]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 800284c:	f043 0304 	orr.w	r3, r3, #4
 8002850:	6713      	str	r3, [r2, #112]	@ 0x70
 8002852:	4b5c      	ldr	r3, [pc, #368]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 8002854:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002856:	4a5b      	ldr	r2, [pc, #364]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 8002858:	f043 0301 	orr.w	r3, r3, #1
 800285c:	6713      	str	r3, [r2, #112]	@ 0x70
 800285e:	e00b      	b.n	8002878 <HAL_RCC_OscConfig+0x324>
 8002860:	4b58      	ldr	r3, [pc, #352]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 8002862:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002864:	4a57      	ldr	r2, [pc, #348]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 8002866:	f023 0301 	bic.w	r3, r3, #1
 800286a:	6713      	str	r3, [r2, #112]	@ 0x70
 800286c:	4b55      	ldr	r3, [pc, #340]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 800286e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002870:	4a54      	ldr	r2, [pc, #336]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 8002872:	f023 0304 	bic.w	r3, r3, #4
 8002876:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d015      	beq.n	80028ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002880:	f7ff fb32 	bl	8001ee8 <HAL_GetTick>
 8002884:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002886:	e00a      	b.n	800289e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002888:	f7ff fb2e 	bl	8001ee8 <HAL_GetTick>
 800288c:	4602      	mov	r2, r0
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002896:	4293      	cmp	r3, r2
 8002898:	d901      	bls.n	800289e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800289a:	2303      	movs	r3, #3
 800289c:	e0cb      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800289e:	4b49      	ldr	r3, [pc, #292]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 80028a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028a2:	f003 0302 	and.w	r3, r3, #2
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d0ee      	beq.n	8002888 <HAL_RCC_OscConfig+0x334>
 80028aa:	e014      	b.n	80028d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028ac:	f7ff fb1c 	bl	8001ee8 <HAL_GetTick>
 80028b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028b2:	e00a      	b.n	80028ca <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028b4:	f7ff fb18 	bl	8001ee8 <HAL_GetTick>
 80028b8:	4602      	mov	r2, r0
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d901      	bls.n	80028ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	e0b5      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028ca:	4b3e      	ldr	r3, [pc, #248]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 80028cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028ce:	f003 0302 	and.w	r3, r3, #2
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d1ee      	bne.n	80028b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80028d6:	7dfb      	ldrb	r3, [r7, #23]
 80028d8:	2b01      	cmp	r3, #1
 80028da:	d105      	bne.n	80028e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028dc:	4b39      	ldr	r3, [pc, #228]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 80028de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028e0:	4a38      	ldr	r2, [pc, #224]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 80028e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028e6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	699b      	ldr	r3, [r3, #24]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	f000 80a1 	beq.w	8002a34 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80028f2:	4b34      	ldr	r3, [pc, #208]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	f003 030c 	and.w	r3, r3, #12
 80028fa:	2b08      	cmp	r3, #8
 80028fc:	d05c      	beq.n	80029b8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	699b      	ldr	r3, [r3, #24]
 8002902:	2b02      	cmp	r3, #2
 8002904:	d141      	bne.n	800298a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002906:	4b31      	ldr	r3, [pc, #196]	@ (80029cc <HAL_RCC_OscConfig+0x478>)
 8002908:	2200      	movs	r2, #0
 800290a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800290c:	f7ff faec 	bl	8001ee8 <HAL_GetTick>
 8002910:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002912:	e008      	b.n	8002926 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002914:	f7ff fae8 	bl	8001ee8 <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	2b02      	cmp	r3, #2
 8002920:	d901      	bls.n	8002926 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e087      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002926:	4b27      	ldr	r3, [pc, #156]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800292e:	2b00      	cmp	r3, #0
 8002930:	d1f0      	bne.n	8002914 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	69da      	ldr	r2, [r3, #28]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a1b      	ldr	r3, [r3, #32]
 800293a:	431a      	orrs	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002940:	019b      	lsls	r3, r3, #6
 8002942:	431a      	orrs	r2, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002948:	085b      	lsrs	r3, r3, #1
 800294a:	3b01      	subs	r3, #1
 800294c:	041b      	lsls	r3, r3, #16
 800294e:	431a      	orrs	r2, r3
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002954:	061b      	lsls	r3, r3, #24
 8002956:	491b      	ldr	r1, [pc, #108]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 8002958:	4313      	orrs	r3, r2
 800295a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800295c:	4b1b      	ldr	r3, [pc, #108]	@ (80029cc <HAL_RCC_OscConfig+0x478>)
 800295e:	2201      	movs	r2, #1
 8002960:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002962:	f7ff fac1 	bl	8001ee8 <HAL_GetTick>
 8002966:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002968:	e008      	b.n	800297c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800296a:	f7ff fabd 	bl	8001ee8 <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	2b02      	cmp	r3, #2
 8002976:	d901      	bls.n	800297c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002978:	2303      	movs	r3, #3
 800297a:	e05c      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800297c:	4b11      	ldr	r3, [pc, #68]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d0f0      	beq.n	800296a <HAL_RCC_OscConfig+0x416>
 8002988:	e054      	b.n	8002a34 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800298a:	4b10      	ldr	r3, [pc, #64]	@ (80029cc <HAL_RCC_OscConfig+0x478>)
 800298c:	2200      	movs	r2, #0
 800298e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002990:	f7ff faaa 	bl	8001ee8 <HAL_GetTick>
 8002994:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002996:	e008      	b.n	80029aa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002998:	f7ff faa6 	bl	8001ee8 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d901      	bls.n	80029aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e045      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029aa:	4b06      	ldr	r3, [pc, #24]	@ (80029c4 <HAL_RCC_OscConfig+0x470>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d1f0      	bne.n	8002998 <HAL_RCC_OscConfig+0x444>
 80029b6:	e03d      	b.n	8002a34 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	699b      	ldr	r3, [r3, #24]
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d107      	bne.n	80029d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e038      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
 80029c4:	40023800 	.word	0x40023800
 80029c8:	40007000 	.word	0x40007000
 80029cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80029d0:	4b1b      	ldr	r3, [pc, #108]	@ (8002a40 <HAL_RCC_OscConfig+0x4ec>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	699b      	ldr	r3, [r3, #24]
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d028      	beq.n	8002a30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d121      	bne.n	8002a30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d11a      	bne.n	8002a30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029fa:	68fa      	ldr	r2, [r7, #12]
 80029fc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002a00:	4013      	ands	r3, r2
 8002a02:	687a      	ldr	r2, [r7, #4]
 8002a04:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002a06:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d111      	bne.n	8002a30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a16:	085b      	lsrs	r3, r3, #1
 8002a18:	3b01      	subs	r3, #1
 8002a1a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d107      	bne.n	8002a30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a2a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d001      	beq.n	8002a34 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	e000      	b.n	8002a36 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002a34:	2300      	movs	r3, #0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3718      	adds	r7, #24
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	40023800 	.word	0x40023800

08002a44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
 8002a4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d101      	bne.n	8002a58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e0cc      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a58:	4b68      	ldr	r3, [pc, #416]	@ (8002bfc <HAL_RCC_ClockConfig+0x1b8>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0307 	and.w	r3, r3, #7
 8002a60:	683a      	ldr	r2, [r7, #0]
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d90c      	bls.n	8002a80 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a66:	4b65      	ldr	r3, [pc, #404]	@ (8002bfc <HAL_RCC_ClockConfig+0x1b8>)
 8002a68:	683a      	ldr	r2, [r7, #0]
 8002a6a:	b2d2      	uxtb	r2, r2
 8002a6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a6e:	4b63      	ldr	r3, [pc, #396]	@ (8002bfc <HAL_RCC_ClockConfig+0x1b8>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0307 	and.w	r3, r3, #7
 8002a76:	683a      	ldr	r2, [r7, #0]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d001      	beq.n	8002a80 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e0b8      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0302 	and.w	r3, r3, #2
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d020      	beq.n	8002ace <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0304 	and.w	r3, r3, #4
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d005      	beq.n	8002aa4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a98:	4b59      	ldr	r3, [pc, #356]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	4a58      	ldr	r2, [pc, #352]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002a9e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002aa2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f003 0308 	and.w	r3, r3, #8
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d005      	beq.n	8002abc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ab0:	4b53      	ldr	r3, [pc, #332]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	4a52      	ldr	r2, [pc, #328]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002ab6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002aba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002abc:	4b50      	ldr	r3, [pc, #320]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	494d      	ldr	r1, [pc, #308]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002aca:	4313      	orrs	r3, r2
 8002acc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0301 	and.w	r3, r3, #1
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d044      	beq.n	8002b64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d107      	bne.n	8002af2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ae2:	4b47      	ldr	r3, [pc, #284]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d119      	bne.n	8002b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e07f      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	2b02      	cmp	r3, #2
 8002af8:	d003      	beq.n	8002b02 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002afe:	2b03      	cmp	r3, #3
 8002b00:	d107      	bne.n	8002b12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b02:	4b3f      	ldr	r3, [pc, #252]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d109      	bne.n	8002b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e06f      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b12:	4b3b      	ldr	r3, [pc, #236]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0302 	and.w	r3, r3, #2
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d101      	bne.n	8002b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e067      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b22:	4b37      	ldr	r3, [pc, #220]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	f023 0203 	bic.w	r2, r3, #3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	4934      	ldr	r1, [pc, #208]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002b30:	4313      	orrs	r3, r2
 8002b32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b34:	f7ff f9d8 	bl	8001ee8 <HAL_GetTick>
 8002b38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b3a:	e00a      	b.n	8002b52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b3c:	f7ff f9d4 	bl	8001ee8 <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d901      	bls.n	8002b52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e04f      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b52:	4b2b      	ldr	r3, [pc, #172]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	f003 020c 	and.w	r2, r3, #12
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d1eb      	bne.n	8002b3c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b64:	4b25      	ldr	r3, [pc, #148]	@ (8002bfc <HAL_RCC_ClockConfig+0x1b8>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0307 	and.w	r3, r3, #7
 8002b6c:	683a      	ldr	r2, [r7, #0]
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d20c      	bcs.n	8002b8c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b72:	4b22      	ldr	r3, [pc, #136]	@ (8002bfc <HAL_RCC_ClockConfig+0x1b8>)
 8002b74:	683a      	ldr	r2, [r7, #0]
 8002b76:	b2d2      	uxtb	r2, r2
 8002b78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b7a:	4b20      	ldr	r3, [pc, #128]	@ (8002bfc <HAL_RCC_ClockConfig+0x1b8>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f003 0307 	and.w	r3, r3, #7
 8002b82:	683a      	ldr	r2, [r7, #0]
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d001      	beq.n	8002b8c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e032      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0304 	and.w	r3, r3, #4
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d008      	beq.n	8002baa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b98:	4b19      	ldr	r3, [pc, #100]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	68db      	ldr	r3, [r3, #12]
 8002ba4:	4916      	ldr	r1, [pc, #88]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 0308 	and.w	r3, r3, #8
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d009      	beq.n	8002bca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002bb6:	4b12      	ldr	r3, [pc, #72]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	691b      	ldr	r3, [r3, #16]
 8002bc2:	00db      	lsls	r3, r3, #3
 8002bc4:	490e      	ldr	r1, [pc, #56]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002bca:	f000 f821 	bl	8002c10 <HAL_RCC_GetSysClockFreq>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8002c00 <HAL_RCC_ClockConfig+0x1bc>)
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	091b      	lsrs	r3, r3, #4
 8002bd6:	f003 030f 	and.w	r3, r3, #15
 8002bda:	490a      	ldr	r1, [pc, #40]	@ (8002c04 <HAL_RCC_ClockConfig+0x1c0>)
 8002bdc:	5ccb      	ldrb	r3, [r1, r3]
 8002bde:	fa22 f303 	lsr.w	r3, r2, r3
 8002be2:	4a09      	ldr	r2, [pc, #36]	@ (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002be4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002be6:	4b09      	ldr	r3, [pc, #36]	@ (8002c0c <HAL_RCC_ClockConfig+0x1c8>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7fe fba2 	bl	8001334 <HAL_InitTick>

  return HAL_OK;
 8002bf0:	2300      	movs	r3, #0
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3710      	adds	r7, #16
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	40023c00 	.word	0x40023c00
 8002c00:	40023800 	.word	0x40023800
 8002c04:	080098c0 	.word	0x080098c0
 8002c08:	20000010 	.word	0x20000010
 8002c0c:	20000018 	.word	0x20000018

08002c10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c14:	b094      	sub	sp, #80	@ 0x50
 8002c16:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002c20:	2300      	movs	r3, #0
 8002c22:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002c24:	2300      	movs	r3, #0
 8002c26:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c28:	4b79      	ldr	r3, [pc, #484]	@ (8002e10 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	f003 030c 	and.w	r3, r3, #12
 8002c30:	2b08      	cmp	r3, #8
 8002c32:	d00d      	beq.n	8002c50 <HAL_RCC_GetSysClockFreq+0x40>
 8002c34:	2b08      	cmp	r3, #8
 8002c36:	f200 80e1 	bhi.w	8002dfc <HAL_RCC_GetSysClockFreq+0x1ec>
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d002      	beq.n	8002c44 <HAL_RCC_GetSysClockFreq+0x34>
 8002c3e:	2b04      	cmp	r3, #4
 8002c40:	d003      	beq.n	8002c4a <HAL_RCC_GetSysClockFreq+0x3a>
 8002c42:	e0db      	b.n	8002dfc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c44:	4b73      	ldr	r3, [pc, #460]	@ (8002e14 <HAL_RCC_GetSysClockFreq+0x204>)
 8002c46:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002c48:	e0db      	b.n	8002e02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c4a:	4b73      	ldr	r3, [pc, #460]	@ (8002e18 <HAL_RCC_GetSysClockFreq+0x208>)
 8002c4c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002c4e:	e0d8      	b.n	8002e02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c50:	4b6f      	ldr	r3, [pc, #444]	@ (8002e10 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c58:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c5a:	4b6d      	ldr	r3, [pc, #436]	@ (8002e10 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d063      	beq.n	8002d2e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c66:	4b6a      	ldr	r3, [pc, #424]	@ (8002e10 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	099b      	lsrs	r3, r3, #6
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002c70:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002c72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c78:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c7e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002c82:	4622      	mov	r2, r4
 8002c84:	462b      	mov	r3, r5
 8002c86:	f04f 0000 	mov.w	r0, #0
 8002c8a:	f04f 0100 	mov.w	r1, #0
 8002c8e:	0159      	lsls	r1, r3, #5
 8002c90:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c94:	0150      	lsls	r0, r2, #5
 8002c96:	4602      	mov	r2, r0
 8002c98:	460b      	mov	r3, r1
 8002c9a:	4621      	mov	r1, r4
 8002c9c:	1a51      	subs	r1, r2, r1
 8002c9e:	6139      	str	r1, [r7, #16]
 8002ca0:	4629      	mov	r1, r5
 8002ca2:	eb63 0301 	sbc.w	r3, r3, r1
 8002ca6:	617b      	str	r3, [r7, #20]
 8002ca8:	f04f 0200 	mov.w	r2, #0
 8002cac:	f04f 0300 	mov.w	r3, #0
 8002cb0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002cb4:	4659      	mov	r1, fp
 8002cb6:	018b      	lsls	r3, r1, #6
 8002cb8:	4651      	mov	r1, sl
 8002cba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002cbe:	4651      	mov	r1, sl
 8002cc0:	018a      	lsls	r2, r1, #6
 8002cc2:	4651      	mov	r1, sl
 8002cc4:	ebb2 0801 	subs.w	r8, r2, r1
 8002cc8:	4659      	mov	r1, fp
 8002cca:	eb63 0901 	sbc.w	r9, r3, r1
 8002cce:	f04f 0200 	mov.w	r2, #0
 8002cd2:	f04f 0300 	mov.w	r3, #0
 8002cd6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002cda:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002cde:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ce2:	4690      	mov	r8, r2
 8002ce4:	4699      	mov	r9, r3
 8002ce6:	4623      	mov	r3, r4
 8002ce8:	eb18 0303 	adds.w	r3, r8, r3
 8002cec:	60bb      	str	r3, [r7, #8]
 8002cee:	462b      	mov	r3, r5
 8002cf0:	eb49 0303 	adc.w	r3, r9, r3
 8002cf4:	60fb      	str	r3, [r7, #12]
 8002cf6:	f04f 0200 	mov.w	r2, #0
 8002cfa:	f04f 0300 	mov.w	r3, #0
 8002cfe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002d02:	4629      	mov	r1, r5
 8002d04:	024b      	lsls	r3, r1, #9
 8002d06:	4621      	mov	r1, r4
 8002d08:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002d0c:	4621      	mov	r1, r4
 8002d0e:	024a      	lsls	r2, r1, #9
 8002d10:	4610      	mov	r0, r2
 8002d12:	4619      	mov	r1, r3
 8002d14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d16:	2200      	movs	r2, #0
 8002d18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002d1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002d1c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002d20:	f7fd fabe 	bl	80002a0 <__aeabi_uldivmod>
 8002d24:	4602      	mov	r2, r0
 8002d26:	460b      	mov	r3, r1
 8002d28:	4613      	mov	r3, r2
 8002d2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d2c:	e058      	b.n	8002de0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d2e:	4b38      	ldr	r3, [pc, #224]	@ (8002e10 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	099b      	lsrs	r3, r3, #6
 8002d34:	2200      	movs	r2, #0
 8002d36:	4618      	mov	r0, r3
 8002d38:	4611      	mov	r1, r2
 8002d3a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002d3e:	623b      	str	r3, [r7, #32]
 8002d40:	2300      	movs	r3, #0
 8002d42:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d44:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002d48:	4642      	mov	r2, r8
 8002d4a:	464b      	mov	r3, r9
 8002d4c:	f04f 0000 	mov.w	r0, #0
 8002d50:	f04f 0100 	mov.w	r1, #0
 8002d54:	0159      	lsls	r1, r3, #5
 8002d56:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d5a:	0150      	lsls	r0, r2, #5
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	460b      	mov	r3, r1
 8002d60:	4641      	mov	r1, r8
 8002d62:	ebb2 0a01 	subs.w	sl, r2, r1
 8002d66:	4649      	mov	r1, r9
 8002d68:	eb63 0b01 	sbc.w	fp, r3, r1
 8002d6c:	f04f 0200 	mov.w	r2, #0
 8002d70:	f04f 0300 	mov.w	r3, #0
 8002d74:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002d78:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002d7c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002d80:	ebb2 040a 	subs.w	r4, r2, sl
 8002d84:	eb63 050b 	sbc.w	r5, r3, fp
 8002d88:	f04f 0200 	mov.w	r2, #0
 8002d8c:	f04f 0300 	mov.w	r3, #0
 8002d90:	00eb      	lsls	r3, r5, #3
 8002d92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d96:	00e2      	lsls	r2, r4, #3
 8002d98:	4614      	mov	r4, r2
 8002d9a:	461d      	mov	r5, r3
 8002d9c:	4643      	mov	r3, r8
 8002d9e:	18e3      	adds	r3, r4, r3
 8002da0:	603b      	str	r3, [r7, #0]
 8002da2:	464b      	mov	r3, r9
 8002da4:	eb45 0303 	adc.w	r3, r5, r3
 8002da8:	607b      	str	r3, [r7, #4]
 8002daa:	f04f 0200 	mov.w	r2, #0
 8002dae:	f04f 0300 	mov.w	r3, #0
 8002db2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002db6:	4629      	mov	r1, r5
 8002db8:	028b      	lsls	r3, r1, #10
 8002dba:	4621      	mov	r1, r4
 8002dbc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002dc0:	4621      	mov	r1, r4
 8002dc2:	028a      	lsls	r2, r1, #10
 8002dc4:	4610      	mov	r0, r2
 8002dc6:	4619      	mov	r1, r3
 8002dc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002dca:	2200      	movs	r2, #0
 8002dcc:	61bb      	str	r3, [r7, #24]
 8002dce:	61fa      	str	r2, [r7, #28]
 8002dd0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002dd4:	f7fd fa64 	bl	80002a0 <__aeabi_uldivmod>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	460b      	mov	r3, r1
 8002ddc:	4613      	mov	r3, r2
 8002dde:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002de0:	4b0b      	ldr	r3, [pc, #44]	@ (8002e10 <HAL_RCC_GetSysClockFreq+0x200>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	0c1b      	lsrs	r3, r3, #16
 8002de6:	f003 0303 	and.w	r3, r3, #3
 8002dea:	3301      	adds	r3, #1
 8002dec:	005b      	lsls	r3, r3, #1
 8002dee:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002df0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002df2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002df4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002df8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002dfa:	e002      	b.n	8002e02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002dfc:	4b05      	ldr	r3, [pc, #20]	@ (8002e14 <HAL_RCC_GetSysClockFreq+0x204>)
 8002dfe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	3750      	adds	r7, #80	@ 0x50
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e0e:	bf00      	nop
 8002e10:	40023800 	.word	0x40023800
 8002e14:	00f42400 	.word	0x00f42400
 8002e18:	007a1200 	.word	0x007a1200

08002e1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e20:	4b03      	ldr	r3, [pc, #12]	@ (8002e30 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e22:	681b      	ldr	r3, [r3, #0]
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr
 8002e2e:	bf00      	nop
 8002e30:	20000010 	.word	0x20000010

08002e34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e38:	f7ff fff0 	bl	8002e1c <HAL_RCC_GetHCLKFreq>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	4b05      	ldr	r3, [pc, #20]	@ (8002e54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	0a9b      	lsrs	r3, r3, #10
 8002e44:	f003 0307 	and.w	r3, r3, #7
 8002e48:	4903      	ldr	r1, [pc, #12]	@ (8002e58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e4a:	5ccb      	ldrb	r3, [r1, r3]
 8002e4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	40023800 	.word	0x40023800
 8002e58:	080098d0 	.word	0x080098d0

08002e5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e60:	f7ff ffdc 	bl	8002e1c <HAL_RCC_GetHCLKFreq>
 8002e64:	4602      	mov	r2, r0
 8002e66:	4b05      	ldr	r3, [pc, #20]	@ (8002e7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	0b5b      	lsrs	r3, r3, #13
 8002e6c:	f003 0307 	and.w	r3, r3, #7
 8002e70:	4903      	ldr	r1, [pc, #12]	@ (8002e80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e72:	5ccb      	ldrb	r3, [r1, r3]
 8002e74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	40023800 	.word	0x40023800
 8002e80:	080098d0 	.word	0x080098d0

08002e84 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	220f      	movs	r2, #15
 8002e92:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002e94:	4b12      	ldr	r3, [pc, #72]	@ (8002ee0 <HAL_RCC_GetClockConfig+0x5c>)
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	f003 0203 	and.w	r2, r3, #3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002ea0:	4b0f      	ldr	r3, [pc, #60]	@ (8002ee0 <HAL_RCC_GetClockConfig+0x5c>)
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002eac:	4b0c      	ldr	r3, [pc, #48]	@ (8002ee0 <HAL_RCC_GetClockConfig+0x5c>)
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002eb8:	4b09      	ldr	r3, [pc, #36]	@ (8002ee0 <HAL_RCC_GetClockConfig+0x5c>)
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	08db      	lsrs	r3, r3, #3
 8002ebe:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002ec6:	4b07      	ldr	r3, [pc, #28]	@ (8002ee4 <HAL_RCC_GetClockConfig+0x60>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0207 	and.w	r2, r3, #7
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	601a      	str	r2, [r3, #0]
}
 8002ed2:	bf00      	nop
 8002ed4:	370c      	adds	r7, #12
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	40023800 	.word	0x40023800
 8002ee4:	40023c00 	.word	0x40023c00

08002ee8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b086      	sub	sp, #24
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 0301 	and.w	r3, r3, #1
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d105      	bne.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d035      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002f10:	4b62      	ldr	r3, [pc, #392]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002f16:	f7fe ffe7 	bl	8001ee8 <HAL_GetTick>
 8002f1a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002f1c:	e008      	b.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002f1e:	f7fe ffe3 	bl	8001ee8 <HAL_GetTick>
 8002f22:	4602      	mov	r2, r0
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d901      	bls.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	e0b0      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002f30:	4b5b      	ldr	r3, [pc, #364]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d1f0      	bne.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	019a      	lsls	r2, r3, #6
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	071b      	lsls	r3, r3, #28
 8002f48:	4955      	ldr	r1, [pc, #340]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002f50:	4b52      	ldr	r3, [pc, #328]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8002f52:	2201      	movs	r2, #1
 8002f54:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002f56:	f7fe ffc7 	bl	8001ee8 <HAL_GetTick>
 8002f5a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002f5c:	e008      	b.n	8002f70 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002f5e:	f7fe ffc3 	bl	8001ee8 <HAL_GetTick>
 8002f62:	4602      	mov	r2, r0
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d901      	bls.n	8002f70 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	e090      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002f70:	4b4b      	ldr	r3, [pc, #300]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d0f0      	beq.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 0302 	and.w	r3, r3, #2
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	f000 8083 	beq.w	8003090 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	60fb      	str	r3, [r7, #12]
 8002f8e:	4b44      	ldr	r3, [pc, #272]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f92:	4a43      	ldr	r2, [pc, #268]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002f94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f98:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f9a:	4b41      	ldr	r3, [pc, #260]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fa2:	60fb      	str	r3, [r7, #12]
 8002fa4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002fa6:	4b3f      	ldr	r3, [pc, #252]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a3e      	ldr	r2, [pc, #248]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002fac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fb0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002fb2:	f7fe ff99 	bl	8001ee8 <HAL_GetTick>
 8002fb6:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002fb8:	e008      	b.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fba:	f7fe ff95 	bl	8001ee8 <HAL_GetTick>
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	1ad3      	subs	r3, r2, r3
 8002fc4:	2b02      	cmp	r3, #2
 8002fc6:	d901      	bls.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8002fc8:	2303      	movs	r3, #3
 8002fca:	e062      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002fcc:	4b35      	ldr	r3, [pc, #212]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d0f0      	beq.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002fd8:	4b31      	ldr	r3, [pc, #196]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002fda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fdc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fe0:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d02f      	beq.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ff0:	693a      	ldr	r2, [r7, #16]
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d028      	beq.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002ff6:	4b2a      	ldr	r3, [pc, #168]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002ff8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ffa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ffe:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003000:	4b29      	ldr	r3, [pc, #164]	@ (80030a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003002:	2201      	movs	r2, #1
 8003004:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003006:	4b28      	ldr	r3, [pc, #160]	@ (80030a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003008:	2200      	movs	r2, #0
 800300a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800300c:	4a24      	ldr	r2, [pc, #144]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003012:	4b23      	ldr	r3, [pc, #140]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003014:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003016:	f003 0301 	and.w	r3, r3, #1
 800301a:	2b01      	cmp	r3, #1
 800301c:	d114      	bne.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800301e:	f7fe ff63 	bl	8001ee8 <HAL_GetTick>
 8003022:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003024:	e00a      	b.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003026:	f7fe ff5f 	bl	8001ee8 <HAL_GetTick>
 800302a:	4602      	mov	r2, r0
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	1ad3      	subs	r3, r2, r3
 8003030:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003034:	4293      	cmp	r3, r2
 8003036:	d901      	bls.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003038:	2303      	movs	r3, #3
 800303a:	e02a      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800303c:	4b18      	ldr	r3, [pc, #96]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800303e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003040:	f003 0302 	and.w	r3, r3, #2
 8003044:	2b00      	cmp	r3, #0
 8003046:	d0ee      	beq.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003050:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003054:	d10d      	bne.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003056:	4b12      	ldr	r3, [pc, #72]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003066:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800306a:	490d      	ldr	r1, [pc, #52]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800306c:	4313      	orrs	r3, r2
 800306e:	608b      	str	r3, [r1, #8]
 8003070:	e005      	b.n	800307e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003072:	4b0b      	ldr	r3, [pc, #44]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	4a0a      	ldr	r2, [pc, #40]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003078:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800307c:	6093      	str	r3, [r2, #8]
 800307e:	4b08      	ldr	r3, [pc, #32]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003080:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	68db      	ldr	r3, [r3, #12]
 8003086:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800308a:	4905      	ldr	r1, [pc, #20]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800308c:	4313      	orrs	r3, r2
 800308e:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003090:	2300      	movs	r3, #0
}
 8003092:	4618      	mov	r0, r3
 8003094:	3718      	adds	r7, #24
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	42470068 	.word	0x42470068
 80030a0:	40023800 	.word	0x40023800
 80030a4:	40007000 	.word	0x40007000
 80030a8:	42470e40 	.word	0x42470e40

080030ac <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d101      	bne.n	80030be <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e073      	b.n	80031a6 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	7f5b      	ldrb	r3, [r3, #29]
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d105      	bne.n	80030d4 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2200      	movs	r2, #0
 80030cc:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f7fe f8b6 	bl	8001240 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2202      	movs	r2, #2
 80030d8:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	f003 0310 	and.w	r3, r3, #16
 80030e4:	2b10      	cmp	r3, #16
 80030e6:	d055      	beq.n	8003194 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	22ca      	movs	r2, #202	@ 0xca
 80030ee:	625a      	str	r2, [r3, #36]	@ 0x24
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2253      	movs	r2, #83	@ 0x53
 80030f6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80030f8:	6878      	ldr	r0, [r7, #4]
 80030fa:	f000 fa49 	bl	8003590 <RTC_EnterInitMode>
 80030fe:	4603      	mov	r3, r0
 8003100:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8003102:	7bfb      	ldrb	r3, [r7, #15]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d12c      	bne.n	8003162 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	687a      	ldr	r2, [r7, #4]
 8003110:	6812      	ldr	r2, [r2, #0]
 8003112:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8003116:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800311a:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	6899      	ldr	r1, [r3, #8]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	685a      	ldr	r2, [r3, #4]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	691b      	ldr	r3, [r3, #16]
 800312a:	431a      	orrs	r2, r3
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	695b      	ldr	r3, [r3, #20]
 8003130:	431a      	orrs	r2, r3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	430a      	orrs	r2, r1
 8003138:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	68d2      	ldr	r2, [r2, #12]
 8003142:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	6919      	ldr	r1, [r3, #16]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	041a      	lsls	r2, r3, #16
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	430a      	orrs	r2, r1
 8003156:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f000 fa50 	bl	80035fe <RTC_ExitInitMode>
 800315e:	4603      	mov	r3, r0
 8003160:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8003162:	7bfb      	ldrb	r3, [r7, #15]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d110      	bne.n	800318a <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003176:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	699a      	ldr	r2, [r3, #24]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	430a      	orrs	r2, r1
 8003188:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	22ff      	movs	r2, #255	@ 0xff
 8003190:	625a      	str	r2, [r3, #36]	@ 0x24
 8003192:	e001      	b.n	8003198 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8003194:	2300      	movs	r3, #0
 8003196:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8003198:	7bfb      	ldrb	r3, [r7, #15]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d102      	bne.n	80031a4 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2201      	movs	r2, #1
 80031a2:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80031a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	3710      	adds	r7, #16
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}

080031ae <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80031ae:	b590      	push	{r4, r7, lr}
 80031b0:	b087      	sub	sp, #28
 80031b2:	af00      	add	r7, sp, #0
 80031b4:	60f8      	str	r0, [r7, #12]
 80031b6:	60b9      	str	r1, [r7, #8]
 80031b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80031ba:	2300      	movs	r3, #0
 80031bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	7f1b      	ldrb	r3, [r3, #28]
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d101      	bne.n	80031ca <HAL_RTC_SetTime+0x1c>
 80031c6:	2302      	movs	r3, #2
 80031c8:	e087      	b.n	80032da <HAL_RTC_SetTime+0x12c>
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2201      	movs	r2, #1
 80031ce:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2202      	movs	r2, #2
 80031d4:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d126      	bne.n	800322a <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d102      	bne.n	80031f0 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	2200      	movs	r2, #0
 80031ee:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	4618      	mov	r0, r3
 80031f6:	f000 fa27 	bl	8003648 <RTC_ByteToBcd2>
 80031fa:	4603      	mov	r3, r0
 80031fc:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	785b      	ldrb	r3, [r3, #1]
 8003202:	4618      	mov	r0, r3
 8003204:	f000 fa20 	bl	8003648 <RTC_ByteToBcd2>
 8003208:	4603      	mov	r3, r0
 800320a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800320c:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	789b      	ldrb	r3, [r3, #2]
 8003212:	4618      	mov	r0, r3
 8003214:	f000 fa18 	bl	8003648 <RTC_ByteToBcd2>
 8003218:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800321a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	78db      	ldrb	r3, [r3, #3]
 8003222:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003224:	4313      	orrs	r3, r2
 8003226:	617b      	str	r3, [r7, #20]
 8003228:	e018      	b.n	800325c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003234:	2b00      	cmp	r3, #0
 8003236:	d102      	bne.n	800323e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	2200      	movs	r2, #0
 800323c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	781b      	ldrb	r3, [r3, #0]
 8003242:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	785b      	ldrb	r3, [r3, #1]
 8003248:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800324a:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800324c:	68ba      	ldr	r2, [r7, #8]
 800324e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8003250:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	78db      	ldrb	r3, [r3, #3]
 8003256:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003258:	4313      	orrs	r3, r2
 800325a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	22ca      	movs	r2, #202	@ 0xca
 8003262:	625a      	str	r2, [r3, #36]	@ 0x24
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2253      	movs	r2, #83	@ 0x53
 800326a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800326c:	68f8      	ldr	r0, [r7, #12]
 800326e:	f000 f98f 	bl	8003590 <RTC_EnterInitMode>
 8003272:	4603      	mov	r3, r0
 8003274:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8003276:	7cfb      	ldrb	r3, [r7, #19]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d120      	bne.n	80032be <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8003286:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800328a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	689a      	ldr	r2, [r3, #8]
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800329a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	6899      	ldr	r1, [r3, #8]
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	68da      	ldr	r2, [r3, #12]
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	691b      	ldr	r3, [r3, #16]
 80032aa:	431a      	orrs	r2, r3
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	430a      	orrs	r2, r1
 80032b2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80032b4:	68f8      	ldr	r0, [r7, #12]
 80032b6:	f000 f9a2 	bl	80035fe <RTC_ExitInitMode>
 80032ba:	4603      	mov	r3, r0
 80032bc:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80032be:	7cfb      	ldrb	r3, [r7, #19]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d102      	bne.n	80032ca <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2201      	movs	r2, #1
 80032c8:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	22ff      	movs	r2, #255	@ 0xff
 80032d0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2200      	movs	r2, #0
 80032d6:	771a      	strb	r2, [r3, #28]

  return status;
 80032d8:	7cfb      	ldrb	r3, [r7, #19]
}
 80032da:	4618      	mov	r0, r3
 80032dc:	371c      	adds	r7, #28
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd90      	pop	{r4, r7, pc}

080032e2 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80032e2:	b580      	push	{r7, lr}
 80032e4:	b086      	sub	sp, #24
 80032e6:	af00      	add	r7, sp, #0
 80032e8:	60f8      	str	r0, [r7, #12]
 80032ea:	60b9      	str	r1, [r7, #8]
 80032ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80032ee:	2300      	movs	r3, #0
 80032f0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	691b      	ldr	r3, [r3, #16]
 8003302:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8003314:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8003318:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	0c1b      	lsrs	r3, r3, #16
 800331e:	b2db      	uxtb	r3, r3
 8003320:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003324:	b2da      	uxtb	r2, r3
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	0a1b      	lsrs	r3, r3, #8
 800332e:	b2db      	uxtb	r3, r3
 8003330:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003334:	b2da      	uxtb	r2, r3
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	b2db      	uxtb	r3, r3
 800333e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003342:	b2da      	uxtb	r2, r3
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	0d9b      	lsrs	r3, r3, #22
 800334c:	b2db      	uxtb	r3, r3
 800334e:	f003 0301 	and.w	r3, r3, #1
 8003352:	b2da      	uxtb	r2, r3
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d11a      	bne.n	8003394 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	781b      	ldrb	r3, [r3, #0]
 8003362:	4618      	mov	r0, r3
 8003364:	f000 f98e 	bl	8003684 <RTC_Bcd2ToByte>
 8003368:	4603      	mov	r3, r0
 800336a:	461a      	mov	r2, r3
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	785b      	ldrb	r3, [r3, #1]
 8003374:	4618      	mov	r0, r3
 8003376:	f000 f985 	bl	8003684 <RTC_Bcd2ToByte>
 800337a:	4603      	mov	r3, r0
 800337c:	461a      	mov	r2, r3
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	789b      	ldrb	r3, [r3, #2]
 8003386:	4618      	mov	r0, r3
 8003388:	f000 f97c 	bl	8003684 <RTC_Bcd2ToByte>
 800338c:	4603      	mov	r3, r0
 800338e:	461a      	mov	r2, r3
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003394:	2300      	movs	r3, #0
}
 8003396:	4618      	mov	r0, r3
 8003398:	3718      	adds	r7, #24
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}

0800339e <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800339e:	b590      	push	{r4, r7, lr}
 80033a0:	b087      	sub	sp, #28
 80033a2:	af00      	add	r7, sp, #0
 80033a4:	60f8      	str	r0, [r7, #12]
 80033a6:	60b9      	str	r1, [r7, #8]
 80033a8:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80033aa:	2300      	movs	r3, #0
 80033ac:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	7f1b      	ldrb	r3, [r3, #28]
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d101      	bne.n	80033ba <HAL_RTC_SetDate+0x1c>
 80033b6:	2302      	movs	r3, #2
 80033b8:	e071      	b.n	800349e <HAL_RTC_SetDate+0x100>
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2201      	movs	r2, #1
 80033be:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2202      	movs	r2, #2
 80033c4:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d10e      	bne.n	80033ea <HAL_RTC_SetDate+0x4c>
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	785b      	ldrb	r3, [r3, #1]
 80033d0:	f003 0310 	and.w	r3, r3, #16
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d008      	beq.n	80033ea <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	785b      	ldrb	r3, [r3, #1]
 80033dc:	f023 0310 	bic.w	r3, r3, #16
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	330a      	adds	r3, #10
 80033e4:	b2da      	uxtb	r2, r3
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d11c      	bne.n	800342a <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	78db      	ldrb	r3, [r3, #3]
 80033f4:	4618      	mov	r0, r3
 80033f6:	f000 f927 	bl	8003648 <RTC_ByteToBcd2>
 80033fa:	4603      	mov	r3, r0
 80033fc:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	785b      	ldrb	r3, [r3, #1]
 8003402:	4618      	mov	r0, r3
 8003404:	f000 f920 	bl	8003648 <RTC_ByteToBcd2>
 8003408:	4603      	mov	r3, r0
 800340a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800340c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	789b      	ldrb	r3, [r3, #2]
 8003412:	4618      	mov	r0, r3
 8003414:	f000 f918 	bl	8003648 <RTC_ByteToBcd2>
 8003418:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800341a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003424:	4313      	orrs	r3, r2
 8003426:	617b      	str	r3, [r7, #20]
 8003428:	e00e      	b.n	8003448 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	78db      	ldrb	r3, [r3, #3]
 800342e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	785b      	ldrb	r3, [r3, #1]
 8003434:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003436:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8003438:	68ba      	ldr	r2, [r7, #8]
 800343a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800343c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003444:	4313      	orrs	r3, r2
 8003446:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	22ca      	movs	r2, #202	@ 0xca
 800344e:	625a      	str	r2, [r3, #36]	@ 0x24
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	2253      	movs	r2, #83	@ 0x53
 8003456:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003458:	68f8      	ldr	r0, [r7, #12]
 800345a:	f000 f899 	bl	8003590 <RTC_EnterInitMode>
 800345e:	4603      	mov	r3, r0
 8003460:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8003462:	7cfb      	ldrb	r3, [r7, #19]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d10c      	bne.n	8003482 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003472:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003476:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003478:	68f8      	ldr	r0, [r7, #12]
 800347a:	f000 f8c0 	bl	80035fe <RTC_ExitInitMode>
 800347e:	4603      	mov	r3, r0
 8003480:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003482:	7cfb      	ldrb	r3, [r7, #19]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d102      	bne.n	800348e <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2201      	movs	r2, #1
 800348c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	22ff      	movs	r2, #255	@ 0xff
 8003494:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2200      	movs	r2, #0
 800349a:	771a      	strb	r2, [r3, #28]

  return status;
 800349c:	7cfb      	ldrb	r3, [r7, #19]
}
 800349e:	4618      	mov	r0, r3
 80034a0:	371c      	adds	r7, #28
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd90      	pop	{r4, r7, pc}

080034a6 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80034a6:	b580      	push	{r7, lr}
 80034a8:	b086      	sub	sp, #24
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	60f8      	str	r0, [r7, #12]
 80034ae:	60b9      	str	r1, [r7, #8]
 80034b0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80034b2:	2300      	movs	r3, #0
 80034b4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80034c0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80034c4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	0c1b      	lsrs	r3, r3, #16
 80034ca:	b2da      	uxtb	r2, r3
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	0a1b      	lsrs	r3, r3, #8
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	f003 031f 	and.w	r3, r3, #31
 80034da:	b2da      	uxtb	r2, r3
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	b2db      	uxtb	r3, r3
 80034e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80034e8:	b2da      	uxtb	r2, r3
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	0b5b      	lsrs	r3, r3, #13
 80034f2:	b2db      	uxtb	r3, r3
 80034f4:	f003 0307 	and.w	r3, r3, #7
 80034f8:	b2da      	uxtb	r2, r3
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d11a      	bne.n	800353a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	78db      	ldrb	r3, [r3, #3]
 8003508:	4618      	mov	r0, r3
 800350a:	f000 f8bb 	bl	8003684 <RTC_Bcd2ToByte>
 800350e:	4603      	mov	r3, r0
 8003510:	461a      	mov	r2, r3
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	785b      	ldrb	r3, [r3, #1]
 800351a:	4618      	mov	r0, r3
 800351c:	f000 f8b2 	bl	8003684 <RTC_Bcd2ToByte>
 8003520:	4603      	mov	r3, r0
 8003522:	461a      	mov	r2, r3
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	789b      	ldrb	r3, [r3, #2]
 800352c:	4618      	mov	r0, r3
 800352e:	f000 f8a9 	bl	8003684 <RTC_Bcd2ToByte>
 8003532:	4603      	mov	r3, r0
 8003534:	461a      	mov	r2, r3
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800353a:	2300      	movs	r3, #0
}
 800353c:	4618      	mov	r0, r3
 800353e:	3718      	adds	r7, #24
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}

08003544 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800354c:	2300      	movs	r3, #0
 800354e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a0d      	ldr	r2, [pc, #52]	@ (800358c <HAL_RTC_WaitForSynchro+0x48>)
 8003556:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003558:	f7fe fcc6 	bl	8001ee8 <HAL_GetTick>
 800355c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800355e:	e009      	b.n	8003574 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003560:	f7fe fcc2 	bl	8001ee8 <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800356e:	d901      	bls.n	8003574 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8003570:	2303      	movs	r3, #3
 8003572:	e007      	b.n	8003584 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	68db      	ldr	r3, [r3, #12]
 800357a:	f003 0320 	and.w	r3, r3, #32
 800357e:	2b00      	cmp	r3, #0
 8003580:	d0ee      	beq.n	8003560 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8003582:	2300      	movs	r3, #0
}
 8003584:	4618      	mov	r0, r3
 8003586:	3710      	adds	r7, #16
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	00017f5f 	.word	0x00017f5f

08003590 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003598:	2300      	movs	r3, #0
 800359a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800359c:	2300      	movs	r3, #0
 800359e:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	68db      	ldr	r3, [r3, #12]
 80035a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d122      	bne.n	80035f4 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	68da      	ldr	r2, [r3, #12]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80035bc:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80035be:	f7fe fc93 	bl	8001ee8 <HAL_GetTick>
 80035c2:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80035c4:	e00c      	b.n	80035e0 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80035c6:	f7fe fc8f 	bl	8001ee8 <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80035d4:	d904      	bls.n	80035e0 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2204      	movs	r2, #4
 80035da:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	68db      	ldr	r3, [r3, #12]
 80035e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d102      	bne.n	80035f4 <RTC_EnterInitMode+0x64>
 80035ee:	7bfb      	ldrb	r3, [r7, #15]
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d1e8      	bne.n	80035c6 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80035f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3710      	adds	r7, #16
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}

080035fe <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80035fe:	b580      	push	{r7, lr}
 8003600:	b084      	sub	sp, #16
 8003602:	af00      	add	r7, sp, #0
 8003604:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003606:	2300      	movs	r3, #0
 8003608:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	68da      	ldr	r2, [r3, #12]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003618:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	f003 0320 	and.w	r3, r3, #32
 8003624:	2b00      	cmp	r3, #0
 8003626:	d10a      	bne.n	800363e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	f7ff ff8b 	bl	8003544 <HAL_RTC_WaitForSynchro>
 800362e:	4603      	mov	r3, r0
 8003630:	2b00      	cmp	r3, #0
 8003632:	d004      	beq.n	800363e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2204      	movs	r2, #4
 8003638:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800363e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003640:	4618      	mov	r0, r3
 8003642:	3710      	adds	r7, #16
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}

08003648 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8003648:	b480      	push	{r7}
 800364a:	b085      	sub	sp, #20
 800364c:	af00      	add	r7, sp, #0
 800364e:	4603      	mov	r3, r0
 8003650:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003652:	2300      	movs	r3, #0
 8003654:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8003656:	e005      	b.n	8003664 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	3301      	adds	r3, #1
 800365c:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800365e:	79fb      	ldrb	r3, [r7, #7]
 8003660:	3b0a      	subs	r3, #10
 8003662:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8003664:	79fb      	ldrb	r3, [r7, #7]
 8003666:	2b09      	cmp	r3, #9
 8003668:	d8f6      	bhi.n	8003658 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	b2db      	uxtb	r3, r3
 800366e:	011b      	lsls	r3, r3, #4
 8003670:	b2da      	uxtb	r2, r3
 8003672:	79fb      	ldrb	r3, [r7, #7]
 8003674:	4313      	orrs	r3, r2
 8003676:	b2db      	uxtb	r3, r3
}
 8003678:	4618      	mov	r0, r3
 800367a:	3714      	adds	r7, #20
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr

08003684 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8003684:	b480      	push	{r7}
 8003686:	b085      	sub	sp, #20
 8003688:	af00      	add	r7, sp, #0
 800368a:	4603      	mov	r3, r0
 800368c:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800368e:	2300      	movs	r3, #0
 8003690:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8003692:	79fb      	ldrb	r3, [r7, #7]
 8003694:	091b      	lsrs	r3, r3, #4
 8003696:	b2db      	uxtb	r3, r3
 8003698:	461a      	mov	r2, r3
 800369a:	4613      	mov	r3, r2
 800369c:	009b      	lsls	r3, r3, #2
 800369e:	4413      	add	r3, r2
 80036a0:	005b      	lsls	r3, r3, #1
 80036a2:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	b2da      	uxtb	r2, r3
 80036a8:	79fb      	ldrb	r3, [r7, #7]
 80036aa:	f003 030f 	and.w	r3, r3, #15
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	4413      	add	r3, r2
 80036b2:	b2db      	uxtb	r3, r3
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3714      	adds	r7, #20
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr

080036c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b082      	sub	sp, #8
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d101      	bne.n	80036d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e041      	b.n	8003756 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d106      	bne.n	80036ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f000 f839 	bl	800375e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2202      	movs	r2, #2
 80036f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	3304      	adds	r3, #4
 80036fc:	4619      	mov	r1, r3
 80036fe:	4610      	mov	r0, r2
 8003700:	f000 f9c0 	bl	8003a84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2201      	movs	r2, #1
 8003718:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2201      	movs	r2, #1
 8003740:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2201      	movs	r2, #1
 8003750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003754:	2300      	movs	r3, #0
}
 8003756:	4618      	mov	r0, r3
 8003758:	3708      	adds	r7, #8
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}

0800375e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800375e:	b480      	push	{r7}
 8003760:	b083      	sub	sp, #12
 8003762:	af00      	add	r7, sp, #0
 8003764:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003766:	bf00      	nop
 8003768:	370c      	adds	r7, #12
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr
	...

08003774 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003774:	b480      	push	{r7}
 8003776:	b085      	sub	sp, #20
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003782:	b2db      	uxtb	r3, r3
 8003784:	2b01      	cmp	r3, #1
 8003786:	d001      	beq.n	800378c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	e04e      	b.n	800382a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2202      	movs	r2, #2
 8003790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	68da      	ldr	r2, [r3, #12]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f042 0201 	orr.w	r2, r2, #1
 80037a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a23      	ldr	r2, [pc, #140]	@ (8003838 <HAL_TIM_Base_Start_IT+0xc4>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d022      	beq.n	80037f4 <HAL_TIM_Base_Start_IT+0x80>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037b6:	d01d      	beq.n	80037f4 <HAL_TIM_Base_Start_IT+0x80>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a1f      	ldr	r2, [pc, #124]	@ (800383c <HAL_TIM_Base_Start_IT+0xc8>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d018      	beq.n	80037f4 <HAL_TIM_Base_Start_IT+0x80>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a1e      	ldr	r2, [pc, #120]	@ (8003840 <HAL_TIM_Base_Start_IT+0xcc>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d013      	beq.n	80037f4 <HAL_TIM_Base_Start_IT+0x80>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a1c      	ldr	r2, [pc, #112]	@ (8003844 <HAL_TIM_Base_Start_IT+0xd0>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d00e      	beq.n	80037f4 <HAL_TIM_Base_Start_IT+0x80>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a1b      	ldr	r2, [pc, #108]	@ (8003848 <HAL_TIM_Base_Start_IT+0xd4>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d009      	beq.n	80037f4 <HAL_TIM_Base_Start_IT+0x80>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a19      	ldr	r2, [pc, #100]	@ (800384c <HAL_TIM_Base_Start_IT+0xd8>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d004      	beq.n	80037f4 <HAL_TIM_Base_Start_IT+0x80>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a18      	ldr	r2, [pc, #96]	@ (8003850 <HAL_TIM_Base_Start_IT+0xdc>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d111      	bne.n	8003818 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	f003 0307 	and.w	r3, r3, #7
 80037fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2b06      	cmp	r3, #6
 8003804:	d010      	beq.n	8003828 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f042 0201 	orr.w	r2, r2, #1
 8003814:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003816:	e007      	b.n	8003828 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f042 0201 	orr.w	r2, r2, #1
 8003826:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003828:	2300      	movs	r3, #0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3714      	adds	r7, #20
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr
 8003836:	bf00      	nop
 8003838:	40010000 	.word	0x40010000
 800383c:	40000400 	.word	0x40000400
 8003840:	40000800 	.word	0x40000800
 8003844:	40000c00 	.word	0x40000c00
 8003848:	40010400 	.word	0x40010400
 800384c:	40014000 	.word	0x40014000
 8003850:	40001800 	.word	0x40001800

08003854 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b084      	sub	sp, #16
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	68db      	ldr	r3, [r3, #12]
 8003862:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	691b      	ldr	r3, [r3, #16]
 800386a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	f003 0302 	and.w	r3, r3, #2
 8003872:	2b00      	cmp	r3, #0
 8003874:	d020      	beq.n	80038b8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	f003 0302 	and.w	r3, r3, #2
 800387c:	2b00      	cmp	r3, #0
 800387e:	d01b      	beq.n	80038b8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f06f 0202 	mvn.w	r2, #2
 8003888:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2201      	movs	r2, #1
 800388e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	699b      	ldr	r3, [r3, #24]
 8003896:	f003 0303 	and.w	r3, r3, #3
 800389a:	2b00      	cmp	r3, #0
 800389c:	d003      	beq.n	80038a6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f000 f8d2 	bl	8003a48 <HAL_TIM_IC_CaptureCallback>
 80038a4:	e005      	b.n	80038b2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f000 f8c4 	bl	8003a34 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038ac:	6878      	ldr	r0, [r7, #4]
 80038ae:	f000 f8d5 	bl	8003a5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2200      	movs	r2, #0
 80038b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	f003 0304 	and.w	r3, r3, #4
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d020      	beq.n	8003904 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	f003 0304 	and.w	r3, r3, #4
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d01b      	beq.n	8003904 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f06f 0204 	mvn.w	r2, #4
 80038d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2202      	movs	r2, #2
 80038da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	699b      	ldr	r3, [r3, #24]
 80038e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d003      	beq.n	80038f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f000 f8ac 	bl	8003a48 <HAL_TIM_IC_CaptureCallback>
 80038f0:	e005      	b.n	80038fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	f000 f89e 	bl	8003a34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	f000 f8af 	bl	8003a5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2200      	movs	r2, #0
 8003902:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	f003 0308 	and.w	r3, r3, #8
 800390a:	2b00      	cmp	r3, #0
 800390c:	d020      	beq.n	8003950 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	f003 0308 	and.w	r3, r3, #8
 8003914:	2b00      	cmp	r3, #0
 8003916:	d01b      	beq.n	8003950 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f06f 0208 	mvn.w	r2, #8
 8003920:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2204      	movs	r2, #4
 8003926:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	69db      	ldr	r3, [r3, #28]
 800392e:	f003 0303 	and.w	r3, r3, #3
 8003932:	2b00      	cmp	r3, #0
 8003934:	d003      	beq.n	800393e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f000 f886 	bl	8003a48 <HAL_TIM_IC_CaptureCallback>
 800393c:	e005      	b.n	800394a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f000 f878 	bl	8003a34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	f000 f889 	bl	8003a5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2200      	movs	r2, #0
 800394e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	f003 0310 	and.w	r3, r3, #16
 8003956:	2b00      	cmp	r3, #0
 8003958:	d020      	beq.n	800399c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	f003 0310 	and.w	r3, r3, #16
 8003960:	2b00      	cmp	r3, #0
 8003962:	d01b      	beq.n	800399c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f06f 0210 	mvn.w	r2, #16
 800396c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2208      	movs	r2, #8
 8003972:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	69db      	ldr	r3, [r3, #28]
 800397a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800397e:	2b00      	cmp	r3, #0
 8003980:	d003      	beq.n	800398a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f000 f860 	bl	8003a48 <HAL_TIM_IC_CaptureCallback>
 8003988:	e005      	b.n	8003996 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f000 f852 	bl	8003a34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f000 f863 	bl	8003a5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	f003 0301 	and.w	r3, r3, #1
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d00c      	beq.n	80039c0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	f003 0301 	and.w	r3, r3, #1
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d007      	beq.n	80039c0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f06f 0201 	mvn.w	r2, #1
 80039b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f7fd faf2 	bl	8000fa4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d00c      	beq.n	80039e4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d007      	beq.n	80039e4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80039dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f000 f900 	bl	8003be4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d00c      	beq.n	8003a08 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d007      	beq.n	8003a08 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003a00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f000 f834 	bl	8003a70 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	f003 0320 	and.w	r3, r3, #32
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d00c      	beq.n	8003a2c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	f003 0320 	and.w	r3, r3, #32
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d007      	beq.n	8003a2c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f06f 0220 	mvn.w	r2, #32
 8003a24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f000 f8d2 	bl	8003bd0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003a2c:	bf00      	nop
 8003a2e:	3710      	adds	r7, #16
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}

08003a34 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b083      	sub	sp, #12
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003a3c:	bf00      	nop
 8003a3e:	370c      	adds	r7, #12
 8003a40:	46bd      	mov	sp, r7
 8003a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a46:	4770      	bx	lr

08003a48 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b083      	sub	sp, #12
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003a50:	bf00      	nop
 8003a52:	370c      	adds	r7, #12
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr

08003a5c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003a64:	bf00      	nop
 8003a66:	370c      	adds	r7, #12
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr

08003a70 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b083      	sub	sp, #12
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003a78:	bf00      	nop
 8003a7a:	370c      	adds	r7, #12
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a82:	4770      	bx	lr

08003a84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b085      	sub	sp, #20
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
 8003a8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	4a43      	ldr	r2, [pc, #268]	@ (8003ba4 <TIM_Base_SetConfig+0x120>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d013      	beq.n	8003ac4 <TIM_Base_SetConfig+0x40>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003aa2:	d00f      	beq.n	8003ac4 <TIM_Base_SetConfig+0x40>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	4a40      	ldr	r2, [pc, #256]	@ (8003ba8 <TIM_Base_SetConfig+0x124>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d00b      	beq.n	8003ac4 <TIM_Base_SetConfig+0x40>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	4a3f      	ldr	r2, [pc, #252]	@ (8003bac <TIM_Base_SetConfig+0x128>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d007      	beq.n	8003ac4 <TIM_Base_SetConfig+0x40>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	4a3e      	ldr	r2, [pc, #248]	@ (8003bb0 <TIM_Base_SetConfig+0x12c>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d003      	beq.n	8003ac4 <TIM_Base_SetConfig+0x40>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	4a3d      	ldr	r2, [pc, #244]	@ (8003bb4 <TIM_Base_SetConfig+0x130>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d108      	bne.n	8003ad6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003aca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	68fa      	ldr	r2, [r7, #12]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4a32      	ldr	r2, [pc, #200]	@ (8003ba4 <TIM_Base_SetConfig+0x120>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d02b      	beq.n	8003b36 <TIM_Base_SetConfig+0xb2>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ae4:	d027      	beq.n	8003b36 <TIM_Base_SetConfig+0xb2>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4a2f      	ldr	r2, [pc, #188]	@ (8003ba8 <TIM_Base_SetConfig+0x124>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d023      	beq.n	8003b36 <TIM_Base_SetConfig+0xb2>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4a2e      	ldr	r2, [pc, #184]	@ (8003bac <TIM_Base_SetConfig+0x128>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d01f      	beq.n	8003b36 <TIM_Base_SetConfig+0xb2>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a2d      	ldr	r2, [pc, #180]	@ (8003bb0 <TIM_Base_SetConfig+0x12c>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d01b      	beq.n	8003b36 <TIM_Base_SetConfig+0xb2>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a2c      	ldr	r2, [pc, #176]	@ (8003bb4 <TIM_Base_SetConfig+0x130>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d017      	beq.n	8003b36 <TIM_Base_SetConfig+0xb2>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a2b      	ldr	r2, [pc, #172]	@ (8003bb8 <TIM_Base_SetConfig+0x134>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d013      	beq.n	8003b36 <TIM_Base_SetConfig+0xb2>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a2a      	ldr	r2, [pc, #168]	@ (8003bbc <TIM_Base_SetConfig+0x138>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d00f      	beq.n	8003b36 <TIM_Base_SetConfig+0xb2>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4a29      	ldr	r2, [pc, #164]	@ (8003bc0 <TIM_Base_SetConfig+0x13c>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d00b      	beq.n	8003b36 <TIM_Base_SetConfig+0xb2>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	4a28      	ldr	r2, [pc, #160]	@ (8003bc4 <TIM_Base_SetConfig+0x140>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d007      	beq.n	8003b36 <TIM_Base_SetConfig+0xb2>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	4a27      	ldr	r2, [pc, #156]	@ (8003bc8 <TIM_Base_SetConfig+0x144>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d003      	beq.n	8003b36 <TIM_Base_SetConfig+0xb2>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4a26      	ldr	r2, [pc, #152]	@ (8003bcc <TIM_Base_SetConfig+0x148>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d108      	bne.n	8003b48 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	68db      	ldr	r3, [r3, #12]
 8003b42:	68fa      	ldr	r2, [r7, #12]
 8003b44:	4313      	orrs	r3, r2
 8003b46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	695b      	ldr	r3, [r3, #20]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	689a      	ldr	r2, [r3, #8]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	4a0e      	ldr	r2, [pc, #56]	@ (8003ba4 <TIM_Base_SetConfig+0x120>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d003      	beq.n	8003b76 <TIM_Base_SetConfig+0xf2>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4a10      	ldr	r2, [pc, #64]	@ (8003bb4 <TIM_Base_SetConfig+0x130>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d103      	bne.n	8003b7e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	691a      	ldr	r2, [r3, #16]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f043 0204 	orr.w	r2, r3, #4
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	68fa      	ldr	r2, [r7, #12]
 8003b94:	601a      	str	r2, [r3, #0]
}
 8003b96:	bf00      	nop
 8003b98:	3714      	adds	r7, #20
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr
 8003ba2:	bf00      	nop
 8003ba4:	40010000 	.word	0x40010000
 8003ba8:	40000400 	.word	0x40000400
 8003bac:	40000800 	.word	0x40000800
 8003bb0:	40000c00 	.word	0x40000c00
 8003bb4:	40010400 	.word	0x40010400
 8003bb8:	40014000 	.word	0x40014000
 8003bbc:	40014400 	.word	0x40014400
 8003bc0:	40014800 	.word	0x40014800
 8003bc4:	40001800 	.word	0x40001800
 8003bc8:	40001c00 	.word	0x40001c00
 8003bcc:	40002000 	.word	0x40002000

08003bd0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b083      	sub	sp, #12
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003bd8:	bf00      	nop
 8003bda:	370c      	adds	r7, #12
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr

08003be4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b083      	sub	sp, #12
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003bec:	bf00      	nop
 8003bee:	370c      	adds	r7, #12
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr

08003bf8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d101      	bne.n	8003c0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e042      	b.n	8003c90 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d106      	bne.n	8003c24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f7fd fb38 	bl	8001294 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2224      	movs	r2, #36	@ 0x24
 8003c28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	68da      	ldr	r2, [r3, #12]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003c3a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f000 fdd3 	bl	80047e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	691a      	ldr	r2, [r3, #16]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003c50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	695a      	ldr	r2, [r3, #20]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003c60:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	68da      	ldr	r2, [r3, #12]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003c70:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2220      	movs	r2, #32
 8003c7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2220      	movs	r2, #32
 8003c84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003c8e:	2300      	movs	r3, #0
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	3708      	adds	r7, #8
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b08a      	sub	sp, #40	@ 0x28
 8003c9c:	af02      	add	r7, sp, #8
 8003c9e:	60f8      	str	r0, [r7, #12]
 8003ca0:	60b9      	str	r1, [r7, #8]
 8003ca2:	603b      	str	r3, [r7, #0]
 8003ca4:	4613      	mov	r3, r2
 8003ca6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	2b20      	cmp	r3, #32
 8003cb6:	d175      	bne.n	8003da4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d002      	beq.n	8003cc4 <HAL_UART_Transmit+0x2c>
 8003cbe:	88fb      	ldrh	r3, [r7, #6]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d101      	bne.n	8003cc8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e06e      	b.n	8003da6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2221      	movs	r2, #33	@ 0x21
 8003cd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003cd6:	f7fe f907 	bl	8001ee8 <HAL_GetTick>
 8003cda:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	88fa      	ldrh	r2, [r7, #6]
 8003ce0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	88fa      	ldrh	r2, [r7, #6]
 8003ce6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cf0:	d108      	bne.n	8003d04 <HAL_UART_Transmit+0x6c>
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	691b      	ldr	r3, [r3, #16]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d104      	bne.n	8003d04 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	61bb      	str	r3, [r7, #24]
 8003d02:	e003      	b.n	8003d0c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003d0c:	e02e      	b.n	8003d6c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	9300      	str	r3, [sp, #0]
 8003d12:	697b      	ldr	r3, [r7, #20]
 8003d14:	2200      	movs	r2, #0
 8003d16:	2180      	movs	r1, #128	@ 0x80
 8003d18:	68f8      	ldr	r0, [r7, #12]
 8003d1a:	f000 fb37 	bl	800438c <UART_WaitOnFlagUntilTimeout>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d005      	beq.n	8003d30 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2220      	movs	r2, #32
 8003d28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003d2c:	2303      	movs	r3, #3
 8003d2e:	e03a      	b.n	8003da6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003d30:	69fb      	ldr	r3, [r7, #28]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d10b      	bne.n	8003d4e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	881b      	ldrh	r3, [r3, #0]
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d44:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	3302      	adds	r3, #2
 8003d4a:	61bb      	str	r3, [r7, #24]
 8003d4c:	e007      	b.n	8003d5e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	781a      	ldrb	r2, [r3, #0]
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	3b01      	subs	r3, #1
 8003d66:	b29a      	uxth	r2, r3
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d1cb      	bne.n	8003d0e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	9300      	str	r3, [sp, #0]
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	2140      	movs	r1, #64	@ 0x40
 8003d80:	68f8      	ldr	r0, [r7, #12]
 8003d82:	f000 fb03 	bl	800438c <UART_WaitOnFlagUntilTimeout>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d005      	beq.n	8003d98 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2220      	movs	r2, #32
 8003d90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003d94:	2303      	movs	r3, #3
 8003d96:	e006      	b.n	8003da6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2220      	movs	r2, #32
 8003d9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003da0:	2300      	movs	r3, #0
 8003da2:	e000      	b.n	8003da6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003da4:	2302      	movs	r3, #2
  }
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3720      	adds	r7, #32
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}

08003dae <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003dae:	b580      	push	{r7, lr}
 8003db0:	b084      	sub	sp, #16
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	60f8      	str	r0, [r7, #12]
 8003db6:	60b9      	str	r1, [r7, #8]
 8003db8:	4613      	mov	r3, r2
 8003dba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	2b20      	cmp	r3, #32
 8003dc6:	d112      	bne.n	8003dee <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d002      	beq.n	8003dd4 <HAL_UART_Receive_IT+0x26>
 8003dce:	88fb      	ldrh	r3, [r7, #6]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d101      	bne.n	8003dd8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e00b      	b.n	8003df0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003dde:	88fb      	ldrh	r3, [r7, #6]
 8003de0:	461a      	mov	r2, r3
 8003de2:	68b9      	ldr	r1, [r7, #8]
 8003de4:	68f8      	ldr	r0, [r7, #12]
 8003de6:	f000 fb2a 	bl	800443e <UART_Start_Receive_IT>
 8003dea:	4603      	mov	r3, r0
 8003dec:	e000      	b.n	8003df0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003dee:	2302      	movs	r3, #2
  }
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	3710      	adds	r7, #16
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b0ba      	sub	sp, #232	@ 0xe8
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	695b      	ldr	r3, [r3, #20]
 8003e1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003e24:	2300      	movs	r3, #0
 8003e26:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003e2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e2e:	f003 030f 	and.w	r3, r3, #15
 8003e32:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003e36:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d10f      	bne.n	8003e5e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e42:	f003 0320 	and.w	r3, r3, #32
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d009      	beq.n	8003e5e <HAL_UART_IRQHandler+0x66>
 8003e4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e4e:	f003 0320 	and.w	r3, r3, #32
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d003      	beq.n	8003e5e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f000 fc07 	bl	800466a <UART_Receive_IT>
      return;
 8003e5c:	e273      	b.n	8004346 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003e5e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	f000 80de 	beq.w	8004024 <HAL_UART_IRQHandler+0x22c>
 8003e68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e6c:	f003 0301 	and.w	r3, r3, #1
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d106      	bne.n	8003e82 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003e74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e78:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	f000 80d1 	beq.w	8004024 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003e82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e86:	f003 0301 	and.w	r3, r3, #1
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d00b      	beq.n	8003ea6 <HAL_UART_IRQHandler+0xae>
 8003e8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d005      	beq.n	8003ea6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e9e:	f043 0201 	orr.w	r2, r3, #1
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ea6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003eaa:	f003 0304 	and.w	r3, r3, #4
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d00b      	beq.n	8003eca <HAL_UART_IRQHandler+0xd2>
 8003eb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003eb6:	f003 0301 	and.w	r3, r3, #1
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d005      	beq.n	8003eca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ec2:	f043 0202 	orr.w	r2, r3, #2
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003eca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ece:	f003 0302 	and.w	r3, r3, #2
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d00b      	beq.n	8003eee <HAL_UART_IRQHandler+0xf6>
 8003ed6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003eda:	f003 0301 	and.w	r3, r3, #1
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d005      	beq.n	8003eee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ee6:	f043 0204 	orr.w	r2, r3, #4
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003eee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ef2:	f003 0308 	and.w	r3, r3, #8
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d011      	beq.n	8003f1e <HAL_UART_IRQHandler+0x126>
 8003efa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003efe:	f003 0320 	and.w	r3, r3, #32
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d105      	bne.n	8003f12 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003f06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f0a:	f003 0301 	and.w	r3, r3, #1
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d005      	beq.n	8003f1e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f16:	f043 0208 	orr.w	r2, r3, #8
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	f000 820a 	beq.w	800433c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f2c:	f003 0320 	and.w	r3, r3, #32
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d008      	beq.n	8003f46 <HAL_UART_IRQHandler+0x14e>
 8003f34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f38:	f003 0320 	and.w	r3, r3, #32
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d002      	beq.n	8003f46 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003f40:	6878      	ldr	r0, [r7, #4]
 8003f42:	f000 fb92 	bl	800466a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	695b      	ldr	r3, [r3, #20]
 8003f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f50:	2b40      	cmp	r3, #64	@ 0x40
 8003f52:	bf0c      	ite	eq
 8003f54:	2301      	moveq	r3, #1
 8003f56:	2300      	movne	r3, #0
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f62:	f003 0308 	and.w	r3, r3, #8
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d103      	bne.n	8003f72 <HAL_UART_IRQHandler+0x17a>
 8003f6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d04f      	beq.n	8004012 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f000 fa9d 	bl	80044b2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	695b      	ldr	r3, [r3, #20]
 8003f7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f82:	2b40      	cmp	r3, #64	@ 0x40
 8003f84:	d141      	bne.n	800400a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	3314      	adds	r3, #20
 8003f8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f90:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003f94:	e853 3f00 	ldrex	r3, [r3]
 8003f98:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003f9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003fa0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003fa4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	3314      	adds	r3, #20
 8003fae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003fb2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003fb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003fbe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003fc2:	e841 2300 	strex	r3, r2, [r1]
 8003fc6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003fca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d1d9      	bne.n	8003f86 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d013      	beq.n	8004002 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fde:	4a8a      	ldr	r2, [pc, #552]	@ (8004208 <HAL_UART_IRQHandler+0x410>)
 8003fe0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f7fe f8dc 	bl	80021a4 <HAL_DMA_Abort_IT>
 8003fec:	4603      	mov	r3, r0
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d016      	beq.n	8004020 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ff6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003ffc:	4610      	mov	r0, r2
 8003ffe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004000:	e00e      	b.n	8004020 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f000 f9ac 	bl	8004360 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004008:	e00a      	b.n	8004020 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f000 f9a8 	bl	8004360 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004010:	e006      	b.n	8004020 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 f9a4 	bl	8004360 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800401e:	e18d      	b.n	800433c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004020:	bf00      	nop
    return;
 8004022:	e18b      	b.n	800433c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004028:	2b01      	cmp	r3, #1
 800402a:	f040 8167 	bne.w	80042fc <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800402e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004032:	f003 0310 	and.w	r3, r3, #16
 8004036:	2b00      	cmp	r3, #0
 8004038:	f000 8160 	beq.w	80042fc <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800403c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004040:	f003 0310 	and.w	r3, r3, #16
 8004044:	2b00      	cmp	r3, #0
 8004046:	f000 8159 	beq.w	80042fc <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800404a:	2300      	movs	r3, #0
 800404c:	60bb      	str	r3, [r7, #8]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	60bb      	str	r3, [r7, #8]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	60bb      	str	r3, [r7, #8]
 800405e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	695b      	ldr	r3, [r3, #20]
 8004066:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800406a:	2b40      	cmp	r3, #64	@ 0x40
 800406c:	f040 80ce 	bne.w	800420c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800407c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004080:	2b00      	cmp	r3, #0
 8004082:	f000 80a9 	beq.w	80041d8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800408a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800408e:	429a      	cmp	r2, r3
 8004090:	f080 80a2 	bcs.w	80041d8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800409a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040a0:	69db      	ldr	r3, [r3, #28]
 80040a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040a6:	f000 8088 	beq.w	80041ba <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	330c      	adds	r3, #12
 80040b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80040b8:	e853 3f00 	ldrex	r3, [r3]
 80040bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80040c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80040c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80040c8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	330c      	adds	r3, #12
 80040d2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80040d6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80040da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040de:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80040e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80040e6:	e841 2300 	strex	r3, r2, [r1]
 80040ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80040ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d1d9      	bne.n	80040aa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	3314      	adds	r3, #20
 80040fc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004100:	e853 3f00 	ldrex	r3, [r3]
 8004104:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004106:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004108:	f023 0301 	bic.w	r3, r3, #1
 800410c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	3314      	adds	r3, #20
 8004116:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800411a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800411e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004120:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004122:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004126:	e841 2300 	strex	r3, r2, [r1]
 800412a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800412c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800412e:	2b00      	cmp	r3, #0
 8004130:	d1e1      	bne.n	80040f6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	3314      	adds	r3, #20
 8004138:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800413a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800413c:	e853 3f00 	ldrex	r3, [r3]
 8004140:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004142:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004144:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004148:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	3314      	adds	r3, #20
 8004152:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004156:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004158:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800415a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800415c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800415e:	e841 2300 	strex	r3, r2, [r1]
 8004162:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004164:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004166:	2b00      	cmp	r3, #0
 8004168:	d1e3      	bne.n	8004132 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2220      	movs	r2, #32
 800416e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	330c      	adds	r3, #12
 800417e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004180:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004182:	e853 3f00 	ldrex	r3, [r3]
 8004186:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004188:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800418a:	f023 0310 	bic.w	r3, r3, #16
 800418e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	330c      	adds	r3, #12
 8004198:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800419c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800419e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041a0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80041a2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80041a4:	e841 2300 	strex	r3, r2, [r1]
 80041a8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80041aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d1e3      	bne.n	8004178 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041b4:	4618      	mov	r0, r3
 80041b6:	f7fd ff85 	bl	80020c4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2202      	movs	r2, #2
 80041be:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80041c8:	b29b      	uxth	r3, r3
 80041ca:	1ad3      	subs	r3, r2, r3
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	4619      	mov	r1, r3
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f000 f8cf 	bl	8004374 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80041d6:	e0b3      	b.n	8004340 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80041dc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80041e0:	429a      	cmp	r2, r3
 80041e2:	f040 80ad 	bne.w	8004340 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041ea:	69db      	ldr	r3, [r3, #28]
 80041ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041f0:	f040 80a6 	bne.w	8004340 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2202      	movs	r2, #2
 80041f8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80041fe:	4619      	mov	r1, r3
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f000 f8b7 	bl	8004374 <HAL_UARTEx_RxEventCallback>
      return;
 8004206:	e09b      	b.n	8004340 <HAL_UART_IRQHandler+0x548>
 8004208:	08004579 	.word	0x08004579
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004214:	b29b      	uxth	r3, r3
 8004216:	1ad3      	subs	r3, r2, r3
 8004218:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004220:	b29b      	uxth	r3, r3
 8004222:	2b00      	cmp	r3, #0
 8004224:	f000 808e 	beq.w	8004344 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004228:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800422c:	2b00      	cmp	r3, #0
 800422e:	f000 8089 	beq.w	8004344 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	330c      	adds	r3, #12
 8004238:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800423a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800423c:	e853 3f00 	ldrex	r3, [r3]
 8004240:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004242:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004244:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004248:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	330c      	adds	r3, #12
 8004252:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004256:	647a      	str	r2, [r7, #68]	@ 0x44
 8004258:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800425a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800425c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800425e:	e841 2300 	strex	r3, r2, [r1]
 8004262:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004264:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004266:	2b00      	cmp	r3, #0
 8004268:	d1e3      	bne.n	8004232 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	3314      	adds	r3, #20
 8004270:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004274:	e853 3f00 	ldrex	r3, [r3]
 8004278:	623b      	str	r3, [r7, #32]
   return(result);
 800427a:	6a3b      	ldr	r3, [r7, #32]
 800427c:	f023 0301 	bic.w	r3, r3, #1
 8004280:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	3314      	adds	r3, #20
 800428a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800428e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004290:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004292:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004294:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004296:	e841 2300 	strex	r3, r2, [r1]
 800429a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800429c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d1e3      	bne.n	800426a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2220      	movs	r2, #32
 80042a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2200      	movs	r2, #0
 80042ae:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	330c      	adds	r3, #12
 80042b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	e853 3f00 	ldrex	r3, [r3]
 80042be:	60fb      	str	r3, [r7, #12]
   return(result);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	f023 0310 	bic.w	r3, r3, #16
 80042c6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	330c      	adds	r3, #12
 80042d0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80042d4:	61fa      	str	r2, [r7, #28]
 80042d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042d8:	69b9      	ldr	r1, [r7, #24]
 80042da:	69fa      	ldr	r2, [r7, #28]
 80042dc:	e841 2300 	strex	r3, r2, [r1]
 80042e0:	617b      	str	r3, [r7, #20]
   return(result);
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d1e3      	bne.n	80042b0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2202      	movs	r2, #2
 80042ec:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80042ee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80042f2:	4619      	mov	r1, r3
 80042f4:	6878      	ldr	r0, [r7, #4]
 80042f6:	f000 f83d 	bl	8004374 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80042fa:	e023      	b.n	8004344 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80042fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004300:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004304:	2b00      	cmp	r3, #0
 8004306:	d009      	beq.n	800431c <HAL_UART_IRQHandler+0x524>
 8004308:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800430c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004310:	2b00      	cmp	r3, #0
 8004312:	d003      	beq.n	800431c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004314:	6878      	ldr	r0, [r7, #4]
 8004316:	f000 f940 	bl	800459a <UART_Transmit_IT>
    return;
 800431a:	e014      	b.n	8004346 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800431c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004320:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004324:	2b00      	cmp	r3, #0
 8004326:	d00e      	beq.n	8004346 <HAL_UART_IRQHandler+0x54e>
 8004328:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800432c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004330:	2b00      	cmp	r3, #0
 8004332:	d008      	beq.n	8004346 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004334:	6878      	ldr	r0, [r7, #4]
 8004336:	f000 f980 	bl	800463a <UART_EndTransmit_IT>
    return;
 800433a:	e004      	b.n	8004346 <HAL_UART_IRQHandler+0x54e>
    return;
 800433c:	bf00      	nop
 800433e:	e002      	b.n	8004346 <HAL_UART_IRQHandler+0x54e>
      return;
 8004340:	bf00      	nop
 8004342:	e000      	b.n	8004346 <HAL_UART_IRQHandler+0x54e>
      return;
 8004344:	bf00      	nop
  }
}
 8004346:	37e8      	adds	r7, #232	@ 0xe8
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}

0800434c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800434c:	b480      	push	{r7}
 800434e:	b083      	sub	sp, #12
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004354:	bf00      	nop
 8004356:	370c      	adds	r7, #12
 8004358:	46bd      	mov	sp, r7
 800435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435e:	4770      	bx	lr

08004360 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004360:	b480      	push	{r7}
 8004362:	b083      	sub	sp, #12
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004368:	bf00      	nop
 800436a:	370c      	adds	r7, #12
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr

08004374 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004374:	b480      	push	{r7}
 8004376:	b083      	sub	sp, #12
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	460b      	mov	r3, r1
 800437e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004380:	bf00      	nop
 8004382:	370c      	adds	r7, #12
 8004384:	46bd      	mov	sp, r7
 8004386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438a:	4770      	bx	lr

0800438c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b086      	sub	sp, #24
 8004390:	af00      	add	r7, sp, #0
 8004392:	60f8      	str	r0, [r7, #12]
 8004394:	60b9      	str	r1, [r7, #8]
 8004396:	603b      	str	r3, [r7, #0]
 8004398:	4613      	mov	r3, r2
 800439a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800439c:	e03b      	b.n	8004416 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800439e:	6a3b      	ldr	r3, [r7, #32]
 80043a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043a4:	d037      	beq.n	8004416 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043a6:	f7fd fd9f 	bl	8001ee8 <HAL_GetTick>
 80043aa:	4602      	mov	r2, r0
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	1ad3      	subs	r3, r2, r3
 80043b0:	6a3a      	ldr	r2, [r7, #32]
 80043b2:	429a      	cmp	r2, r3
 80043b4:	d302      	bcc.n	80043bc <UART_WaitOnFlagUntilTimeout+0x30>
 80043b6:	6a3b      	ldr	r3, [r7, #32]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d101      	bne.n	80043c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80043bc:	2303      	movs	r3, #3
 80043be:	e03a      	b.n	8004436 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	68db      	ldr	r3, [r3, #12]
 80043c6:	f003 0304 	and.w	r3, r3, #4
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d023      	beq.n	8004416 <UART_WaitOnFlagUntilTimeout+0x8a>
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	2b80      	cmp	r3, #128	@ 0x80
 80043d2:	d020      	beq.n	8004416 <UART_WaitOnFlagUntilTimeout+0x8a>
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	2b40      	cmp	r3, #64	@ 0x40
 80043d8:	d01d      	beq.n	8004416 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 0308 	and.w	r3, r3, #8
 80043e4:	2b08      	cmp	r3, #8
 80043e6:	d116      	bne.n	8004416 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80043e8:	2300      	movs	r3, #0
 80043ea:	617b      	str	r3, [r7, #20]
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	617b      	str	r3, [r7, #20]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	617b      	str	r3, [r7, #20]
 80043fc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80043fe:	68f8      	ldr	r0, [r7, #12]
 8004400:	f000 f857 	bl	80044b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2208      	movs	r2, #8
 8004408:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2200      	movs	r2, #0
 800440e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e00f      	b.n	8004436 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	4013      	ands	r3, r2
 8004420:	68ba      	ldr	r2, [r7, #8]
 8004422:	429a      	cmp	r2, r3
 8004424:	bf0c      	ite	eq
 8004426:	2301      	moveq	r3, #1
 8004428:	2300      	movne	r3, #0
 800442a:	b2db      	uxtb	r3, r3
 800442c:	461a      	mov	r2, r3
 800442e:	79fb      	ldrb	r3, [r7, #7]
 8004430:	429a      	cmp	r2, r3
 8004432:	d0b4      	beq.n	800439e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3718      	adds	r7, #24
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}

0800443e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800443e:	b480      	push	{r7}
 8004440:	b085      	sub	sp, #20
 8004442:	af00      	add	r7, sp, #0
 8004444:	60f8      	str	r0, [r7, #12]
 8004446:	60b9      	str	r1, [r7, #8]
 8004448:	4613      	mov	r3, r2
 800444a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	68ba      	ldr	r2, [r7, #8]
 8004450:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	88fa      	ldrh	r2, [r7, #6]
 8004456:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	88fa      	ldrh	r2, [r7, #6]
 800445c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2222      	movs	r2, #34	@ 0x22
 8004468:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	691b      	ldr	r3, [r3, #16]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d007      	beq.n	8004484 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	68da      	ldr	r2, [r3, #12]
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004482:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	695a      	ldr	r2, [r3, #20]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f042 0201 	orr.w	r2, r2, #1
 8004492:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	68da      	ldr	r2, [r3, #12]
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f042 0220 	orr.w	r2, r2, #32
 80044a2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80044a4:	2300      	movs	r3, #0
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3714      	adds	r7, #20
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr

080044b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044b2:	b480      	push	{r7}
 80044b4:	b095      	sub	sp, #84	@ 0x54
 80044b6:	af00      	add	r7, sp, #0
 80044b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	330c      	adds	r3, #12
 80044c0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044c4:	e853 3f00 	ldrex	r3, [r3]
 80044c8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80044ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	330c      	adds	r3, #12
 80044d8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80044da:	643a      	str	r2, [r7, #64]	@ 0x40
 80044dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044de:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80044e0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044e2:	e841 2300 	strex	r3, r2, [r1]
 80044e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80044e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d1e5      	bne.n	80044ba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	3314      	adds	r3, #20
 80044f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044f6:	6a3b      	ldr	r3, [r7, #32]
 80044f8:	e853 3f00 	ldrex	r3, [r3]
 80044fc:	61fb      	str	r3, [r7, #28]
   return(result);
 80044fe:	69fb      	ldr	r3, [r7, #28]
 8004500:	f023 0301 	bic.w	r3, r3, #1
 8004504:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	3314      	adds	r3, #20
 800450c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800450e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004510:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004512:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004514:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004516:	e841 2300 	strex	r3, r2, [r1]
 800451a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800451c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800451e:	2b00      	cmp	r3, #0
 8004520:	d1e5      	bne.n	80044ee <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004526:	2b01      	cmp	r3, #1
 8004528:	d119      	bne.n	800455e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	330c      	adds	r3, #12
 8004530:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	e853 3f00 	ldrex	r3, [r3]
 8004538:	60bb      	str	r3, [r7, #8]
   return(result);
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	f023 0310 	bic.w	r3, r3, #16
 8004540:	647b      	str	r3, [r7, #68]	@ 0x44
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	330c      	adds	r3, #12
 8004548:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800454a:	61ba      	str	r2, [r7, #24]
 800454c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800454e:	6979      	ldr	r1, [r7, #20]
 8004550:	69ba      	ldr	r2, [r7, #24]
 8004552:	e841 2300 	strex	r3, r2, [r1]
 8004556:	613b      	str	r3, [r7, #16]
   return(result);
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d1e5      	bne.n	800452a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2220      	movs	r2, #32
 8004562:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800456c:	bf00      	nop
 800456e:	3754      	adds	r7, #84	@ 0x54
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr

08004578 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b084      	sub	sp, #16
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004584:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2200      	movs	r2, #0
 800458a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800458c:	68f8      	ldr	r0, [r7, #12]
 800458e:	f7ff fee7 	bl	8004360 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004592:	bf00      	nop
 8004594:	3710      	adds	r7, #16
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}

0800459a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800459a:	b480      	push	{r7}
 800459c:	b085      	sub	sp, #20
 800459e:	af00      	add	r7, sp, #0
 80045a0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	2b21      	cmp	r3, #33	@ 0x21
 80045ac:	d13e      	bne.n	800462c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045b6:	d114      	bne.n	80045e2 <UART_Transmit_IT+0x48>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	691b      	ldr	r3, [r3, #16]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d110      	bne.n	80045e2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6a1b      	ldr	r3, [r3, #32]
 80045c4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	881b      	ldrh	r3, [r3, #0]
 80045ca:	461a      	mov	r2, r3
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045d4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6a1b      	ldr	r3, [r3, #32]
 80045da:	1c9a      	adds	r2, r3, #2
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	621a      	str	r2, [r3, #32]
 80045e0:	e008      	b.n	80045f4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6a1b      	ldr	r3, [r3, #32]
 80045e6:	1c59      	adds	r1, r3, #1
 80045e8:	687a      	ldr	r2, [r7, #4]
 80045ea:	6211      	str	r1, [r2, #32]
 80045ec:	781a      	ldrb	r2, [r3, #0]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80045f8:	b29b      	uxth	r3, r3
 80045fa:	3b01      	subs	r3, #1
 80045fc:	b29b      	uxth	r3, r3
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	4619      	mov	r1, r3
 8004602:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004604:	2b00      	cmp	r3, #0
 8004606:	d10f      	bne.n	8004628 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68da      	ldr	r2, [r3, #12]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004616:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	68da      	ldr	r2, [r3, #12]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004626:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004628:	2300      	movs	r3, #0
 800462a:	e000      	b.n	800462e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800462c:	2302      	movs	r3, #2
  }
}
 800462e:	4618      	mov	r0, r3
 8004630:	3714      	adds	r7, #20
 8004632:	46bd      	mov	sp, r7
 8004634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004638:	4770      	bx	lr

0800463a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800463a:	b580      	push	{r7, lr}
 800463c:	b082      	sub	sp, #8
 800463e:	af00      	add	r7, sp, #0
 8004640:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	68da      	ldr	r2, [r3, #12]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004650:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2220      	movs	r2, #32
 8004656:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f7ff fe76 	bl	800434c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004660:	2300      	movs	r3, #0
}
 8004662:	4618      	mov	r0, r3
 8004664:	3708      	adds	r7, #8
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}

0800466a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800466a:	b580      	push	{r7, lr}
 800466c:	b08c      	sub	sp, #48	@ 0x30
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004672:	2300      	movs	r3, #0
 8004674:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004676:	2300      	movs	r3, #0
 8004678:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004680:	b2db      	uxtb	r3, r3
 8004682:	2b22      	cmp	r3, #34	@ 0x22
 8004684:	f040 80aa 	bne.w	80047dc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004690:	d115      	bne.n	80046be <UART_Receive_IT+0x54>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d111      	bne.n	80046be <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800469e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046ac:	b29a      	uxth	r2, r3
 80046ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046b0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046b6:	1c9a      	adds	r2, r3, #2
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	629a      	str	r2, [r3, #40]	@ 0x28
 80046bc:	e024      	b.n	8004708 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046cc:	d007      	beq.n	80046de <UART_Receive_IT+0x74>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d10a      	bne.n	80046ec <UART_Receive_IT+0x82>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d106      	bne.n	80046ec <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	b2da      	uxtb	r2, r3
 80046e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046e8:	701a      	strb	r2, [r3, #0]
 80046ea:	e008      	b.n	80046fe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80046f8:	b2da      	uxtb	r2, r3
 80046fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046fc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004702:	1c5a      	adds	r2, r3, #1
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800470c:	b29b      	uxth	r3, r3
 800470e:	3b01      	subs	r3, #1
 8004710:	b29b      	uxth	r3, r3
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	4619      	mov	r1, r3
 8004716:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004718:	2b00      	cmp	r3, #0
 800471a:	d15d      	bne.n	80047d8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	68da      	ldr	r2, [r3, #12]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f022 0220 	bic.w	r2, r2, #32
 800472a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	68da      	ldr	r2, [r3, #12]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800473a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	695a      	ldr	r2, [r3, #20]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f022 0201 	bic.w	r2, r2, #1
 800474a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2220      	movs	r2, #32
 8004750:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2200      	movs	r2, #0
 8004758:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800475e:	2b01      	cmp	r3, #1
 8004760:	d135      	bne.n	80047ce <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2200      	movs	r2, #0
 8004766:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	330c      	adds	r3, #12
 800476e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004770:	697b      	ldr	r3, [r7, #20]
 8004772:	e853 3f00 	ldrex	r3, [r3]
 8004776:	613b      	str	r3, [r7, #16]
   return(result);
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	f023 0310 	bic.w	r3, r3, #16
 800477e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	330c      	adds	r3, #12
 8004786:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004788:	623a      	str	r2, [r7, #32]
 800478a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800478c:	69f9      	ldr	r1, [r7, #28]
 800478e:	6a3a      	ldr	r2, [r7, #32]
 8004790:	e841 2300 	strex	r3, r2, [r1]
 8004794:	61bb      	str	r3, [r7, #24]
   return(result);
 8004796:	69bb      	ldr	r3, [r7, #24]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d1e5      	bne.n	8004768 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f003 0310 	and.w	r3, r3, #16
 80047a6:	2b10      	cmp	r3, #16
 80047a8:	d10a      	bne.n	80047c0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80047aa:	2300      	movs	r3, #0
 80047ac:	60fb      	str	r3, [r7, #12]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	60fb      	str	r3, [r7, #12]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	60fb      	str	r3, [r7, #12]
 80047be:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80047c4:	4619      	mov	r1, r3
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f7ff fdd4 	bl	8004374 <HAL_UARTEx_RxEventCallback>
 80047cc:	e002      	b.n	80047d4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	f7fc fb9e 	bl	8000f10 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80047d4:	2300      	movs	r3, #0
 80047d6:	e002      	b.n	80047de <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80047d8:	2300      	movs	r3, #0
 80047da:	e000      	b.n	80047de <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80047dc:	2302      	movs	r3, #2
  }
}
 80047de:	4618      	mov	r0, r3
 80047e0:	3730      	adds	r7, #48	@ 0x30
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bd80      	pop	{r7, pc}
	...

080047e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047ec:	b0c0      	sub	sp, #256	@ 0x100
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	691b      	ldr	r3, [r3, #16]
 80047fc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004804:	68d9      	ldr	r1, [r3, #12]
 8004806:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	ea40 0301 	orr.w	r3, r0, r1
 8004810:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004812:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004816:	689a      	ldr	r2, [r3, #8]
 8004818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800481c:	691b      	ldr	r3, [r3, #16]
 800481e:	431a      	orrs	r2, r3
 8004820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004824:	695b      	ldr	r3, [r3, #20]
 8004826:	431a      	orrs	r2, r3
 8004828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800482c:	69db      	ldr	r3, [r3, #28]
 800482e:	4313      	orrs	r3, r2
 8004830:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004840:	f021 010c 	bic.w	r1, r1, #12
 8004844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800484e:	430b      	orrs	r3, r1
 8004850:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004852:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	695b      	ldr	r3, [r3, #20]
 800485a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800485e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004862:	6999      	ldr	r1, [r3, #24]
 8004864:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	ea40 0301 	orr.w	r3, r0, r1
 800486e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004870:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	4b8f      	ldr	r3, [pc, #572]	@ (8004ab4 <UART_SetConfig+0x2cc>)
 8004878:	429a      	cmp	r2, r3
 800487a:	d005      	beq.n	8004888 <UART_SetConfig+0xa0>
 800487c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	4b8d      	ldr	r3, [pc, #564]	@ (8004ab8 <UART_SetConfig+0x2d0>)
 8004884:	429a      	cmp	r2, r3
 8004886:	d104      	bne.n	8004892 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004888:	f7fe fae8 	bl	8002e5c <HAL_RCC_GetPCLK2Freq>
 800488c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004890:	e003      	b.n	800489a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004892:	f7fe facf 	bl	8002e34 <HAL_RCC_GetPCLK1Freq>
 8004896:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800489a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800489e:	69db      	ldr	r3, [r3, #28]
 80048a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048a4:	f040 810c 	bne.w	8004ac0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80048a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048ac:	2200      	movs	r2, #0
 80048ae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80048b2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80048b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80048ba:	4622      	mov	r2, r4
 80048bc:	462b      	mov	r3, r5
 80048be:	1891      	adds	r1, r2, r2
 80048c0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80048c2:	415b      	adcs	r3, r3
 80048c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80048c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80048ca:	4621      	mov	r1, r4
 80048cc:	eb12 0801 	adds.w	r8, r2, r1
 80048d0:	4629      	mov	r1, r5
 80048d2:	eb43 0901 	adc.w	r9, r3, r1
 80048d6:	f04f 0200 	mov.w	r2, #0
 80048da:	f04f 0300 	mov.w	r3, #0
 80048de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80048e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80048e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80048ea:	4690      	mov	r8, r2
 80048ec:	4699      	mov	r9, r3
 80048ee:	4623      	mov	r3, r4
 80048f0:	eb18 0303 	adds.w	r3, r8, r3
 80048f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80048f8:	462b      	mov	r3, r5
 80048fa:	eb49 0303 	adc.w	r3, r9, r3
 80048fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004902:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	2200      	movs	r2, #0
 800490a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800490e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004912:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004916:	460b      	mov	r3, r1
 8004918:	18db      	adds	r3, r3, r3
 800491a:	653b      	str	r3, [r7, #80]	@ 0x50
 800491c:	4613      	mov	r3, r2
 800491e:	eb42 0303 	adc.w	r3, r2, r3
 8004922:	657b      	str	r3, [r7, #84]	@ 0x54
 8004924:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004928:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800492c:	f7fb fcb8 	bl	80002a0 <__aeabi_uldivmod>
 8004930:	4602      	mov	r2, r0
 8004932:	460b      	mov	r3, r1
 8004934:	4b61      	ldr	r3, [pc, #388]	@ (8004abc <UART_SetConfig+0x2d4>)
 8004936:	fba3 2302 	umull	r2, r3, r3, r2
 800493a:	095b      	lsrs	r3, r3, #5
 800493c:	011c      	lsls	r4, r3, #4
 800493e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004942:	2200      	movs	r2, #0
 8004944:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004948:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800494c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004950:	4642      	mov	r2, r8
 8004952:	464b      	mov	r3, r9
 8004954:	1891      	adds	r1, r2, r2
 8004956:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004958:	415b      	adcs	r3, r3
 800495a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800495c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004960:	4641      	mov	r1, r8
 8004962:	eb12 0a01 	adds.w	sl, r2, r1
 8004966:	4649      	mov	r1, r9
 8004968:	eb43 0b01 	adc.w	fp, r3, r1
 800496c:	f04f 0200 	mov.w	r2, #0
 8004970:	f04f 0300 	mov.w	r3, #0
 8004974:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004978:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800497c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004980:	4692      	mov	sl, r2
 8004982:	469b      	mov	fp, r3
 8004984:	4643      	mov	r3, r8
 8004986:	eb1a 0303 	adds.w	r3, sl, r3
 800498a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800498e:	464b      	mov	r3, r9
 8004990:	eb4b 0303 	adc.w	r3, fp, r3
 8004994:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	2200      	movs	r2, #0
 80049a0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80049a4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80049a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80049ac:	460b      	mov	r3, r1
 80049ae:	18db      	adds	r3, r3, r3
 80049b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80049b2:	4613      	mov	r3, r2
 80049b4:	eb42 0303 	adc.w	r3, r2, r3
 80049b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80049ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80049be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80049c2:	f7fb fc6d 	bl	80002a0 <__aeabi_uldivmod>
 80049c6:	4602      	mov	r2, r0
 80049c8:	460b      	mov	r3, r1
 80049ca:	4611      	mov	r1, r2
 80049cc:	4b3b      	ldr	r3, [pc, #236]	@ (8004abc <UART_SetConfig+0x2d4>)
 80049ce:	fba3 2301 	umull	r2, r3, r3, r1
 80049d2:	095b      	lsrs	r3, r3, #5
 80049d4:	2264      	movs	r2, #100	@ 0x64
 80049d6:	fb02 f303 	mul.w	r3, r2, r3
 80049da:	1acb      	subs	r3, r1, r3
 80049dc:	00db      	lsls	r3, r3, #3
 80049de:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80049e2:	4b36      	ldr	r3, [pc, #216]	@ (8004abc <UART_SetConfig+0x2d4>)
 80049e4:	fba3 2302 	umull	r2, r3, r3, r2
 80049e8:	095b      	lsrs	r3, r3, #5
 80049ea:	005b      	lsls	r3, r3, #1
 80049ec:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80049f0:	441c      	add	r4, r3
 80049f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049f6:	2200      	movs	r2, #0
 80049f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80049fc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004a00:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004a04:	4642      	mov	r2, r8
 8004a06:	464b      	mov	r3, r9
 8004a08:	1891      	adds	r1, r2, r2
 8004a0a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004a0c:	415b      	adcs	r3, r3
 8004a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a10:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004a14:	4641      	mov	r1, r8
 8004a16:	1851      	adds	r1, r2, r1
 8004a18:	6339      	str	r1, [r7, #48]	@ 0x30
 8004a1a:	4649      	mov	r1, r9
 8004a1c:	414b      	adcs	r3, r1
 8004a1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a20:	f04f 0200 	mov.w	r2, #0
 8004a24:	f04f 0300 	mov.w	r3, #0
 8004a28:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004a2c:	4659      	mov	r1, fp
 8004a2e:	00cb      	lsls	r3, r1, #3
 8004a30:	4651      	mov	r1, sl
 8004a32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a36:	4651      	mov	r1, sl
 8004a38:	00ca      	lsls	r2, r1, #3
 8004a3a:	4610      	mov	r0, r2
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	4603      	mov	r3, r0
 8004a40:	4642      	mov	r2, r8
 8004a42:	189b      	adds	r3, r3, r2
 8004a44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004a48:	464b      	mov	r3, r9
 8004a4a:	460a      	mov	r2, r1
 8004a4c:	eb42 0303 	adc.w	r3, r2, r3
 8004a50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004a60:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004a64:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004a68:	460b      	mov	r3, r1
 8004a6a:	18db      	adds	r3, r3, r3
 8004a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a6e:	4613      	mov	r3, r2
 8004a70:	eb42 0303 	adc.w	r3, r2, r3
 8004a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a76:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004a7a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004a7e:	f7fb fc0f 	bl	80002a0 <__aeabi_uldivmod>
 8004a82:	4602      	mov	r2, r0
 8004a84:	460b      	mov	r3, r1
 8004a86:	4b0d      	ldr	r3, [pc, #52]	@ (8004abc <UART_SetConfig+0x2d4>)
 8004a88:	fba3 1302 	umull	r1, r3, r3, r2
 8004a8c:	095b      	lsrs	r3, r3, #5
 8004a8e:	2164      	movs	r1, #100	@ 0x64
 8004a90:	fb01 f303 	mul.w	r3, r1, r3
 8004a94:	1ad3      	subs	r3, r2, r3
 8004a96:	00db      	lsls	r3, r3, #3
 8004a98:	3332      	adds	r3, #50	@ 0x32
 8004a9a:	4a08      	ldr	r2, [pc, #32]	@ (8004abc <UART_SetConfig+0x2d4>)
 8004a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004aa0:	095b      	lsrs	r3, r3, #5
 8004aa2:	f003 0207 	and.w	r2, r3, #7
 8004aa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4422      	add	r2, r4
 8004aae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004ab0:	e106      	b.n	8004cc0 <UART_SetConfig+0x4d8>
 8004ab2:	bf00      	nop
 8004ab4:	40011000 	.word	0x40011000
 8004ab8:	40011400 	.word	0x40011400
 8004abc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ac0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004aca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004ace:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004ad2:	4642      	mov	r2, r8
 8004ad4:	464b      	mov	r3, r9
 8004ad6:	1891      	adds	r1, r2, r2
 8004ad8:	6239      	str	r1, [r7, #32]
 8004ada:	415b      	adcs	r3, r3
 8004adc:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ade:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004ae2:	4641      	mov	r1, r8
 8004ae4:	1854      	adds	r4, r2, r1
 8004ae6:	4649      	mov	r1, r9
 8004ae8:	eb43 0501 	adc.w	r5, r3, r1
 8004aec:	f04f 0200 	mov.w	r2, #0
 8004af0:	f04f 0300 	mov.w	r3, #0
 8004af4:	00eb      	lsls	r3, r5, #3
 8004af6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004afa:	00e2      	lsls	r2, r4, #3
 8004afc:	4614      	mov	r4, r2
 8004afe:	461d      	mov	r5, r3
 8004b00:	4643      	mov	r3, r8
 8004b02:	18e3      	adds	r3, r4, r3
 8004b04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004b08:	464b      	mov	r3, r9
 8004b0a:	eb45 0303 	adc.w	r3, r5, r3
 8004b0e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004b1e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004b22:	f04f 0200 	mov.w	r2, #0
 8004b26:	f04f 0300 	mov.w	r3, #0
 8004b2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004b2e:	4629      	mov	r1, r5
 8004b30:	008b      	lsls	r3, r1, #2
 8004b32:	4621      	mov	r1, r4
 8004b34:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b38:	4621      	mov	r1, r4
 8004b3a:	008a      	lsls	r2, r1, #2
 8004b3c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004b40:	f7fb fbae 	bl	80002a0 <__aeabi_uldivmod>
 8004b44:	4602      	mov	r2, r0
 8004b46:	460b      	mov	r3, r1
 8004b48:	4b60      	ldr	r3, [pc, #384]	@ (8004ccc <UART_SetConfig+0x4e4>)
 8004b4a:	fba3 2302 	umull	r2, r3, r3, r2
 8004b4e:	095b      	lsrs	r3, r3, #5
 8004b50:	011c      	lsls	r4, r3, #4
 8004b52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b56:	2200      	movs	r2, #0
 8004b58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004b5c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004b60:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004b64:	4642      	mov	r2, r8
 8004b66:	464b      	mov	r3, r9
 8004b68:	1891      	adds	r1, r2, r2
 8004b6a:	61b9      	str	r1, [r7, #24]
 8004b6c:	415b      	adcs	r3, r3
 8004b6e:	61fb      	str	r3, [r7, #28]
 8004b70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b74:	4641      	mov	r1, r8
 8004b76:	1851      	adds	r1, r2, r1
 8004b78:	6139      	str	r1, [r7, #16]
 8004b7a:	4649      	mov	r1, r9
 8004b7c:	414b      	adcs	r3, r1
 8004b7e:	617b      	str	r3, [r7, #20]
 8004b80:	f04f 0200 	mov.w	r2, #0
 8004b84:	f04f 0300 	mov.w	r3, #0
 8004b88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b8c:	4659      	mov	r1, fp
 8004b8e:	00cb      	lsls	r3, r1, #3
 8004b90:	4651      	mov	r1, sl
 8004b92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b96:	4651      	mov	r1, sl
 8004b98:	00ca      	lsls	r2, r1, #3
 8004b9a:	4610      	mov	r0, r2
 8004b9c:	4619      	mov	r1, r3
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	4642      	mov	r2, r8
 8004ba2:	189b      	adds	r3, r3, r2
 8004ba4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004ba8:	464b      	mov	r3, r9
 8004baa:	460a      	mov	r2, r1
 8004bac:	eb42 0303 	adc.w	r3, r2, r3
 8004bb0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004bbe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004bc0:	f04f 0200 	mov.w	r2, #0
 8004bc4:	f04f 0300 	mov.w	r3, #0
 8004bc8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004bcc:	4649      	mov	r1, r9
 8004bce:	008b      	lsls	r3, r1, #2
 8004bd0:	4641      	mov	r1, r8
 8004bd2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004bd6:	4641      	mov	r1, r8
 8004bd8:	008a      	lsls	r2, r1, #2
 8004bda:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004bde:	f7fb fb5f 	bl	80002a0 <__aeabi_uldivmod>
 8004be2:	4602      	mov	r2, r0
 8004be4:	460b      	mov	r3, r1
 8004be6:	4611      	mov	r1, r2
 8004be8:	4b38      	ldr	r3, [pc, #224]	@ (8004ccc <UART_SetConfig+0x4e4>)
 8004bea:	fba3 2301 	umull	r2, r3, r3, r1
 8004bee:	095b      	lsrs	r3, r3, #5
 8004bf0:	2264      	movs	r2, #100	@ 0x64
 8004bf2:	fb02 f303 	mul.w	r3, r2, r3
 8004bf6:	1acb      	subs	r3, r1, r3
 8004bf8:	011b      	lsls	r3, r3, #4
 8004bfa:	3332      	adds	r3, #50	@ 0x32
 8004bfc:	4a33      	ldr	r2, [pc, #204]	@ (8004ccc <UART_SetConfig+0x4e4>)
 8004bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8004c02:	095b      	lsrs	r3, r3, #5
 8004c04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c08:	441c      	add	r4, r3
 8004c0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c0e:	2200      	movs	r2, #0
 8004c10:	673b      	str	r3, [r7, #112]	@ 0x70
 8004c12:	677a      	str	r2, [r7, #116]	@ 0x74
 8004c14:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004c18:	4642      	mov	r2, r8
 8004c1a:	464b      	mov	r3, r9
 8004c1c:	1891      	adds	r1, r2, r2
 8004c1e:	60b9      	str	r1, [r7, #8]
 8004c20:	415b      	adcs	r3, r3
 8004c22:	60fb      	str	r3, [r7, #12]
 8004c24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004c28:	4641      	mov	r1, r8
 8004c2a:	1851      	adds	r1, r2, r1
 8004c2c:	6039      	str	r1, [r7, #0]
 8004c2e:	4649      	mov	r1, r9
 8004c30:	414b      	adcs	r3, r1
 8004c32:	607b      	str	r3, [r7, #4]
 8004c34:	f04f 0200 	mov.w	r2, #0
 8004c38:	f04f 0300 	mov.w	r3, #0
 8004c3c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004c40:	4659      	mov	r1, fp
 8004c42:	00cb      	lsls	r3, r1, #3
 8004c44:	4651      	mov	r1, sl
 8004c46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c4a:	4651      	mov	r1, sl
 8004c4c:	00ca      	lsls	r2, r1, #3
 8004c4e:	4610      	mov	r0, r2
 8004c50:	4619      	mov	r1, r3
 8004c52:	4603      	mov	r3, r0
 8004c54:	4642      	mov	r2, r8
 8004c56:	189b      	adds	r3, r3, r2
 8004c58:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c5a:	464b      	mov	r3, r9
 8004c5c:	460a      	mov	r2, r1
 8004c5e:	eb42 0303 	adc.w	r3, r2, r3
 8004c62:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004c64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	663b      	str	r3, [r7, #96]	@ 0x60
 8004c6e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004c70:	f04f 0200 	mov.w	r2, #0
 8004c74:	f04f 0300 	mov.w	r3, #0
 8004c78:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004c7c:	4649      	mov	r1, r9
 8004c7e:	008b      	lsls	r3, r1, #2
 8004c80:	4641      	mov	r1, r8
 8004c82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c86:	4641      	mov	r1, r8
 8004c88:	008a      	lsls	r2, r1, #2
 8004c8a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004c8e:	f7fb fb07 	bl	80002a0 <__aeabi_uldivmod>
 8004c92:	4602      	mov	r2, r0
 8004c94:	460b      	mov	r3, r1
 8004c96:	4b0d      	ldr	r3, [pc, #52]	@ (8004ccc <UART_SetConfig+0x4e4>)
 8004c98:	fba3 1302 	umull	r1, r3, r3, r2
 8004c9c:	095b      	lsrs	r3, r3, #5
 8004c9e:	2164      	movs	r1, #100	@ 0x64
 8004ca0:	fb01 f303 	mul.w	r3, r1, r3
 8004ca4:	1ad3      	subs	r3, r2, r3
 8004ca6:	011b      	lsls	r3, r3, #4
 8004ca8:	3332      	adds	r3, #50	@ 0x32
 8004caa:	4a08      	ldr	r2, [pc, #32]	@ (8004ccc <UART_SetConfig+0x4e4>)
 8004cac:	fba2 2303 	umull	r2, r3, r2, r3
 8004cb0:	095b      	lsrs	r3, r3, #5
 8004cb2:	f003 020f 	and.w	r2, r3, #15
 8004cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4422      	add	r2, r4
 8004cbe:	609a      	str	r2, [r3, #8]
}
 8004cc0:	bf00      	nop
 8004cc2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ccc:	51eb851f 	.word	0x51eb851f

08004cd0 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b083      	sub	sp, #12
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	f103 0208 	add.w	r2, r3, #8
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ce8:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	f103 0208 	add.w	r2, r3, #8
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	f103 0208 	add.w	r2, r3, #8
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 8004d04:	bf00      	nop
 8004d06:	370c      	adds	r7, #12
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0e:	4770      	bx	lr

08004d10 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 8004d1e:	bf00      	nop
 8004d20:	370c      	adds	r7, #12
 8004d22:	46bd      	mov	sp, r7
 8004d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d28:	4770      	bx	lr

08004d2a <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8004d2a:	b480      	push	{r7}
 8004d2c:	b085      	sub	sp, #20
 8004d2e:	af00      	add	r7, sp, #0
 8004d30:	6078      	str	r0, [r7, #4]
 8004d32:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d40:	d103      	bne.n	8004d4a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	691b      	ldr	r3, [r3, #16]
 8004d46:	60fb      	str	r3, [r7, #12]
 8004d48:	e00c      	b.n	8004d64 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	3308      	adds	r3, #8
 8004d4e:	60fb      	str	r3, [r7, #12]
 8004d50:	e002      	b.n	8004d58 <vListInsert+0x2e>
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	60fb      	str	r3, [r7, #12]
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	68ba      	ldr	r2, [r7, #8]
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d2f6      	bcs.n	8004d52 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	685a      	ldr	r2, [r3, #4]
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	683a      	ldr	r2, [r7, #0]
 8004d72:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	68fa      	ldr	r2, [r7, #12]
 8004d78:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	683a      	ldr	r2, [r7, #0]
 8004d7e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	687a      	ldr	r2, [r7, #4]
 8004d84:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	1c5a      	adds	r2, r3, #1
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 8004d90:	bf00      	nop
 8004d92:	3714      	adds	r7, #20
 8004d94:	46bd      	mov	sp, r7
 8004d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9a:	4770      	bx	lr

08004d9c <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b085      	sub	sp, #20
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	691b      	ldr	r3, [r3, #16]
 8004da8:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	687a      	ldr	r2, [r7, #4]
 8004db0:	6892      	ldr	r2, [r2, #8]
 8004db2:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	687a      	ldr	r2, [r7, #4]
 8004dba:	6852      	ldr	r2, [r2, #4]
 8004dbc:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	687a      	ldr	r2, [r7, #4]
 8004dc4:	429a      	cmp	r2, r3
 8004dc6:	d103      	bne.n	8004dd0 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	689a      	ldr	r2, [r3, #8]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	1e5a      	subs	r2, r3, #1
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3714      	adds	r7, #20
 8004de8:	46bd      	mov	sp, r7
 8004dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dee:	4770      	bx	lr

08004df0 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b086      	sub	sp, #24
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d10b      	bne.n	8004e20 <xQueueGenericReset+0x30>
    __asm volatile
 8004e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e0c:	f383 8811 	msr	BASEPRI, r3
 8004e10:	f3bf 8f6f 	isb	sy
 8004e14:	f3bf 8f4f 	dsb	sy
 8004e18:	60fb      	str	r3, [r7, #12]
}
 8004e1a:	bf00      	nop
 8004e1c:	bf00      	nop
 8004e1e:	e7fd      	b.n	8004e1c <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d05d      	beq.n	8004ee2 <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d059      	beq.n	8004ee2 <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e36:	2100      	movs	r1, #0
 8004e38:	fba3 2302 	umull	r2, r3, r3, r2
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d000      	beq.n	8004e42 <xQueueGenericReset+0x52>
 8004e40:	2101      	movs	r1, #1
 8004e42:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d14c      	bne.n	8004ee2 <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8004e48:	f002 fe94 	bl	8007b74 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e54:	6939      	ldr	r1, [r7, #16]
 8004e56:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004e58:	fb01 f303 	mul.w	r3, r1, r3
 8004e5c:	441a      	add	r2, r3
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	2200      	movs	r2, #0
 8004e66:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e78:	3b01      	subs	r3, #1
 8004e7a:	6939      	ldr	r1, [r7, #16]
 8004e7c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004e7e:	fb01 f303 	mul.w	r3, r1, r3
 8004e82:	441a      	add	r2, r3
 8004e84:	693b      	ldr	r3, [r7, #16]
 8004e86:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	22ff      	movs	r2, #255	@ 0xff
 8004e8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	22ff      	movs	r2, #255	@ 0xff
 8004e94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d114      	bne.n	8004ec8 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e9e:	693b      	ldr	r3, [r7, #16]
 8004ea0:	691b      	ldr	r3, [r3, #16]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d01a      	beq.n	8004edc <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	3310      	adds	r3, #16
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f001 fade 	bl	800646c <xTaskRemoveFromEventList>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d012      	beq.n	8004edc <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8004eb6:	4b16      	ldr	r3, [pc, #88]	@ (8004f10 <xQueueGenericReset+0x120>)
 8004eb8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ebc:	601a      	str	r2, [r3, #0]
 8004ebe:	f3bf 8f4f 	dsb	sy
 8004ec2:	f3bf 8f6f 	isb	sy
 8004ec6:	e009      	b.n	8004edc <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	3310      	adds	r3, #16
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f7ff feff 	bl	8004cd0 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	3324      	adds	r3, #36	@ 0x24
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	f7ff fefa 	bl	8004cd0 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8004edc:	f002 fe7c 	bl	8007bd8 <vPortExitCritical>
 8004ee0:	e001      	b.n	8004ee6 <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d10b      	bne.n	8004f04 <xQueueGenericReset+0x114>
    __asm volatile
 8004eec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ef0:	f383 8811 	msr	BASEPRI, r3
 8004ef4:	f3bf 8f6f 	isb	sy
 8004ef8:	f3bf 8f4f 	dsb	sy
 8004efc:	60bb      	str	r3, [r7, #8]
}
 8004efe:	bf00      	nop
 8004f00:	bf00      	nop
 8004f02:	e7fd      	b.n	8004f00 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );

    return xReturn;
 8004f04:	697b      	ldr	r3, [r7, #20]
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3718      	adds	r7, #24
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}
 8004f0e:	bf00      	nop
 8004f10:	e000ed04 	.word	0xe000ed04

08004f14 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b08a      	sub	sp, #40	@ 0x28
 8004f18:	af02      	add	r7, sp, #8
 8004f1a:	60f8      	str	r0, [r7, #12]
 8004f1c:	60b9      	str	r1, [r7, #8]
 8004f1e:	4613      	mov	r3, r2
 8004f20:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8004f22:	2300      	movs	r3, #0
 8004f24:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d02e      	beq.n	8004f8a <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8004f2c:	2100      	movs	r1, #0
 8004f2e:	68ba      	ldr	r2, [r7, #8]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	fba3 2302 	umull	r2, r3, r3, r2
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d000      	beq.n	8004f3c <xQueueGenericCreate+0x28>
 8004f3a:	2101      	movs	r1, #1
 8004f3c:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d123      	bne.n	8004f8a <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	68ba      	ldr	r2, [r7, #8]
 8004f46:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8004f4a:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8004f4e:	d81c      	bhi.n	8004f8a <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	68ba      	ldr	r2, [r7, #8]
 8004f54:	fb02 f303 	mul.w	r3, r2, r3
 8004f58:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8004f5a:	69bb      	ldr	r3, [r7, #24]
 8004f5c:	3350      	adds	r3, #80	@ 0x50
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f002 ff2e 	bl	8007dc0 <pvPortMalloc>
 8004f64:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8004f66:	69fb      	ldr	r3, [r7, #28]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d01d      	beq.n	8004fa8 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004f6c:	69fb      	ldr	r3, [r7, #28]
 8004f6e:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	3350      	adds	r3, #80	@ 0x50
 8004f74:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004f76:	79fa      	ldrb	r2, [r7, #7]
 8004f78:	69fb      	ldr	r3, [r7, #28]
 8004f7a:	9300      	str	r3, [sp, #0]
 8004f7c:	4613      	mov	r3, r2
 8004f7e:	697a      	ldr	r2, [r7, #20]
 8004f80:	68b9      	ldr	r1, [r7, #8]
 8004f82:	68f8      	ldr	r0, [r7, #12]
 8004f84:	f000 f815 	bl	8004fb2 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8004f88:	e00e      	b.n	8004fa8 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8004f8a:	69fb      	ldr	r3, [r7, #28]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d10b      	bne.n	8004fa8 <xQueueGenericCreate+0x94>
    __asm volatile
 8004f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f94:	f383 8811 	msr	BASEPRI, r3
 8004f98:	f3bf 8f6f 	isb	sy
 8004f9c:	f3bf 8f4f 	dsb	sy
 8004fa0:	613b      	str	r3, [r7, #16]
}
 8004fa2:	bf00      	nop
 8004fa4:	bf00      	nop
 8004fa6:	e7fd      	b.n	8004fa4 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );

        return pxNewQueue;
 8004fa8:	69fb      	ldr	r3, [r7, #28]
    }
 8004faa:	4618      	mov	r0, r3
 8004fac:	3720      	adds	r7, #32
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}

08004fb2 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8004fb2:	b580      	push	{r7, lr}
 8004fb4:	b084      	sub	sp, #16
 8004fb6:	af00      	add	r7, sp, #0
 8004fb8:	60f8      	str	r0, [r7, #12]
 8004fba:	60b9      	str	r1, [r7, #8]
 8004fbc:	607a      	str	r2, [r7, #4]
 8004fbe:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d103      	bne.n	8004fce <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004fc6:	69bb      	ldr	r3, [r7, #24]
 8004fc8:	69ba      	ldr	r2, [r7, #24]
 8004fca:	601a      	str	r2, [r3, #0]
 8004fcc:	e002      	b.n	8004fd4 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004fce:	69bb      	ldr	r3, [r7, #24]
 8004fd0:	687a      	ldr	r2, [r7, #4]
 8004fd2:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8004fd4:	69bb      	ldr	r3, [r7, #24]
 8004fd6:	68fa      	ldr	r2, [r7, #12]
 8004fd8:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8004fda:	69bb      	ldr	r3, [r7, #24]
 8004fdc:	68ba      	ldr	r2, [r7, #8]
 8004fde:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004fe0:	2101      	movs	r1, #1
 8004fe2:	69b8      	ldr	r0, [r7, #24]
 8004fe4:	f7ff ff04 	bl	8004df0 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8004fe8:	69bb      	ldr	r3, [r7, #24]
 8004fea:	78fa      	ldrb	r2, [r7, #3]
 8004fec:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8004ff0:	bf00      	nop
 8004ff2:	3710      	adds	r7, #16
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}

08004ff8 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b08e      	sub	sp, #56	@ 0x38
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	60b9      	str	r1, [r7, #8]
 8005002:	607a      	str	r2, [r7, #4]
 8005004:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005006:	2300      	movs	r3, #0
 8005008:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 800500e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005010:	2b00      	cmp	r3, #0
 8005012:	d10b      	bne.n	800502c <xQueueGenericSend+0x34>
    __asm volatile
 8005014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005018:	f383 8811 	msr	BASEPRI, r3
 800501c:	f3bf 8f6f 	isb	sy
 8005020:	f3bf 8f4f 	dsb	sy
 8005024:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005026:	bf00      	nop
 8005028:	bf00      	nop
 800502a:	e7fd      	b.n	8005028 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d103      	bne.n	800503a <xQueueGenericSend+0x42>
 8005032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005036:	2b00      	cmp	r3, #0
 8005038:	d101      	bne.n	800503e <xQueueGenericSend+0x46>
 800503a:	2301      	movs	r3, #1
 800503c:	e000      	b.n	8005040 <xQueueGenericSend+0x48>
 800503e:	2300      	movs	r3, #0
 8005040:	2b00      	cmp	r3, #0
 8005042:	d10b      	bne.n	800505c <xQueueGenericSend+0x64>
    __asm volatile
 8005044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005048:	f383 8811 	msr	BASEPRI, r3
 800504c:	f3bf 8f6f 	isb	sy
 8005050:	f3bf 8f4f 	dsb	sy
 8005054:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005056:	bf00      	nop
 8005058:	bf00      	nop
 800505a:	e7fd      	b.n	8005058 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	2b02      	cmp	r3, #2
 8005060:	d103      	bne.n	800506a <xQueueGenericSend+0x72>
 8005062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005064:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005066:	2b01      	cmp	r3, #1
 8005068:	d101      	bne.n	800506e <xQueueGenericSend+0x76>
 800506a:	2301      	movs	r3, #1
 800506c:	e000      	b.n	8005070 <xQueueGenericSend+0x78>
 800506e:	2300      	movs	r3, #0
 8005070:	2b00      	cmp	r3, #0
 8005072:	d10b      	bne.n	800508c <xQueueGenericSend+0x94>
    __asm volatile
 8005074:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005078:	f383 8811 	msr	BASEPRI, r3
 800507c:	f3bf 8f6f 	isb	sy
 8005080:	f3bf 8f4f 	dsb	sy
 8005084:	623b      	str	r3, [r7, #32]
}
 8005086:	bf00      	nop
 8005088:	bf00      	nop
 800508a:	e7fd      	b.n	8005088 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800508c:	f001 fc04 	bl	8006898 <xTaskGetSchedulerState>
 8005090:	4603      	mov	r3, r0
 8005092:	2b00      	cmp	r3, #0
 8005094:	d102      	bne.n	800509c <xQueueGenericSend+0xa4>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d101      	bne.n	80050a0 <xQueueGenericSend+0xa8>
 800509c:	2301      	movs	r3, #1
 800509e:	e000      	b.n	80050a2 <xQueueGenericSend+0xaa>
 80050a0:	2300      	movs	r3, #0
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d10b      	bne.n	80050be <xQueueGenericSend+0xc6>
    __asm volatile
 80050a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050aa:	f383 8811 	msr	BASEPRI, r3
 80050ae:	f3bf 8f6f 	isb	sy
 80050b2:	f3bf 8f4f 	dsb	sy
 80050b6:	61fb      	str	r3, [r7, #28]
}
 80050b8:	bf00      	nop
 80050ba:	bf00      	nop
 80050bc:	e7fd      	b.n	80050ba <xQueueGenericSend+0xc2>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 80050be:	f002 fd59 	bl	8007b74 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80050c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050ca:	429a      	cmp	r2, r3
 80050cc:	d302      	bcc.n	80050d4 <xQueueGenericSend+0xdc>
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	2b02      	cmp	r3, #2
 80050d2:	d129      	bne.n	8005128 <xQueueGenericSend+0x130>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80050d4:	683a      	ldr	r2, [r7, #0]
 80050d6:	68b9      	ldr	r1, [r7, #8]
 80050d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80050da:	f000 fae0 	bl	800569e <prvCopyDataToQueue>
 80050de:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80050e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d010      	beq.n	800510a <xQueueGenericSend+0x112>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80050e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ea:	3324      	adds	r3, #36	@ 0x24
 80050ec:	4618      	mov	r0, r3
 80050ee:	f001 f9bd 	bl	800646c <xTaskRemoveFromEventList>
 80050f2:	4603      	mov	r3, r0
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d013      	beq.n	8005120 <xQueueGenericSend+0x128>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 80050f8:	4b3f      	ldr	r3, [pc, #252]	@ (80051f8 <xQueueGenericSend+0x200>)
 80050fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050fe:	601a      	str	r2, [r3, #0]
 8005100:	f3bf 8f4f 	dsb	sy
 8005104:	f3bf 8f6f 	isb	sy
 8005108:	e00a      	b.n	8005120 <xQueueGenericSend+0x128>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 800510a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800510c:	2b00      	cmp	r3, #0
 800510e:	d007      	beq.n	8005120 <xQueueGenericSend+0x128>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 8005110:	4b39      	ldr	r3, [pc, #228]	@ (80051f8 <xQueueGenericSend+0x200>)
 8005112:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005116:	601a      	str	r2, [r3, #0]
 8005118:	f3bf 8f4f 	dsb	sy
 800511c:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8005120:	f002 fd5a 	bl	8007bd8 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );

                return pdPASS;
 8005124:	2301      	movs	r3, #1
 8005126:	e063      	b.n	80051f0 <xQueueGenericSend+0x1f8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d103      	bne.n	8005136 <xQueueGenericSend+0x13e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800512e:	f002 fd53 	bl	8007bd8 <vPortExitCritical>
                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );

                    return errQUEUE_FULL;
 8005132:	2300      	movs	r3, #0
 8005134:	e05c      	b.n	80051f0 <xQueueGenericSend+0x1f8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8005136:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005138:	2b00      	cmp	r3, #0
 800513a:	d106      	bne.n	800514a <xQueueGenericSend+0x152>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800513c:	f107 0314 	add.w	r3, r7, #20
 8005140:	4618      	mov	r0, r3
 8005142:	f001 fa6d 	bl	8006620 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8005146:	2301      	movs	r3, #1
 8005148:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800514a:	f002 fd45 	bl	8007bd8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800514e:	f000 fe77 	bl	8005e40 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8005152:	f002 fd0f 	bl	8007b74 <vPortEnterCritical>
 8005156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005158:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800515c:	b25b      	sxtb	r3, r3
 800515e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005162:	d103      	bne.n	800516c <xQueueGenericSend+0x174>
 8005164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005166:	2200      	movs	r2, #0
 8005168:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800516c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800516e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005172:	b25b      	sxtb	r3, r3
 8005174:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005178:	d103      	bne.n	8005182 <xQueueGenericSend+0x18a>
 800517a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800517c:	2200      	movs	r2, #0
 800517e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005182:	f002 fd29 	bl	8007bd8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005186:	1d3a      	adds	r2, r7, #4
 8005188:	f107 0314 	add.w	r3, r7, #20
 800518c:	4611      	mov	r1, r2
 800518e:	4618      	mov	r0, r3
 8005190:	f001 fa5c 	bl	800664c <xTaskCheckForTimeOut>
 8005194:	4603      	mov	r3, r0
 8005196:	2b00      	cmp	r3, #0
 8005198:	d124      	bne.n	80051e4 <xQueueGenericSend+0x1ec>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800519a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800519c:	f000 fb77 	bl	800588e <prvIsQueueFull>
 80051a0:	4603      	mov	r3, r0
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d018      	beq.n	80051d8 <xQueueGenericSend+0x1e0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80051a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051a8:	3310      	adds	r3, #16
 80051aa:	687a      	ldr	r2, [r7, #4]
 80051ac:	4611      	mov	r1, r2
 80051ae:	4618      	mov	r0, r3
 80051b0:	f001 f8f0 	bl	8006394 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80051b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80051b6:	f000 fb02 	bl	80057be <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80051ba:	f000 fe4f 	bl	8005e5c <xTaskResumeAll>
 80051be:	4603      	mov	r3, r0
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	f47f af7c 	bne.w	80050be <xQueueGenericSend+0xc6>
                {
                    taskYIELD_WITHIN_API();
 80051c6:	4b0c      	ldr	r3, [pc, #48]	@ (80051f8 <xQueueGenericSend+0x200>)
 80051c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051cc:	601a      	str	r2, [r3, #0]
 80051ce:	f3bf 8f4f 	dsb	sy
 80051d2:	f3bf 8f6f 	isb	sy
 80051d6:	e772      	b.n	80050be <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80051d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80051da:	f000 faf0 	bl	80057be <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80051de:	f000 fe3d 	bl	8005e5c <xTaskResumeAll>
 80051e2:	e76c      	b.n	80050be <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80051e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80051e6:	f000 faea 	bl	80057be <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80051ea:	f000 fe37 	bl	8005e5c <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );

            return errQUEUE_FULL;
 80051ee:	2300      	movs	r3, #0
        }
    }
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	3738      	adds	r7, #56	@ 0x38
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}
 80051f8:	e000ed04 	.word	0xe000ed04

080051fc <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b092      	sub	sp, #72	@ 0x48
 8005200:	af00      	add	r7, sp, #0
 8005202:	60f8      	str	r0, [r7, #12]
 8005204:	60b9      	str	r1, [r7, #8]
 8005206:	607a      	str	r2, [r7, #4]
 8005208:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	643b      	str	r3, [r7, #64]	@ 0x40

    traceENTER_xQueueGenericSendFromISR( xQueue, pvItemToQueue, pxHigherPriorityTaskWoken, xCopyPosition );

    configASSERT( pxQueue );
 800520e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005210:	2b00      	cmp	r3, #0
 8005212:	d10b      	bne.n	800522c <xQueueGenericSendFromISR+0x30>
    __asm volatile
 8005214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005218:	f383 8811 	msr	BASEPRI, r3
 800521c:	f3bf 8f6f 	isb	sy
 8005220:	f3bf 8f4f 	dsb	sy
 8005224:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
 8005226:	bf00      	nop
 8005228:	bf00      	nop
 800522a:	e7fd      	b.n	8005228 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d103      	bne.n	800523a <xQueueGenericSendFromISR+0x3e>
 8005232:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005236:	2b00      	cmp	r3, #0
 8005238:	d101      	bne.n	800523e <xQueueGenericSendFromISR+0x42>
 800523a:	2301      	movs	r3, #1
 800523c:	e000      	b.n	8005240 <xQueueGenericSendFromISR+0x44>
 800523e:	2300      	movs	r3, #0
 8005240:	2b00      	cmp	r3, #0
 8005242:	d10b      	bne.n	800525c <xQueueGenericSendFromISR+0x60>
    __asm volatile
 8005244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005248:	f383 8811 	msr	BASEPRI, r3
 800524c:	f3bf 8f6f 	isb	sy
 8005250:	f3bf 8f4f 	dsb	sy
 8005254:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005256:	bf00      	nop
 8005258:	bf00      	nop
 800525a:	e7fd      	b.n	8005258 <xQueueGenericSendFromISR+0x5c>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	2b02      	cmp	r3, #2
 8005260:	d103      	bne.n	800526a <xQueueGenericSendFromISR+0x6e>
 8005262:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005266:	2b01      	cmp	r3, #1
 8005268:	d101      	bne.n	800526e <xQueueGenericSendFromISR+0x72>
 800526a:	2301      	movs	r3, #1
 800526c:	e000      	b.n	8005270 <xQueueGenericSendFromISR+0x74>
 800526e:	2300      	movs	r3, #0
 8005270:	2b00      	cmp	r3, #0
 8005272:	d10b      	bne.n	800528c <xQueueGenericSendFromISR+0x90>
    __asm volatile
 8005274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005278:	f383 8811 	msr	BASEPRI, r3
 800527c:	f3bf 8f6f 	isb	sy
 8005280:	f3bf 8f4f 	dsb	sy
 8005284:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005286:	bf00      	nop
 8005288:	bf00      	nop
 800528a:	e7fd      	b.n	8005288 <xQueueGenericSendFromISR+0x8c>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800528c:	f002 fd56 	bl	8007d3c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
    uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

    __asm volatile
 8005290:	f3ef 8211 	mrs	r2, BASEPRI
 8005294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005298:	f383 8811 	msr	BASEPRI, r3
 800529c:	f3bf 8f6f 	isb	sy
 80052a0:	f3bf 8f4f 	dsb	sy
 80052a4:	623a      	str	r2, [r7, #32]
 80052a6:	61fb      	str	r3, [r7, #28]
        : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );

    /* This return will not be reached but is necessary to prevent compiler
     * warnings. */
    return ulOriginalBASEPRI;
 80052a8:	6a3b      	ldr	r3, [r7, #32]
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 80052aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80052ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80052ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80052b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80052b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d302      	bcc.n	80052be <xQueueGenericSendFromISR+0xc2>
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	2b02      	cmp	r3, #2
 80052bc:	d147      	bne.n	800534e <xQueueGenericSendFromISR+0x152>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 80052be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80052c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80052c4:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80052c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80052ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052cc:	637b      	str	r3, [r7, #52]	@ 0x34
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80052ce:	683a      	ldr	r2, [r7, #0]
 80052d0:	68b9      	ldr	r1, [r7, #8]
 80052d2:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80052d4:	f000 f9e3 	bl	800569e <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 80052d8:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 80052dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052e0:	d112      	bne.n	8005308 <xQueueGenericSendFromISR+0x10c>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80052e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80052e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d02e      	beq.n	8005348 <xQueueGenericSendFromISR+0x14c>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80052ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80052ec:	3324      	adds	r3, #36	@ 0x24
 80052ee:	4618      	mov	r0, r3
 80052f0:	f001 f8bc 	bl	800646c <xTaskRemoveFromEventList>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d026      	beq.n	8005348 <xQueueGenericSendFromISR+0x14c>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d023      	beq.n	8005348 <xQueueGenericSendFromISR+0x14c>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	601a      	str	r2, [r3, #0]
 8005306:	e01f      	b.n	8005348 <xQueueGenericSendFromISR+0x14c>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8005308:	f000 fec0 	bl	800608c <uxTaskGetNumberOfTasks>
 800530c:	6338      	str	r0, [r7, #48]	@ 0x30
 800530e:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 8005312:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005314:	429a      	cmp	r2, r3
 8005316:	d917      	bls.n	8005348 <xQueueGenericSendFromISR+0x14c>
 8005318:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 800531c:	2b7f      	cmp	r3, #127	@ 0x7f
 800531e:	d10b      	bne.n	8005338 <xQueueGenericSendFromISR+0x13c>
    __asm volatile
 8005320:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005324:	f383 8811 	msr	BASEPRI, r3
 8005328:	f3bf 8f6f 	isb	sy
 800532c:	f3bf 8f4f 	dsb	sy
 8005330:	61bb      	str	r3, [r7, #24]
}
 8005332:	bf00      	nop
 8005334:	bf00      	nop
 8005336:	e7fd      	b.n	8005334 <xQueueGenericSendFromISR+0x138>
 8005338:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800533c:	3301      	adds	r3, #1
 800533e:	b2db      	uxtb	r3, r3
 8005340:	b25a      	sxtb	r2, r3
 8005342:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005344:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 8005348:	2301      	movs	r3, #1
 800534a:	647b      	str	r3, [r7, #68]	@ 0x44
        {
 800534c:	e001      	b.n	8005352 <xQueueGenericSendFromISR+0x156>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 800534e:	2300      	movs	r3, #0
 8005350:	647b      	str	r3, [r7, #68]	@ 0x44
 8005352:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005354:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 800535c:	bf00      	nop
    }
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xQueueGenericSendFromISR( xReturn );

    return xReturn;
 800535e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8005360:	4618      	mov	r0, r3
 8005362:	3748      	adds	r7, #72	@ 0x48
 8005364:	46bd      	mov	sp, r7
 8005366:	bd80      	pop	{r7, pc}

08005368 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b08c      	sub	sp, #48	@ 0x30
 800536c:	af00      	add	r7, sp, #0
 800536e:	60f8      	str	r0, [r7, #12]
 8005370:	60b9      	str	r1, [r7, #8]
 8005372:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8005374:	2300      	movs	r3, #0
 8005376:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800537c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800537e:	2b00      	cmp	r3, #0
 8005380:	d10b      	bne.n	800539a <xQueueReceive+0x32>
    __asm volatile
 8005382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005386:	f383 8811 	msr	BASEPRI, r3
 800538a:	f3bf 8f6f 	isb	sy
 800538e:	f3bf 8f4f 	dsb	sy
 8005392:	623b      	str	r3, [r7, #32]
}
 8005394:	bf00      	nop
 8005396:	bf00      	nop
 8005398:	e7fd      	b.n	8005396 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d103      	bne.n	80053a8 <xQueueReceive+0x40>
 80053a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d101      	bne.n	80053ac <xQueueReceive+0x44>
 80053a8:	2301      	movs	r3, #1
 80053aa:	e000      	b.n	80053ae <xQueueReceive+0x46>
 80053ac:	2300      	movs	r3, #0
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d10b      	bne.n	80053ca <xQueueReceive+0x62>
    __asm volatile
 80053b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053b6:	f383 8811 	msr	BASEPRI, r3
 80053ba:	f3bf 8f6f 	isb	sy
 80053be:	f3bf 8f4f 	dsb	sy
 80053c2:	61fb      	str	r3, [r7, #28]
}
 80053c4:	bf00      	nop
 80053c6:	bf00      	nop
 80053c8:	e7fd      	b.n	80053c6 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80053ca:	f001 fa65 	bl	8006898 <xTaskGetSchedulerState>
 80053ce:	4603      	mov	r3, r0
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d102      	bne.n	80053da <xQueueReceive+0x72>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d101      	bne.n	80053de <xQueueReceive+0x76>
 80053da:	2301      	movs	r3, #1
 80053dc:	e000      	b.n	80053e0 <xQueueReceive+0x78>
 80053de:	2300      	movs	r3, #0
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d10b      	bne.n	80053fc <xQueueReceive+0x94>
    __asm volatile
 80053e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053e8:	f383 8811 	msr	BASEPRI, r3
 80053ec:	f3bf 8f6f 	isb	sy
 80053f0:	f3bf 8f4f 	dsb	sy
 80053f4:	61bb      	str	r3, [r7, #24]
}
 80053f6:	bf00      	nop
 80053f8:	bf00      	nop
 80053fa:	e7fd      	b.n	80053f8 <xQueueReceive+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 80053fc:	f002 fbba 	bl	8007b74 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005404:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005408:	2b00      	cmp	r3, #0
 800540a:	d01f      	beq.n	800544c <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800540c:	68b9      	ldr	r1, [r7, #8]
 800540e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005410:	f000 f9af 	bl	8005772 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8005414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005416:	1e5a      	subs	r2, r3, #1
 8005418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800541a:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800541c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800541e:	691b      	ldr	r3, [r3, #16]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d00f      	beq.n	8005444 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005426:	3310      	adds	r3, #16
 8005428:	4618      	mov	r0, r3
 800542a:	f001 f81f 	bl	800646c <xTaskRemoveFromEventList>
 800542e:	4603      	mov	r3, r0
 8005430:	2b00      	cmp	r3, #0
 8005432:	d007      	beq.n	8005444 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8005434:	4b3c      	ldr	r3, [pc, #240]	@ (8005528 <xQueueReceive+0x1c0>)
 8005436:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800543a:	601a      	str	r2, [r3, #0]
 800543c:	f3bf 8f4f 	dsb	sy
 8005440:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8005444:	f002 fbc8 	bl	8007bd8 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );

                return pdPASS;
 8005448:	2301      	movs	r3, #1
 800544a:	e069      	b.n	8005520 <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d103      	bne.n	800545a <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8005452:	f002 fbc1 	bl	8007bd8 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8005456:	2300      	movs	r3, #0
 8005458:	e062      	b.n	8005520 <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 800545a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800545c:	2b00      	cmp	r3, #0
 800545e:	d106      	bne.n	800546e <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8005460:	f107 0310 	add.w	r3, r7, #16
 8005464:	4618      	mov	r0, r3
 8005466:	f001 f8db 	bl	8006620 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800546a:	2301      	movs	r3, #1
 800546c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800546e:	f002 fbb3 	bl	8007bd8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8005472:	f000 fce5 	bl	8005e40 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8005476:	f002 fb7d 	bl	8007b74 <vPortEnterCritical>
 800547a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800547c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005480:	b25b      	sxtb	r3, r3
 8005482:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005486:	d103      	bne.n	8005490 <xQueueReceive+0x128>
 8005488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800548a:	2200      	movs	r2, #0
 800548c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005492:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005496:	b25b      	sxtb	r3, r3
 8005498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800549c:	d103      	bne.n	80054a6 <xQueueReceive+0x13e>
 800549e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054a0:	2200      	movs	r2, #0
 80054a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80054a6:	f002 fb97 	bl	8007bd8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80054aa:	1d3a      	adds	r2, r7, #4
 80054ac:	f107 0310 	add.w	r3, r7, #16
 80054b0:	4611      	mov	r1, r2
 80054b2:	4618      	mov	r0, r3
 80054b4:	f001 f8ca 	bl	800664c <xTaskCheckForTimeOut>
 80054b8:	4603      	mov	r3, r0
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d123      	bne.n	8005506 <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80054be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80054c0:	f000 f9cf 	bl	8005862 <prvIsQueueEmpty>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d017      	beq.n	80054fa <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80054ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054cc:	3324      	adds	r3, #36	@ 0x24
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	4611      	mov	r1, r2
 80054d2:	4618      	mov	r0, r3
 80054d4:	f000 ff5e 	bl	8006394 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80054d8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80054da:	f000 f970 	bl	80057be <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80054de:	f000 fcbd 	bl	8005e5c <xTaskResumeAll>
 80054e2:	4603      	mov	r3, r0
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d189      	bne.n	80053fc <xQueueReceive+0x94>
                {
                    taskYIELD_WITHIN_API();
 80054e8:	4b0f      	ldr	r3, [pc, #60]	@ (8005528 <xQueueReceive+0x1c0>)
 80054ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054ee:	601a      	str	r2, [r3, #0]
 80054f0:	f3bf 8f4f 	dsb	sy
 80054f4:	f3bf 8f6f 	isb	sy
 80054f8:	e780      	b.n	80053fc <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80054fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80054fc:	f000 f95f 	bl	80057be <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8005500:	f000 fcac 	bl	8005e5c <xTaskResumeAll>
 8005504:	e77a      	b.n	80053fc <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8005506:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005508:	f000 f959 	bl	80057be <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800550c:	f000 fca6 	bl	8005e5c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005510:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005512:	f000 f9a6 	bl	8005862 <prvIsQueueEmpty>
 8005516:	4603      	mov	r3, r0
 8005518:	2b00      	cmp	r3, #0
 800551a:	f43f af6f 	beq.w	80053fc <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 800551e:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8005520:	4618      	mov	r0, r3
 8005522:	3730      	adds	r7, #48	@ 0x30
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}
 8005528:	e000ed04 	.word	0xe000ed04

0800552c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b090      	sub	sp, #64	@ 0x40
 8005530:	af00      	add	r7, sp, #0
 8005532:	60f8      	str	r0, [r7, #12]
 8005534:	60b9      	str	r1, [r7, #8]
 8005536:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	63bb      	str	r3, [r7, #56]	@ 0x38

    traceENTER_xQueueReceiveFromISR( xQueue, pvBuffer, pxHigherPriorityTaskWoken );

    configASSERT( pxQueue );
 800553c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800553e:	2b00      	cmp	r3, #0
 8005540:	d10b      	bne.n	800555a <xQueueReceiveFromISR+0x2e>
    __asm volatile
 8005542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005546:	f383 8811 	msr	BASEPRI, r3
 800554a:	f3bf 8f6f 	isb	sy
 800554e:	f3bf 8f4f 	dsb	sy
 8005552:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005554:	bf00      	nop
 8005556:	bf00      	nop
 8005558:	e7fd      	b.n	8005556 <xQueueReceiveFromISR+0x2a>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d103      	bne.n	8005568 <xQueueReceiveFromISR+0x3c>
 8005560:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005564:	2b00      	cmp	r3, #0
 8005566:	d101      	bne.n	800556c <xQueueReceiveFromISR+0x40>
 8005568:	2301      	movs	r3, #1
 800556a:	e000      	b.n	800556e <xQueueReceiveFromISR+0x42>
 800556c:	2300      	movs	r3, #0
 800556e:	2b00      	cmp	r3, #0
 8005570:	d10b      	bne.n	800558a <xQueueReceiveFromISR+0x5e>
    __asm volatile
 8005572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005576:	f383 8811 	msr	BASEPRI, r3
 800557a:	f3bf 8f6f 	isb	sy
 800557e:	f3bf 8f4f 	dsb	sy
 8005582:	623b      	str	r3, [r7, #32]
}
 8005584:	bf00      	nop
 8005586:	bf00      	nop
 8005588:	e7fd      	b.n	8005586 <xQueueReceiveFromISR+0x5a>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800558a:	f002 fbd7 	bl	8007d3c <vPortValidateInterruptPriority>
    __asm volatile
 800558e:	f3ef 8211 	mrs	r2, BASEPRI
 8005592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005596:	f383 8811 	msr	BASEPRI, r3
 800559a:	f3bf 8f6f 	isb	sy
 800559e:	f3bf 8f4f 	dsb	sy
 80055a2:	61fa      	str	r2, [r7, #28]
 80055a4:	61bb      	str	r3, [r7, #24]
    return ulOriginalBASEPRI;
 80055a6:	69fb      	ldr	r3, [r7, #28]

    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 80055a8:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80055aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ae:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80055b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d047      	beq.n	8005646 <xQueueReceiveFromISR+0x11a>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 80055b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80055bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 80055c0:	68b9      	ldr	r1, [r7, #8]
 80055c2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80055c4:	f000 f8d5 	bl	8005772 <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 80055c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ca:	1e5a      	subs	r2, r3, #1
 80055cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055ce:	639a      	str	r2, [r3, #56]	@ 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 80055d0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80055d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055d8:	d112      	bne.n	8005600 <xQueueReceiveFromISR+0xd4>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80055da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055dc:	691b      	ldr	r3, [r3, #16]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d02e      	beq.n	8005640 <xQueueReceiveFromISR+0x114>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80055e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055e4:	3310      	adds	r3, #16
 80055e6:	4618      	mov	r0, r3
 80055e8:	f000 ff40 	bl	800646c <xTaskRemoveFromEventList>
 80055ec:	4603      	mov	r3, r0
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d026      	beq.n	8005640 <xQueueReceiveFromISR+0x114>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d023      	beq.n	8005640 <xQueueReceiveFromISR+0x114>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2201      	movs	r2, #1
 80055fc:	601a      	str	r2, [r3, #0]
 80055fe:	e01f      	b.n	8005640 <xQueueReceiveFromISR+0x114>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                prvIncrementQueueRxLock( pxQueue, cRxLock );
 8005600:	f000 fd44 	bl	800608c <uxTaskGetNumberOfTasks>
 8005604:	62b8      	str	r0, [r7, #40]	@ 0x28
 8005606:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800560a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800560c:	429a      	cmp	r2, r3
 800560e:	d917      	bls.n	8005640 <xQueueReceiveFromISR+0x114>
 8005610:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8005614:	2b7f      	cmp	r3, #127	@ 0x7f
 8005616:	d10b      	bne.n	8005630 <xQueueReceiveFromISR+0x104>
    __asm volatile
 8005618:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800561c:	f383 8811 	msr	BASEPRI, r3
 8005620:	f3bf 8f6f 	isb	sy
 8005624:	f3bf 8f4f 	dsb	sy
 8005628:	617b      	str	r3, [r7, #20]
}
 800562a:	bf00      	nop
 800562c:	bf00      	nop
 800562e:	e7fd      	b.n	800562c <xQueueReceiveFromISR+0x100>
 8005630:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005634:	3301      	adds	r3, #1
 8005636:	b2db      	uxtb	r3, r3
 8005638:	b25a      	sxtb	r2, r3
 800563a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800563c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            }

            xReturn = pdPASS;
 8005640:	2301      	movs	r3, #1
 8005642:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005644:	e001      	b.n	800564a <xQueueReceiveFromISR+0x11e>
        }
        else
        {
            xReturn = pdFAIL;
 8005646:	2300      	movs	r3, #0
 8005648:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800564a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800564c:	613b      	str	r3, [r7, #16]
    __asm volatile
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	f383 8811 	msr	BASEPRI, r3
}
 8005654:	bf00      	nop
    }
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xQueueReceiveFromISR( xReturn );

    return xReturn;
 8005656:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005658:	4618      	mov	r0, r3
 800565a:	3740      	adds	r7, #64	@ 0x40
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}

08005660 <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b084      	sub	sp, #16
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    traceENTER_uxQueueMessagesWaiting( xQueue );

    configASSERT( xQueue );
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d10b      	bne.n	8005686 <uxQueueMessagesWaiting+0x26>
    __asm volatile
 800566e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005672:	f383 8811 	msr	BASEPRI, r3
 8005676:	f3bf 8f6f 	isb	sy
 800567a:	f3bf 8f4f 	dsb	sy
 800567e:	60bb      	str	r3, [r7, #8]
}
 8005680:	bf00      	nop
 8005682:	bf00      	nop
 8005684:	e7fd      	b.n	8005682 <uxQueueMessagesWaiting+0x22>

    taskENTER_CRITICAL();
 8005686:	f002 fa75 	bl	8007b74 <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800568e:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 8005690:	f002 faa2 	bl	8007bd8 <vPortExitCritical>

    traceRETURN_uxQueueMessagesWaiting( uxReturn );

    return uxReturn;
 8005694:	68fb      	ldr	r3, [r7, #12]
}
 8005696:	4618      	mov	r0, r3
 8005698:	3710      	adds	r7, #16
 800569a:	46bd      	mov	sp, r7
 800569c:	bd80      	pop	{r7, pc}

0800569e <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 800569e:	b580      	push	{r7, lr}
 80056a0:	b086      	sub	sp, #24
 80056a2:	af00      	add	r7, sp, #0
 80056a4:	60f8      	str	r0, [r7, #12]
 80056a6:	60b9      	str	r1, [r7, #8]
 80056a8:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80056aa:	2300      	movs	r3, #0
 80056ac:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056b2:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d10d      	bne.n	80056d8 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d14d      	bne.n	8005760 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	4618      	mov	r0, r3
 80056ca:	f001 f903 	bl	80068d4 <xTaskPriorityDisinherit>
 80056ce:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2200      	movs	r2, #0
 80056d4:	609a      	str	r2, [r3, #8]
 80056d6:	e043      	b.n	8005760 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d119      	bne.n	8005712 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	6858      	ldr	r0, [r3, #4]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056e6:	461a      	mov	r2, r3
 80056e8:	68b9      	ldr	r1, [r7, #8]
 80056ea:	f002 ff9a 	bl	8008622 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	685a      	ldr	r2, [r3, #4]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056f6:	441a      	add	r2, r3
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	685a      	ldr	r2, [r3, #4]
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	429a      	cmp	r2, r3
 8005706:	d32b      	bcc.n	8005760 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681a      	ldr	r2, [r3, #0]
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	605a      	str	r2, [r3, #4]
 8005710:	e026      	b.n	8005760 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	68d8      	ldr	r0, [r3, #12]
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800571a:	461a      	mov	r2, r3
 800571c:	68b9      	ldr	r1, [r7, #8]
 800571e:	f002 ff80 	bl	8008622 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	68da      	ldr	r2, [r3, #12]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800572a:	425b      	negs	r3, r3
 800572c:	441a      	add	r2, r3
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	68da      	ldr	r2, [r3, #12]
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	429a      	cmp	r2, r3
 800573c:	d207      	bcs.n	800574e <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	689a      	ldr	r2, [r3, #8]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005746:	425b      	negs	r3, r3
 8005748:	441a      	add	r2, r3
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2b02      	cmp	r3, #2
 8005752:	d105      	bne.n	8005760 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d002      	beq.n	8005760 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	3b01      	subs	r3, #1
 800575e:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	1c5a      	adds	r2, r3, #1
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8005768:	697b      	ldr	r3, [r7, #20]
}
 800576a:	4618      	mov	r0, r3
 800576c:	3718      	adds	r7, #24
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}

08005772 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8005772:	b580      	push	{r7, lr}
 8005774:	b082      	sub	sp, #8
 8005776:	af00      	add	r7, sp, #0
 8005778:	6078      	str	r0, [r7, #4]
 800577a:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005780:	2b00      	cmp	r3, #0
 8005782:	d018      	beq.n	80057b6 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	68da      	ldr	r2, [r3, #12]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800578c:	441a      	add	r2, r3
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	68da      	ldr	r2, [r3, #12]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	689b      	ldr	r3, [r3, #8]
 800579a:	429a      	cmp	r2, r3
 800579c:	d303      	bcc.n	80057a6 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681a      	ldr	r2, [r3, #0]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	68d9      	ldr	r1, [r3, #12]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ae:	461a      	mov	r2, r3
 80057b0:	6838      	ldr	r0, [r7, #0]
 80057b2:	f002 ff36 	bl	8008622 <memcpy>
    }
}
 80057b6:	bf00      	nop
 80057b8:	3708      	adds	r7, #8
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}

080057be <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80057be:	b580      	push	{r7, lr}
 80057c0:	b084      	sub	sp, #16
 80057c2:	af00      	add	r7, sp, #0
 80057c4:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80057c6:	f002 f9d5 	bl	8007b74 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80057d0:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80057d2:	e011      	b.n	80057f8 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d012      	beq.n	8005802 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	3324      	adds	r3, #36	@ 0x24
 80057e0:	4618      	mov	r0, r3
 80057e2:	f000 fe43 	bl	800646c <xTaskRemoveFromEventList>
 80057e6:	4603      	mov	r3, r0
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d001      	beq.n	80057f0 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 80057ec:	f000 ff96 	bl	800671c <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80057f0:	7bfb      	ldrb	r3, [r7, #15]
 80057f2:	3b01      	subs	r3, #1
 80057f4:	b2db      	uxtb	r3, r3
 80057f6:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80057f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	dce9      	bgt.n	80057d4 <prvUnlockQueue+0x16>
 8005800:	e000      	b.n	8005804 <prvUnlockQueue+0x46>
                    break;
 8005802:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	22ff      	movs	r2, #255	@ 0xff
 8005808:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 800580c:	f002 f9e4 	bl	8007bd8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8005810:	f002 f9b0 	bl	8007b74 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800581a:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800581c:	e011      	b.n	8005842 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	691b      	ldr	r3, [r3, #16]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d012      	beq.n	800584c <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	3310      	adds	r3, #16
 800582a:	4618      	mov	r0, r3
 800582c:	f000 fe1e 	bl	800646c <xTaskRemoveFromEventList>
 8005830:	4603      	mov	r3, r0
 8005832:	2b00      	cmp	r3, #0
 8005834:	d001      	beq.n	800583a <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8005836:	f000 ff71 	bl	800671c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800583a:	7bbb      	ldrb	r3, [r7, #14]
 800583c:	3b01      	subs	r3, #1
 800583e:	b2db      	uxtb	r3, r3
 8005840:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8005842:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005846:	2b00      	cmp	r3, #0
 8005848:	dce9      	bgt.n	800581e <prvUnlockQueue+0x60>
 800584a:	e000      	b.n	800584e <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800584c:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	22ff      	movs	r2, #255	@ 0xff
 8005852:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8005856:	f002 f9bf 	bl	8007bd8 <vPortExitCritical>
}
 800585a:	bf00      	nop
 800585c:	3710      	adds	r7, #16
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}

08005862 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8005862:	b580      	push	{r7, lr}
 8005864:	b084      	sub	sp, #16
 8005866:	af00      	add	r7, sp, #0
 8005868:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800586a:	f002 f983 	bl	8007b74 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005872:	2b00      	cmp	r3, #0
 8005874:	d102      	bne.n	800587c <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8005876:	2301      	movs	r3, #1
 8005878:	60fb      	str	r3, [r7, #12]
 800587a:	e001      	b.n	8005880 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800587c:	2300      	movs	r3, #0
 800587e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8005880:	f002 f9aa 	bl	8007bd8 <vPortExitCritical>

    return xReturn;
 8005884:	68fb      	ldr	r3, [r7, #12]
}
 8005886:	4618      	mov	r0, r3
 8005888:	3710      	adds	r7, #16
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}

0800588e <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 800588e:	b580      	push	{r7, lr}
 8005890:	b084      	sub	sp, #16
 8005892:	af00      	add	r7, sp, #0
 8005894:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8005896:	f002 f96d 	bl	8007b74 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058a2:	429a      	cmp	r2, r3
 80058a4:	d102      	bne.n	80058ac <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80058a6:	2301      	movs	r3, #1
 80058a8:	60fb      	str	r3, [r7, #12]
 80058aa:	e001      	b.n	80058b0 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80058ac:	2300      	movs	r3, #0
 80058ae:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80058b0:	f002 f992 	bl	8007bd8 <vPortExitCritical>

    return xReturn;
 80058b4:	68fb      	ldr	r3, [r7, #12]
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	3710      	adds	r7, #16
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}

080058be <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
 80058be:	b480      	push	{r7}
 80058c0:	b087      	sub	sp, #28
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    Queue_t * const pxQueue = xQueue;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueIsQueueFullFromISR( xQueue );

    configASSERT( pxQueue );
 80058ca:	693b      	ldr	r3, [r7, #16]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d10b      	bne.n	80058e8 <xQueueIsQueueFullFromISR+0x2a>
    __asm volatile
 80058d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058d4:	f383 8811 	msr	BASEPRI, r3
 80058d8:	f3bf 8f6f 	isb	sy
 80058dc:	f3bf 8f4f 	dsb	sy
 80058e0:	60fb      	str	r3, [r7, #12]
}
 80058e2:	bf00      	nop
 80058e4:	bf00      	nop
 80058e6:	e7fd      	b.n	80058e4 <xQueueIsQueueFullFromISR+0x26>

    if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058f0:	429a      	cmp	r2, r3
 80058f2:	d102      	bne.n	80058fa <xQueueIsQueueFullFromISR+0x3c>
    {
        xReturn = pdTRUE;
 80058f4:	2301      	movs	r3, #1
 80058f6:	617b      	str	r3, [r7, #20]
 80058f8:	e001      	b.n	80058fe <xQueueIsQueueFullFromISR+0x40>
    }
    else
    {
        xReturn = pdFALSE;
 80058fa:	2300      	movs	r3, #0
 80058fc:	617b      	str	r3, [r7, #20]
    }

    traceRETURN_xQueueIsQueueFullFromISR( xReturn );

    return xReturn;
 80058fe:	697b      	ldr	r3, [r7, #20]
}
 8005900:	4618      	mov	r0, r3
 8005902:	371c      	adds	r7, #28
 8005904:	46bd      	mov	sp, r7
 8005906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590a:	4770      	bx	lr

0800590c <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 800590c:	b480      	push	{r7}
 800590e:	b087      	sub	sp, #28
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
 8005914:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8005916:	2300      	movs	r3, #0
 8005918:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d10b      	bne.n	8005938 <vQueueAddToRegistry+0x2c>
    __asm volatile
 8005920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005924:	f383 8811 	msr	BASEPRI, r3
 8005928:	f3bf 8f6f 	isb	sy
 800592c:	f3bf 8f4f 	dsb	sy
 8005930:	60fb      	str	r3, [r7, #12]
}
 8005932:	bf00      	nop
 8005934:	bf00      	nop
 8005936:	e7fd      	b.n	8005934 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d024      	beq.n	8005988 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800593e:	2300      	movs	r3, #0
 8005940:	617b      	str	r3, [r7, #20]
 8005942:	e01e      	b.n	8005982 <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8005944:	4a18      	ldr	r2, [pc, #96]	@ (80059a8 <vQueueAddToRegistry+0x9c>)
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	00db      	lsls	r3, r3, #3
 800594a:	4413      	add	r3, r2
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	687a      	ldr	r2, [r7, #4]
 8005950:	429a      	cmp	r2, r3
 8005952:	d105      	bne.n	8005960 <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	00db      	lsls	r3, r3, #3
 8005958:	4a13      	ldr	r2, [pc, #76]	@ (80059a8 <vQueueAddToRegistry+0x9c>)
 800595a:	4413      	add	r3, r2
 800595c:	613b      	str	r3, [r7, #16]
                    break;
 800595e:	e013      	b.n	8005988 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8005960:	693b      	ldr	r3, [r7, #16]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d10a      	bne.n	800597c <vQueueAddToRegistry+0x70>
 8005966:	4a10      	ldr	r2, [pc, #64]	@ (80059a8 <vQueueAddToRegistry+0x9c>)
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d104      	bne.n	800597c <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	00db      	lsls	r3, r3, #3
 8005976:	4a0c      	ldr	r2, [pc, #48]	@ (80059a8 <vQueueAddToRegistry+0x9c>)
 8005978:	4413      	add	r3, r2
 800597a:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	3301      	adds	r3, #1
 8005980:	617b      	str	r3, [r7, #20]
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	2b07      	cmp	r3, #7
 8005986:	d9dd      	bls.n	8005944 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d005      	beq.n	800599a <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	683a      	ldr	r2, [r7, #0]
 8005992:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	687a      	ldr	r2, [r7, #4]
 8005998:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
    }
 800599a:	bf00      	nop
 800599c:	371c      	adds	r7, #28
 800599e:	46bd      	mov	sp, r7
 80059a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a4:	4770      	bx	lr
 80059a6:	bf00      	nop
 80059a8:	200001e4 	.word	0x200001e4

080059ac <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b086      	sub	sp, #24
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	60f8      	str	r0, [r7, #12]
 80059b4:	60b9      	str	r1, [r7, #8]
 80059b6:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80059bc:	f002 f8da 	bl	8007b74 <vPortEnterCritical>
 80059c0:	697b      	ldr	r3, [r7, #20]
 80059c2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80059c6:	b25b      	sxtb	r3, r3
 80059c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059cc:	d103      	bne.n	80059d6 <vQueueWaitForMessageRestricted+0x2a>
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	2200      	movs	r2, #0
 80059d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80059dc:	b25b      	sxtb	r3, r3
 80059de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059e2:	d103      	bne.n	80059ec <vQueueWaitForMessageRestricted+0x40>
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	2200      	movs	r2, #0
 80059e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80059ec:	f002 f8f4 	bl	8007bd8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d106      	bne.n	8005a06 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	3324      	adds	r3, #36	@ 0x24
 80059fc:	687a      	ldr	r2, [r7, #4]
 80059fe:	68b9      	ldr	r1, [r7, #8]
 8005a00:	4618      	mov	r0, r3
 8005a02:	f000 fced 	bl	80063e0 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8005a06:	6978      	ldr	r0, [r7, #20]
 8005a08:	f7ff fed9 	bl	80057be <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 8005a0c:	bf00      	nop
 8005a0e:	3718      	adds	r7, #24
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}

08005a14 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b08a      	sub	sp, #40	@ 0x28
 8005a18:	af04      	add	r7, sp, #16
 8005a1a:	60f8      	str	r0, [r7, #12]
 8005a1c:	60b9      	str	r1, [r7, #8]
 8005a1e:	607a      	str	r2, [r7, #4]
 8005a20:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	009b      	lsls	r3, r3, #2
 8005a26:	4618      	mov	r0, r3
 8005a28:	f002 f9ca 	bl	8007dc0 <pvPortMalloc>
 8005a2c:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8005a2e:	693b      	ldr	r3, [r7, #16]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d013      	beq.n	8005a5c <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8005a34:	2058      	movs	r0, #88	@ 0x58
 8005a36:	f002 f9c3 	bl	8007dc0 <pvPortMalloc>
 8005a3a:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d008      	beq.n	8005a54 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8005a42:	2258      	movs	r2, #88	@ 0x58
 8005a44:	2100      	movs	r1, #0
 8005a46:	6978      	ldr	r0, [r7, #20]
 8005a48:	f002 fd6f 	bl	800852a <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	693a      	ldr	r2, [r7, #16]
 8005a50:	631a      	str	r2, [r3, #48]	@ 0x30
 8005a52:	e005      	b.n	8005a60 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8005a54:	6938      	ldr	r0, [r7, #16]
 8005a56:	f002 fae5 	bl	8008024 <vPortFree>
 8005a5a:	e001      	b.n	8005a60 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d00d      	beq.n	8005a82 <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005a66:	2300      	movs	r3, #0
 8005a68:	9303      	str	r3, [sp, #12]
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	9302      	str	r3, [sp, #8]
 8005a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a70:	9301      	str	r3, [sp, #4]
 8005a72:	6a3b      	ldr	r3, [r7, #32]
 8005a74:	9300      	str	r3, [sp, #0]
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	687a      	ldr	r2, [r7, #4]
 8005a7a:	68b9      	ldr	r1, [r7, #8]
 8005a7c:	68f8      	ldr	r0, [r7, #12]
 8005a7e:	f000 f828 	bl	8005ad2 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8005a82:	697b      	ldr	r3, [r7, #20]
    }
 8005a84:	4618      	mov	r0, r3
 8005a86:	3718      	adds	r7, #24
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}

08005a8c <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b088      	sub	sp, #32
 8005a90:	af02      	add	r7, sp, #8
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	60b9      	str	r1, [r7, #8]
 8005a96:	607a      	str	r2, [r7, #4]
 8005a98:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8005a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a9c:	9301      	str	r3, [sp, #4]
 8005a9e:	6a3b      	ldr	r3, [r7, #32]
 8005aa0:	9300      	str	r3, [sp, #0]
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	687a      	ldr	r2, [r7, #4]
 8005aa6:	68b9      	ldr	r1, [r7, #8]
 8005aa8:	68f8      	ldr	r0, [r7, #12]
 8005aaa:	f7ff ffb3 	bl	8005a14 <prvCreateTask>
 8005aae:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d005      	beq.n	8005ac2 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8005ab6:	6938      	ldr	r0, [r7, #16]
 8005ab8:	f000 f89c 	bl	8005bf4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8005abc:	2301      	movs	r3, #1
 8005abe:	617b      	str	r3, [r7, #20]
 8005ac0:	e002      	b.n	8005ac8 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005ac2:	f04f 33ff 	mov.w	r3, #4294967295
 8005ac6:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 8005ac8:	697b      	ldr	r3, [r7, #20]
    }
 8005aca:	4618      	mov	r0, r3
 8005acc:	3718      	adds	r7, #24
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}

08005ad2 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8005ad2:	b580      	push	{r7, lr}
 8005ad4:	b088      	sub	sp, #32
 8005ad6:	af00      	add	r7, sp, #0
 8005ad8:	60f8      	str	r0, [r7, #12]
 8005ada:	60b9      	str	r1, [r7, #8]
 8005adc:	607a      	str	r2, [r7, #4]
 8005ade:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 8005ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	009b      	lsls	r3, r3, #2
 8005ae8:	461a      	mov	r2, r3
 8005aea:	21a5      	movs	r1, #165	@ 0xa5
 8005aec:	f002 fd1d 	bl	800852a <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8005af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005afa:	3b01      	subs	r3, #1
 8005afc:	009b      	lsls	r3, r3, #2
 8005afe:	4413      	add	r3, r2
 8005b00:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8005b02:	69bb      	ldr	r3, [r7, #24]
 8005b04:	f023 0307 	bic.w	r3, r3, #7
 8005b08:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 8005b0a:	69bb      	ldr	r3, [r7, #24]
 8005b0c:	f003 0307 	and.w	r3, r3, #7
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00b      	beq.n	8005b2c <prvInitialiseNewTask+0x5a>
    __asm volatile
 8005b14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b18:	f383 8811 	msr	BASEPRI, r3
 8005b1c:	f3bf 8f6f 	isb	sy
 8005b20:	f3bf 8f4f 	dsb	sy
 8005b24:	617b      	str	r3, [r7, #20]
}
 8005b26:	bf00      	nop
 8005b28:	bf00      	nop
 8005b2a:	e7fd      	b.n	8005b28 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d01e      	beq.n	8005b70 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005b32:	2300      	movs	r3, #0
 8005b34:	61fb      	str	r3, [r7, #28]
 8005b36:	e012      	b.n	8005b5e <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005b38:	68ba      	ldr	r2, [r7, #8]
 8005b3a:	69fb      	ldr	r3, [r7, #28]
 8005b3c:	4413      	add	r3, r2
 8005b3e:	7819      	ldrb	r1, [r3, #0]
 8005b40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b42:	69fb      	ldr	r3, [r7, #28]
 8005b44:	4413      	add	r3, r2
 8005b46:	3334      	adds	r3, #52	@ 0x34
 8005b48:	460a      	mov	r2, r1
 8005b4a:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8005b4c:	68ba      	ldr	r2, [r7, #8]
 8005b4e:	69fb      	ldr	r3, [r7, #28]
 8005b50:	4413      	add	r3, r2
 8005b52:	781b      	ldrb	r3, [r3, #0]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d006      	beq.n	8005b66 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005b58:	69fb      	ldr	r3, [r7, #28]
 8005b5a:	3301      	adds	r3, #1
 8005b5c:	61fb      	str	r3, [r7, #28]
 8005b5e:	69fb      	ldr	r3, [r7, #28]
 8005b60:	2b09      	cmp	r3, #9
 8005b62:	d9e9      	bls.n	8005b38 <prvInitialiseNewTask+0x66>
 8005b64:	e000      	b.n	8005b68 <prvInitialiseNewTask+0x96>
            {
                break;
 8005b66:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8005b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8005b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b72:	2b04      	cmp	r3, #4
 8005b74:	d90b      	bls.n	8005b8e <prvInitialiseNewTask+0xbc>
    __asm volatile
 8005b76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b7a:	f383 8811 	msr	BASEPRI, r3
 8005b7e:	f3bf 8f6f 	isb	sy
 8005b82:	f3bf 8f4f 	dsb	sy
 8005b86:	613b      	str	r3, [r7, #16]
}
 8005b88:	bf00      	nop
 8005b8a:	bf00      	nop
 8005b8c:	e7fd      	b.n	8005b8a <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b90:	2b04      	cmp	r3, #4
 8005b92:	d901      	bls.n	8005b98 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005b94:	2304      	movs	r3, #4
 8005b96:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8005b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b9c:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8005b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ba0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ba2:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ba6:	3304      	adds	r3, #4
 8005ba8:	4618      	mov	r0, r3
 8005baa:	f7ff f8b1 	bl	8004d10 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bb0:	3318      	adds	r3, #24
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f7ff f8ac 	bl	8004d10 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bbc:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8005bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bc0:	f1c3 0205 	rsb	r2, r3, #5
 8005bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bc6:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bcc:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005bce:	683a      	ldr	r2, [r7, #0]
 8005bd0:	68f9      	ldr	r1, [r7, #12]
 8005bd2:	69b8      	ldr	r0, [r7, #24]
 8005bd4:	f001 fe50 	bl	8007878 <pxPortInitialiseStack>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bdc:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8005bde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d002      	beq.n	8005bea <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005be6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005be8:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8005bea:	bf00      	nop
 8005bec:	3720      	adds	r7, #32
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}
	...

08005bf4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b084      	sub	sp, #16
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8005bfc:	f001 ffba 	bl	8007b74 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8005c00:	4b41      	ldr	r3, [pc, #260]	@ (8005d08 <prvAddNewTaskToReadyList+0x114>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	3301      	adds	r3, #1
 8005c06:	4a40      	ldr	r2, [pc, #256]	@ (8005d08 <prvAddNewTaskToReadyList+0x114>)
 8005c08:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8005c0a:	4b40      	ldr	r3, [pc, #256]	@ (8005d0c <prvAddNewTaskToReadyList+0x118>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d109      	bne.n	8005c26 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 8005c12:	4a3e      	ldr	r2, [pc, #248]	@ (8005d0c <prvAddNewTaskToReadyList+0x118>)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005c18:	4b3b      	ldr	r3, [pc, #236]	@ (8005d08 <prvAddNewTaskToReadyList+0x114>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	2b01      	cmp	r3, #1
 8005c1e:	d110      	bne.n	8005c42 <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8005c20:	f000 fda0 	bl	8006764 <prvInitialiseTaskLists>
 8005c24:	e00d      	b.n	8005c42 <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8005c26:	4b3a      	ldr	r3, [pc, #232]	@ (8005d10 <prvAddNewTaskToReadyList+0x11c>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d109      	bne.n	8005c42 <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005c2e:	4b37      	ldr	r3, [pc, #220]	@ (8005d0c <prvAddNewTaskToReadyList+0x118>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d802      	bhi.n	8005c42 <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8005c3c:	4a33      	ldr	r2, [pc, #204]	@ (8005d0c <prvAddNewTaskToReadyList+0x118>)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8005c42:	4b34      	ldr	r3, [pc, #208]	@ (8005d14 <prvAddNewTaskToReadyList+0x120>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	3301      	adds	r3, #1
 8005c48:	4a32      	ldr	r2, [pc, #200]	@ (8005d14 <prvAddNewTaskToReadyList+0x120>)
 8005c4a:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005c4c:	4b31      	ldr	r3, [pc, #196]	@ (8005d14 <prvAddNewTaskToReadyList+0x120>)
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	641a      	str	r2, [r3, #64]	@ 0x40
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c58:	2201      	movs	r2, #1
 8005c5a:	409a      	lsls	r2, r3
 8005c5c:	4b2e      	ldr	r3, [pc, #184]	@ (8005d18 <prvAddNewTaskToReadyList+0x124>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4313      	orrs	r3, r2
 8005c62:	4a2d      	ldr	r2, [pc, #180]	@ (8005d18 <prvAddNewTaskToReadyList+0x124>)
 8005c64:	6013      	str	r3, [r2, #0]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c6a:	492c      	ldr	r1, [pc, #176]	@ (8005d1c <prvAddNewTaskToReadyList+0x128>)
 8005c6c:	4613      	mov	r3, r2
 8005c6e:	009b      	lsls	r3, r3, #2
 8005c70:	4413      	add	r3, r2
 8005c72:	009b      	lsls	r3, r3, #2
 8005c74:	440b      	add	r3, r1
 8005c76:	3304      	adds	r3, #4
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	60fb      	str	r3, [r7, #12]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	68fa      	ldr	r2, [r7, #12]
 8005c80:	609a      	str	r2, [r3, #8]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	689a      	ldr	r2, [r3, #8]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	60da      	str	r2, [r3, #12]
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	687a      	ldr	r2, [r7, #4]
 8005c90:	3204      	adds	r2, #4
 8005c92:	605a      	str	r2, [r3, #4]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	1d1a      	adds	r2, r3, #4
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	609a      	str	r2, [r3, #8]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ca0:	4613      	mov	r3, r2
 8005ca2:	009b      	lsls	r3, r3, #2
 8005ca4:	4413      	add	r3, r2
 8005ca6:	009b      	lsls	r3, r3, #2
 8005ca8:	4a1c      	ldr	r2, [pc, #112]	@ (8005d1c <prvAddNewTaskToReadyList+0x128>)
 8005caa:	441a      	add	r2, r3
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	615a      	str	r2, [r3, #20]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cb4:	4919      	ldr	r1, [pc, #100]	@ (8005d1c <prvAddNewTaskToReadyList+0x128>)
 8005cb6:	4613      	mov	r3, r2
 8005cb8:	009b      	lsls	r3, r3, #2
 8005cba:	4413      	add	r3, r2
 8005cbc:	009b      	lsls	r3, r3, #2
 8005cbe:	440b      	add	r3, r1
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	687a      	ldr	r2, [r7, #4]
 8005cc4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005cc6:	1c59      	adds	r1, r3, #1
 8005cc8:	4814      	ldr	r0, [pc, #80]	@ (8005d1c <prvAddNewTaskToReadyList+0x128>)
 8005cca:	4613      	mov	r3, r2
 8005ccc:	009b      	lsls	r3, r3, #2
 8005cce:	4413      	add	r3, r2
 8005cd0:	009b      	lsls	r3, r3, #2
 8005cd2:	4403      	add	r3, r0
 8005cd4:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8005cd6:	f001 ff7f 	bl	8007bd8 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8005cda:	4b0d      	ldr	r3, [pc, #52]	@ (8005d10 <prvAddNewTaskToReadyList+0x11c>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d00e      	beq.n	8005d00 <prvAddNewTaskToReadyList+0x10c>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8005ce2:	4b0a      	ldr	r3, [pc, #40]	@ (8005d0c <prvAddNewTaskToReadyList+0x118>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cec:	429a      	cmp	r2, r3
 8005cee:	d207      	bcs.n	8005d00 <prvAddNewTaskToReadyList+0x10c>
 8005cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8005d20 <prvAddNewTaskToReadyList+0x12c>)
 8005cf2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cf6:	601a      	str	r2, [r3, #0]
 8005cf8:	f3bf 8f4f 	dsb	sy
 8005cfc:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8005d00:	bf00      	nop
 8005d02:	3710      	adds	r7, #16
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}
 8005d08:	200002fc 	.word	0x200002fc
 8005d0c:	20000224 	.word	0x20000224
 8005d10:	20000308 	.word	0x20000308
 8005d14:	20000318 	.word	0x20000318
 8005d18:	20000304 	.word	0x20000304
 8005d1c:	20000228 	.word	0x20000228
 8005d20:	e000ed04 	.word	0xe000ed04

08005d24 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b08a      	sub	sp, #40	@ 0x28
 8005d28:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8005d32:	2300      	movs	r3, #0
 8005d34:	617b      	str	r3, [r7, #20]
 8005d36:	e011      	b.n	8005d5c <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8005d38:	4a1c      	ldr	r2, [pc, #112]	@ (8005dac <prvCreateIdleTasks+0x88>)
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	4413      	add	r3, r2
 8005d3e:	7819      	ldrb	r1, [r3, #0]
 8005d40:	1d3a      	adds	r2, r7, #4
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	4413      	add	r3, r2
 8005d46:	460a      	mov	r2, r1
 8005d48:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8005d4a:	1d3a      	adds	r2, r7, #4
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	4413      	add	r3, r2
 8005d50:	781b      	ldrb	r3, [r3, #0]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d006      	beq.n	8005d64 <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	3301      	adds	r3, #1
 8005d5a:	617b      	str	r3, [r7, #20]
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	2b09      	cmp	r3, #9
 8005d60:	ddea      	ble.n	8005d38 <prvCreateIdleTasks+0x14>
 8005d62:	e000      	b.n	8005d66 <prvCreateIdleTasks+0x42>
        {
            break;
 8005d64:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8005d66:	2300      	movs	r3, #0
 8005d68:	61bb      	str	r3, [r7, #24]
 8005d6a:	e015      	b.n	8005d98 <prvCreateIdleTasks+0x74>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8005d6c:	4b10      	ldr	r3, [pc, #64]	@ (8005db0 <prvCreateIdleTasks+0x8c>)
 8005d6e:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 8005d70:	69bb      	ldr	r3, [r7, #24]
 8005d72:	009b      	lsls	r3, r3, #2
 8005d74:	4a0f      	ldr	r2, [pc, #60]	@ (8005db4 <prvCreateIdleTasks+0x90>)
 8005d76:	4413      	add	r3, r2
 8005d78:	1d39      	adds	r1, r7, #4
 8005d7a:	9301      	str	r3, [sp, #4]
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	9300      	str	r3, [sp, #0]
 8005d80:	2300      	movs	r3, #0
 8005d82:	2282      	movs	r2, #130	@ 0x82
 8005d84:	6938      	ldr	r0, [r7, #16]
 8005d86:	f7ff fe81 	bl	8005a8c <xTaskCreate>
 8005d8a:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8005d8c:	69fb      	ldr	r3, [r7, #28]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d006      	beq.n	8005da0 <prvCreateIdleTasks+0x7c>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8005d92:	69bb      	ldr	r3, [r7, #24]
 8005d94:	3301      	adds	r3, #1
 8005d96:	61bb      	str	r3, [r7, #24]
 8005d98:	69bb      	ldr	r3, [r7, #24]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	dde6      	ble.n	8005d6c <prvCreateIdleTasks+0x48>
 8005d9e:	e000      	b.n	8005da2 <prvCreateIdleTasks+0x7e>
        {
            break;
 8005da0:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8005da2:	69fb      	ldr	r3, [r7, #28]
}
 8005da4:	4618      	mov	r0, r3
 8005da6:	3720      	adds	r7, #32
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}
 8005dac:	080098a8 	.word	0x080098a8
 8005db0:	08006735 	.word	0x08006735
 8005db4:	20000320 	.word	0x20000320

08005db8 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b084      	sub	sp, #16
 8005dbc:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8005dbe:	f7ff ffb1 	bl	8005d24 <prvCreateIdleTasks>
 8005dc2:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	2b01      	cmp	r3, #1
 8005dc8:	d102      	bne.n	8005dd0 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8005dca:	f001 f9c9 	bl	8007160 <xTimerCreateTimerTask>
 8005dce:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d116      	bne.n	8005e04 <vTaskStartScheduler+0x4c>
    __asm volatile
 8005dd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dda:	f383 8811 	msr	BASEPRI, r3
 8005dde:	f3bf 8f6f 	isb	sy
 8005de2:	f3bf 8f4f 	dsb	sy
 8005de6:	60bb      	str	r3, [r7, #8]
}
 8005de8:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8005dea:	4b11      	ldr	r3, [pc, #68]	@ (8005e30 <vTaskStartScheduler+0x78>)
 8005dec:	f04f 32ff 	mov.w	r2, #4294967295
 8005df0:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8005df2:	4b10      	ldr	r3, [pc, #64]	@ (8005e34 <vTaskStartScheduler+0x7c>)
 8005df4:	2201      	movs	r2, #1
 8005df6:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005df8:	4b0f      	ldr	r3, [pc, #60]	@ (8005e38 <vTaskStartScheduler+0x80>)
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8005dfe:	f001 fdc9 	bl	8007994 <xPortStartScheduler>
 8005e02:	e00f      	b.n	8005e24 <vTaskStartScheduler+0x6c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e0a:	d10b      	bne.n	8005e24 <vTaskStartScheduler+0x6c>
    __asm volatile
 8005e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e10:	f383 8811 	msr	BASEPRI, r3
 8005e14:	f3bf 8f6f 	isb	sy
 8005e18:	f3bf 8f4f 	dsb	sy
 8005e1c:	607b      	str	r3, [r7, #4]
}
 8005e1e:	bf00      	nop
 8005e20:	bf00      	nop
 8005e22:	e7fd      	b.n	8005e20 <vTaskStartScheduler+0x68>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8005e24:	4b05      	ldr	r3, [pc, #20]	@ (8005e3c <vTaskStartScheduler+0x84>)
 8005e26:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 8005e28:	bf00      	nop
 8005e2a:	3710      	adds	r7, #16
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	bd80      	pop	{r7, pc}
 8005e30:	2000031c 	.word	0x2000031c
 8005e34:	20000308 	.word	0x20000308
 8005e38:	20000300 	.word	0x20000300
 8005e3c:	080098d8 	.word	0x080098d8

08005e40 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005e40:	b480      	push	{r7}
 8005e42:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8005e44:	4b04      	ldr	r3, [pc, #16]	@ (8005e58 <vTaskSuspendAll+0x18>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	3301      	adds	r3, #1
 8005e4a:	4a03      	ldr	r2, [pc, #12]	@ (8005e58 <vTaskSuspendAll+0x18>)
 8005e4c:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 8005e4e:	bf00      	nop
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr
 8005e58:	20000324 	.word	0x20000324

08005e5c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b088      	sub	sp, #32
 8005e60:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8005e62:	2300      	movs	r3, #0
 8005e64:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8005e66:	2300      	movs	r3, #0
 8005e68:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 8005e6a:	f001 fe83 	bl	8007b74 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 8005e6e:	2300      	movs	r3, #0
 8005e70:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 8005e72:	4b75      	ldr	r3, [pc, #468]	@ (8006048 <xTaskResumeAll+0x1ec>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d10b      	bne.n	8005e92 <xTaskResumeAll+0x36>
    __asm volatile
 8005e7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e7e:	f383 8811 	msr	BASEPRI, r3
 8005e82:	f3bf 8f6f 	isb	sy
 8005e86:	f3bf 8f4f 	dsb	sy
 8005e8a:	603b      	str	r3, [r7, #0]
}
 8005e8c:	bf00      	nop
 8005e8e:	bf00      	nop
 8005e90:	e7fd      	b.n	8005e8e <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8005e92:	4b6d      	ldr	r3, [pc, #436]	@ (8006048 <xTaskResumeAll+0x1ec>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	3b01      	subs	r3, #1
 8005e98:	4a6b      	ldr	r2, [pc, #428]	@ (8006048 <xTaskResumeAll+0x1ec>)
 8005e9a:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8005e9c:	4b6a      	ldr	r3, [pc, #424]	@ (8006048 <xTaskResumeAll+0x1ec>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	f040 80ca 	bne.w	800603a <xTaskResumeAll+0x1de>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005ea6:	4b69      	ldr	r3, [pc, #420]	@ (800604c <xTaskResumeAll+0x1f0>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	f000 80c5 	beq.w	800603a <xTaskResumeAll+0x1de>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005eb0:	e08e      	b.n	8005fd0 <xTaskResumeAll+0x174>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005eb2:	4b67      	ldr	r3, [pc, #412]	@ (8006050 <xTaskResumeAll+0x1f4>)
 8005eb4:	68db      	ldr	r3, [r3, #12]
 8005eb6:	68db      	ldr	r3, [r3, #12]
 8005eb8:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8005eba:	69fb      	ldr	r3, [r7, #28]
 8005ebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ebe:	60fb      	str	r3, [r7, #12]
 8005ec0:	69fb      	ldr	r3, [r7, #28]
 8005ec2:	69db      	ldr	r3, [r3, #28]
 8005ec4:	69fa      	ldr	r2, [r7, #28]
 8005ec6:	6a12      	ldr	r2, [r2, #32]
 8005ec8:	609a      	str	r2, [r3, #8]
 8005eca:	69fb      	ldr	r3, [r7, #28]
 8005ecc:	6a1b      	ldr	r3, [r3, #32]
 8005ece:	69fa      	ldr	r2, [r7, #28]
 8005ed0:	69d2      	ldr	r2, [r2, #28]
 8005ed2:	605a      	str	r2, [r3, #4]
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	685a      	ldr	r2, [r3, #4]
 8005ed8:	69fb      	ldr	r3, [r7, #28]
 8005eda:	3318      	adds	r3, #24
 8005edc:	429a      	cmp	r2, r3
 8005ede:	d103      	bne.n	8005ee8 <xTaskResumeAll+0x8c>
 8005ee0:	69fb      	ldr	r3, [r7, #28]
 8005ee2:	6a1a      	ldr	r2, [r3, #32]
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	605a      	str	r2, [r3, #4]
 8005ee8:	69fb      	ldr	r3, [r7, #28]
 8005eea:	2200      	movs	r2, #0
 8005eec:	629a      	str	r2, [r3, #40]	@ 0x28
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	1e5a      	subs	r2, r3, #1
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8005ef8:	69fb      	ldr	r3, [r7, #28]
 8005efa:	695b      	ldr	r3, [r3, #20]
 8005efc:	60bb      	str	r3, [r7, #8]
 8005efe:	69fb      	ldr	r3, [r7, #28]
 8005f00:	689b      	ldr	r3, [r3, #8]
 8005f02:	69fa      	ldr	r2, [r7, #28]
 8005f04:	68d2      	ldr	r2, [r2, #12]
 8005f06:	609a      	str	r2, [r3, #8]
 8005f08:	69fb      	ldr	r3, [r7, #28]
 8005f0a:	68db      	ldr	r3, [r3, #12]
 8005f0c:	69fa      	ldr	r2, [r7, #28]
 8005f0e:	6892      	ldr	r2, [r2, #8]
 8005f10:	605a      	str	r2, [r3, #4]
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	685a      	ldr	r2, [r3, #4]
 8005f16:	69fb      	ldr	r3, [r7, #28]
 8005f18:	3304      	adds	r3, #4
 8005f1a:	429a      	cmp	r2, r3
 8005f1c:	d103      	bne.n	8005f26 <xTaskResumeAll+0xca>
 8005f1e:	69fb      	ldr	r3, [r7, #28]
 8005f20:	68da      	ldr	r2, [r3, #12]
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	605a      	str	r2, [r3, #4]
 8005f26:	69fb      	ldr	r3, [r7, #28]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	615a      	str	r2, [r3, #20]
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	1e5a      	subs	r2, r3, #1
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 8005f36:	69fb      	ldr	r3, [r7, #28]
 8005f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	409a      	lsls	r2, r3
 8005f3e:	4b45      	ldr	r3, [pc, #276]	@ (8006054 <xTaskResumeAll+0x1f8>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	4313      	orrs	r3, r2
 8005f44:	4a43      	ldr	r2, [pc, #268]	@ (8006054 <xTaskResumeAll+0x1f8>)
 8005f46:	6013      	str	r3, [r2, #0]
 8005f48:	69fb      	ldr	r3, [r7, #28]
 8005f4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f4c:	4942      	ldr	r1, [pc, #264]	@ (8006058 <xTaskResumeAll+0x1fc>)
 8005f4e:	4613      	mov	r3, r2
 8005f50:	009b      	lsls	r3, r3, #2
 8005f52:	4413      	add	r3, r2
 8005f54:	009b      	lsls	r3, r3, #2
 8005f56:	440b      	add	r3, r1
 8005f58:	3304      	adds	r3, #4
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	607b      	str	r3, [r7, #4]
 8005f5e:	69fb      	ldr	r3, [r7, #28]
 8005f60:	687a      	ldr	r2, [r7, #4]
 8005f62:	609a      	str	r2, [r3, #8]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	689a      	ldr	r2, [r3, #8]
 8005f68:	69fb      	ldr	r3, [r7, #28]
 8005f6a:	60da      	str	r2, [r3, #12]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	689b      	ldr	r3, [r3, #8]
 8005f70:	69fa      	ldr	r2, [r7, #28]
 8005f72:	3204      	adds	r2, #4
 8005f74:	605a      	str	r2, [r3, #4]
 8005f76:	69fb      	ldr	r3, [r7, #28]
 8005f78:	1d1a      	adds	r2, r3, #4
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	609a      	str	r2, [r3, #8]
 8005f7e:	69fb      	ldr	r3, [r7, #28]
 8005f80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f82:	4613      	mov	r3, r2
 8005f84:	009b      	lsls	r3, r3, #2
 8005f86:	4413      	add	r3, r2
 8005f88:	009b      	lsls	r3, r3, #2
 8005f8a:	4a33      	ldr	r2, [pc, #204]	@ (8006058 <xTaskResumeAll+0x1fc>)
 8005f8c:	441a      	add	r2, r3
 8005f8e:	69fb      	ldr	r3, [r7, #28]
 8005f90:	615a      	str	r2, [r3, #20]
 8005f92:	69fb      	ldr	r3, [r7, #28]
 8005f94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f96:	4930      	ldr	r1, [pc, #192]	@ (8006058 <xTaskResumeAll+0x1fc>)
 8005f98:	4613      	mov	r3, r2
 8005f9a:	009b      	lsls	r3, r3, #2
 8005f9c:	4413      	add	r3, r2
 8005f9e:	009b      	lsls	r3, r3, #2
 8005fa0:	440b      	add	r3, r1
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	69fa      	ldr	r2, [r7, #28]
 8005fa6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005fa8:	1c59      	adds	r1, r3, #1
 8005faa:	482b      	ldr	r0, [pc, #172]	@ (8006058 <xTaskResumeAll+0x1fc>)
 8005fac:	4613      	mov	r3, r2
 8005fae:	009b      	lsls	r3, r3, #2
 8005fb0:	4413      	add	r3, r2
 8005fb2:	009b      	lsls	r3, r3, #2
 8005fb4:	4403      	add	r3, r0
 8005fb6:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005fb8:	69fb      	ldr	r3, [r7, #28]
 8005fba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fbc:	4b27      	ldr	r3, [pc, #156]	@ (800605c <xTaskResumeAll+0x200>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fc2:	429a      	cmp	r2, r3
 8005fc4:	d904      	bls.n	8005fd0 <xTaskResumeAll+0x174>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8005fc6:	4a26      	ldr	r2, [pc, #152]	@ (8006060 <xTaskResumeAll+0x204>)
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	2101      	movs	r1, #1
 8005fcc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005fd0:	4b1f      	ldr	r3, [pc, #124]	@ (8006050 <xTaskResumeAll+0x1f4>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	f47f af6c 	bne.w	8005eb2 <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8005fda:	69fb      	ldr	r3, [r7, #28]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d001      	beq.n	8005fe4 <xTaskResumeAll+0x188>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8005fe0:	f000 fc3e 	bl	8006860 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005fe4:	4b1f      	ldr	r3, [pc, #124]	@ (8006064 <xTaskResumeAll+0x208>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d012      	beq.n	8006016 <xTaskResumeAll+0x1ba>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8005ff0:	f000 f858 	bl	80060a4 <xTaskIncrementTick>
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d004      	beq.n	8006004 <xTaskResumeAll+0x1a8>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8005ffa:	4a19      	ldr	r2, [pc, #100]	@ (8006060 <xTaskResumeAll+0x204>)
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	2101      	movs	r1, #1
 8006000:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	3b01      	subs	r3, #1
 8006008:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d1ef      	bne.n	8005ff0 <xTaskResumeAll+0x194>

                            xPendedTicks = 0;
 8006010:	4b14      	ldr	r3, [pc, #80]	@ (8006064 <xTaskResumeAll+0x208>)
 8006012:	2200      	movs	r2, #0
 8006014:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 8006016:	4a12      	ldr	r2, [pc, #72]	@ (8006060 <xTaskResumeAll+0x204>)
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d00b      	beq.n	800603a <xTaskResumeAll+0x1de>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8006022:	2301      	movs	r3, #1
 8006024:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 8006026:	4b0d      	ldr	r3, [pc, #52]	@ (800605c <xTaskResumeAll+0x200>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4b0f      	ldr	r3, [pc, #60]	@ (8006068 <xTaskResumeAll+0x20c>)
 800602c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006030:	601a      	str	r2, [r3, #0]
 8006032:	f3bf 8f4f 	dsb	sy
 8006036:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800603a:	f001 fdcd 	bl	8007bd8 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 800603e:	69bb      	ldr	r3, [r7, #24]
}
 8006040:	4618      	mov	r0, r3
 8006042:	3720      	adds	r7, #32
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}
 8006048:	20000324 	.word	0x20000324
 800604c:	200002fc 	.word	0x200002fc
 8006050:	200002bc 	.word	0x200002bc
 8006054:	20000304 	.word	0x20000304
 8006058:	20000228 	.word	0x20000228
 800605c:	20000224 	.word	0x20000224
 8006060:	20000310 	.word	0x20000310
 8006064:	2000030c 	.word	0x2000030c
 8006068:	e000ed04 	.word	0xe000ed04

0800606c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800606c:	b480      	push	{r7}
 800606e:	b083      	sub	sp, #12
 8006070:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8006072:	4b05      	ldr	r3, [pc, #20]	@ (8006088 <xTaskGetTickCount+0x1c>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );

    return xTicks;
 8006078:	687b      	ldr	r3, [r7, #4]
}
 800607a:	4618      	mov	r0, r3
 800607c:	370c      	adds	r7, #12
 800607e:	46bd      	mov	sp, r7
 8006080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006084:	4770      	bx	lr
 8006086:	bf00      	nop
 8006088:	20000300 	.word	0x20000300

0800608c <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 800608c:	b480      	push	{r7}
 800608e:	af00      	add	r7, sp, #0

    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    traceRETURN_uxTaskGetNumberOfTasks( uxCurrentNumberOfTasks );

    return uxCurrentNumberOfTasks;
 8006090:	4b03      	ldr	r3, [pc, #12]	@ (80060a0 <uxTaskGetNumberOfTasks+0x14>)
 8006092:	681b      	ldr	r3, [r3, #0]
}
 8006094:	4618      	mov	r0, r3
 8006096:	46bd      	mov	sp, r7
 8006098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609c:	4770      	bx	lr
 800609e:	bf00      	nop
 80060a0:	200002fc 	.word	0x200002fc

080060a4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b08a      	sub	sp, #40	@ 0x28
 80060a8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80060aa:	2300      	movs	r3, #0
 80060ac:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80060ae:	4b7f      	ldr	r3, [pc, #508]	@ (80062ac <xTaskIncrementTick+0x208>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	f040 80ef 	bne.w	8006296 <xTaskIncrementTick+0x1f2>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80060b8:	4b7d      	ldr	r3, [pc, #500]	@ (80062b0 <xTaskIncrementTick+0x20c>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	3301      	adds	r3, #1
 80060be:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80060c0:	4a7b      	ldr	r2, [pc, #492]	@ (80062b0 <xTaskIncrementTick+0x20c>)
 80060c2:	6a3b      	ldr	r3, [r7, #32]
 80060c4:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 80060c6:	6a3b      	ldr	r3, [r7, #32]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d121      	bne.n	8006110 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 80060cc:	4b79      	ldr	r3, [pc, #484]	@ (80062b4 <xTaskIncrementTick+0x210>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d00b      	beq.n	80060ee <xTaskIncrementTick+0x4a>
    __asm volatile
 80060d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060da:	f383 8811 	msr	BASEPRI, r3
 80060de:	f3bf 8f6f 	isb	sy
 80060e2:	f3bf 8f4f 	dsb	sy
 80060e6:	607b      	str	r3, [r7, #4]
}
 80060e8:	bf00      	nop
 80060ea:	bf00      	nop
 80060ec:	e7fd      	b.n	80060ea <xTaskIncrementTick+0x46>
 80060ee:	4b71      	ldr	r3, [pc, #452]	@ (80062b4 <xTaskIncrementTick+0x210>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	61fb      	str	r3, [r7, #28]
 80060f4:	4b70      	ldr	r3, [pc, #448]	@ (80062b8 <xTaskIncrementTick+0x214>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a6e      	ldr	r2, [pc, #440]	@ (80062b4 <xTaskIncrementTick+0x210>)
 80060fa:	6013      	str	r3, [r2, #0]
 80060fc:	4a6e      	ldr	r2, [pc, #440]	@ (80062b8 <xTaskIncrementTick+0x214>)
 80060fe:	69fb      	ldr	r3, [r7, #28]
 8006100:	6013      	str	r3, [r2, #0]
 8006102:	4b6e      	ldr	r3, [pc, #440]	@ (80062bc <xTaskIncrementTick+0x218>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	3301      	adds	r3, #1
 8006108:	4a6c      	ldr	r2, [pc, #432]	@ (80062bc <xTaskIncrementTick+0x218>)
 800610a:	6013      	str	r3, [r2, #0]
 800610c:	f000 fba8 	bl	8006860 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8006110:	4b6b      	ldr	r3, [pc, #428]	@ (80062c0 <xTaskIncrementTick+0x21c>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	6a3a      	ldr	r2, [r7, #32]
 8006116:	429a      	cmp	r2, r3
 8006118:	f0c0 80a8 	bcc.w	800626c <xTaskIncrementTick+0x1c8>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800611c:	4b65      	ldr	r3, [pc, #404]	@ (80062b4 <xTaskIncrementTick+0x210>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d104      	bne.n	8006130 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 8006126:	4b66      	ldr	r3, [pc, #408]	@ (80062c0 <xTaskIncrementTick+0x21c>)
 8006128:	f04f 32ff 	mov.w	r2, #4294967295
 800612c:	601a      	str	r2, [r3, #0]
                    break;
 800612e:	e09d      	b.n	800626c <xTaskIncrementTick+0x1c8>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006130:	4b60      	ldr	r3, [pc, #384]	@ (80062b4 <xTaskIncrementTick+0x210>)
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	68db      	ldr	r3, [r3, #12]
 8006136:	68db      	ldr	r3, [r3, #12]
 8006138:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800613a:	69bb      	ldr	r3, [r7, #24]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8006140:	6a3a      	ldr	r2, [r7, #32]
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	429a      	cmp	r2, r3
 8006146:	d203      	bcs.n	8006150 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8006148:	4a5d      	ldr	r2, [pc, #372]	@ (80062c0 <xTaskIncrementTick+0x21c>)
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	6013      	str	r3, [r2, #0]
                        break;
 800614e:	e08d      	b.n	800626c <xTaskIncrementTick+0x1c8>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8006150:	69bb      	ldr	r3, [r7, #24]
 8006152:	695b      	ldr	r3, [r3, #20]
 8006154:	613b      	str	r3, [r7, #16]
 8006156:	69bb      	ldr	r3, [r7, #24]
 8006158:	689b      	ldr	r3, [r3, #8]
 800615a:	69ba      	ldr	r2, [r7, #24]
 800615c:	68d2      	ldr	r2, [r2, #12]
 800615e:	609a      	str	r2, [r3, #8]
 8006160:	69bb      	ldr	r3, [r7, #24]
 8006162:	68db      	ldr	r3, [r3, #12]
 8006164:	69ba      	ldr	r2, [r7, #24]
 8006166:	6892      	ldr	r2, [r2, #8]
 8006168:	605a      	str	r2, [r3, #4]
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	685a      	ldr	r2, [r3, #4]
 800616e:	69bb      	ldr	r3, [r7, #24]
 8006170:	3304      	adds	r3, #4
 8006172:	429a      	cmp	r2, r3
 8006174:	d103      	bne.n	800617e <xTaskIncrementTick+0xda>
 8006176:	69bb      	ldr	r3, [r7, #24]
 8006178:	68da      	ldr	r2, [r3, #12]
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	605a      	str	r2, [r3, #4]
 800617e:	69bb      	ldr	r3, [r7, #24]
 8006180:	2200      	movs	r2, #0
 8006182:	615a      	str	r2, [r3, #20]
 8006184:	693b      	ldr	r3, [r7, #16]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	1e5a      	subs	r2, r3, #1
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800618e:	69bb      	ldr	r3, [r7, #24]
 8006190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006192:	2b00      	cmp	r3, #0
 8006194:	d01e      	beq.n	80061d4 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8006196:	69bb      	ldr	r3, [r7, #24]
 8006198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800619a:	60fb      	str	r3, [r7, #12]
 800619c:	69bb      	ldr	r3, [r7, #24]
 800619e:	69db      	ldr	r3, [r3, #28]
 80061a0:	69ba      	ldr	r2, [r7, #24]
 80061a2:	6a12      	ldr	r2, [r2, #32]
 80061a4:	609a      	str	r2, [r3, #8]
 80061a6:	69bb      	ldr	r3, [r7, #24]
 80061a8:	6a1b      	ldr	r3, [r3, #32]
 80061aa:	69ba      	ldr	r2, [r7, #24]
 80061ac:	69d2      	ldr	r2, [r2, #28]
 80061ae:	605a      	str	r2, [r3, #4]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	685a      	ldr	r2, [r3, #4]
 80061b4:	69bb      	ldr	r3, [r7, #24]
 80061b6:	3318      	adds	r3, #24
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d103      	bne.n	80061c4 <xTaskIncrementTick+0x120>
 80061bc:	69bb      	ldr	r3, [r7, #24]
 80061be:	6a1a      	ldr	r2, [r3, #32]
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	605a      	str	r2, [r3, #4]
 80061c4:	69bb      	ldr	r3, [r7, #24]
 80061c6:	2200      	movs	r2, #0
 80061c8:	629a      	str	r2, [r3, #40]	@ 0x28
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	1e5a      	subs	r2, r3, #1
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80061d4:	69bb      	ldr	r3, [r7, #24]
 80061d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061d8:	2201      	movs	r2, #1
 80061da:	409a      	lsls	r2, r3
 80061dc:	4b39      	ldr	r3, [pc, #228]	@ (80062c4 <xTaskIncrementTick+0x220>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4313      	orrs	r3, r2
 80061e2:	4a38      	ldr	r2, [pc, #224]	@ (80062c4 <xTaskIncrementTick+0x220>)
 80061e4:	6013      	str	r3, [r2, #0]
 80061e6:	69bb      	ldr	r3, [r7, #24]
 80061e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061ea:	4937      	ldr	r1, [pc, #220]	@ (80062c8 <xTaskIncrementTick+0x224>)
 80061ec:	4613      	mov	r3, r2
 80061ee:	009b      	lsls	r3, r3, #2
 80061f0:	4413      	add	r3, r2
 80061f2:	009b      	lsls	r3, r3, #2
 80061f4:	440b      	add	r3, r1
 80061f6:	3304      	adds	r3, #4
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	60bb      	str	r3, [r7, #8]
 80061fc:	69bb      	ldr	r3, [r7, #24]
 80061fe:	68ba      	ldr	r2, [r7, #8]
 8006200:	609a      	str	r2, [r3, #8]
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	689a      	ldr	r2, [r3, #8]
 8006206:	69bb      	ldr	r3, [r7, #24]
 8006208:	60da      	str	r2, [r3, #12]
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	69ba      	ldr	r2, [r7, #24]
 8006210:	3204      	adds	r2, #4
 8006212:	605a      	str	r2, [r3, #4]
 8006214:	69bb      	ldr	r3, [r7, #24]
 8006216:	1d1a      	adds	r2, r3, #4
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	609a      	str	r2, [r3, #8]
 800621c:	69bb      	ldr	r3, [r7, #24]
 800621e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006220:	4613      	mov	r3, r2
 8006222:	009b      	lsls	r3, r3, #2
 8006224:	4413      	add	r3, r2
 8006226:	009b      	lsls	r3, r3, #2
 8006228:	4a27      	ldr	r2, [pc, #156]	@ (80062c8 <xTaskIncrementTick+0x224>)
 800622a:	441a      	add	r2, r3
 800622c:	69bb      	ldr	r3, [r7, #24]
 800622e:	615a      	str	r2, [r3, #20]
 8006230:	69bb      	ldr	r3, [r7, #24]
 8006232:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006234:	4924      	ldr	r1, [pc, #144]	@ (80062c8 <xTaskIncrementTick+0x224>)
 8006236:	4613      	mov	r3, r2
 8006238:	009b      	lsls	r3, r3, #2
 800623a:	4413      	add	r3, r2
 800623c:	009b      	lsls	r3, r3, #2
 800623e:	440b      	add	r3, r1
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	69ba      	ldr	r2, [r7, #24]
 8006244:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006246:	1c59      	adds	r1, r3, #1
 8006248:	481f      	ldr	r0, [pc, #124]	@ (80062c8 <xTaskIncrementTick+0x224>)
 800624a:	4613      	mov	r3, r2
 800624c:	009b      	lsls	r3, r3, #2
 800624e:	4413      	add	r3, r2
 8006250:	009b      	lsls	r3, r3, #2
 8006252:	4403      	add	r3, r0
 8006254:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006256:	69bb      	ldr	r3, [r7, #24]
 8006258:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800625a:	4b1c      	ldr	r3, [pc, #112]	@ (80062cc <xTaskIncrementTick+0x228>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006260:	429a      	cmp	r2, r3
 8006262:	f67f af5b 	bls.w	800611c <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 8006266:	2301      	movs	r3, #1
 8006268:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800626a:	e757      	b.n	800611c <xTaskIncrementTick+0x78>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 800626c:	4b17      	ldr	r3, [pc, #92]	@ (80062cc <xTaskIncrementTick+0x228>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006272:	4915      	ldr	r1, [pc, #84]	@ (80062c8 <xTaskIncrementTick+0x224>)
 8006274:	4613      	mov	r3, r2
 8006276:	009b      	lsls	r3, r3, #2
 8006278:	4413      	add	r3, r2
 800627a:	009b      	lsls	r3, r3, #2
 800627c:	440b      	add	r3, r1
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	2b01      	cmp	r3, #1
 8006282:	d901      	bls.n	8006288 <xTaskIncrementTick+0x1e4>
                {
                    xSwitchRequired = pdTRUE;
 8006284:	2301      	movs	r3, #1
 8006286:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8006288:	4b11      	ldr	r3, [pc, #68]	@ (80062d0 <xTaskIncrementTick+0x22c>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d007      	beq.n	80062a0 <xTaskIncrementTick+0x1fc>
                {
                    xSwitchRequired = pdTRUE;
 8006290:	2301      	movs	r3, #1
 8006292:	627b      	str	r3, [r7, #36]	@ 0x24
 8006294:	e004      	b.n	80062a0 <xTaskIncrementTick+0x1fc>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8006296:	4b0f      	ldr	r3, [pc, #60]	@ (80062d4 <xTaskIncrementTick+0x230>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	3301      	adds	r3, #1
 800629c:	4a0d      	ldr	r2, [pc, #52]	@ (80062d4 <xTaskIncrementTick+0x230>)
 800629e:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 80062a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	3728      	adds	r7, #40	@ 0x28
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bd80      	pop	{r7, pc}
 80062aa:	bf00      	nop
 80062ac:	20000324 	.word	0x20000324
 80062b0:	20000300 	.word	0x20000300
 80062b4:	200002b4 	.word	0x200002b4
 80062b8:	200002b8 	.word	0x200002b8
 80062bc:	20000314 	.word	0x20000314
 80062c0:	2000031c 	.word	0x2000031c
 80062c4:	20000304 	.word	0x20000304
 80062c8:	20000228 	.word	0x20000228
 80062cc:	20000224 	.word	0x20000224
 80062d0:	20000310 	.word	0x20000310
 80062d4:	2000030c 	.word	0x2000030c

080062d8 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 80062d8:	b480      	push	{r7}
 80062da:	b087      	sub	sp, #28
 80062dc:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 80062de:	4b28      	ldr	r3, [pc, #160]	@ (8006380 <vTaskSwitchContext+0xa8>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d003      	beq.n	80062ee <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 80062e6:	4b27      	ldr	r3, [pc, #156]	@ (8006384 <vTaskSwitchContext+0xac>)
 80062e8:	2201      	movs	r2, #1
 80062ea:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 80062ec:	e041      	b.n	8006372 <vTaskSwitchContext+0x9a>
            xYieldPendings[ 0 ] = pdFALSE;
 80062ee:	4b25      	ldr	r3, [pc, #148]	@ (8006384 <vTaskSwitchContext+0xac>)
 80062f0:	2200      	movs	r2, #0
 80062f2:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 80062f4:	4b24      	ldr	r3, [pc, #144]	@ (8006388 <vTaskSwitchContext+0xb0>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	fab3 f383 	clz	r3, r3
 8006300:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 8006302:	7afb      	ldrb	r3, [r7, #11]
 8006304:	f1c3 031f 	rsb	r3, r3, #31
 8006308:	617b      	str	r3, [r7, #20]
 800630a:	4920      	ldr	r1, [pc, #128]	@ (800638c <vTaskSwitchContext+0xb4>)
 800630c:	697a      	ldr	r2, [r7, #20]
 800630e:	4613      	mov	r3, r2
 8006310:	009b      	lsls	r3, r3, #2
 8006312:	4413      	add	r3, r2
 8006314:	009b      	lsls	r3, r3, #2
 8006316:	440b      	add	r3, r1
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d10b      	bne.n	8006336 <vTaskSwitchContext+0x5e>
    __asm volatile
 800631e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006322:	f383 8811 	msr	BASEPRI, r3
 8006326:	f3bf 8f6f 	isb	sy
 800632a:	f3bf 8f4f 	dsb	sy
 800632e:	607b      	str	r3, [r7, #4]
}
 8006330:	bf00      	nop
 8006332:	bf00      	nop
 8006334:	e7fd      	b.n	8006332 <vTaskSwitchContext+0x5a>
 8006336:	697a      	ldr	r2, [r7, #20]
 8006338:	4613      	mov	r3, r2
 800633a:	009b      	lsls	r3, r3, #2
 800633c:	4413      	add	r3, r2
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	4a12      	ldr	r2, [pc, #72]	@ (800638c <vTaskSwitchContext+0xb4>)
 8006342:	4413      	add	r3, r2
 8006344:	613b      	str	r3, [r7, #16]
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	685a      	ldr	r2, [r3, #4]
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	605a      	str	r2, [r3, #4]
 8006350:	693b      	ldr	r3, [r7, #16]
 8006352:	685a      	ldr	r2, [r3, #4]
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	3308      	adds	r3, #8
 8006358:	429a      	cmp	r2, r3
 800635a:	d103      	bne.n	8006364 <vTaskSwitchContext+0x8c>
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	68da      	ldr	r2, [r3, #12]
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	605a      	str	r2, [r3, #4]
 8006364:	693b      	ldr	r3, [r7, #16]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	68db      	ldr	r3, [r3, #12]
 800636a:	4a09      	ldr	r2, [pc, #36]	@ (8006390 <vTaskSwitchContext+0xb8>)
 800636c:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 800636e:	4b08      	ldr	r3, [pc, #32]	@ (8006390 <vTaskSwitchContext+0xb8>)
 8006370:	681b      	ldr	r3, [r3, #0]
    }
 8006372:	bf00      	nop
 8006374:	371c      	adds	r7, #28
 8006376:	46bd      	mov	sp, r7
 8006378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637c:	4770      	bx	lr
 800637e:	bf00      	nop
 8006380:	20000324 	.word	0x20000324
 8006384:	20000310 	.word	0x20000310
 8006388:	20000304 	.word	0x20000304
 800638c:	20000228 	.word	0x20000228
 8006390:	20000224 	.word	0x20000224

08006394 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b084      	sub	sp, #16
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
 800639c:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d10b      	bne.n	80063bc <vTaskPlaceOnEventList+0x28>
    __asm volatile
 80063a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063a8:	f383 8811 	msr	BASEPRI, r3
 80063ac:	f3bf 8f6f 	isb	sy
 80063b0:	f3bf 8f4f 	dsb	sy
 80063b4:	60fb      	str	r3, [r7, #12]
}
 80063b6:	bf00      	nop
 80063b8:	bf00      	nop
 80063ba:	e7fd      	b.n	80063b8 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80063bc:	4b07      	ldr	r3, [pc, #28]	@ (80063dc <vTaskPlaceOnEventList+0x48>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	3318      	adds	r3, #24
 80063c2:	4619      	mov	r1, r3
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f7fe fcb0 	bl	8004d2a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80063ca:	2101      	movs	r1, #1
 80063cc:	6838      	ldr	r0, [r7, #0]
 80063ce:	f000 fe45 	bl	800705c <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
}
 80063d2:	bf00      	nop
 80063d4:	3710      	adds	r7, #16
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}
 80063da:	bf00      	nop
 80063dc:	20000224 	.word	0x20000224

080063e0 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b086      	sub	sp, #24
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	60f8      	str	r0, [r7, #12]
 80063e8:	60b9      	str	r1, [r7, #8]
 80063ea:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d10b      	bne.n	800640a <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 80063f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063f6:	f383 8811 	msr	BASEPRI, r3
 80063fa:	f3bf 8f6f 	isb	sy
 80063fe:	f3bf 8f4f 	dsb	sy
 8006402:	613b      	str	r3, [r7, #16]
}
 8006404:	bf00      	nop
 8006406:	bf00      	nop
 8006408:	e7fd      	b.n	8006406 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	617b      	str	r3, [r7, #20]
 8006410:	4b15      	ldr	r3, [pc, #84]	@ (8006468 <vTaskPlaceOnEventListRestricted+0x88>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	697a      	ldr	r2, [r7, #20]
 8006416:	61da      	str	r2, [r3, #28]
 8006418:	4b13      	ldr	r3, [pc, #76]	@ (8006468 <vTaskPlaceOnEventListRestricted+0x88>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	697a      	ldr	r2, [r7, #20]
 800641e:	6892      	ldr	r2, [r2, #8]
 8006420:	621a      	str	r2, [r3, #32]
 8006422:	4b11      	ldr	r3, [pc, #68]	@ (8006468 <vTaskPlaceOnEventListRestricted+0x88>)
 8006424:	681a      	ldr	r2, [r3, #0]
 8006426:	697b      	ldr	r3, [r7, #20]
 8006428:	689b      	ldr	r3, [r3, #8]
 800642a:	3218      	adds	r2, #24
 800642c:	605a      	str	r2, [r3, #4]
 800642e:	4b0e      	ldr	r3, [pc, #56]	@ (8006468 <vTaskPlaceOnEventListRestricted+0x88>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f103 0218 	add.w	r2, r3, #24
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	609a      	str	r2, [r3, #8]
 800643a:	4b0b      	ldr	r3, [pc, #44]	@ (8006468 <vTaskPlaceOnEventListRestricted+0x88>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	68fa      	ldr	r2, [r7, #12]
 8006440:	629a      	str	r2, [r3, #40]	@ 0x28
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	1c5a      	adds	r2, r3, #1
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d002      	beq.n	8006458 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 8006452:	f04f 33ff 	mov.w	r3, #4294967295
 8006456:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006458:	6879      	ldr	r1, [r7, #4]
 800645a:	68b8      	ldr	r0, [r7, #8]
 800645c:	f000 fdfe 	bl	800705c <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
    }
 8006460:	bf00      	nop
 8006462:	3718      	adds	r7, #24
 8006464:	46bd      	mov	sp, r7
 8006466:	bd80      	pop	{r7, pc}
 8006468:	20000224 	.word	0x20000224

0800646c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800646c:	b480      	push	{r7}
 800646e:	b08b      	sub	sp, #44	@ 0x2c
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	68db      	ldr	r3, [r3, #12]
 8006478:	68db      	ldr	r3, [r3, #12]
 800647a:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 800647c:	6a3b      	ldr	r3, [r7, #32]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d10b      	bne.n	800649a <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 8006482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006486:	f383 8811 	msr	BASEPRI, r3
 800648a:	f3bf 8f6f 	isb	sy
 800648e:	f3bf 8f4f 	dsb	sy
 8006492:	60fb      	str	r3, [r7, #12]
}
 8006494:	bf00      	nop
 8006496:	bf00      	nop
 8006498:	e7fd      	b.n	8006496 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800649a:	6a3b      	ldr	r3, [r7, #32]
 800649c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800649e:	61fb      	str	r3, [r7, #28]
 80064a0:	6a3b      	ldr	r3, [r7, #32]
 80064a2:	69db      	ldr	r3, [r3, #28]
 80064a4:	6a3a      	ldr	r2, [r7, #32]
 80064a6:	6a12      	ldr	r2, [r2, #32]
 80064a8:	609a      	str	r2, [r3, #8]
 80064aa:	6a3b      	ldr	r3, [r7, #32]
 80064ac:	6a1b      	ldr	r3, [r3, #32]
 80064ae:	6a3a      	ldr	r2, [r7, #32]
 80064b0:	69d2      	ldr	r2, [r2, #28]
 80064b2:	605a      	str	r2, [r3, #4]
 80064b4:	69fb      	ldr	r3, [r7, #28]
 80064b6:	685a      	ldr	r2, [r3, #4]
 80064b8:	6a3b      	ldr	r3, [r7, #32]
 80064ba:	3318      	adds	r3, #24
 80064bc:	429a      	cmp	r2, r3
 80064be:	d103      	bne.n	80064c8 <xTaskRemoveFromEventList+0x5c>
 80064c0:	6a3b      	ldr	r3, [r7, #32]
 80064c2:	6a1a      	ldr	r2, [r3, #32]
 80064c4:	69fb      	ldr	r3, [r7, #28]
 80064c6:	605a      	str	r2, [r3, #4]
 80064c8:	6a3b      	ldr	r3, [r7, #32]
 80064ca:	2200      	movs	r2, #0
 80064cc:	629a      	str	r2, [r3, #40]	@ 0x28
 80064ce:	69fb      	ldr	r3, [r7, #28]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	1e5a      	subs	r2, r3, #1
 80064d4:	69fb      	ldr	r3, [r7, #28]
 80064d6:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80064d8:	4b4b      	ldr	r3, [pc, #300]	@ (8006608 <xTaskRemoveFromEventList+0x19c>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d160      	bne.n	80065a2 <xTaskRemoveFromEventList+0x136>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 80064e0:	6a3b      	ldr	r3, [r7, #32]
 80064e2:	695b      	ldr	r3, [r3, #20]
 80064e4:	617b      	str	r3, [r7, #20]
 80064e6:	6a3b      	ldr	r3, [r7, #32]
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	6a3a      	ldr	r2, [r7, #32]
 80064ec:	68d2      	ldr	r2, [r2, #12]
 80064ee:	609a      	str	r2, [r3, #8]
 80064f0:	6a3b      	ldr	r3, [r7, #32]
 80064f2:	68db      	ldr	r3, [r3, #12]
 80064f4:	6a3a      	ldr	r2, [r7, #32]
 80064f6:	6892      	ldr	r2, [r2, #8]
 80064f8:	605a      	str	r2, [r3, #4]
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	685a      	ldr	r2, [r3, #4]
 80064fe:	6a3b      	ldr	r3, [r7, #32]
 8006500:	3304      	adds	r3, #4
 8006502:	429a      	cmp	r2, r3
 8006504:	d103      	bne.n	800650e <xTaskRemoveFromEventList+0xa2>
 8006506:	6a3b      	ldr	r3, [r7, #32]
 8006508:	68da      	ldr	r2, [r3, #12]
 800650a:	697b      	ldr	r3, [r7, #20]
 800650c:	605a      	str	r2, [r3, #4]
 800650e:	6a3b      	ldr	r3, [r7, #32]
 8006510:	2200      	movs	r2, #0
 8006512:	615a      	str	r2, [r3, #20]
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	1e5a      	subs	r2, r3, #1
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800651e:	6a3b      	ldr	r3, [r7, #32]
 8006520:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006522:	2201      	movs	r2, #1
 8006524:	409a      	lsls	r2, r3
 8006526:	4b39      	ldr	r3, [pc, #228]	@ (800660c <xTaskRemoveFromEventList+0x1a0>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4313      	orrs	r3, r2
 800652c:	4a37      	ldr	r2, [pc, #220]	@ (800660c <xTaskRemoveFromEventList+0x1a0>)
 800652e:	6013      	str	r3, [r2, #0]
 8006530:	6a3b      	ldr	r3, [r7, #32]
 8006532:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006534:	4936      	ldr	r1, [pc, #216]	@ (8006610 <xTaskRemoveFromEventList+0x1a4>)
 8006536:	4613      	mov	r3, r2
 8006538:	009b      	lsls	r3, r3, #2
 800653a:	4413      	add	r3, r2
 800653c:	009b      	lsls	r3, r3, #2
 800653e:	440b      	add	r3, r1
 8006540:	3304      	adds	r3, #4
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	613b      	str	r3, [r7, #16]
 8006546:	6a3b      	ldr	r3, [r7, #32]
 8006548:	693a      	ldr	r2, [r7, #16]
 800654a:	609a      	str	r2, [r3, #8]
 800654c:	693b      	ldr	r3, [r7, #16]
 800654e:	689a      	ldr	r2, [r3, #8]
 8006550:	6a3b      	ldr	r3, [r7, #32]
 8006552:	60da      	str	r2, [r3, #12]
 8006554:	693b      	ldr	r3, [r7, #16]
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	6a3a      	ldr	r2, [r7, #32]
 800655a:	3204      	adds	r2, #4
 800655c:	605a      	str	r2, [r3, #4]
 800655e:	6a3b      	ldr	r3, [r7, #32]
 8006560:	1d1a      	adds	r2, r3, #4
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	609a      	str	r2, [r3, #8]
 8006566:	6a3b      	ldr	r3, [r7, #32]
 8006568:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800656a:	4613      	mov	r3, r2
 800656c:	009b      	lsls	r3, r3, #2
 800656e:	4413      	add	r3, r2
 8006570:	009b      	lsls	r3, r3, #2
 8006572:	4a27      	ldr	r2, [pc, #156]	@ (8006610 <xTaskRemoveFromEventList+0x1a4>)
 8006574:	441a      	add	r2, r3
 8006576:	6a3b      	ldr	r3, [r7, #32]
 8006578:	615a      	str	r2, [r3, #20]
 800657a:	6a3b      	ldr	r3, [r7, #32]
 800657c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800657e:	4924      	ldr	r1, [pc, #144]	@ (8006610 <xTaskRemoveFromEventList+0x1a4>)
 8006580:	4613      	mov	r3, r2
 8006582:	009b      	lsls	r3, r3, #2
 8006584:	4413      	add	r3, r2
 8006586:	009b      	lsls	r3, r3, #2
 8006588:	440b      	add	r3, r1
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	6a3a      	ldr	r2, [r7, #32]
 800658e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006590:	1c59      	adds	r1, r3, #1
 8006592:	481f      	ldr	r0, [pc, #124]	@ (8006610 <xTaskRemoveFromEventList+0x1a4>)
 8006594:	4613      	mov	r3, r2
 8006596:	009b      	lsls	r3, r3, #2
 8006598:	4413      	add	r3, r2
 800659a:	009b      	lsls	r3, r3, #2
 800659c:	4403      	add	r3, r0
 800659e:	6019      	str	r1, [r3, #0]
 80065a0:	e01b      	b.n	80065da <xTaskRemoveFromEventList+0x16e>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80065a2:	4b1c      	ldr	r3, [pc, #112]	@ (8006614 <xTaskRemoveFromEventList+0x1a8>)
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	61bb      	str	r3, [r7, #24]
 80065a8:	6a3b      	ldr	r3, [r7, #32]
 80065aa:	69ba      	ldr	r2, [r7, #24]
 80065ac:	61da      	str	r2, [r3, #28]
 80065ae:	69bb      	ldr	r3, [r7, #24]
 80065b0:	689a      	ldr	r2, [r3, #8]
 80065b2:	6a3b      	ldr	r3, [r7, #32]
 80065b4:	621a      	str	r2, [r3, #32]
 80065b6:	69bb      	ldr	r3, [r7, #24]
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	6a3a      	ldr	r2, [r7, #32]
 80065bc:	3218      	adds	r2, #24
 80065be:	605a      	str	r2, [r3, #4]
 80065c0:	6a3b      	ldr	r3, [r7, #32]
 80065c2:	f103 0218 	add.w	r2, r3, #24
 80065c6:	69bb      	ldr	r3, [r7, #24]
 80065c8:	609a      	str	r2, [r3, #8]
 80065ca:	6a3b      	ldr	r3, [r7, #32]
 80065cc:	4a11      	ldr	r2, [pc, #68]	@ (8006614 <xTaskRemoveFromEventList+0x1a8>)
 80065ce:	629a      	str	r2, [r3, #40]	@ 0x28
 80065d0:	4b10      	ldr	r3, [pc, #64]	@ (8006614 <xTaskRemoveFromEventList+0x1a8>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	3301      	adds	r3, #1
 80065d6:	4a0f      	ldr	r2, [pc, #60]	@ (8006614 <xTaskRemoveFromEventList+0x1a8>)
 80065d8:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80065da:	6a3b      	ldr	r3, [r7, #32]
 80065dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065de:	4b0e      	ldr	r3, [pc, #56]	@ (8006618 <xTaskRemoveFromEventList+0x1ac>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d905      	bls.n	80065f4 <xTaskRemoveFromEventList+0x188>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 80065e8:	2301      	movs	r3, #1
 80065ea:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 80065ec:	4b0b      	ldr	r3, [pc, #44]	@ (800661c <xTaskRemoveFromEventList+0x1b0>)
 80065ee:	2201      	movs	r2, #1
 80065f0:	601a      	str	r2, [r3, #0]
 80065f2:	e001      	b.n	80065f8 <xTaskRemoveFromEventList+0x18c>
        }
        else
        {
            xReturn = pdFALSE;
 80065f4:	2300      	movs	r3, #0
 80065f6:	627b      	str	r3, [r7, #36]	@ 0x24
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
    return xReturn;
 80065f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	372c      	adds	r7, #44	@ 0x2c
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr
 8006606:	bf00      	nop
 8006608:	20000324 	.word	0x20000324
 800660c:	20000304 	.word	0x20000304
 8006610:	20000228 	.word	0x20000228
 8006614:	200002bc 	.word	0x200002bc
 8006618:	20000224 	.word	0x20000224
 800661c:	20000310 	.word	0x20000310

08006620 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006620:	b480      	push	{r7}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006628:	4b06      	ldr	r3, [pc, #24]	@ (8006644 <vTaskInternalSetTimeOutState+0x24>)
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8006630:	4b05      	ldr	r3, [pc, #20]	@ (8006648 <vTaskInternalSetTimeOutState+0x28>)
 8006632:	681a      	ldr	r2, [r3, #0]
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
}
 8006638:	bf00      	nop
 800663a:	370c      	adds	r7, #12
 800663c:	46bd      	mov	sp, r7
 800663e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006642:	4770      	bx	lr
 8006644:	20000314 	.word	0x20000314
 8006648:	20000300 	.word	0x20000300

0800664c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b088      	sub	sp, #32
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
 8006654:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d10b      	bne.n	8006674 <xTaskCheckForTimeOut+0x28>
    __asm volatile
 800665c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006660:	f383 8811 	msr	BASEPRI, r3
 8006664:	f3bf 8f6f 	isb	sy
 8006668:	f3bf 8f4f 	dsb	sy
 800666c:	613b      	str	r3, [r7, #16]
}
 800666e:	bf00      	nop
 8006670:	bf00      	nop
 8006672:	e7fd      	b.n	8006670 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d10b      	bne.n	8006692 <xTaskCheckForTimeOut+0x46>
    __asm volatile
 800667a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800667e:	f383 8811 	msr	BASEPRI, r3
 8006682:	f3bf 8f6f 	isb	sy
 8006686:	f3bf 8f4f 	dsb	sy
 800668a:	60fb      	str	r3, [r7, #12]
}
 800668c:	bf00      	nop
 800668e:	bf00      	nop
 8006690:	e7fd      	b.n	800668e <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8006692:	f001 fa6f 	bl	8007b74 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8006696:	4b1f      	ldr	r3, [pc, #124]	@ (8006714 <xTaskCheckForTimeOut+0xc8>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	69ba      	ldr	r2, [r7, #24]
 80066a2:	1ad3      	subs	r3, r2, r3
 80066a4:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066ae:	d102      	bne.n	80066b6 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80066b0:	2300      	movs	r3, #0
 80066b2:	61fb      	str	r3, [r7, #28]
 80066b4:	e026      	b.n	8006704 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681a      	ldr	r2, [r3, #0]
 80066ba:	4b17      	ldr	r3, [pc, #92]	@ (8006718 <xTaskCheckForTimeOut+0xcc>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	429a      	cmp	r2, r3
 80066c0:	d00a      	beq.n	80066d8 <xTaskCheckForTimeOut+0x8c>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	685b      	ldr	r3, [r3, #4]
 80066c6:	69ba      	ldr	r2, [r7, #24]
 80066c8:	429a      	cmp	r2, r3
 80066ca:	d305      	bcc.n	80066d8 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80066cc:	2301      	movs	r3, #1
 80066ce:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	2200      	movs	r2, #0
 80066d4:	601a      	str	r2, [r3, #0]
 80066d6:	e015      	b.n	8006704 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait )
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	697a      	ldr	r2, [r7, #20]
 80066de:	429a      	cmp	r2, r3
 80066e0:	d20b      	bcs.n	80066fa <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	681a      	ldr	r2, [r3, #0]
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	1ad2      	subs	r2, r2, r3
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	f7ff ff96 	bl	8006620 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80066f4:	2300      	movs	r3, #0
 80066f6:	61fb      	str	r3, [r7, #28]
 80066f8:	e004      	b.n	8006704 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	2200      	movs	r2, #0
 80066fe:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8006700:	2301      	movs	r3, #1
 8006702:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8006704:	f001 fa68 	bl	8007bd8 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );

    return xReturn;
 8006708:	69fb      	ldr	r3, [r7, #28]
}
 800670a:	4618      	mov	r0, r3
 800670c:	3720      	adds	r7, #32
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}
 8006712:	bf00      	nop
 8006714:	20000300 	.word	0x20000300
 8006718:	20000314 	.word	0x20000314

0800671c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800671c:	b480      	push	{r7}
 800671e:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 8006720:	4b03      	ldr	r3, [pc, #12]	@ (8006730 <vTaskMissedYield+0x14>)
 8006722:	2201      	movs	r2, #1
 8006724:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
}
 8006726:	bf00      	nop
 8006728:	46bd      	mov	sp, r7
 800672a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672e:	4770      	bx	lr
 8006730:	20000310 	.word	0x20000310

08006734 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b082      	sub	sp, #8
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800673c:	f000 f852 	bl	80067e4 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 8006740:	4b06      	ldr	r3, [pc, #24]	@ (800675c <prvIdleTask+0x28>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	2b01      	cmp	r3, #1
 8006746:	d9f9      	bls.n	800673c <prvIdleTask+0x8>
            {
                taskYIELD();
 8006748:	4b05      	ldr	r3, [pc, #20]	@ (8006760 <prvIdleTask+0x2c>)
 800674a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800674e:	601a      	str	r2, [r3, #0]
 8006750:	f3bf 8f4f 	dsb	sy
 8006754:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8006758:	e7f0      	b.n	800673c <prvIdleTask+0x8>
 800675a:	bf00      	nop
 800675c:	20000228 	.word	0x20000228
 8006760:	e000ed04 	.word	0xe000ed04

08006764 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b082      	sub	sp, #8
 8006768:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800676a:	2300      	movs	r3, #0
 800676c:	607b      	str	r3, [r7, #4]
 800676e:	e00c      	b.n	800678a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006770:	687a      	ldr	r2, [r7, #4]
 8006772:	4613      	mov	r3, r2
 8006774:	009b      	lsls	r3, r3, #2
 8006776:	4413      	add	r3, r2
 8006778:	009b      	lsls	r3, r3, #2
 800677a:	4a12      	ldr	r2, [pc, #72]	@ (80067c4 <prvInitialiseTaskLists+0x60>)
 800677c:	4413      	add	r3, r2
 800677e:	4618      	mov	r0, r3
 8006780:	f7fe faa6 	bl	8004cd0 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	3301      	adds	r3, #1
 8006788:	607b      	str	r3, [r7, #4]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2b04      	cmp	r3, #4
 800678e:	d9ef      	bls.n	8006770 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8006790:	480d      	ldr	r0, [pc, #52]	@ (80067c8 <prvInitialiseTaskLists+0x64>)
 8006792:	f7fe fa9d 	bl	8004cd0 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8006796:	480d      	ldr	r0, [pc, #52]	@ (80067cc <prvInitialiseTaskLists+0x68>)
 8006798:	f7fe fa9a 	bl	8004cd0 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800679c:	480c      	ldr	r0, [pc, #48]	@ (80067d0 <prvInitialiseTaskLists+0x6c>)
 800679e:	f7fe fa97 	bl	8004cd0 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80067a2:	480c      	ldr	r0, [pc, #48]	@ (80067d4 <prvInitialiseTaskLists+0x70>)
 80067a4:	f7fe fa94 	bl	8004cd0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80067a8:	480b      	ldr	r0, [pc, #44]	@ (80067d8 <prvInitialiseTaskLists+0x74>)
 80067aa:	f7fe fa91 	bl	8004cd0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80067ae:	4b0b      	ldr	r3, [pc, #44]	@ (80067dc <prvInitialiseTaskLists+0x78>)
 80067b0:	4a05      	ldr	r2, [pc, #20]	@ (80067c8 <prvInitialiseTaskLists+0x64>)
 80067b2:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80067b4:	4b0a      	ldr	r3, [pc, #40]	@ (80067e0 <prvInitialiseTaskLists+0x7c>)
 80067b6:	4a05      	ldr	r2, [pc, #20]	@ (80067cc <prvInitialiseTaskLists+0x68>)
 80067b8:	601a      	str	r2, [r3, #0]
}
 80067ba:	bf00      	nop
 80067bc:	3708      	adds	r7, #8
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}
 80067c2:	bf00      	nop
 80067c4:	20000228 	.word	0x20000228
 80067c8:	2000028c 	.word	0x2000028c
 80067cc:	200002a0 	.word	0x200002a0
 80067d0:	200002bc 	.word	0x200002bc
 80067d4:	200002d0 	.word	0x200002d0
 80067d8:	200002e8 	.word	0x200002e8
 80067dc:	200002b4 	.word	0x200002b4
 80067e0:	200002b8 	.word	0x200002b8

080067e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b082      	sub	sp, #8
 80067e8:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80067ea:	e019      	b.n	8006820 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 80067ec:	f001 f9c2 	bl	8007b74 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80067f0:	4b10      	ldr	r3, [pc, #64]	@ (8006834 <prvCheckTasksWaitingTermination+0x50>)
 80067f2:	68db      	ldr	r3, [r3, #12]
 80067f4:	68db      	ldr	r3, [r3, #12]
 80067f6:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	3304      	adds	r3, #4
 80067fc:	4618      	mov	r0, r3
 80067fe:	f7fe facd 	bl	8004d9c <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8006802:	4b0d      	ldr	r3, [pc, #52]	@ (8006838 <prvCheckTasksWaitingTermination+0x54>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	3b01      	subs	r3, #1
 8006808:	4a0b      	ldr	r2, [pc, #44]	@ (8006838 <prvCheckTasksWaitingTermination+0x54>)
 800680a:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 800680c:	4b0b      	ldr	r3, [pc, #44]	@ (800683c <prvCheckTasksWaitingTermination+0x58>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	3b01      	subs	r3, #1
 8006812:	4a0a      	ldr	r2, [pc, #40]	@ (800683c <prvCheckTasksWaitingTermination+0x58>)
 8006814:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8006816:	f001 f9df 	bl	8007bd8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f000 f810 	bl	8006840 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006820:	4b06      	ldr	r3, [pc, #24]	@ (800683c <prvCheckTasksWaitingTermination+0x58>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d1e1      	bne.n	80067ec <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8006828:	bf00      	nop
 800682a:	bf00      	nop
 800682c:	3708      	adds	r7, #8
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}
 8006832:	bf00      	nop
 8006834:	200002d0 	.word	0x200002d0
 8006838:	200002fc 	.word	0x200002fc
 800683c:	200002e4 	.word	0x200002e4

08006840 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8006840:	b580      	push	{r7, lr}
 8006842:	b082      	sub	sp, #8
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800684c:	4618      	mov	r0, r3
 800684e:	f001 fbe9 	bl	8008024 <vPortFree>
            vPortFree( pxTCB );
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f001 fbe6 	bl	8008024 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8006858:	bf00      	nop
 800685a:	3708      	adds	r7, #8
 800685c:	46bd      	mov	sp, r7
 800685e:	bd80      	pop	{r7, pc}

08006860 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006860:	b480      	push	{r7}
 8006862:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006864:	4b0a      	ldr	r3, [pc, #40]	@ (8006890 <prvResetNextTaskUnblockTime+0x30>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d104      	bne.n	8006878 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800686e:	4b09      	ldr	r3, [pc, #36]	@ (8006894 <prvResetNextTaskUnblockTime+0x34>)
 8006870:	f04f 32ff 	mov.w	r2, #4294967295
 8006874:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8006876:	e005      	b.n	8006884 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006878:	4b05      	ldr	r3, [pc, #20]	@ (8006890 <prvResetNextTaskUnblockTime+0x30>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	68db      	ldr	r3, [r3, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a04      	ldr	r2, [pc, #16]	@ (8006894 <prvResetNextTaskUnblockTime+0x34>)
 8006882:	6013      	str	r3, [r2, #0]
}
 8006884:	bf00      	nop
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr
 800688e:	bf00      	nop
 8006890:	200002b4 	.word	0x200002b4
 8006894:	2000031c 	.word	0x2000031c

08006898 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8006898:	b480      	push	{r7}
 800689a:	b083      	sub	sp, #12
 800689c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 800689e:	4b0b      	ldr	r3, [pc, #44]	@ (80068cc <xTaskGetSchedulerState+0x34>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d102      	bne.n	80068ac <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80068a6:	2301      	movs	r3, #1
 80068a8:	607b      	str	r3, [r7, #4]
 80068aa:	e008      	b.n	80068be <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80068ac:	4b08      	ldr	r3, [pc, #32]	@ (80068d0 <xTaskGetSchedulerState+0x38>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d102      	bne.n	80068ba <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 80068b4:	2302      	movs	r3, #2
 80068b6:	607b      	str	r3, [r7, #4]
 80068b8:	e001      	b.n	80068be <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 80068ba:	2300      	movs	r3, #0
 80068bc:	607b      	str	r3, [r7, #4]
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );

        return xReturn;
 80068be:	687b      	ldr	r3, [r7, #4]
    }
 80068c0:	4618      	mov	r0, r3
 80068c2:	370c      	adds	r7, #12
 80068c4:	46bd      	mov	sp, r7
 80068c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ca:	4770      	bx	lr
 80068cc:	20000308 	.word	0x20000308
 80068d0:	20000324 	.word	0x20000324

080068d4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b088      	sub	sp, #32
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 80068e0:	2300      	movs	r3, #0
 80068e2:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	f000 8090 	beq.w	8006a0c <xTaskPriorityDisinherit+0x138>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 80068ec:	4b4a      	ldr	r3, [pc, #296]	@ (8006a18 <xTaskPriorityDisinherit+0x144>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	69ba      	ldr	r2, [r7, #24]
 80068f2:	429a      	cmp	r2, r3
 80068f4:	d00b      	beq.n	800690e <xTaskPriorityDisinherit+0x3a>
    __asm volatile
 80068f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068fa:	f383 8811 	msr	BASEPRI, r3
 80068fe:	f3bf 8f6f 	isb	sy
 8006902:	f3bf 8f4f 	dsb	sy
 8006906:	613b      	str	r3, [r7, #16]
}
 8006908:	bf00      	nop
 800690a:	bf00      	nop
 800690c:	e7fd      	b.n	800690a <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 800690e:	69bb      	ldr	r3, [r7, #24]
 8006910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006912:	2b00      	cmp	r3, #0
 8006914:	d10b      	bne.n	800692e <xTaskPriorityDisinherit+0x5a>
    __asm volatile
 8006916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800691a:	f383 8811 	msr	BASEPRI, r3
 800691e:	f3bf 8f6f 	isb	sy
 8006922:	f3bf 8f4f 	dsb	sy
 8006926:	60fb      	str	r3, [r7, #12]
}
 8006928:	bf00      	nop
 800692a:	bf00      	nop
 800692c:	e7fd      	b.n	800692a <xTaskPriorityDisinherit+0x56>
            ( pxTCB->uxMutexesHeld )--;
 800692e:	69bb      	ldr	r3, [r7, #24]
 8006930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006932:	1e5a      	subs	r2, r3, #1
 8006934:	69bb      	ldr	r3, [r7, #24]
 8006936:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006938:	69bb      	ldr	r3, [r7, #24]
 800693a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800693c:	69bb      	ldr	r3, [r7, #24]
 800693e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006940:	429a      	cmp	r2, r3
 8006942:	d063      	beq.n	8006a0c <xTaskPriorityDisinherit+0x138>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006944:	69bb      	ldr	r3, [r7, #24]
 8006946:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006948:	2b00      	cmp	r3, #0
 800694a:	d15f      	bne.n	8006a0c <xTaskPriorityDisinherit+0x138>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800694c:	69bb      	ldr	r3, [r7, #24]
 800694e:	3304      	adds	r3, #4
 8006950:	4618      	mov	r0, r3
 8006952:	f7fe fa23 	bl	8004d9c <uxListRemove>
 8006956:	4603      	mov	r3, r0
 8006958:	2b00      	cmp	r3, #0
 800695a:	d10a      	bne.n	8006972 <xTaskPriorityDisinherit+0x9e>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800695c:	69bb      	ldr	r3, [r7, #24]
 800695e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006960:	2201      	movs	r2, #1
 8006962:	fa02 f303 	lsl.w	r3, r2, r3
 8006966:	43da      	mvns	r2, r3
 8006968:	4b2c      	ldr	r3, [pc, #176]	@ (8006a1c <xTaskPriorityDisinherit+0x148>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4013      	ands	r3, r2
 800696e:	4a2b      	ldr	r2, [pc, #172]	@ (8006a1c <xTaskPriorityDisinherit+0x148>)
 8006970:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006972:	69bb      	ldr	r3, [r7, #24]
 8006974:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006976:	69bb      	ldr	r3, [r7, #24]
 8006978:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 800697a:	69bb      	ldr	r3, [r7, #24]
 800697c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800697e:	f1c3 0205 	rsb	r2, r3, #5
 8006982:	69bb      	ldr	r3, [r7, #24]
 8006984:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8006986:	69bb      	ldr	r3, [r7, #24]
 8006988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800698a:	2201      	movs	r2, #1
 800698c:	409a      	lsls	r2, r3
 800698e:	4b23      	ldr	r3, [pc, #140]	@ (8006a1c <xTaskPriorityDisinherit+0x148>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4313      	orrs	r3, r2
 8006994:	4a21      	ldr	r2, [pc, #132]	@ (8006a1c <xTaskPriorityDisinherit+0x148>)
 8006996:	6013      	str	r3, [r2, #0]
 8006998:	69bb      	ldr	r3, [r7, #24]
 800699a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800699c:	4920      	ldr	r1, [pc, #128]	@ (8006a20 <xTaskPriorityDisinherit+0x14c>)
 800699e:	4613      	mov	r3, r2
 80069a0:	009b      	lsls	r3, r3, #2
 80069a2:	4413      	add	r3, r2
 80069a4:	009b      	lsls	r3, r3, #2
 80069a6:	440b      	add	r3, r1
 80069a8:	3304      	adds	r3, #4
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	617b      	str	r3, [r7, #20]
 80069ae:	69bb      	ldr	r3, [r7, #24]
 80069b0:	697a      	ldr	r2, [r7, #20]
 80069b2:	609a      	str	r2, [r3, #8]
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	689a      	ldr	r2, [r3, #8]
 80069b8:	69bb      	ldr	r3, [r7, #24]
 80069ba:	60da      	str	r2, [r3, #12]
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	689b      	ldr	r3, [r3, #8]
 80069c0:	69ba      	ldr	r2, [r7, #24]
 80069c2:	3204      	adds	r2, #4
 80069c4:	605a      	str	r2, [r3, #4]
 80069c6:	69bb      	ldr	r3, [r7, #24]
 80069c8:	1d1a      	adds	r2, r3, #4
 80069ca:	697b      	ldr	r3, [r7, #20]
 80069cc:	609a      	str	r2, [r3, #8]
 80069ce:	69bb      	ldr	r3, [r7, #24]
 80069d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069d2:	4613      	mov	r3, r2
 80069d4:	009b      	lsls	r3, r3, #2
 80069d6:	4413      	add	r3, r2
 80069d8:	009b      	lsls	r3, r3, #2
 80069da:	4a11      	ldr	r2, [pc, #68]	@ (8006a20 <xTaskPriorityDisinherit+0x14c>)
 80069dc:	441a      	add	r2, r3
 80069de:	69bb      	ldr	r3, [r7, #24]
 80069e0:	615a      	str	r2, [r3, #20]
 80069e2:	69bb      	ldr	r3, [r7, #24]
 80069e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069e6:	490e      	ldr	r1, [pc, #56]	@ (8006a20 <xTaskPriorityDisinherit+0x14c>)
 80069e8:	4613      	mov	r3, r2
 80069ea:	009b      	lsls	r3, r3, #2
 80069ec:	4413      	add	r3, r2
 80069ee:	009b      	lsls	r3, r3, #2
 80069f0:	440b      	add	r3, r1
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	69ba      	ldr	r2, [r7, #24]
 80069f6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80069f8:	1c59      	adds	r1, r3, #1
 80069fa:	4809      	ldr	r0, [pc, #36]	@ (8006a20 <xTaskPriorityDisinherit+0x14c>)
 80069fc:	4613      	mov	r3, r2
 80069fe:	009b      	lsls	r3, r3, #2
 8006a00:	4413      	add	r3, r2
 8006a02:	009b      	lsls	r3, r3, #2
 8006a04:	4403      	add	r3, r0
 8006a06:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8006a08:	2301      	movs	r3, #1
 8006a0a:	61fb      	str	r3, [r7, #28]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );

        return xReturn;
 8006a0c:	69fb      	ldr	r3, [r7, #28]
    }
 8006a0e:	4618      	mov	r0, r3
 8006a10:	3720      	adds	r7, #32
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}
 8006a16:	bf00      	nop
 8006a18:	20000224 	.word	0x20000224
 8006a1c:	20000304 	.word	0x20000304
 8006a20:	20000228 	.word	0x20000228

08006a24 <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWaitOn,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b088      	sub	sp, #32
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	60f8      	str	r0, [r7, #12]
 8006a2c:	60b9      	str	r1, [r7, #8]
 8006a2e:	607a      	str	r2, [r7, #4]
 8006a30:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn, xAlreadyYielded, xShouldBlock = pdFALSE;
 8006a32:	2300      	movs	r3, #0
 8006a34:	61bb      	str	r3, [r7, #24]

        traceENTER_xTaskGenericNotifyWait( uxIndexToWaitOn, ulBitsToClearOnEntry, ulBitsToClearOnExit, pulNotificationValue, xTicksToWait );

        configASSERT( uxIndexToWaitOn < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d00b      	beq.n	8006a54 <xTaskGenericNotifyWait+0x30>
    __asm volatile
 8006a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a40:	f383 8811 	msr	BASEPRI, r3
 8006a44:	f3bf 8f6f 	isb	sy
 8006a48:	f3bf 8f4f 	dsb	sy
 8006a4c:	613b      	str	r3, [r7, #16]
}
 8006a4e:	bf00      	nop
 8006a50:	bf00      	nop
 8006a52:	e7fd      	b.n	8006a50 <xTaskGenericNotifyWait+0x2c>

        /* We suspend the scheduler here as prvAddCurrentTaskToDelayedList is a
         * non-deterministic operation. */
        vTaskSuspendAll();
 8006a54:	f7ff f9f4 	bl	8005e40 <vTaskSuspendAll>
        {
            /* We MUST enter a critical section to atomically check and update the
             * task notification value. If we do not do so, a notification from
             * an ISR will get lost. */
            taskENTER_CRITICAL();
 8006a58:	f001 f88c 	bl	8007b74 <vPortEnterCritical>
            {
                /* Only block if a notification is not already pending. */
                if( pxCurrentTCB->ucNotifyState[ uxIndexToWaitOn ] != taskNOTIFICATION_RECEIVED )
 8006a5c:	4b38      	ldr	r3, [pc, #224]	@ (8006b40 <xTaskGenericNotifyWait+0x11c>)
 8006a5e:	681a      	ldr	r2, [r3, #0]
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	4413      	add	r3, r2
 8006a64:	3354      	adds	r3, #84	@ 0x54
 8006a66:	781b      	ldrb	r3, [r3, #0]
 8006a68:	b2db      	uxtb	r3, r3
 8006a6a:	2b02      	cmp	r3, #2
 8006a6c:	d018      	beq.n	8006aa0 <xTaskGenericNotifyWait+0x7c>
                {
                    /* Clear bits in the task's notification value as bits may get
                     * set by the notifying task or interrupt. This can be used
                     * to clear the value to zero. */
                    pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ] &= ~ulBitsToClearOnEntry;
 8006a6e:	4b34      	ldr	r3, [pc, #208]	@ (8006b40 <xTaskGenericNotifyWait+0x11c>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	68fa      	ldr	r2, [r7, #12]
 8006a74:	3214      	adds	r2, #20
 8006a76:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006a7a:	68ba      	ldr	r2, [r7, #8]
 8006a7c:	43d2      	mvns	r2, r2
 8006a7e:	4011      	ands	r1, r2
 8006a80:	68fa      	ldr	r2, [r7, #12]
 8006a82:	3214      	adds	r2, #20
 8006a84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                    /* Mark this task as waiting for a notification. */
                    pxCurrentTCB->ucNotifyState[ uxIndexToWaitOn ] = taskWAITING_NOTIFICATION;
 8006a88:	4b2d      	ldr	r3, [pc, #180]	@ (8006b40 <xTaskGenericNotifyWait+0x11c>)
 8006a8a:	681a      	ldr	r2, [r3, #0]
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	4413      	add	r3, r2
 8006a90:	3354      	adds	r3, #84	@ 0x54
 8006a92:	2201      	movs	r2, #1
 8006a94:	701a      	strb	r2, [r3, #0]

                    if( xTicksToWait > ( TickType_t ) 0 )
 8006a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d001      	beq.n	8006aa0 <xTaskGenericNotifyWait+0x7c>
                    {
                        xShouldBlock = pdTRUE;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	61bb      	str	r3, [r7, #24]
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            taskEXIT_CRITICAL();
 8006aa0:	f001 f89a 	bl	8007bd8 <vPortExitCritical>

            /* We are now out of the critical section but the scheduler is still
             * suspended, so we are safe to do non-deterministic operations such
             * as prvAddCurrentTaskToDelayedList. */
            if( xShouldBlock == pdTRUE )
 8006aa4:	69bb      	ldr	r3, [r7, #24]
 8006aa6:	2b01      	cmp	r3, #1
 8006aa8:	d103      	bne.n	8006ab2 <xTaskGenericNotifyWait+0x8e>
            {
                traceTASK_NOTIFY_WAIT_BLOCK( uxIndexToWaitOn );
                prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006aaa:	2101      	movs	r1, #1
 8006aac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006aae:	f000 fad5 	bl	800705c <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 8006ab2:	f7ff f9d3 	bl	8005e5c <xTaskResumeAll>
 8006ab6:	6178      	str	r0, [r7, #20]

        /* Force a reschedule if xTaskResumeAll has not already done so. */
        if( ( xShouldBlock == pdTRUE ) && ( xAlreadyYielded == pdFALSE ) )
 8006ab8:	69bb      	ldr	r3, [r7, #24]
 8006aba:	2b01      	cmp	r3, #1
 8006abc:	d10a      	bne.n	8006ad4 <xTaskGenericNotifyWait+0xb0>
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d107      	bne.n	8006ad4 <xTaskGenericNotifyWait+0xb0>
        {
            taskYIELD_WITHIN_API();
 8006ac4:	4b1f      	ldr	r3, [pc, #124]	@ (8006b44 <xTaskGenericNotifyWait+0x120>)
 8006ac6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006aca:	601a      	str	r2, [r3, #0]
 8006acc:	f3bf 8f4f 	dsb	sy
 8006ad0:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        taskENTER_CRITICAL();
 8006ad4:	f001 f84e 	bl	8007b74 <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT( uxIndexToWaitOn );

            if( pulNotificationValue != NULL )
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d007      	beq.n	8006aee <xTaskGenericNotifyWait+0xca>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ];
 8006ade:	4b18      	ldr	r3, [pc, #96]	@ (8006b40 <xTaskGenericNotifyWait+0x11c>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	68fa      	ldr	r2, [r7, #12]
 8006ae4:	3214      	adds	r2, #20
 8006ae6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWaitOn ] != taskNOTIFICATION_RECEIVED )
 8006aee:	4b14      	ldr	r3, [pc, #80]	@ (8006b40 <xTaskGenericNotifyWait+0x11c>)
 8006af0:	681a      	ldr	r2, [r3, #0]
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	4413      	add	r3, r2
 8006af6:	3354      	adds	r3, #84	@ 0x54
 8006af8:	781b      	ldrb	r3, [r3, #0]
 8006afa:	b2db      	uxtb	r3, r3
 8006afc:	2b02      	cmp	r3, #2
 8006afe:	d002      	beq.n	8006b06 <xTaskGenericNotifyWait+0xe2>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 8006b00:	2300      	movs	r3, #0
 8006b02:	61fb      	str	r3, [r7, #28]
 8006b04:	e00e      	b.n	8006b24 <xTaskGenericNotifyWait+0x100>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ] &= ~ulBitsToClearOnExit;
 8006b06:	4b0e      	ldr	r3, [pc, #56]	@ (8006b40 <xTaskGenericNotifyWait+0x11c>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	68fa      	ldr	r2, [r7, #12]
 8006b0c:	3214      	adds	r2, #20
 8006b0e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006b12:	687a      	ldr	r2, [r7, #4]
 8006b14:	43d2      	mvns	r2, r2
 8006b16:	4011      	ands	r1, r2
 8006b18:	68fa      	ldr	r2, [r7, #12]
 8006b1a:	3214      	adds	r2, #20
 8006b1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 8006b20:	2301      	movs	r3, #1
 8006b22:	61fb      	str	r3, [r7, #28]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWaitOn ] = taskNOT_WAITING_NOTIFICATION;
 8006b24:	4b06      	ldr	r3, [pc, #24]	@ (8006b40 <xTaskGenericNotifyWait+0x11c>)
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	4413      	add	r3, r2
 8006b2c:	3354      	adds	r3, #84	@ 0x54
 8006b2e:	2200      	movs	r2, #0
 8006b30:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 8006b32:	f001 f851 	bl	8007bd8 <vPortExitCritical>

        traceRETURN_xTaskGenericNotifyWait( xReturn );

        return xReturn;
 8006b36:	69fb      	ldr	r3, [r7, #28]
    }
 8006b38:	4618      	mov	r0, r3
 8006b3a:	3720      	adds	r7, #32
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bd80      	pop	{r7, pc}
 8006b40:	20000224 	.word	0x20000224
 8006b44:	e000ed04 	.word	0xe000ed04

08006b48 <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b08e      	sub	sp, #56	@ 0x38
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	60f8      	str	r0, [r7, #12]
 8006b50:	60b9      	str	r1, [r7, #8]
 8006b52:	607a      	str	r2, [r7, #4]
 8006b54:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 8006b56:	2301      	movs	r3, #1
 8006b58:	637b      	str	r3, [r7, #52]	@ 0x34
        uint8_t ucOriginalNotifyState;

        traceENTER_xTaskGenericNotify( xTaskToNotify, uxIndexToNotify, ulValue, eAction, pulPreviousNotificationValue );

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d00b      	beq.n	8006b78 <xTaskGenericNotify+0x30>
    __asm volatile
 8006b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b64:	f383 8811 	msr	BASEPRI, r3
 8006b68:	f3bf 8f6f 	isb	sy
 8006b6c:	f3bf 8f4f 	dsb	sy
 8006b70:	623b      	str	r3, [r7, #32]
}
 8006b72:	bf00      	nop
 8006b74:	bf00      	nop
 8006b76:	e7fd      	b.n	8006b74 <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d10b      	bne.n	8006b96 <xTaskGenericNotify+0x4e>
    __asm volatile
 8006b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b82:	f383 8811 	msr	BASEPRI, r3
 8006b86:	f3bf 8f6f 	isb	sy
 8006b8a:	f3bf 8f4f 	dsb	sy
 8006b8e:	61fb      	str	r3, [r7, #28]
}
 8006b90:	bf00      	nop
 8006b92:	bf00      	nop
 8006b94:	e7fd      	b.n	8006b92 <xTaskGenericNotify+0x4a>
        pxTCB = xTaskToNotify;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	633b      	str	r3, [r7, #48]	@ 0x30

        taskENTER_CRITICAL();
 8006b9a:	f000 ffeb 	bl	8007b74 <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 8006b9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d006      	beq.n	8006bb2 <xTaskGenericNotify+0x6a>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8006ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ba6:	68ba      	ldr	r2, [r7, #8]
 8006ba8:	3214      	adds	r2, #20
 8006baa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006bae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006bb0:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8006bb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	4413      	add	r3, r2
 8006bb8:	3354      	adds	r3, #84	@ 0x54
 8006bba:	781b      	ldrb	r3, [r3, #0]
 8006bbc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8006bc0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	4413      	add	r3, r2
 8006bc6:	3354      	adds	r3, #84	@ 0x54
 8006bc8:	2202      	movs	r2, #2
 8006bca:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8006bcc:	78fb      	ldrb	r3, [r7, #3]
 8006bce:	2b04      	cmp	r3, #4
 8006bd0:	d83b      	bhi.n	8006c4a <xTaskGenericNotify+0x102>
 8006bd2:	a201      	add	r2, pc, #4	@ (adr r2, 8006bd8 <xTaskGenericNotify+0x90>)
 8006bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bd8:	08006c6b 	.word	0x08006c6b
 8006bdc:	08006bed 	.word	0x08006bed
 8006be0:	08006c09 	.word	0x08006c09
 8006be4:	08006c21 	.word	0x08006c21
 8006be8:	08006c2f 	.word	0x08006c2f
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8006bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bee:	68ba      	ldr	r2, [r7, #8]
 8006bf0:	3214      	adds	r2, #20
 8006bf2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	ea42 0103 	orr.w	r1, r2, r3
 8006bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bfe:	68ba      	ldr	r2, [r7, #8]
 8006c00:	3214      	adds	r2, #20
 8006c02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8006c06:	e033      	b.n	8006c70 <xTaskGenericNotify+0x128>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8006c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c0a:	68ba      	ldr	r2, [r7, #8]
 8006c0c:	3214      	adds	r2, #20
 8006c0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c12:	1c59      	adds	r1, r3, #1
 8006c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c16:	68ba      	ldr	r2, [r7, #8]
 8006c18:	3214      	adds	r2, #20
 8006c1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8006c1e:	e027      	b.n	8006c70 <xTaskGenericNotify+0x128>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8006c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c22:	68ba      	ldr	r2, [r7, #8]
 8006c24:	3214      	adds	r2, #20
 8006c26:	6879      	ldr	r1, [r7, #4]
 8006c28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8006c2c:	e020      	b.n	8006c70 <xTaskGenericNotify+0x128>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8006c2e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006c32:	2b02      	cmp	r3, #2
 8006c34:	d006      	beq.n	8006c44 <xTaskGenericNotify+0xfc>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8006c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c38:	68ba      	ldr	r2, [r7, #8]
 8006c3a:	3214      	adds	r2, #20
 8006c3c:	6879      	ldr	r1, [r7, #4]
 8006c3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8006c42:	e015      	b.n	8006c70 <xTaskGenericNotify+0x128>
                        xReturn = pdFAIL;
 8006c44:	2300      	movs	r3, #0
 8006c46:	637b      	str	r3, [r7, #52]	@ 0x34
                    break;
 8006c48:	e012      	b.n	8006c70 <xTaskGenericNotify+0x128>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8006c4a:	4b4e      	ldr	r3, [pc, #312]	@ (8006d84 <xTaskGenericNotify+0x23c>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d00d      	beq.n	8006c6e <xTaskGenericNotify+0x126>
    __asm volatile
 8006c52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c56:	f383 8811 	msr	BASEPRI, r3
 8006c5a:	f3bf 8f6f 	isb	sy
 8006c5e:	f3bf 8f4f 	dsb	sy
 8006c62:	61bb      	str	r3, [r7, #24]
}
 8006c64:	bf00      	nop
 8006c66:	bf00      	nop
 8006c68:	e7fd      	b.n	8006c66 <xTaskGenericNotify+0x11e>
                    break;
 8006c6a:	bf00      	nop
 8006c6c:	e000      	b.n	8006c70 <xTaskGenericNotify+0x128>

                    break;
 8006c6e:	bf00      	nop

            traceTASK_NOTIFY( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006c70:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006c74:	2b01      	cmp	r3, #1
 8006c76:	d17e      	bne.n	8006d76 <xTaskGenericNotify+0x22e>
            {
                listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8006c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c7a:	695b      	ldr	r3, [r3, #20]
 8006c7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c80:	689b      	ldr	r3, [r3, #8]
 8006c82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c84:	68d2      	ldr	r2, [r2, #12]
 8006c86:	609a      	str	r2, [r3, #8]
 8006c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c8a:	68db      	ldr	r3, [r3, #12]
 8006c8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c8e:	6892      	ldr	r2, [r2, #8]
 8006c90:	605a      	str	r2, [r3, #4]
 8006c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c94:	685a      	ldr	r2, [r3, #4]
 8006c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c98:	3304      	adds	r3, #4
 8006c9a:	429a      	cmp	r2, r3
 8006c9c:	d103      	bne.n	8006ca6 <xTaskGenericNotify+0x15e>
 8006c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ca0:	68da      	ldr	r2, [r3, #12]
 8006ca2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ca4:	605a      	str	r2, [r3, #4]
 8006ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ca8:	2200      	movs	r2, #0
 8006caa:	615a      	str	r2, [r3, #20]
 8006cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	1e5a      	subs	r2, r3, #1
 8006cb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cb4:	601a      	str	r2, [r3, #0]
                prvAddTaskToReadyList( pxTCB );
 8006cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cba:	2201      	movs	r2, #1
 8006cbc:	409a      	lsls	r2, r3
 8006cbe:	4b32      	ldr	r3, [pc, #200]	@ (8006d88 <xTaskGenericNotify+0x240>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	4a30      	ldr	r2, [pc, #192]	@ (8006d88 <xTaskGenericNotify+0x240>)
 8006cc6:	6013      	str	r3, [r2, #0]
 8006cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ccc:	492f      	ldr	r1, [pc, #188]	@ (8006d8c <xTaskGenericNotify+0x244>)
 8006cce:	4613      	mov	r3, r2
 8006cd0:	009b      	lsls	r3, r3, #2
 8006cd2:	4413      	add	r3, r2
 8006cd4:	009b      	lsls	r3, r3, #2
 8006cd6:	440b      	add	r3, r1
 8006cd8:	3304      	adds	r3, #4
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	627b      	str	r3, [r7, #36]	@ 0x24
 8006cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ce0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ce2:	609a      	str	r2, [r3, #8]
 8006ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ce6:	689a      	ldr	r2, [r3, #8]
 8006ce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cea:	60da      	str	r2, [r3, #12]
 8006cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cee:	689b      	ldr	r3, [r3, #8]
 8006cf0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cf2:	3204      	adds	r2, #4
 8006cf4:	605a      	str	r2, [r3, #4]
 8006cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cf8:	1d1a      	adds	r2, r3, #4
 8006cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cfc:	609a      	str	r2, [r3, #8]
 8006cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d02:	4613      	mov	r3, r2
 8006d04:	009b      	lsls	r3, r3, #2
 8006d06:	4413      	add	r3, r2
 8006d08:	009b      	lsls	r3, r3, #2
 8006d0a:	4a20      	ldr	r2, [pc, #128]	@ (8006d8c <xTaskGenericNotify+0x244>)
 8006d0c:	441a      	add	r2, r3
 8006d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d10:	615a      	str	r2, [r3, #20]
 8006d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d16:	491d      	ldr	r1, [pc, #116]	@ (8006d8c <xTaskGenericNotify+0x244>)
 8006d18:	4613      	mov	r3, r2
 8006d1a:	009b      	lsls	r3, r3, #2
 8006d1c:	4413      	add	r3, r2
 8006d1e:	009b      	lsls	r3, r3, #2
 8006d20:	440b      	add	r3, r1
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d26:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006d28:	1c59      	adds	r1, r3, #1
 8006d2a:	4818      	ldr	r0, [pc, #96]	@ (8006d8c <xTaskGenericNotify+0x244>)
 8006d2c:	4613      	mov	r3, r2
 8006d2e:	009b      	lsls	r3, r3, #2
 8006d30:	4413      	add	r3, r2
 8006d32:	009b      	lsls	r3, r3, #2
 8006d34:	4403      	add	r3, r0
 8006d36:	6019      	str	r1, [r3, #0]

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d00b      	beq.n	8006d58 <xTaskGenericNotify+0x210>
    __asm volatile
 8006d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d44:	f383 8811 	msr	BASEPRI, r3
 8006d48:	f3bf 8f6f 	isb	sy
 8006d4c:	f3bf 8f4f 	dsb	sy
 8006d50:	617b      	str	r3, [r7, #20]
}
 8006d52:	bf00      	nop
 8006d54:	bf00      	nop
 8006d56:	e7fd      	b.n	8006d54 <xTaskGenericNotify+0x20c>
                }
                #endif

                /* Check if the notified task has a priority above the currently
                 * executing task. */
                taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxTCB );
 8006d58:	4b0d      	ldr	r3, [pc, #52]	@ (8006d90 <xTaskGenericNotify+0x248>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d62:	429a      	cmp	r2, r3
 8006d64:	d207      	bcs.n	8006d76 <xTaskGenericNotify+0x22e>
 8006d66:	4b0b      	ldr	r3, [pc, #44]	@ (8006d94 <xTaskGenericNotify+0x24c>)
 8006d68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d6c:	601a      	str	r2, [r3, #0]
 8006d6e:	f3bf 8f4f 	dsb	sy
 8006d72:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8006d76:	f000 ff2f 	bl	8007bd8 <vPortExitCritical>

        traceRETURN_xTaskGenericNotify( xReturn );

        return xReturn;
 8006d7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    }
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3738      	adds	r7, #56	@ 0x38
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}
 8006d84:	20000300 	.word	0x20000300
 8006d88:	20000304 	.word	0x20000304
 8006d8c:	20000228 	.word	0x20000228
 8006d90:	20000224 	.word	0x20000224
 8006d94:	e000ed04 	.word	0xe000ed04

08006d98 <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b092      	sub	sp, #72	@ 0x48
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	60f8      	str	r0, [r7, #12]
 8006da0:	60b9      	str	r1, [r7, #8]
 8006da2:	607a      	str	r2, [r7, #4]
 8006da4:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 8006da6:	2301      	movs	r3, #1
 8006da8:	647b      	str	r3, [r7, #68]	@ 0x44
        UBaseType_t uxSavedInterruptStatus;

        traceENTER_xTaskGenericNotifyFromISR( xTaskToNotify, uxIndexToNotify, ulValue, eAction, pulPreviousNotificationValue, pxHigherPriorityTaskWoken );

        configASSERT( xTaskToNotify );
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d10b      	bne.n	8006dc8 <xTaskGenericNotifyFromISR+0x30>
    __asm volatile
 8006db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006db4:	f383 8811 	msr	BASEPRI, r3
 8006db8:	f3bf 8f6f 	isb	sy
 8006dbc:	f3bf 8f4f 	dsb	sy
 8006dc0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006dc2:	bf00      	nop
 8006dc4:	bf00      	nop
 8006dc6:	e7fd      	b.n	8006dc4 <xTaskGenericNotifyFromISR+0x2c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d00b      	beq.n	8006de6 <xTaskGenericNotifyFromISR+0x4e>
    __asm volatile
 8006dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dd2:	f383 8811 	msr	BASEPRI, r3
 8006dd6:	f3bf 8f6f 	isb	sy
 8006dda:	f3bf 8f4f 	dsb	sy
 8006dde:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006de0:	bf00      	nop
 8006de2:	bf00      	nop
 8006de4:	e7fd      	b.n	8006de2 <xTaskGenericNotifyFromISR+0x4a>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006de6:	f000 ffa9 	bl	8007d3c <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm volatile
 8006dee:	f3ef 8211 	mrs	r2, BASEPRI
 8006df2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006df6:	f383 8811 	msr	BASEPRI, r3
 8006dfa:	f3bf 8f6f 	isb	sy
 8006dfe:	f3bf 8f4f 	dsb	sy
 8006e02:	623a      	str	r2, [r7, #32]
 8006e04:	61fb      	str	r3, [r7, #28]
    return ulOriginalBASEPRI;
 8006e06:	6a3b      	ldr	r3, [r7, #32]

        /* MISRA Ref 4.7.1 [Return value shall be checked] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
        /* coverity[misra_c_2012_directive_4_7_violation] */
        uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8006e08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        {
            if( pulPreviousNotificationValue != NULL )
 8006e0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d006      	beq.n	8006e1e <xTaskGenericNotifyFromISR+0x86>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8006e10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e12:	68ba      	ldr	r2, [r7, #8]
 8006e14:	3214      	adds	r2, #20
 8006e16:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006e1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e1c:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8006e1e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	4413      	add	r3, r2
 8006e24:	3354      	adds	r3, #84	@ 0x54
 8006e26:	781b      	ldrb	r3, [r3, #0]
 8006e28:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8006e2c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	4413      	add	r3, r2
 8006e32:	3354      	adds	r3, #84	@ 0x54
 8006e34:	2202      	movs	r2, #2
 8006e36:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8006e38:	78fb      	ldrb	r3, [r7, #3]
 8006e3a:	2b04      	cmp	r3, #4
 8006e3c:	d83b      	bhi.n	8006eb6 <xTaskGenericNotifyFromISR+0x11e>
 8006e3e:	a201      	add	r2, pc, #4	@ (adr r2, 8006e44 <xTaskGenericNotifyFromISR+0xac>)
 8006e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e44:	08006ed7 	.word	0x08006ed7
 8006e48:	08006e59 	.word	0x08006e59
 8006e4c:	08006e75 	.word	0x08006e75
 8006e50:	08006e8d 	.word	0x08006e8d
 8006e54:	08006e9b 	.word	0x08006e9b
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8006e58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e5a:	68ba      	ldr	r2, [r7, #8]
 8006e5c:	3214      	adds	r2, #20
 8006e5e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	ea42 0103 	orr.w	r1, r2, r3
 8006e68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e6a:	68ba      	ldr	r2, [r7, #8]
 8006e6c:	3214      	adds	r2, #20
 8006e6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8006e72:	e033      	b.n	8006edc <xTaskGenericNotifyFromISR+0x144>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8006e74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e76:	68ba      	ldr	r2, [r7, #8]
 8006e78:	3214      	adds	r2, #20
 8006e7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e7e:	1c59      	adds	r1, r3, #1
 8006e80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e82:	68ba      	ldr	r2, [r7, #8]
 8006e84:	3214      	adds	r2, #20
 8006e86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8006e8a:	e027      	b.n	8006edc <xTaskGenericNotifyFromISR+0x144>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8006e8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e8e:	68ba      	ldr	r2, [r7, #8]
 8006e90:	3214      	adds	r2, #20
 8006e92:	6879      	ldr	r1, [r7, #4]
 8006e94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8006e98:	e020      	b.n	8006edc <xTaskGenericNotifyFromISR+0x144>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8006e9a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8006e9e:	2b02      	cmp	r3, #2
 8006ea0:	d006      	beq.n	8006eb0 <xTaskGenericNotifyFromISR+0x118>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8006ea2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ea4:	68ba      	ldr	r2, [r7, #8]
 8006ea6:	3214      	adds	r2, #20
 8006ea8:	6879      	ldr	r1, [r7, #4]
 8006eaa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8006eae:	e015      	b.n	8006edc <xTaskGenericNotifyFromISR+0x144>
                        xReturn = pdFAIL;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	647b      	str	r3, [r7, #68]	@ 0x44
                    break;
 8006eb4:	e012      	b.n	8006edc <xTaskGenericNotifyFromISR+0x144>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8006eb6:	4b62      	ldr	r3, [pc, #392]	@ (8007040 <xTaskGenericNotifyFromISR+0x2a8>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d00d      	beq.n	8006eda <xTaskGenericNotifyFromISR+0x142>
    __asm volatile
 8006ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec2:	f383 8811 	msr	BASEPRI, r3
 8006ec6:	f3bf 8f6f 	isb	sy
 8006eca:	f3bf 8f4f 	dsb	sy
 8006ece:	61bb      	str	r3, [r7, #24]
}
 8006ed0:	bf00      	nop
 8006ed2:	bf00      	nop
 8006ed4:	e7fd      	b.n	8006ed2 <xTaskGenericNotifyFromISR+0x13a>
                    break;
 8006ed6:	bf00      	nop
 8006ed8:	e000      	b.n	8006edc <xTaskGenericNotifyFromISR+0x144>
                    break;
 8006eda:	bf00      	nop

            traceTASK_NOTIFY_FROM_ISR( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006edc:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	f040 80a1 	bne.w	8007028 <xTaskGenericNotifyFromISR+0x290>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006ee6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d00b      	beq.n	8006f06 <xTaskGenericNotifyFromISR+0x16e>
    __asm volatile
 8006eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ef2:	f383 8811 	msr	BASEPRI, r3
 8006ef6:	f3bf 8f6f 	isb	sy
 8006efa:	f3bf 8f4f 	dsb	sy
 8006efe:	617b      	str	r3, [r7, #20]
}
 8006f00:	bf00      	nop
 8006f02:	bf00      	nop
 8006f04:	e7fd      	b.n	8006f02 <xTaskGenericNotifyFromISR+0x16a>

                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8006f06:	4b4f      	ldr	r3, [pc, #316]	@ (8007044 <xTaskGenericNotifyFromISR+0x2ac>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d160      	bne.n	8006fd0 <xTaskGenericNotifyFromISR+0x238>
                {
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8006f0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f10:	695b      	ldr	r3, [r3, #20]
 8006f12:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f16:	689b      	ldr	r3, [r3, #8]
 8006f18:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006f1a:	68d2      	ldr	r2, [r2, #12]
 8006f1c:	609a      	str	r2, [r3, #8]
 8006f1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f20:	68db      	ldr	r3, [r3, #12]
 8006f22:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006f24:	6892      	ldr	r2, [r2, #8]
 8006f26:	605a      	str	r2, [r3, #4]
 8006f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f2a:	685a      	ldr	r2, [r3, #4]
 8006f2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f2e:	3304      	adds	r3, #4
 8006f30:	429a      	cmp	r2, r3
 8006f32:	d103      	bne.n	8006f3c <xTaskGenericNotifyFromISR+0x1a4>
 8006f34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f36:	68da      	ldr	r2, [r3, #12]
 8006f38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f3a:	605a      	str	r2, [r3, #4]
 8006f3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f3e:	2200      	movs	r2, #0
 8006f40:	615a      	str	r2, [r3, #20]
 8006f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	1e5a      	subs	r2, r3, #1
 8006f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f4a:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8006f4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f50:	2201      	movs	r2, #1
 8006f52:	409a      	lsls	r2, r3
 8006f54:	4b3c      	ldr	r3, [pc, #240]	@ (8007048 <xTaskGenericNotifyFromISR+0x2b0>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	4313      	orrs	r3, r2
 8006f5a:	4a3b      	ldr	r2, [pc, #236]	@ (8007048 <xTaskGenericNotifyFromISR+0x2b0>)
 8006f5c:	6013      	str	r3, [r2, #0]
 8006f5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f62:	493a      	ldr	r1, [pc, #232]	@ (800704c <xTaskGenericNotifyFromISR+0x2b4>)
 8006f64:	4613      	mov	r3, r2
 8006f66:	009b      	lsls	r3, r3, #2
 8006f68:	4413      	add	r3, r2
 8006f6a:	009b      	lsls	r3, r3, #2
 8006f6c:	440b      	add	r3, r1
 8006f6e:	3304      	adds	r3, #4
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f78:	609a      	str	r2, [r3, #8]
 8006f7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f7c:	689a      	ldr	r2, [r3, #8]
 8006f7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f80:	60da      	str	r2, [r3, #12]
 8006f82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f84:	689b      	ldr	r3, [r3, #8]
 8006f86:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006f88:	3204      	adds	r2, #4
 8006f8a:	605a      	str	r2, [r3, #4]
 8006f8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f8e:	1d1a      	adds	r2, r3, #4
 8006f90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f92:	609a      	str	r2, [r3, #8]
 8006f94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f98:	4613      	mov	r3, r2
 8006f9a:	009b      	lsls	r3, r3, #2
 8006f9c:	4413      	add	r3, r2
 8006f9e:	009b      	lsls	r3, r3, #2
 8006fa0:	4a2a      	ldr	r2, [pc, #168]	@ (800704c <xTaskGenericNotifyFromISR+0x2b4>)
 8006fa2:	441a      	add	r2, r3
 8006fa4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fa6:	615a      	str	r2, [r3, #20]
 8006fa8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006faa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fac:	4927      	ldr	r1, [pc, #156]	@ (800704c <xTaskGenericNotifyFromISR+0x2b4>)
 8006fae:	4613      	mov	r3, r2
 8006fb0:	009b      	lsls	r3, r3, #2
 8006fb2:	4413      	add	r3, r2
 8006fb4:	009b      	lsls	r3, r3, #2
 8006fb6:	440b      	add	r3, r1
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006fbc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006fbe:	1c59      	adds	r1, r3, #1
 8006fc0:	4822      	ldr	r0, [pc, #136]	@ (800704c <xTaskGenericNotifyFromISR+0x2b4>)
 8006fc2:	4613      	mov	r3, r2
 8006fc4:	009b      	lsls	r3, r3, #2
 8006fc6:	4413      	add	r3, r2
 8006fc8:	009b      	lsls	r3, r3, #2
 8006fca:	4403      	add	r3, r0
 8006fcc:	6019      	str	r1, [r3, #0]
 8006fce:	e01b      	b.n	8007008 <xTaskGenericNotifyFromISR+0x270>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    listINSERT_END( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8006fd0:	4b1f      	ldr	r3, [pc, #124]	@ (8007050 <xTaskGenericNotifyFromISR+0x2b8>)
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fd8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006fda:	61da      	str	r2, [r3, #28]
 8006fdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fde:	689a      	ldr	r2, [r3, #8]
 8006fe0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fe2:	621a      	str	r2, [r3, #32]
 8006fe4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fe6:	689b      	ldr	r3, [r3, #8]
 8006fe8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006fea:	3218      	adds	r2, #24
 8006fec:	605a      	str	r2, [r3, #4]
 8006fee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ff0:	f103 0218 	add.w	r2, r3, #24
 8006ff4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ff6:	609a      	str	r2, [r3, #8]
 8006ff8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ffa:	4a15      	ldr	r2, [pc, #84]	@ (8007050 <xTaskGenericNotifyFromISR+0x2b8>)
 8006ffc:	629a      	str	r2, [r3, #40]	@ 0x28
 8006ffe:	4b14      	ldr	r3, [pc, #80]	@ (8007050 <xTaskGenericNotifyFromISR+0x2b8>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	3301      	adds	r3, #1
 8007004:	4a12      	ldr	r2, [pc, #72]	@ (8007050 <xTaskGenericNotifyFromISR+0x2b8>)
 8007006:	6013      	str	r3, [r2, #0]
                }

                #if ( configNUMBER_OF_CORES == 1 )
                {
                    if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007008:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800700a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800700c:	4b11      	ldr	r3, [pc, #68]	@ (8007054 <xTaskGenericNotifyFromISR+0x2bc>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007012:	429a      	cmp	r2, r3
 8007014:	d908      	bls.n	8007028 <xTaskGenericNotifyFromISR+0x290>
                    {
                        /* The notified task has a priority above the currently
                         * executing task so a yield is required. */
                        if( pxHigherPriorityTaskWoken != NULL )
 8007016:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007018:	2b00      	cmp	r3, #0
 800701a:	d002      	beq.n	8007022 <xTaskGenericNotifyFromISR+0x28a>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 800701c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800701e:	2201      	movs	r2, #1
 8007020:	601a      	str	r2, [r3, #0]
                        }

                        /* Mark that a yield is pending in case the user is not
                         * using the "xHigherPriorityTaskWoken" parameter to an ISR
                         * safe FreeRTOS function. */
                        xYieldPendings[ 0 ] = pdTRUE;
 8007022:	4b0d      	ldr	r3, [pc, #52]	@ (8007058 <xTaskGenericNotifyFromISR+0x2c0>)
 8007024:	2201      	movs	r2, #1
 8007026:	601a      	str	r2, [r3, #0]
 8007028:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800702a:	613b      	str	r3, [r7, #16]
    __asm volatile
 800702c:	693b      	ldr	r3, [r7, #16]
 800702e:	f383 8811 	msr	BASEPRI, r3
}
 8007032:	bf00      	nop
        }
        taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

        traceRETURN_xTaskGenericNotifyFromISR( xReturn );

        return xReturn;
 8007034:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
    }
 8007036:	4618      	mov	r0, r3
 8007038:	3748      	adds	r7, #72	@ 0x48
 800703a:	46bd      	mov	sp, r7
 800703c:	bd80      	pop	{r7, pc}
 800703e:	bf00      	nop
 8007040:	20000300 	.word	0x20000300
 8007044:	20000324 	.word	0x20000324
 8007048:	20000304 	.word	0x20000304
 800704c:	20000228 	.word	0x20000228
 8007050:	200002bc 	.word	0x200002bc
 8007054:	20000224 	.word	0x20000224
 8007058:	20000310 	.word	0x20000310

0800705c <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b088      	sub	sp, #32
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
 8007064:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8007066:	4b37      	ldr	r3, [pc, #220]	@ (8007144 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 800706c:	4b36      	ldr	r3, [pc, #216]	@ (8007148 <prvAddCurrentTaskToDelayedList+0xec>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8007072:	4b36      	ldr	r3, [pc, #216]	@ (800714c <prvAddCurrentTaskToDelayedList+0xf0>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007078:	4b35      	ldr	r3, [pc, #212]	@ (8007150 <prvAddCurrentTaskToDelayedList+0xf4>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	3304      	adds	r3, #4
 800707e:	4618      	mov	r0, r3
 8007080:	f7fd fe8c 	bl	8004d9c <uxListRemove>
 8007084:	4603      	mov	r3, r0
 8007086:	2b00      	cmp	r3, #0
 8007088:	d10b      	bne.n	80070a2 <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800708a:	4b31      	ldr	r3, [pc, #196]	@ (8007150 <prvAddCurrentTaskToDelayedList+0xf4>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007090:	2201      	movs	r2, #1
 8007092:	fa02 f303 	lsl.w	r3, r2, r3
 8007096:	43da      	mvns	r2, r3
 8007098:	4b2e      	ldr	r3, [pc, #184]	@ (8007154 <prvAddCurrentTaskToDelayedList+0xf8>)
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	4013      	ands	r3, r2
 800709e:	4a2d      	ldr	r2, [pc, #180]	@ (8007154 <prvAddCurrentTaskToDelayedList+0xf8>)
 80070a0:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070a8:	d124      	bne.n	80070f4 <prvAddCurrentTaskToDelayedList+0x98>
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d021      	beq.n	80070f4 <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80070b0:	4b29      	ldr	r3, [pc, #164]	@ (8007158 <prvAddCurrentTaskToDelayedList+0xfc>)
 80070b2:	685b      	ldr	r3, [r3, #4]
 80070b4:	613b      	str	r3, [r7, #16]
 80070b6:	4b26      	ldr	r3, [pc, #152]	@ (8007150 <prvAddCurrentTaskToDelayedList+0xf4>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	693a      	ldr	r2, [r7, #16]
 80070bc:	609a      	str	r2, [r3, #8]
 80070be:	4b24      	ldr	r3, [pc, #144]	@ (8007150 <prvAddCurrentTaskToDelayedList+0xf4>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	693a      	ldr	r2, [r7, #16]
 80070c4:	6892      	ldr	r2, [r2, #8]
 80070c6:	60da      	str	r2, [r3, #12]
 80070c8:	4b21      	ldr	r3, [pc, #132]	@ (8007150 <prvAddCurrentTaskToDelayedList+0xf4>)
 80070ca:	681a      	ldr	r2, [r3, #0]
 80070cc:	693b      	ldr	r3, [r7, #16]
 80070ce:	689b      	ldr	r3, [r3, #8]
 80070d0:	3204      	adds	r2, #4
 80070d2:	605a      	str	r2, [r3, #4]
 80070d4:	4b1e      	ldr	r3, [pc, #120]	@ (8007150 <prvAddCurrentTaskToDelayedList+0xf4>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	1d1a      	adds	r2, r3, #4
 80070da:	693b      	ldr	r3, [r7, #16]
 80070dc:	609a      	str	r2, [r3, #8]
 80070de:	4b1c      	ldr	r3, [pc, #112]	@ (8007150 <prvAddCurrentTaskToDelayedList+0xf4>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	4a1d      	ldr	r2, [pc, #116]	@ (8007158 <prvAddCurrentTaskToDelayedList+0xfc>)
 80070e4:	615a      	str	r2, [r3, #20]
 80070e6:	4b1c      	ldr	r3, [pc, #112]	@ (8007158 <prvAddCurrentTaskToDelayedList+0xfc>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	3301      	adds	r3, #1
 80070ec:	4a1a      	ldr	r2, [pc, #104]	@ (8007158 <prvAddCurrentTaskToDelayedList+0xfc>)
 80070ee:	6013      	str	r3, [r2, #0]
 80070f0:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80070f2:	e022      	b.n	800713a <prvAddCurrentTaskToDelayedList+0xde>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80070f4:	69fa      	ldr	r2, [r7, #28]
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	4413      	add	r3, r2
 80070fa:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80070fc:	4b14      	ldr	r3, [pc, #80]	@ (8007150 <prvAddCurrentTaskToDelayedList+0xf4>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	68fa      	ldr	r2, [r7, #12]
 8007102:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8007104:	68fa      	ldr	r2, [r7, #12]
 8007106:	69fb      	ldr	r3, [r7, #28]
 8007108:	429a      	cmp	r2, r3
 800710a:	d207      	bcs.n	800711c <prvAddCurrentTaskToDelayedList+0xc0>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800710c:	4b10      	ldr	r3, [pc, #64]	@ (8007150 <prvAddCurrentTaskToDelayedList+0xf4>)
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	3304      	adds	r3, #4
 8007112:	4619      	mov	r1, r3
 8007114:	6978      	ldr	r0, [r7, #20]
 8007116:	f7fd fe08 	bl	8004d2a <vListInsert>
}
 800711a:	e00e      	b.n	800713a <prvAddCurrentTaskToDelayedList+0xde>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800711c:	4b0c      	ldr	r3, [pc, #48]	@ (8007150 <prvAddCurrentTaskToDelayedList+0xf4>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	3304      	adds	r3, #4
 8007122:	4619      	mov	r1, r3
 8007124:	69b8      	ldr	r0, [r7, #24]
 8007126:	f7fd fe00 	bl	8004d2a <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800712a:	4b0c      	ldr	r3, [pc, #48]	@ (800715c <prvAddCurrentTaskToDelayedList+0x100>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	68fa      	ldr	r2, [r7, #12]
 8007130:	429a      	cmp	r2, r3
 8007132:	d202      	bcs.n	800713a <prvAddCurrentTaskToDelayedList+0xde>
                    xNextTaskUnblockTime = xTimeToWake;
 8007134:	4a09      	ldr	r2, [pc, #36]	@ (800715c <prvAddCurrentTaskToDelayedList+0x100>)
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	6013      	str	r3, [r2, #0]
}
 800713a:	bf00      	nop
 800713c:	3720      	adds	r7, #32
 800713e:	46bd      	mov	sp, r7
 8007140:	bd80      	pop	{r7, pc}
 8007142:	bf00      	nop
 8007144:	20000300 	.word	0x20000300
 8007148:	200002b4 	.word	0x200002b4
 800714c:	200002b8 	.word	0x200002b8
 8007150:	20000224 	.word	0x20000224
 8007154:	20000304 	.word	0x20000304
 8007158:	200002e8 	.word	0x200002e8
 800715c:	2000031c 	.word	0x2000031c

08007160 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8007160:	b580      	push	{r7, lr}
 8007162:	b084      	sub	sp, #16
 8007164:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8007166:	2300      	movs	r3, #0
 8007168:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800716a:	f000 fb03 	bl	8007774 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800716e:	4b12      	ldr	r3, [pc, #72]	@ (80071b8 <xTimerCreateTimerTask+0x58>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d00b      	beq.n	800718e <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
                #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8007176:	4b11      	ldr	r3, [pc, #68]	@ (80071bc <xTimerCreateTimerTask+0x5c>)
 8007178:	9301      	str	r3, [sp, #4]
 800717a:	2302      	movs	r3, #2
 800717c:	9300      	str	r3, [sp, #0]
 800717e:	2300      	movs	r3, #0
 8007180:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8007184:	490e      	ldr	r1, [pc, #56]	@ (80071c0 <xTimerCreateTimerTask+0x60>)
 8007186:	480f      	ldr	r0, [pc, #60]	@ (80071c4 <xTimerCreateTimerTask+0x64>)
 8007188:	f7fe fc80 	bl	8005a8c <xTaskCreate>
 800718c:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d10b      	bne.n	80071ac <xTimerCreateTimerTask+0x4c>
    __asm volatile
 8007194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007198:	f383 8811 	msr	BASEPRI, r3
 800719c:	f3bf 8f6f 	isb	sy
 80071a0:	f3bf 8f4f 	dsb	sy
 80071a4:	603b      	str	r3, [r7, #0]
}
 80071a6:	bf00      	nop
 80071a8:	bf00      	nop
 80071aa:	e7fd      	b.n	80071a8 <xTimerCreateTimerTask+0x48>

        traceRETURN_xTimerCreateTimerTask( xReturn );

        return xReturn;
 80071ac:	687b      	ldr	r3, [r7, #4]
    }
 80071ae:	4618      	mov	r0, r3
 80071b0:	3708      	adds	r7, #8
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bd80      	pop	{r7, pc}
 80071b6:	bf00      	nop
 80071b8:	20000358 	.word	0x20000358
 80071bc:	2000035c 	.word	0x2000035c
 80071c0:	080098b0 	.word	0x080098b0
 80071c4:	080073c9 	.word	0x080073c9

080071c8 <xTimerCreate>:
        TimerHandle_t xTimerCreate( const char * const pcTimerName,
                                    const TickType_t xTimerPeriodInTicks,
                                    const BaseType_t xAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction )
        {
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b088      	sub	sp, #32
 80071cc:	af02      	add	r7, sp, #8
 80071ce:	60f8      	str	r0, [r7, #12]
 80071d0:	60b9      	str	r1, [r7, #8]
 80071d2:	607a      	str	r2, [r7, #4]
 80071d4:	603b      	str	r3, [r7, #0]
            traceENTER_xTimerCreate( pcTimerName, xTimerPeriodInTicks, xAutoReload, pvTimerID, pxCallbackFunction );

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 80071d6:	202c      	movs	r0, #44	@ 0x2c
 80071d8:	f000 fdf2 	bl	8007dc0 <pvPortMalloc>
 80071dc:	6178      	str	r0, [r7, #20]

            if( pxNewTimer != NULL )
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d00d      	beq.n	8007200 <xTimerCreate+0x38>
            {
                /* Status is thus far zero as the timer is not created statically
                 * and has not been started.  The auto-reload bit may get set in
                 * prvInitialiseNewTimer. */
                pxNewTimer->ucStatus = 0x00;
 80071e4:	697b      	ldr	r3, [r7, #20]
 80071e6:	2200      	movs	r2, #0
 80071e8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, xAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	9301      	str	r3, [sp, #4]
 80071f0:	6a3b      	ldr	r3, [r7, #32]
 80071f2:	9300      	str	r3, [sp, #0]
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	687a      	ldr	r2, [r7, #4]
 80071f8:	68b9      	ldr	r1, [r7, #8]
 80071fa:	68f8      	ldr	r0, [r7, #12]
 80071fc:	f000 f805 	bl	800720a <prvInitialiseNewTimer>
            }

            traceRETURN_xTimerCreate( pxNewTimer );

            return pxNewTimer;
 8007200:	697b      	ldr	r3, [r7, #20]
        }
 8007202:	4618      	mov	r0, r3
 8007204:	3718      	adds	r7, #24
 8007206:	46bd      	mov	sp, r7
 8007208:	bd80      	pop	{r7, pc}

0800720a <prvInitialiseNewTimer>:
                                       const TickType_t xTimerPeriodInTicks,
                                       const BaseType_t xAutoReload,
                                       void * const pvTimerID,
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer )
    {
 800720a:	b580      	push	{r7, lr}
 800720c:	b086      	sub	sp, #24
 800720e:	af00      	add	r7, sp, #0
 8007210:	60f8      	str	r0, [r7, #12]
 8007212:	60b9      	str	r1, [r7, #8]
 8007214:	607a      	str	r2, [r7, #4]
 8007216:	603b      	str	r3, [r7, #0]
        /* 0 is not a valid value for xTimerPeriodInTicks. */
        configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d10b      	bne.n	8007236 <prvInitialiseNewTimer+0x2c>
    __asm volatile
 800721e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007222:	f383 8811 	msr	BASEPRI, r3
 8007226:	f3bf 8f6f 	isb	sy
 800722a:	f3bf 8f4f 	dsb	sy
 800722e:	617b      	str	r3, [r7, #20]
}
 8007230:	bf00      	nop
 8007232:	bf00      	nop
 8007234:	e7fd      	b.n	8007232 <prvInitialiseNewTimer+0x28>

        /* Ensure the infrastructure used by the timer service task has been
         * created/initialised. */
        prvCheckForValidListAndQueue();
 8007236:	f000 fa9d 	bl	8007774 <prvCheckForValidListAndQueue>

        /* Initialise the timer structure members using the function
         * parameters. */
        pxNewTimer->pcTimerName = pcTimerName;
 800723a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800723c:	68fa      	ldr	r2, [r7, #12]
 800723e:	601a      	str	r2, [r3, #0]
        pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8007240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007242:	68ba      	ldr	r2, [r7, #8]
 8007244:	619a      	str	r2, [r3, #24]
        pxNewTimer->pvTimerID = pvTimerID;
 8007246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007248:	683a      	ldr	r2, [r7, #0]
 800724a:	61da      	str	r2, [r3, #28]
        pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800724c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800724e:	6a3a      	ldr	r2, [r7, #32]
 8007250:	621a      	str	r2, [r3, #32]
        vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8007252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007254:	3304      	adds	r3, #4
 8007256:	4618      	mov	r0, r3
 8007258:	f7fd fd5a 	bl	8004d10 <vListInitialiseItem>

        if( xAutoReload != pdFALSE )
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d008      	beq.n	8007274 <prvInitialiseNewTimer+0x6a>
        {
            pxNewTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_AUTORELOAD;
 8007262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007264:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007268:	f043 0304 	orr.w	r3, r3, #4
 800726c:	b2da      	uxtb	r2, r3
 800726e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007270:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        traceTIMER_CREATE( pxNewTimer );
    }
 8007274:	bf00      	nop
 8007276:	3718      	adds	r7, #24
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}

0800727c <xTimerGenericCommandFromTask>:
    BaseType_t xTimerGenericCommandFromTask( TimerHandle_t xTimer,
                                             const BaseType_t xCommandID,
                                             const TickType_t xOptionalValue,
                                             BaseType_t * const pxHigherPriorityTaskWoken,
                                             const TickType_t xTicksToWait )
    {
 800727c:	b580      	push	{r7, lr}
 800727e:	b08a      	sub	sp, #40	@ 0x28
 8007280:	af00      	add	r7, sp, #0
 8007282:	60f8      	str	r0, [r7, #12]
 8007284:	60b9      	str	r1, [r7, #8]
 8007286:	607a      	str	r2, [r7, #4]
 8007288:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 800728a:	2300      	movs	r3, #0
 800728c:	627b      	str	r3, [r7, #36]	@ 0x24

        ( void ) pxHigherPriorityTaskWoken;

        traceENTER_xTimerGenericCommandFromTask( xTimer, xCommandID, xOptionalValue, pxHigherPriorityTaskWoken, xTicksToWait );

        configASSERT( xTimer );
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d10b      	bne.n	80072ac <xTimerGenericCommandFromTask+0x30>
    __asm volatile
 8007294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007298:	f383 8811 	msr	BASEPRI, r3
 800729c:	f3bf 8f6f 	isb	sy
 80072a0:	f3bf 8f4f 	dsb	sy
 80072a4:	623b      	str	r3, [r7, #32]
}
 80072a6:	bf00      	nop
 80072a8:	bf00      	nop
 80072aa:	e7fd      	b.n	80072a8 <xTimerGenericCommandFromTask+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 80072ac:	4b1c      	ldr	r3, [pc, #112]	@ (8007320 <xTimerGenericCommandFromTask+0xa4>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d02f      	beq.n	8007314 <xTimerGenericCommandFromTask+0x98>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	613b      	str	r3, [r7, #16]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	61bb      	str	r3, [r7, #24]

            configASSERT( xCommandID < tmrFIRST_FROM_ISR_COMMAND );
 80072c0:	68bb      	ldr	r3, [r7, #8]
 80072c2:	2b05      	cmp	r3, #5
 80072c4:	dd0b      	ble.n	80072de <xTimerGenericCommandFromTask+0x62>
    __asm volatile
 80072c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ca:	f383 8811 	msr	BASEPRI, r3
 80072ce:	f3bf 8f6f 	isb	sy
 80072d2:	f3bf 8f4f 	dsb	sy
 80072d6:	61fb      	str	r3, [r7, #28]
}
 80072d8:	bf00      	nop
 80072da:	bf00      	nop
 80072dc:	e7fd      	b.n	80072da <xTimerGenericCommandFromTask+0x5e>

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	2b05      	cmp	r3, #5
 80072e2:	dc17      	bgt.n	8007314 <xTimerGenericCommandFromTask+0x98>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80072e4:	f7ff fad8 	bl	8006898 <xTaskGetSchedulerState>
 80072e8:	4603      	mov	r3, r0
 80072ea:	2b02      	cmp	r3, #2
 80072ec:	d109      	bne.n	8007302 <xTimerGenericCommandFromTask+0x86>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80072ee:	4b0c      	ldr	r3, [pc, #48]	@ (8007320 <xTimerGenericCommandFromTask+0xa4>)
 80072f0:	6818      	ldr	r0, [r3, #0]
 80072f2:	f107 0110 	add.w	r1, r7, #16
 80072f6:	2300      	movs	r3, #0
 80072f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072fa:	f7fd fe7d 	bl	8004ff8 <xQueueGenericSend>
 80072fe:	6278      	str	r0, [r7, #36]	@ 0x24
 8007300:	e008      	b.n	8007314 <xTimerGenericCommandFromTask+0x98>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007302:	4b07      	ldr	r3, [pc, #28]	@ (8007320 <xTimerGenericCommandFromTask+0xa4>)
 8007304:	6818      	ldr	r0, [r3, #0]
 8007306:	f107 0110 	add.w	r1, r7, #16
 800730a:	2300      	movs	r3, #0
 800730c:	2200      	movs	r2, #0
 800730e:	f7fd fe73 	bl	8004ff8 <xQueueGenericSend>
 8007312:	6278      	str	r0, [r7, #36]	@ 0x24
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTimerGenericCommandFromTask( xReturn );

        return xReturn;
 8007314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8007316:	4618      	mov	r0, r3
 8007318:	3728      	adds	r7, #40	@ 0x28
 800731a:	46bd      	mov	sp, r7
 800731c:	bd80      	pop	{r7, pc}
 800731e:	bf00      	nop
 8007320:	20000358 	.word	0x20000358

08007324 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8007324:	b580      	push	{r7, lr}
 8007326:	b084      	sub	sp, #16
 8007328:	af00      	add	r7, sp, #0
 800732a:	60f8      	str	r0, [r7, #12]
 800732c:	60b9      	str	r1, [r7, #8]
 800732e:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8007330:	e008      	b.n	8007344 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	699b      	ldr	r3, [r3, #24]
 8007336:	68ba      	ldr	r2, [r7, #8]
 8007338:	4413      	add	r3, r2
 800733a:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	6a1b      	ldr	r3, [r3, #32]
 8007340:	68f8      	ldr	r0, [r7, #12]
 8007342:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	699a      	ldr	r2, [r3, #24]
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	18d1      	adds	r1, r2, r3
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	687a      	ldr	r2, [r7, #4]
 8007350:	68f8      	ldr	r0, [r7, #12]
 8007352:	f000 f8df 	bl	8007514 <prvInsertTimerInActiveList>
 8007356:	4603      	mov	r3, r0
 8007358:	2b00      	cmp	r3, #0
 800735a:	d1ea      	bne.n	8007332 <prvReloadTimer+0xe>
        }
    }
 800735c:	bf00      	nop
 800735e:	bf00      	nop
 8007360:	3710      	adds	r7, #16
 8007362:	46bd      	mov	sp, r7
 8007364:	bd80      	pop	{r7, pc}
	...

08007368 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8007368:	b580      	push	{r7, lr}
 800736a:	b084      	sub	sp, #16
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
 8007370:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007372:	4b14      	ldr	r3, [pc, #80]	@ (80073c4 <prvProcessExpiredTimer+0x5c>)
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	68db      	ldr	r3, [r3, #12]
 8007378:	68db      	ldr	r3, [r3, #12]
 800737a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	3304      	adds	r3, #4
 8007380:	4618      	mov	r0, r3
 8007382:	f7fd fd0b 	bl	8004d9c <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800738c:	f003 0304 	and.w	r3, r3, #4
 8007390:	2b00      	cmp	r3, #0
 8007392:	d005      	beq.n	80073a0 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8007394:	683a      	ldr	r2, [r7, #0]
 8007396:	6879      	ldr	r1, [r7, #4]
 8007398:	68f8      	ldr	r0, [r7, #12]
 800739a:	f7ff ffc3 	bl	8007324 <prvReloadTimer>
 800739e:	e008      	b.n	80073b2 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80073a6:	f023 0301 	bic.w	r3, r3, #1
 80073aa:	b2da      	uxtb	r2, r3
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	6a1b      	ldr	r3, [r3, #32]
 80073b6:	68f8      	ldr	r0, [r7, #12]
 80073b8:	4798      	blx	r3
    }
 80073ba:	bf00      	nop
 80073bc:	3710      	adds	r7, #16
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd80      	pop	{r7, pc}
 80073c2:	bf00      	nop
 80073c4:	20000350 	.word	0x20000350

080073c8 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b084      	sub	sp, #16
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80073d0:	f107 0308 	add.w	r3, r7, #8
 80073d4:	4618      	mov	r0, r3
 80073d6:	f000 f859 	bl	800748c <prvGetNextExpireTime>
 80073da:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	4619      	mov	r1, r3
 80073e0:	68f8      	ldr	r0, [r7, #12]
 80073e2:	f000 f805 	bl	80073f0 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80073e6:	f000 f8d7 	bl	8007598 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80073ea:	bf00      	nop
 80073ec:	e7f0      	b.n	80073d0 <prvTimerTask+0x8>
	...

080073f0 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b084      	sub	sp, #16
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
 80073f8:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 80073fa:	f7fe fd21 	bl	8005e40 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80073fe:	f107 0308 	add.w	r3, r7, #8
 8007402:	4618      	mov	r0, r3
 8007404:	f000 f866 	bl	80074d4 <prvSampleTimeNow>
 8007408:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800740a:	68bb      	ldr	r3, [r7, #8]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d130      	bne.n	8007472 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d10a      	bne.n	800742c <prvProcessTimerOrBlockTask+0x3c>
 8007416:	687a      	ldr	r2, [r7, #4]
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	429a      	cmp	r2, r3
 800741c:	d806      	bhi.n	800742c <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800741e:	f7fe fd1d 	bl	8005e5c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007422:	68f9      	ldr	r1, [r7, #12]
 8007424:	6878      	ldr	r0, [r7, #4]
 8007426:	f7ff ff9f 	bl	8007368 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800742a:	e024      	b.n	8007476 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d008      	beq.n	8007444 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007432:	4b13      	ldr	r3, [pc, #76]	@ (8007480 <prvProcessTimerOrBlockTask+0x90>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d101      	bne.n	8007440 <prvProcessTimerOrBlockTask+0x50>
 800743c:	2301      	movs	r3, #1
 800743e:	e000      	b.n	8007442 <prvProcessTimerOrBlockTask+0x52>
 8007440:	2300      	movs	r3, #0
 8007442:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007444:	4b0f      	ldr	r3, [pc, #60]	@ (8007484 <prvProcessTimerOrBlockTask+0x94>)
 8007446:	6818      	ldr	r0, [r3, #0]
 8007448:	687a      	ldr	r2, [r7, #4]
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	1ad3      	subs	r3, r2, r3
 800744e:	683a      	ldr	r2, [r7, #0]
 8007450:	4619      	mov	r1, r3
 8007452:	f7fe faab 	bl	80059ac <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8007456:	f7fe fd01 	bl	8005e5c <xTaskResumeAll>
 800745a:	4603      	mov	r3, r0
 800745c:	2b00      	cmp	r3, #0
 800745e:	d10a      	bne.n	8007476 <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 8007460:	4b09      	ldr	r3, [pc, #36]	@ (8007488 <prvProcessTimerOrBlockTask+0x98>)
 8007462:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007466:	601a      	str	r2, [r3, #0]
 8007468:	f3bf 8f4f 	dsb	sy
 800746c:	f3bf 8f6f 	isb	sy
    }
 8007470:	e001      	b.n	8007476 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8007472:	f7fe fcf3 	bl	8005e5c <xTaskResumeAll>
    }
 8007476:	bf00      	nop
 8007478:	3710      	adds	r7, #16
 800747a:	46bd      	mov	sp, r7
 800747c:	bd80      	pop	{r7, pc}
 800747e:	bf00      	nop
 8007480:	20000354 	.word	0x20000354
 8007484:	20000358 	.word	0x20000358
 8007488:	e000ed04 	.word	0xe000ed04

0800748c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800748c:	b480      	push	{r7}
 800748e:	b085      	sub	sp, #20
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007494:	4b0e      	ldr	r3, [pc, #56]	@ (80074d0 <prvGetNextExpireTime+0x44>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d101      	bne.n	80074a2 <prvGetNextExpireTime+0x16>
 800749e:	2201      	movs	r2, #1
 80074a0:	e000      	b.n	80074a4 <prvGetNextExpireTime+0x18>
 80074a2:	2200      	movs	r2, #0
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d105      	bne.n	80074bc <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80074b0:	4b07      	ldr	r3, [pc, #28]	@ (80074d0 <prvGetNextExpireTime+0x44>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	68db      	ldr	r3, [r3, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	60fb      	str	r3, [r7, #12]
 80074ba:	e001      	b.n	80074c0 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80074bc:	2300      	movs	r3, #0
 80074be:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80074c0:	68fb      	ldr	r3, [r7, #12]
    }
 80074c2:	4618      	mov	r0, r3
 80074c4:	3714      	adds	r7, #20
 80074c6:	46bd      	mov	sp, r7
 80074c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074cc:	4770      	bx	lr
 80074ce:	bf00      	nop
 80074d0:	20000350 	.word	0x20000350

080074d4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b084      	sub	sp, #16
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 80074dc:	f7fe fdc6 	bl	800606c <xTaskGetTickCount>
 80074e0:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 80074e2:	4b0b      	ldr	r3, [pc, #44]	@ (8007510 <prvSampleTimeNow+0x3c>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	68fa      	ldr	r2, [r7, #12]
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d205      	bcs.n	80074f8 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 80074ec:	f000 f91c 	bl	8007728 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2201      	movs	r2, #1
 80074f4:	601a      	str	r2, [r3, #0]
 80074f6:	e002      	b.n	80074fe <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2200      	movs	r2, #0
 80074fc:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 80074fe:	4a04      	ldr	r2, [pc, #16]	@ (8007510 <prvSampleTimeNow+0x3c>)
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8007504:	68fb      	ldr	r3, [r7, #12]
    }
 8007506:	4618      	mov	r0, r3
 8007508:	3710      	adds	r7, #16
 800750a:	46bd      	mov	sp, r7
 800750c:	bd80      	pop	{r7, pc}
 800750e:	bf00      	nop
 8007510:	20000360 	.word	0x20000360

08007514 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8007514:	b580      	push	{r7, lr}
 8007516:	b086      	sub	sp, #24
 8007518:	af00      	add	r7, sp, #0
 800751a:	60f8      	str	r0, [r7, #12]
 800751c:	60b9      	str	r1, [r7, #8]
 800751e:	607a      	str	r2, [r7, #4]
 8007520:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8007522:	2300      	movs	r3, #0
 8007524:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	68ba      	ldr	r2, [r7, #8]
 800752a:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	68fa      	ldr	r2, [r7, #12]
 8007530:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8007532:	68ba      	ldr	r2, [r7, #8]
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	429a      	cmp	r2, r3
 8007538:	d812      	bhi.n	8007560 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 800753a:	687a      	ldr	r2, [r7, #4]
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	1ad2      	subs	r2, r2, r3
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	699b      	ldr	r3, [r3, #24]
 8007544:	429a      	cmp	r2, r3
 8007546:	d302      	bcc.n	800754e <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8007548:	2301      	movs	r3, #1
 800754a:	617b      	str	r3, [r7, #20]
 800754c:	e01b      	b.n	8007586 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800754e:	4b10      	ldr	r3, [pc, #64]	@ (8007590 <prvInsertTimerInActiveList+0x7c>)
 8007550:	681a      	ldr	r2, [r3, #0]
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	3304      	adds	r3, #4
 8007556:	4619      	mov	r1, r3
 8007558:	4610      	mov	r0, r2
 800755a:	f7fd fbe6 	bl	8004d2a <vListInsert>
 800755e:	e012      	b.n	8007586 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007560:	687a      	ldr	r2, [r7, #4]
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	429a      	cmp	r2, r3
 8007566:	d206      	bcs.n	8007576 <prvInsertTimerInActiveList+0x62>
 8007568:	68ba      	ldr	r2, [r7, #8]
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	429a      	cmp	r2, r3
 800756e:	d302      	bcc.n	8007576 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8007570:	2301      	movs	r3, #1
 8007572:	617b      	str	r3, [r7, #20]
 8007574:	e007      	b.n	8007586 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007576:	4b07      	ldr	r3, [pc, #28]	@ (8007594 <prvInsertTimerInActiveList+0x80>)
 8007578:	681a      	ldr	r2, [r3, #0]
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	3304      	adds	r3, #4
 800757e:	4619      	mov	r1, r3
 8007580:	4610      	mov	r0, r2
 8007582:	f7fd fbd2 	bl	8004d2a <vListInsert>
            }
        }

        return xProcessTimerNow;
 8007586:	697b      	ldr	r3, [r7, #20]
    }
 8007588:	4618      	mov	r0, r3
 800758a:	3718      	adds	r7, #24
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}
 8007590:	20000354 	.word	0x20000354
 8007594:	20000350 	.word	0x20000350

08007598 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8007598:	b580      	push	{r7, lr}
 800759a:	b088      	sub	sp, #32
 800759c:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 800759e:	f107 0308 	add.w	r3, r7, #8
 80075a2:	2200      	movs	r2, #0
 80075a4:	601a      	str	r2, [r3, #0]
 80075a6:	605a      	str	r2, [r3, #4]
 80075a8:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 80075aa:	e0a9      	b.n	8007700 <prvProcessReceivedCommands+0x168>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	f2c0 80a6 	blt.w	8007700 <prvProcessReceivedCommands+0x168>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80075b4:	693b      	ldr	r3, [r7, #16]
 80075b6:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 80075b8:	69fb      	ldr	r3, [r7, #28]
 80075ba:	695b      	ldr	r3, [r3, #20]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d004      	beq.n	80075ca <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80075c0:	69fb      	ldr	r3, [r7, #28]
 80075c2:	3304      	adds	r3, #4
 80075c4:	4618      	mov	r0, r3
 80075c6:	f7fd fbe9 	bl	8004d9c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80075ca:	1d3b      	adds	r3, r7, #4
 80075cc:	4618      	mov	r0, r3
 80075ce:	f7ff ff81 	bl	80074d4 <prvSampleTimeNow>
 80075d2:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	3b01      	subs	r3, #1
 80075d8:	2b08      	cmp	r3, #8
 80075da:	f200 808e 	bhi.w	80076fa <prvProcessReceivedCommands+0x162>
 80075de:	a201      	add	r2, pc, #4	@ (adr r2, 80075e4 <prvProcessReceivedCommands+0x4c>)
 80075e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075e4:	08007609 	.word	0x08007609
 80075e8:	08007609 	.word	0x08007609
 80075ec:	08007671 	.word	0x08007671
 80075f0:	08007685 	.word	0x08007685
 80075f4:	080076d1 	.word	0x080076d1
 80075f8:	08007609 	.word	0x08007609
 80075fc:	08007609 	.word	0x08007609
 8007600:	08007671 	.word	0x08007671
 8007604:	08007685 	.word	0x08007685
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8007608:	69fb      	ldr	r3, [r7, #28]
 800760a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800760e:	f043 0301 	orr.w	r3, r3, #1
 8007612:	b2da      	uxtb	r2, r3
 8007614:	69fb      	ldr	r3, [r7, #28]
 8007616:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800761a:	68fa      	ldr	r2, [r7, #12]
 800761c:	69fb      	ldr	r3, [r7, #28]
 800761e:	699b      	ldr	r3, [r3, #24]
 8007620:	18d1      	adds	r1, r2, r3
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	69ba      	ldr	r2, [r7, #24]
 8007626:	69f8      	ldr	r0, [r7, #28]
 8007628:	f7ff ff74 	bl	8007514 <prvInsertTimerInActiveList>
 800762c:	4603      	mov	r3, r0
 800762e:	2b00      	cmp	r3, #0
 8007630:	d065      	beq.n	80076fe <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8007632:	69fb      	ldr	r3, [r7, #28]
 8007634:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007638:	f003 0304 	and.w	r3, r3, #4
 800763c:	2b00      	cmp	r3, #0
 800763e:	d009      	beq.n	8007654 <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8007640:	68fa      	ldr	r2, [r7, #12]
 8007642:	69fb      	ldr	r3, [r7, #28]
 8007644:	699b      	ldr	r3, [r3, #24]
 8007646:	4413      	add	r3, r2
 8007648:	69ba      	ldr	r2, [r7, #24]
 800764a:	4619      	mov	r1, r3
 800764c:	69f8      	ldr	r0, [r7, #28]
 800764e:	f7ff fe69 	bl	8007324 <prvReloadTimer>
 8007652:	e008      	b.n	8007666 <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8007654:	69fb      	ldr	r3, [r7, #28]
 8007656:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800765a:	f023 0301 	bic.w	r3, r3, #1
 800765e:	b2da      	uxtb	r2, r3
 8007660:	69fb      	ldr	r3, [r7, #28]
 8007662:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007666:	69fb      	ldr	r3, [r7, #28]
 8007668:	6a1b      	ldr	r3, [r3, #32]
 800766a:	69f8      	ldr	r0, [r7, #28]
 800766c:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 800766e:	e046      	b.n	80076fe <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8007670:	69fb      	ldr	r3, [r7, #28]
 8007672:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007676:	f023 0301 	bic.w	r3, r3, #1
 800767a:	b2da      	uxtb	r2, r3
 800767c:	69fb      	ldr	r3, [r7, #28]
 800767e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8007682:	e03d      	b.n	8007700 <prvProcessReceivedCommands+0x168>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8007684:	69fb      	ldr	r3, [r7, #28]
 8007686:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800768a:	f043 0301 	orr.w	r3, r3, #1
 800768e:	b2da      	uxtb	r2, r3
 8007690:	69fb      	ldr	r3, [r7, #28]
 8007692:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007696:	68fa      	ldr	r2, [r7, #12]
 8007698:	69fb      	ldr	r3, [r7, #28]
 800769a:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800769c:	69fb      	ldr	r3, [r7, #28]
 800769e:	699b      	ldr	r3, [r3, #24]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d10b      	bne.n	80076bc <prvProcessReceivedCommands+0x124>
    __asm volatile
 80076a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a8:	f383 8811 	msr	BASEPRI, r3
 80076ac:	f3bf 8f6f 	isb	sy
 80076b0:	f3bf 8f4f 	dsb	sy
 80076b4:	617b      	str	r3, [r7, #20]
}
 80076b6:	bf00      	nop
 80076b8:	bf00      	nop
 80076ba:	e7fd      	b.n	80076b8 <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80076bc:	69fb      	ldr	r3, [r7, #28]
 80076be:	699a      	ldr	r2, [r3, #24]
 80076c0:	69bb      	ldr	r3, [r7, #24]
 80076c2:	18d1      	adds	r1, r2, r3
 80076c4:	69bb      	ldr	r3, [r7, #24]
 80076c6:	69ba      	ldr	r2, [r7, #24]
 80076c8:	69f8      	ldr	r0, [r7, #28]
 80076ca:	f7ff ff23 	bl	8007514 <prvInsertTimerInActiveList>
                        break;
 80076ce:	e017      	b.n	8007700 <prvProcessReceivedCommands+0x168>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80076d0:	69fb      	ldr	r3, [r7, #28]
 80076d2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80076d6:	f003 0302 	and.w	r3, r3, #2
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d103      	bne.n	80076e6 <prvProcessReceivedCommands+0x14e>
                            {
                                vPortFree( pxTimer );
 80076de:	69f8      	ldr	r0, [r7, #28]
 80076e0:	f000 fca0 	bl	8008024 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 80076e4:	e00c      	b.n	8007700 <prvProcessReceivedCommands+0x168>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80076e6:	69fb      	ldr	r3, [r7, #28]
 80076e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80076ec:	f023 0301 	bic.w	r3, r3, #1
 80076f0:	b2da      	uxtb	r2, r3
 80076f2:	69fb      	ldr	r3, [r7, #28]
 80076f4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80076f8:	e002      	b.n	8007700 <prvProcessReceivedCommands+0x168>

                    default:
                        /* Don't expect to get here. */
                        break;
 80076fa:	bf00      	nop
 80076fc:	e000      	b.n	8007700 <prvProcessReceivedCommands+0x168>
                        break;
 80076fe:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8007700:	4b08      	ldr	r3, [pc, #32]	@ (8007724 <prvProcessReceivedCommands+0x18c>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f107 0108 	add.w	r1, r7, #8
 8007708:	2200      	movs	r2, #0
 800770a:	4618      	mov	r0, r3
 800770c:	f7fd fe2c 	bl	8005368 <xQueueReceive>
 8007710:	4603      	mov	r3, r0
 8007712:	2b00      	cmp	r3, #0
 8007714:	f47f af4a 	bne.w	80075ac <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 8007718:	bf00      	nop
 800771a:	bf00      	nop
 800771c:	3720      	adds	r7, #32
 800771e:	46bd      	mov	sp, r7
 8007720:	bd80      	pop	{r7, pc}
 8007722:	bf00      	nop
 8007724:	20000358 	.word	0x20000358

08007728 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8007728:	b580      	push	{r7, lr}
 800772a:	b082      	sub	sp, #8
 800772c:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800772e:	e009      	b.n	8007744 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007730:	4b0e      	ldr	r3, [pc, #56]	@ (800776c <prvSwitchTimerLists+0x44>)
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	68db      	ldr	r3, [r3, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800773a:	f04f 31ff 	mov.w	r1, #4294967295
 800773e:	6838      	ldr	r0, [r7, #0]
 8007740:	f7ff fe12 	bl	8007368 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007744:	4b09      	ldr	r3, [pc, #36]	@ (800776c <prvSwitchTimerLists+0x44>)
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d1f0      	bne.n	8007730 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 800774e:	4b07      	ldr	r3, [pc, #28]	@ (800776c <prvSwitchTimerLists+0x44>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8007754:	4b06      	ldr	r3, [pc, #24]	@ (8007770 <prvSwitchTimerLists+0x48>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	4a04      	ldr	r2, [pc, #16]	@ (800776c <prvSwitchTimerLists+0x44>)
 800775a:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800775c:	4a04      	ldr	r2, [pc, #16]	@ (8007770 <prvSwitchTimerLists+0x48>)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6013      	str	r3, [r2, #0]
    }
 8007762:	bf00      	nop
 8007764:	3708      	adds	r7, #8
 8007766:	46bd      	mov	sp, r7
 8007768:	bd80      	pop	{r7, pc}
 800776a:	bf00      	nop
 800776c:	20000350 	.word	0x20000350
 8007770:	20000354 	.word	0x20000354

08007774 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8007774:	b580      	push	{r7, lr}
 8007776:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8007778:	f000 f9fc 	bl	8007b74 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800777c:	4b12      	ldr	r3, [pc, #72]	@ (80077c8 <prvCheckForValidListAndQueue+0x54>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d11d      	bne.n	80077c0 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8007784:	4811      	ldr	r0, [pc, #68]	@ (80077cc <prvCheckForValidListAndQueue+0x58>)
 8007786:	f7fd faa3 	bl	8004cd0 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800778a:	4811      	ldr	r0, [pc, #68]	@ (80077d0 <prvCheckForValidListAndQueue+0x5c>)
 800778c:	f7fd faa0 	bl	8004cd0 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8007790:	4b10      	ldr	r3, [pc, #64]	@ (80077d4 <prvCheckForValidListAndQueue+0x60>)
 8007792:	4a0e      	ldr	r2, [pc, #56]	@ (80077cc <prvCheckForValidListAndQueue+0x58>)
 8007794:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8007796:	4b10      	ldr	r3, [pc, #64]	@ (80077d8 <prvCheckForValidListAndQueue+0x64>)
 8007798:	4a0d      	ldr	r2, [pc, #52]	@ (80077d0 <prvCheckForValidListAndQueue+0x5c>)
 800779a:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ) );
 800779c:	2200      	movs	r2, #0
 800779e:	210c      	movs	r1, #12
 80077a0:	200a      	movs	r0, #10
 80077a2:	f7fd fbb7 	bl	8004f14 <xQueueGenericCreate>
 80077a6:	4603      	mov	r3, r0
 80077a8:	4a07      	ldr	r2, [pc, #28]	@ (80077c8 <prvCheckForValidListAndQueue+0x54>)
 80077aa:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 80077ac:	4b06      	ldr	r3, [pc, #24]	@ (80077c8 <prvCheckForValidListAndQueue+0x54>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d005      	beq.n	80077c0 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80077b4:	4b04      	ldr	r3, [pc, #16]	@ (80077c8 <prvCheckForValidListAndQueue+0x54>)
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	4908      	ldr	r1, [pc, #32]	@ (80077dc <prvCheckForValidListAndQueue+0x68>)
 80077ba:	4618      	mov	r0, r3
 80077bc:	f7fe f8a6 	bl	800590c <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80077c0:	f000 fa0a 	bl	8007bd8 <vPortExitCritical>
    }
 80077c4:	bf00      	nop
 80077c6:	bd80      	pop	{r7, pc}
 80077c8:	20000358 	.word	0x20000358
 80077cc:	20000328 	.word	0x20000328
 80077d0:	2000033c 	.word	0x2000033c
 80077d4:	20000350 	.word	0x20000350
 80077d8:	20000354 	.word	0x20000354
 80077dc:	080098b8 	.word	0x080098b8

080077e0 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

    BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
    {
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b086      	sub	sp, #24
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn;
        Timer_t * pxTimer = xTimer;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	613b      	str	r3, [r7, #16]

        traceENTER_xTimerIsTimerActive( xTimer );

        configASSERT( xTimer );
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d10b      	bne.n	800780a <xTimerIsTimerActive+0x2a>
    __asm volatile
 80077f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077f6:	f383 8811 	msr	BASEPRI, r3
 80077fa:	f3bf 8f6f 	isb	sy
 80077fe:	f3bf 8f4f 	dsb	sy
 8007802:	60fb      	str	r3, [r7, #12]
}
 8007804:	bf00      	nop
 8007806:	bf00      	nop
 8007808:	e7fd      	b.n	8007806 <xTimerIsTimerActive+0x26>

        /* Is the timer in the list of active timers? */
        taskENTER_CRITICAL();
 800780a:	f000 f9b3 	bl	8007b74 <vPortEnterCritical>
        {
            if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0U )
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007814:	f003 0301 	and.w	r3, r3, #1
 8007818:	2b00      	cmp	r3, #0
 800781a:	d102      	bne.n	8007822 <xTimerIsTimerActive+0x42>
            {
                xReturn = pdFALSE;
 800781c:	2300      	movs	r3, #0
 800781e:	617b      	str	r3, [r7, #20]
 8007820:	e001      	b.n	8007826 <xTimerIsTimerActive+0x46>
            }
            else
            {
                xReturn = pdTRUE;
 8007822:	2301      	movs	r3, #1
 8007824:	617b      	str	r3, [r7, #20]
            }
        }
        taskEXIT_CRITICAL();
 8007826:	f000 f9d7 	bl	8007bd8 <vPortExitCritical>

        traceRETURN_xTimerIsTimerActive( xReturn );

        return xReturn;
 800782a:	697b      	ldr	r3, [r7, #20]
    }
 800782c:	4618      	mov	r0, r3
 800782e:	3718      	adds	r7, #24
 8007830:	46bd      	mov	sp, r7
 8007832:	bd80      	pop	{r7, pc}

08007834 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

    void * pvTimerGetTimerID( const TimerHandle_t xTimer )
    {
 8007834:	b580      	push	{r7, lr}
 8007836:	b086      	sub	sp, #24
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
        Timer_t * const pxTimer = xTimer;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	617b      	str	r3, [r7, #20]
        void * pvReturn;

        traceENTER_pvTimerGetTimerID( xTimer );

        configASSERT( xTimer );
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d10b      	bne.n	800785e <pvTimerGetTimerID+0x2a>
    __asm volatile
 8007846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800784a:	f383 8811 	msr	BASEPRI, r3
 800784e:	f3bf 8f6f 	isb	sy
 8007852:	f3bf 8f4f 	dsb	sy
 8007856:	60fb      	str	r3, [r7, #12]
}
 8007858:	bf00      	nop
 800785a:	bf00      	nop
 800785c:	e7fd      	b.n	800785a <pvTimerGetTimerID+0x26>

        taskENTER_CRITICAL();
 800785e:	f000 f989 	bl	8007b74 <vPortEnterCritical>
        {
            pvReturn = pxTimer->pvTimerID;
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	69db      	ldr	r3, [r3, #28]
 8007866:	613b      	str	r3, [r7, #16]
        }
        taskEXIT_CRITICAL();
 8007868:	f000 f9b6 	bl	8007bd8 <vPortExitCritical>

        traceRETURN_pvTimerGetTimerID( pvReturn );

        return pvReturn;
 800786c:	693b      	ldr	r3, [r7, #16]
    }
 800786e:	4618      	mov	r0, r3
 8007870:	3718      	adds	r7, #24
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}
	...

08007878 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8007878:	b480      	push	{r7}
 800787a:	b085      	sub	sp, #20
 800787c:	af00      	add	r7, sp, #0
 800787e:	60f8      	str	r0, [r7, #12]
 8007880:	60b9      	str	r1, [r7, #8]
 8007882:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	3b04      	subs	r3, #4
 8007888:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007890:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	3b04      	subs	r3, #4
 8007896:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	f023 0201 	bic.w	r2, r3, #1
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	3b04      	subs	r3, #4
 80078a6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80078a8:	4a0c      	ldr	r2, [pc, #48]	@ (80078dc <pxPortInitialiseStack+0x64>)
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	3b14      	subs	r3, #20
 80078b2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80078b4:	687a      	ldr	r2, [r7, #4]
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	3b04      	subs	r3, #4
 80078be:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	f06f 0202 	mvn.w	r2, #2
 80078c6:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	3b20      	subs	r3, #32
 80078cc:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80078ce:	68fb      	ldr	r3, [r7, #12]
}
 80078d0:	4618      	mov	r0, r3
 80078d2:	3714      	adds	r7, #20
 80078d4:	46bd      	mov	sp, r7
 80078d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078da:	4770      	bx	lr
 80078dc:	080078e1 	.word	0x080078e1

080078e0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80078e0:	b480      	push	{r7}
 80078e2:	b085      	sub	sp, #20
 80078e4:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80078e6:	2300      	movs	r3, #0
 80078e8:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80078ea:	4b13      	ldr	r3, [pc, #76]	@ (8007938 <prvTaskExitError+0x58>)
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078f2:	d00b      	beq.n	800790c <prvTaskExitError+0x2c>
    __asm volatile
 80078f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078f8:	f383 8811 	msr	BASEPRI, r3
 80078fc:	f3bf 8f6f 	isb	sy
 8007900:	f3bf 8f4f 	dsb	sy
 8007904:	60fb      	str	r3, [r7, #12]
}
 8007906:	bf00      	nop
 8007908:	bf00      	nop
 800790a:	e7fd      	b.n	8007908 <prvTaskExitError+0x28>
    __asm volatile
 800790c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007910:	f383 8811 	msr	BASEPRI, r3
 8007914:	f3bf 8f6f 	isb	sy
 8007918:	f3bf 8f4f 	dsb	sy
 800791c:	60bb      	str	r3, [r7, #8]
}
 800791e:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8007920:	bf00      	nop
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d0fc      	beq.n	8007922 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8007928:	bf00      	nop
 800792a:	bf00      	nop
 800792c:	3714      	adds	r7, #20
 800792e:	46bd      	mov	sp, r7
 8007930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007934:	4770      	bx	lr
 8007936:	bf00      	nop
 8007938:	20000020 	.word	0x20000020
 800793c:	00000000 	.word	0x00000000

08007940 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8007940:	4b07      	ldr	r3, [pc, #28]	@ (8007960 <pxCurrentTCBConst2>)
 8007942:	6819      	ldr	r1, [r3, #0]
 8007944:	6808      	ldr	r0, [r1, #0]
 8007946:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800794a:	f380 8809 	msr	PSP, r0
 800794e:	f3bf 8f6f 	isb	sy
 8007952:	f04f 0000 	mov.w	r0, #0
 8007956:	f380 8811 	msr	BASEPRI, r0
 800795a:	4770      	bx	lr
 800795c:	f3af 8000 	nop.w

08007960 <pxCurrentTCBConst2>:
 8007960:	20000224 	.word	0x20000224
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8007964:	bf00      	nop
 8007966:	bf00      	nop

08007968 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8007968:	4808      	ldr	r0, [pc, #32]	@ (800798c <prvPortStartFirstTask+0x24>)
 800796a:	6800      	ldr	r0, [r0, #0]
 800796c:	6800      	ldr	r0, [r0, #0]
 800796e:	f380 8808 	msr	MSP, r0
 8007972:	f04f 0000 	mov.w	r0, #0
 8007976:	f380 8814 	msr	CONTROL, r0
 800797a:	b662      	cpsie	i
 800797c:	b661      	cpsie	f
 800797e:	f3bf 8f4f 	dsb	sy
 8007982:	f3bf 8f6f 	isb	sy
 8007986:	df00      	svc	0
 8007988:	bf00      	nop
 800798a:	0000      	.short	0x0000
 800798c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8007990:	bf00      	nop
 8007992:	bf00      	nop

08007994 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b08c      	sub	sp, #48	@ 0x30
 8007998:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800799a:	4b69      	ldr	r3, [pc, #420]	@ (8007b40 <xPortStartScheduler+0x1ac>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	4a69      	ldr	r2, [pc, #420]	@ (8007b44 <xPortStartScheduler+0x1b0>)
 80079a0:	4293      	cmp	r3, r2
 80079a2:	d10b      	bne.n	80079bc <xPortStartScheduler+0x28>
    __asm volatile
 80079a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079a8:	f383 8811 	msr	BASEPRI, r3
 80079ac:	f3bf 8f6f 	isb	sy
 80079b0:	f3bf 8f4f 	dsb	sy
 80079b4:	623b      	str	r3, [r7, #32]
}
 80079b6:	bf00      	nop
 80079b8:	bf00      	nop
 80079ba:	e7fd      	b.n	80079b8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80079bc:	4b60      	ldr	r3, [pc, #384]	@ (8007b40 <xPortStartScheduler+0x1ac>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4a61      	ldr	r2, [pc, #388]	@ (8007b48 <xPortStartScheduler+0x1b4>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d10b      	bne.n	80079de <xPortStartScheduler+0x4a>
    __asm volatile
 80079c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ca:	f383 8811 	msr	BASEPRI, r3
 80079ce:	f3bf 8f6f 	isb	sy
 80079d2:	f3bf 8f4f 	dsb	sy
 80079d6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80079d8:	bf00      	nop
 80079da:	bf00      	nop
 80079dc:	e7fd      	b.n	80079da <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 80079de:	4b5b      	ldr	r3, [pc, #364]	@ (8007b4c <xPortStartScheduler+0x1b8>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 80079e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079e6:	332c      	adds	r3, #44	@ 0x2c
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	4a59      	ldr	r2, [pc, #356]	@ (8007b50 <xPortStartScheduler+0x1bc>)
 80079ec:	4293      	cmp	r3, r2
 80079ee:	d00b      	beq.n	8007a08 <xPortStartScheduler+0x74>
    __asm volatile
 80079f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079f4:	f383 8811 	msr	BASEPRI, r3
 80079f8:	f3bf 8f6f 	isb	sy
 80079fc:	f3bf 8f4f 	dsb	sy
 8007a00:	61fb      	str	r3, [r7, #28]
}
 8007a02:	bf00      	nop
 8007a04:	bf00      	nop
 8007a06:	e7fd      	b.n	8007a04 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8007a08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a0a:	3338      	adds	r3, #56	@ 0x38
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	4a51      	ldr	r2, [pc, #324]	@ (8007b54 <xPortStartScheduler+0x1c0>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d00b      	beq.n	8007a2c <xPortStartScheduler+0x98>
    __asm volatile
 8007a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a18:	f383 8811 	msr	BASEPRI, r3
 8007a1c:	f3bf 8f6f 	isb	sy
 8007a20:	f3bf 8f4f 	dsb	sy
 8007a24:	61bb      	str	r3, [r7, #24]
}
 8007a26:	bf00      	nop
 8007a28:	bf00      	nop
 8007a2a:	e7fd      	b.n	8007a28 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007a30:	4b49      	ldr	r3, [pc, #292]	@ (8007b58 <xPortStartScheduler+0x1c4>)
 8007a32:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8007a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a36:	781b      	ldrb	r3, [r3, #0]
 8007a38:	b2db      	uxtb	r3, r3
 8007a3a:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007a3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a3e:	22ff      	movs	r2, #255	@ 0xff
 8007a40:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007a42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a44:	781b      	ldrb	r3, [r3, #0]
 8007a46:	b2db      	uxtb	r3, r3
 8007a48:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007a4a:	79fb      	ldrb	r3, [r7, #7]
 8007a4c:	b2db      	uxtb	r3, r3
 8007a4e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007a52:	b2da      	uxtb	r2, r3
 8007a54:	4b41      	ldr	r3, [pc, #260]	@ (8007b5c <xPortStartScheduler+0x1c8>)
 8007a56:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8007a58:	4b40      	ldr	r3, [pc, #256]	@ (8007b5c <xPortStartScheduler+0x1c8>)
 8007a5a:	781b      	ldrb	r3, [r3, #0]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d10b      	bne.n	8007a78 <xPortStartScheduler+0xe4>
    __asm volatile
 8007a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a64:	f383 8811 	msr	BASEPRI, r3
 8007a68:	f3bf 8f6f 	isb	sy
 8007a6c:	f3bf 8f4f 	dsb	sy
 8007a70:	617b      	str	r3, [r7, #20]
}
 8007a72:	bf00      	nop
 8007a74:	bf00      	nop
 8007a76:	e7fd      	b.n	8007a74 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8007a78:	79fb      	ldrb	r3, [r7, #7]
 8007a7a:	b2db      	uxtb	r3, r3
 8007a7c:	43db      	mvns	r3, r3
 8007a7e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d013      	beq.n	8007aae <xPortStartScheduler+0x11a>
    __asm volatile
 8007a86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a8a:	f383 8811 	msr	BASEPRI, r3
 8007a8e:	f3bf 8f6f 	isb	sy
 8007a92:	f3bf 8f4f 	dsb	sy
 8007a96:	613b      	str	r3, [r7, #16]
}
 8007a98:	bf00      	nop
 8007a9a:	bf00      	nop
 8007a9c:	e7fd      	b.n	8007a9a <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	3301      	adds	r3, #1
 8007aa2:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007aa4:	79fb      	ldrb	r3, [r7, #7]
 8007aa6:	b2db      	uxtb	r3, r3
 8007aa8:	005b      	lsls	r3, r3, #1
 8007aaa:	b2db      	uxtb	r3, r3
 8007aac:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007aae:	79fb      	ldrb	r3, [r7, #7]
 8007ab0:	b2db      	uxtb	r3, r3
 8007ab2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ab6:	2b80      	cmp	r3, #128	@ 0x80
 8007ab8:	d0f1      	beq.n	8007a9e <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	2b08      	cmp	r3, #8
 8007abe:	d103      	bne.n	8007ac8 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8007ac0:	4b27      	ldr	r3, [pc, #156]	@ (8007b60 <xPortStartScheduler+0x1cc>)
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	601a      	str	r2, [r3, #0]
 8007ac6:	e004      	b.n	8007ad2 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	f1c3 0307 	rsb	r3, r3, #7
 8007ace:	4a24      	ldr	r2, [pc, #144]	@ (8007b60 <xPortStartScheduler+0x1cc>)
 8007ad0:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007ad2:	4b23      	ldr	r3, [pc, #140]	@ (8007b60 <xPortStartScheduler+0x1cc>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	021b      	lsls	r3, r3, #8
 8007ad8:	4a21      	ldr	r2, [pc, #132]	@ (8007b60 <xPortStartScheduler+0x1cc>)
 8007ada:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007adc:	4b20      	ldr	r3, [pc, #128]	@ (8007b60 <xPortStartScheduler+0x1cc>)
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007ae4:	4a1e      	ldr	r2, [pc, #120]	@ (8007b60 <xPortStartScheduler+0x1cc>)
 8007ae6:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8007ae8:	7bfb      	ldrb	r3, [r7, #15]
 8007aea:	b2da      	uxtb	r2, r3
 8007aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aee:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8007af0:	4b1c      	ldr	r3, [pc, #112]	@ (8007b64 <xPortStartScheduler+0x1d0>)
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4a1b      	ldr	r2, [pc, #108]	@ (8007b64 <xPortStartScheduler+0x1d0>)
 8007af6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007afa:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8007afc:	4b19      	ldr	r3, [pc, #100]	@ (8007b64 <xPortStartScheduler+0x1d0>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	4a18      	ldr	r2, [pc, #96]	@ (8007b64 <xPortStartScheduler+0x1d0>)
 8007b02:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b06:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8007b08:	4b17      	ldr	r3, [pc, #92]	@ (8007b68 <xPortStartScheduler+0x1d4>)
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8007b0e:	f000 f8e5 	bl	8007cdc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8007b12:	4b16      	ldr	r3, [pc, #88]	@ (8007b6c <xPortStartScheduler+0x1d8>)
 8007b14:	2200      	movs	r2, #0
 8007b16:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8007b18:	f000 f904 	bl	8007d24 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007b1c:	4b14      	ldr	r3, [pc, #80]	@ (8007b70 <xPortStartScheduler+0x1dc>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4a13      	ldr	r2, [pc, #76]	@ (8007b70 <xPortStartScheduler+0x1dc>)
 8007b22:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007b26:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8007b28:	f7ff ff1e 	bl	8007968 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8007b2c:	f7fe fbd4 	bl	80062d8 <vTaskSwitchContext>
    prvTaskExitError();
 8007b30:	f7ff fed6 	bl	80078e0 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8007b34:	2300      	movs	r3, #0
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	3730      	adds	r7, #48	@ 0x30
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}
 8007b3e:	bf00      	nop
 8007b40:	e000ed00 	.word	0xe000ed00
 8007b44:	410fc271 	.word	0x410fc271
 8007b48:	410fc270 	.word	0x410fc270
 8007b4c:	e000ed08 	.word	0xe000ed08
 8007b50:	08007941 	.word	0x08007941
 8007b54:	08007c31 	.word	0x08007c31
 8007b58:	e000e400 	.word	0xe000e400
 8007b5c:	20000364 	.word	0x20000364
 8007b60:	20000368 	.word	0x20000368
 8007b64:	e000ed20 	.word	0xe000ed20
 8007b68:	e000ed1c 	.word	0xe000ed1c
 8007b6c:	20000020 	.word	0x20000020
 8007b70:	e000ef34 	.word	0xe000ef34

08007b74 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007b74:	b480      	push	{r7}
 8007b76:	b083      	sub	sp, #12
 8007b78:	af00      	add	r7, sp, #0
    __asm volatile
 8007b7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b7e:	f383 8811 	msr	BASEPRI, r3
 8007b82:	f3bf 8f6f 	isb	sy
 8007b86:	f3bf 8f4f 	dsb	sy
 8007b8a:	607b      	str	r3, [r7, #4]
}
 8007b8c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8007b8e:	4b10      	ldr	r3, [pc, #64]	@ (8007bd0 <vPortEnterCritical+0x5c>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	3301      	adds	r3, #1
 8007b94:	4a0e      	ldr	r2, [pc, #56]	@ (8007bd0 <vPortEnterCritical+0x5c>)
 8007b96:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8007b98:	4b0d      	ldr	r3, [pc, #52]	@ (8007bd0 <vPortEnterCritical+0x5c>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	2b01      	cmp	r3, #1
 8007b9e:	d110      	bne.n	8007bc2 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007ba0:	4b0c      	ldr	r3, [pc, #48]	@ (8007bd4 <vPortEnterCritical+0x60>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	b2db      	uxtb	r3, r3
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d00b      	beq.n	8007bc2 <vPortEnterCritical+0x4e>
    __asm volatile
 8007baa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bae:	f383 8811 	msr	BASEPRI, r3
 8007bb2:	f3bf 8f6f 	isb	sy
 8007bb6:	f3bf 8f4f 	dsb	sy
 8007bba:	603b      	str	r3, [r7, #0]
}
 8007bbc:	bf00      	nop
 8007bbe:	bf00      	nop
 8007bc0:	e7fd      	b.n	8007bbe <vPortEnterCritical+0x4a>
    }
}
 8007bc2:	bf00      	nop
 8007bc4:	370c      	adds	r7, #12
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bcc:	4770      	bx	lr
 8007bce:	bf00      	nop
 8007bd0:	20000020 	.word	0x20000020
 8007bd4:	e000ed04 	.word	0xe000ed04

08007bd8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b083      	sub	sp, #12
 8007bdc:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8007bde:	4b12      	ldr	r3, [pc, #72]	@ (8007c28 <vPortExitCritical+0x50>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d10b      	bne.n	8007bfe <vPortExitCritical+0x26>
    __asm volatile
 8007be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bea:	f383 8811 	msr	BASEPRI, r3
 8007bee:	f3bf 8f6f 	isb	sy
 8007bf2:	f3bf 8f4f 	dsb	sy
 8007bf6:	607b      	str	r3, [r7, #4]
}
 8007bf8:	bf00      	nop
 8007bfa:	bf00      	nop
 8007bfc:	e7fd      	b.n	8007bfa <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8007bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8007c28 <vPortExitCritical+0x50>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	3b01      	subs	r3, #1
 8007c04:	4a08      	ldr	r2, [pc, #32]	@ (8007c28 <vPortExitCritical+0x50>)
 8007c06:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8007c08:	4b07      	ldr	r3, [pc, #28]	@ (8007c28 <vPortExitCritical+0x50>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d105      	bne.n	8007c1c <vPortExitCritical+0x44>
 8007c10:	2300      	movs	r3, #0
 8007c12:	603b      	str	r3, [r7, #0]
    __asm volatile
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	f383 8811 	msr	BASEPRI, r3
}
 8007c1a:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8007c1c:	bf00      	nop
 8007c1e:	370c      	adds	r7, #12
 8007c20:	46bd      	mov	sp, r7
 8007c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c26:	4770      	bx	lr
 8007c28:	20000020 	.word	0x20000020
 8007c2c:	00000000 	.word	0x00000000

08007c30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8007c30:	f3ef 8009 	mrs	r0, PSP
 8007c34:	f3bf 8f6f 	isb	sy
 8007c38:	4b15      	ldr	r3, [pc, #84]	@ (8007c90 <pxCurrentTCBConst>)
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	f01e 0f10 	tst.w	lr, #16
 8007c40:	bf08      	it	eq
 8007c42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007c46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c4a:	6010      	str	r0, [r2, #0]
 8007c4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007c50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007c54:	f380 8811 	msr	BASEPRI, r0
 8007c58:	f3bf 8f4f 	dsb	sy
 8007c5c:	f3bf 8f6f 	isb	sy
 8007c60:	f7fe fb3a 	bl	80062d8 <vTaskSwitchContext>
 8007c64:	f04f 0000 	mov.w	r0, #0
 8007c68:	f380 8811 	msr	BASEPRI, r0
 8007c6c:	bc09      	pop	{r0, r3}
 8007c6e:	6819      	ldr	r1, [r3, #0]
 8007c70:	6808      	ldr	r0, [r1, #0]
 8007c72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c76:	f01e 0f10 	tst.w	lr, #16
 8007c7a:	bf08      	it	eq
 8007c7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007c80:	f380 8809 	msr	PSP, r0
 8007c84:	f3bf 8f6f 	isb	sy
 8007c88:	4770      	bx	lr
 8007c8a:	bf00      	nop
 8007c8c:	f3af 8000 	nop.w

08007c90 <pxCurrentTCBConst>:
 8007c90:	20000224 	.word	0x20000224
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8007c94:	bf00      	nop
 8007c96:	bf00      	nop

08007c98 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b082      	sub	sp, #8
 8007c9c:	af00      	add	r7, sp, #0
    __asm volatile
 8007c9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ca2:	f383 8811 	msr	BASEPRI, r3
 8007ca6:	f3bf 8f6f 	isb	sy
 8007caa:	f3bf 8f4f 	dsb	sy
 8007cae:	607b      	str	r3, [r7, #4]
}
 8007cb0:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8007cb2:	f7fe f9f7 	bl	80060a4 <xTaskIncrementTick>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d003      	beq.n	8007cc4 <SysTick_Handler+0x2c>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007cbc:	4b06      	ldr	r3, [pc, #24]	@ (8007cd8 <SysTick_Handler+0x40>)
 8007cbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007cc2:	601a      	str	r2, [r3, #0]
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	603b      	str	r3, [r7, #0]
    __asm volatile
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	f383 8811 	msr	BASEPRI, r3
}
 8007cce:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 8007cd0:	bf00      	nop
 8007cd2:	3708      	adds	r7, #8
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bd80      	pop	{r7, pc}
 8007cd8:	e000ed04 	.word	0xe000ed04

08007cdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8007cdc:	b480      	push	{r7}
 8007cde:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8007d10 <vPortSetupTimerInterrupt+0x34>)
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8007d14 <vPortSetupTimerInterrupt+0x38>)
 8007ce8:	2200      	movs	r2, #0
 8007cea:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007cec:	4b0a      	ldr	r3, [pc, #40]	@ (8007d18 <vPortSetupTimerInterrupt+0x3c>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	4a0a      	ldr	r2, [pc, #40]	@ (8007d1c <vPortSetupTimerInterrupt+0x40>)
 8007cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8007cf6:	099b      	lsrs	r3, r3, #6
 8007cf8:	4a09      	ldr	r2, [pc, #36]	@ (8007d20 <vPortSetupTimerInterrupt+0x44>)
 8007cfa:	3b01      	subs	r3, #1
 8007cfc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007cfe:	4b04      	ldr	r3, [pc, #16]	@ (8007d10 <vPortSetupTimerInterrupt+0x34>)
 8007d00:	2207      	movs	r2, #7
 8007d02:	601a      	str	r2, [r3, #0]
}
 8007d04:	bf00      	nop
 8007d06:	46bd      	mov	sp, r7
 8007d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0c:	4770      	bx	lr
 8007d0e:	bf00      	nop
 8007d10:	e000e010 	.word	0xe000e010
 8007d14:	e000e018 	.word	0xe000e018
 8007d18:	20000010 	.word	0x20000010
 8007d1c:	10624dd3 	.word	0x10624dd3
 8007d20:	e000e014 	.word	0xe000e014

08007d24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8007d24:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007d34 <vPortEnableVFP+0x10>
 8007d28:	6801      	ldr	r1, [r0, #0]
 8007d2a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007d2e:	6001      	str	r1, [r0, #0]
 8007d30:	4770      	bx	lr
 8007d32:	0000      	.short	0x0000
 8007d34:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8007d38:	bf00      	nop
 8007d3a:	bf00      	nop

08007d3c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8007d3c:	b480      	push	{r7}
 8007d3e:	b085      	sub	sp, #20
 8007d40:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8007d42:	f3ef 8305 	mrs	r3, IPSR
 8007d46:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	2b0f      	cmp	r3, #15
 8007d4c:	d915      	bls.n	8007d7a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007d4e:	4a18      	ldr	r2, [pc, #96]	@ (8007db0 <vPortValidateInterruptPriority+0x74>)
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	4413      	add	r3, r2
 8007d54:	781b      	ldrb	r3, [r3, #0]
 8007d56:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007d58:	4b16      	ldr	r3, [pc, #88]	@ (8007db4 <vPortValidateInterruptPriority+0x78>)
 8007d5a:	781b      	ldrb	r3, [r3, #0]
 8007d5c:	7afa      	ldrb	r2, [r7, #11]
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	d20b      	bcs.n	8007d7a <vPortValidateInterruptPriority+0x3e>
    __asm volatile
 8007d62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d66:	f383 8811 	msr	BASEPRI, r3
 8007d6a:	f3bf 8f6f 	isb	sy
 8007d6e:	f3bf 8f4f 	dsb	sy
 8007d72:	607b      	str	r3, [r7, #4]
}
 8007d74:	bf00      	nop
 8007d76:	bf00      	nop
 8007d78:	e7fd      	b.n	8007d76 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007d7a:	4b0f      	ldr	r3, [pc, #60]	@ (8007db8 <vPortValidateInterruptPriority+0x7c>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007d82:	4b0e      	ldr	r3, [pc, #56]	@ (8007dbc <vPortValidateInterruptPriority+0x80>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	429a      	cmp	r2, r3
 8007d88:	d90b      	bls.n	8007da2 <vPortValidateInterruptPriority+0x66>
    __asm volatile
 8007d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d8e:	f383 8811 	msr	BASEPRI, r3
 8007d92:	f3bf 8f6f 	isb	sy
 8007d96:	f3bf 8f4f 	dsb	sy
 8007d9a:	603b      	str	r3, [r7, #0]
}
 8007d9c:	bf00      	nop
 8007d9e:	bf00      	nop
 8007da0:	e7fd      	b.n	8007d9e <vPortValidateInterruptPriority+0x62>
    }
 8007da2:	bf00      	nop
 8007da4:	3714      	adds	r7, #20
 8007da6:	46bd      	mov	sp, r7
 8007da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dac:	4770      	bx	lr
 8007dae:	bf00      	nop
 8007db0:	e000e3f0 	.word	0xe000e3f0
 8007db4:	20000364 	.word	0x20000364
 8007db8:	e000ed0c 	.word	0xe000ed0c
 8007dbc:	20000368 	.word	0x20000368

08007dc0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b08e      	sub	sp, #56	@ 0x38
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8007dc8:	2300      	movs	r3, #0
 8007dca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d022      	beq.n	8007e18 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8007dd2:	2308      	movs	r3, #8
 8007dd4:	43db      	mvns	r3, r3
 8007dd6:	687a      	ldr	r2, [r7, #4]
 8007dd8:	429a      	cmp	r2, r3
 8007dda:	d81b      	bhi.n	8007e14 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 8007ddc:	2208      	movs	r2, #8
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	4413      	add	r3, r2
 8007de2:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	f003 0307 	and.w	r3, r3, #7
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d014      	beq.n	8007e18 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	f003 0307 	and.w	r3, r3, #7
 8007df4:	f1c3 0308 	rsb	r3, r3, #8
 8007df8:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8007dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dfc:	43db      	mvns	r3, r3
 8007dfe:	687a      	ldr	r2, [r7, #4]
 8007e00:	429a      	cmp	r2, r3
 8007e02:	d804      	bhi.n	8007e0e <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8007e04:	687a      	ldr	r2, [r7, #4]
 8007e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e08:	4413      	add	r3, r2
 8007e0a:	607b      	str	r3, [r7, #4]
 8007e0c:	e004      	b.n	8007e18 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 8007e0e:	2300      	movs	r3, #0
 8007e10:	607b      	str	r3, [r7, #4]
 8007e12:	e001      	b.n	8007e18 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8007e14:	2300      	movs	r3, #0
 8007e16:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8007e18:	f7fe f812 	bl	8005e40 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8007e1c:	4b7a      	ldr	r3, [pc, #488]	@ (8008008 <pvPortMalloc+0x248>)
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d101      	bne.n	8007e28 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8007e24:	f000 f974 	bl	8008110 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	f2c0 80d3 	blt.w	8007fd6 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	f000 80cf 	beq.w	8007fd6 <pvPortMalloc+0x216>
 8007e38:	4b74      	ldr	r3, [pc, #464]	@ (800800c <pvPortMalloc+0x24c>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	687a      	ldr	r2, [r7, #4]
 8007e3e:	429a      	cmp	r2, r3
 8007e40:	f200 80c9 	bhi.w	8007fd6 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8007e44:	4b72      	ldr	r3, [pc, #456]	@ (8008010 <pvPortMalloc+0x250>)
 8007e46:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8007e48:	4b71      	ldr	r3, [pc, #452]	@ (8008010 <pvPortMalloc+0x250>)
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 8007e4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e50:	4a70      	ldr	r2, [pc, #448]	@ (8008014 <pvPortMalloc+0x254>)
 8007e52:	4293      	cmp	r3, r2
 8007e54:	d305      	bcc.n	8007e62 <pvPortMalloc+0xa2>
 8007e56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e58:	4a6f      	ldr	r2, [pc, #444]	@ (8008018 <pvPortMalloc+0x258>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d801      	bhi.n	8007e62 <pvPortMalloc+0xa2>
 8007e5e:	2301      	movs	r3, #1
 8007e60:	e000      	b.n	8007e64 <pvPortMalloc+0xa4>
 8007e62:	2300      	movs	r3, #0
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d129      	bne.n	8007ebc <pvPortMalloc+0xfc>
    __asm volatile
 8007e68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e6c:	f383 8811 	msr	BASEPRI, r3
 8007e70:	f3bf 8f6f 	isb	sy
 8007e74:	f3bf 8f4f 	dsb	sy
 8007e78:	623b      	str	r3, [r7, #32]
}
 8007e7a:	bf00      	nop
 8007e7c:	bf00      	nop
 8007e7e:	e7fd      	b.n	8007e7c <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 8007e80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e82:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8007e84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 8007e8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e8c:	4a61      	ldr	r2, [pc, #388]	@ (8008014 <pvPortMalloc+0x254>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d305      	bcc.n	8007e9e <pvPortMalloc+0xde>
 8007e92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e94:	4a60      	ldr	r2, [pc, #384]	@ (8008018 <pvPortMalloc+0x258>)
 8007e96:	4293      	cmp	r3, r2
 8007e98:	d801      	bhi.n	8007e9e <pvPortMalloc+0xde>
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	e000      	b.n	8007ea0 <pvPortMalloc+0xe0>
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d10b      	bne.n	8007ebc <pvPortMalloc+0xfc>
    __asm volatile
 8007ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ea8:	f383 8811 	msr	BASEPRI, r3
 8007eac:	f3bf 8f6f 	isb	sy
 8007eb0:	f3bf 8f4f 	dsb	sy
 8007eb4:	61fb      	str	r3, [r7, #28]
}
 8007eb6:	bf00      	nop
 8007eb8:	bf00      	nop
 8007eba:	e7fd      	b.n	8007eb8 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8007ebc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ebe:	685b      	ldr	r3, [r3, #4]
 8007ec0:	687a      	ldr	r2, [r7, #4]
 8007ec2:	429a      	cmp	r2, r3
 8007ec4:	d903      	bls.n	8007ece <pvPortMalloc+0x10e>
 8007ec6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d1d8      	bne.n	8007e80 <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8007ece:	4b4e      	ldr	r3, [pc, #312]	@ (8008008 <pvPortMalloc+0x248>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007ed4:	429a      	cmp	r2, r3
 8007ed6:	d07e      	beq.n	8007fd6 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8007ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	2208      	movs	r2, #8
 8007ede:	4413      	add	r3, r2
 8007ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8007ee2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ee4:	4a4b      	ldr	r2, [pc, #300]	@ (8008014 <pvPortMalloc+0x254>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d305      	bcc.n	8007ef6 <pvPortMalloc+0x136>
 8007eea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eec:	4a4a      	ldr	r2, [pc, #296]	@ (8008018 <pvPortMalloc+0x258>)
 8007eee:	4293      	cmp	r3, r2
 8007ef0:	d801      	bhi.n	8007ef6 <pvPortMalloc+0x136>
 8007ef2:	2301      	movs	r3, #1
 8007ef4:	e000      	b.n	8007ef8 <pvPortMalloc+0x138>
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d10b      	bne.n	8007f14 <pvPortMalloc+0x154>
    __asm volatile
 8007efc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f00:	f383 8811 	msr	BASEPRI, r3
 8007f04:	f3bf 8f6f 	isb	sy
 8007f08:	f3bf 8f4f 	dsb	sy
 8007f0c:	61bb      	str	r3, [r7, #24]
}
 8007f0e:	bf00      	nop
 8007f10:	bf00      	nop
 8007f12:	e7fd      	b.n	8007f10 <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007f14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f16:	681a      	ldr	r2, [r3, #0]
 8007f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f1a:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 8007f1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f1e:	685b      	ldr	r3, [r3, #4]
 8007f20:	687a      	ldr	r2, [r7, #4]
 8007f22:	429a      	cmp	r2, r3
 8007f24:	d90b      	bls.n	8007f3e <pvPortMalloc+0x17e>
    __asm volatile
 8007f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f2a:	f383 8811 	msr	BASEPRI, r3
 8007f2e:	f3bf 8f6f 	isb	sy
 8007f32:	f3bf 8f4f 	dsb	sy
 8007f36:	617b      	str	r3, [r7, #20]
}
 8007f38:	bf00      	nop
 8007f3a:	bf00      	nop
 8007f3c:	e7fd      	b.n	8007f3a <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007f3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f40:	685a      	ldr	r2, [r3, #4]
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	1ad2      	subs	r2, r2, r3
 8007f46:	2308      	movs	r3, #8
 8007f48:	005b      	lsls	r3, r3, #1
 8007f4a:	429a      	cmp	r2, r3
 8007f4c:	d924      	bls.n	8007f98 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007f4e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	4413      	add	r3, r2
 8007f54:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f58:	f003 0307 	and.w	r3, r3, #7
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d00b      	beq.n	8007f78 <pvPortMalloc+0x1b8>
    __asm volatile
 8007f60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f64:	f383 8811 	msr	BASEPRI, r3
 8007f68:	f3bf 8f6f 	isb	sy
 8007f6c:	f3bf 8f4f 	dsb	sy
 8007f70:	613b      	str	r3, [r7, #16]
}
 8007f72:	bf00      	nop
 8007f74:	bf00      	nop
 8007f76:	e7fd      	b.n	8007f74 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007f78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f7a:	685a      	ldr	r2, [r3, #4]
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	1ad2      	subs	r2, r2, r3
 8007f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f82:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8007f84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f86:	687a      	ldr	r2, [r7, #4]
 8007f88:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 8007f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f8c:	681a      	ldr	r2, [r3, #0]
 8007f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f90:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8007f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f96:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007f98:	4b1c      	ldr	r3, [pc, #112]	@ (800800c <pvPortMalloc+0x24c>)
 8007f9a:	681a      	ldr	r2, [r3, #0]
 8007f9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f9e:	685b      	ldr	r3, [r3, #4]
 8007fa0:	1ad3      	subs	r3, r2, r3
 8007fa2:	4a1a      	ldr	r2, [pc, #104]	@ (800800c <pvPortMalloc+0x24c>)
 8007fa4:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007fa6:	4b19      	ldr	r3, [pc, #100]	@ (800800c <pvPortMalloc+0x24c>)
 8007fa8:	681a      	ldr	r2, [r3, #0]
 8007faa:	4b1c      	ldr	r3, [pc, #112]	@ (800801c <pvPortMalloc+0x25c>)
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	429a      	cmp	r2, r3
 8007fb0:	d203      	bcs.n	8007fba <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007fb2:	4b16      	ldr	r3, [pc, #88]	@ (800800c <pvPortMalloc+0x24c>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	4a19      	ldr	r2, [pc, #100]	@ (800801c <pvPortMalloc+0x25c>)
 8007fb8:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8007fba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fbc:	685b      	ldr	r3, [r3, #4]
 8007fbe:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007fc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fc4:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8007fc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fc8:	2200      	movs	r2, #0
 8007fca:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8007fcc:	4b14      	ldr	r3, [pc, #80]	@ (8008020 <pvPortMalloc+0x260>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	3301      	adds	r3, #1
 8007fd2:	4a13      	ldr	r2, [pc, #76]	@ (8008020 <pvPortMalloc+0x260>)
 8007fd4:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8007fd6:	f7fd ff41 	bl	8005e5c <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007fda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fdc:	f003 0307 	and.w	r3, r3, #7
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d00b      	beq.n	8007ffc <pvPortMalloc+0x23c>
    __asm volatile
 8007fe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fe8:	f383 8811 	msr	BASEPRI, r3
 8007fec:	f3bf 8f6f 	isb	sy
 8007ff0:	f3bf 8f4f 	dsb	sy
 8007ff4:	60fb      	str	r3, [r7, #12]
}
 8007ff6:	bf00      	nop
 8007ff8:	bf00      	nop
 8007ffa:	e7fd      	b.n	8007ff8 <pvPortMalloc+0x238>
    return pvReturn;
 8007ffc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	3738      	adds	r7, #56	@ 0x38
 8008002:	46bd      	mov	sp, r7
 8008004:	bd80      	pop	{r7, pc}
 8008006:	bf00      	nop
 8008008:	20012f74 	.word	0x20012f74
 800800c:	20012f78 	.word	0x20012f78
 8008010:	20012f6c 	.word	0x20012f6c
 8008014:	2000036c 	.word	0x2000036c
 8008018:	20012f6b 	.word	0x20012f6b
 800801c:	20012f7c 	.word	0x20012f7c
 8008020:	20012f80 	.word	0x20012f80

08008024 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8008024:	b580      	push	{r7, lr}
 8008026:	b088      	sub	sp, #32
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d060      	beq.n	80080f8 <vPortFree+0xd4>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8008036:	2308      	movs	r3, #8
 8008038:	425b      	negs	r3, r3
 800803a:	69fa      	ldr	r2, [r7, #28]
 800803c:	4413      	add	r3, r2
 800803e:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8008040:	69fb      	ldr	r3, [r7, #28]
 8008042:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8008044:	69bb      	ldr	r3, [r7, #24]
 8008046:	4a2e      	ldr	r2, [pc, #184]	@ (8008100 <vPortFree+0xdc>)
 8008048:	4293      	cmp	r3, r2
 800804a:	d305      	bcc.n	8008058 <vPortFree+0x34>
 800804c:	69bb      	ldr	r3, [r7, #24]
 800804e:	4a2d      	ldr	r2, [pc, #180]	@ (8008104 <vPortFree+0xe0>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d801      	bhi.n	8008058 <vPortFree+0x34>
 8008054:	2301      	movs	r3, #1
 8008056:	e000      	b.n	800805a <vPortFree+0x36>
 8008058:	2300      	movs	r3, #0
 800805a:	2b00      	cmp	r3, #0
 800805c:	d10b      	bne.n	8008076 <vPortFree+0x52>
    __asm volatile
 800805e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008062:	f383 8811 	msr	BASEPRI, r3
 8008066:	f3bf 8f6f 	isb	sy
 800806a:	f3bf 8f4f 	dsb	sy
 800806e:	617b      	str	r3, [r7, #20]
}
 8008070:	bf00      	nop
 8008072:	bf00      	nop
 8008074:	e7fd      	b.n	8008072 <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8008076:	69bb      	ldr	r3, [r7, #24]
 8008078:	685b      	ldr	r3, [r3, #4]
 800807a:	2b00      	cmp	r3, #0
 800807c:	db0b      	blt.n	8008096 <vPortFree+0x72>
    __asm volatile
 800807e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008082:	f383 8811 	msr	BASEPRI, r3
 8008086:	f3bf 8f6f 	isb	sy
 800808a:	f3bf 8f4f 	dsb	sy
 800808e:	613b      	str	r3, [r7, #16]
}
 8008090:	bf00      	nop
 8008092:	bf00      	nop
 8008094:	e7fd      	b.n	8008092 <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008096:	69bb      	ldr	r3, [r7, #24]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d00b      	beq.n	80080b6 <vPortFree+0x92>
    __asm volatile
 800809e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080a2:	f383 8811 	msr	BASEPRI, r3
 80080a6:	f3bf 8f6f 	isb	sy
 80080aa:	f3bf 8f4f 	dsb	sy
 80080ae:	60fb      	str	r3, [r7, #12]
}
 80080b0:	bf00      	nop
 80080b2:	bf00      	nop
 80080b4:	e7fd      	b.n	80080b2 <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 80080b6:	69bb      	ldr	r3, [r7, #24]
 80080b8:	685b      	ldr	r3, [r3, #4]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	da1c      	bge.n	80080f8 <vPortFree+0xd4>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80080be:	69bb      	ldr	r3, [r7, #24]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d118      	bne.n	80080f8 <vPortFree+0xd4>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 80080c6:	69bb      	ldr	r3, [r7, #24]
 80080c8:	685b      	ldr	r3, [r3, #4]
 80080ca:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80080ce:	69bb      	ldr	r3, [r7, #24]
 80080d0:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 80080d2:	f7fd feb5 	bl	8005e40 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80080d6:	69bb      	ldr	r3, [r7, #24]
 80080d8:	685a      	ldr	r2, [r3, #4]
 80080da:	4b0b      	ldr	r3, [pc, #44]	@ (8008108 <vPortFree+0xe4>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4413      	add	r3, r2
 80080e0:	4a09      	ldr	r2, [pc, #36]	@ (8008108 <vPortFree+0xe4>)
 80080e2:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80080e4:	69b8      	ldr	r0, [r7, #24]
 80080e6:	f000 f86d 	bl	80081c4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80080ea:	4b08      	ldr	r3, [pc, #32]	@ (800810c <vPortFree+0xe8>)
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	3301      	adds	r3, #1
 80080f0:	4a06      	ldr	r2, [pc, #24]	@ (800810c <vPortFree+0xe8>)
 80080f2:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80080f4:	f7fd feb2 	bl	8005e5c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80080f8:	bf00      	nop
 80080fa:	3720      	adds	r7, #32
 80080fc:	46bd      	mov	sp, r7
 80080fe:	bd80      	pop	{r7, pc}
 8008100:	2000036c 	.word	0x2000036c
 8008104:	20012f6b 	.word	0x20012f6b
 8008108:	20012f78 	.word	0x20012f78
 800810c:	20012f84 	.word	0x20012f84

08008110 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8008110:	b480      	push	{r7}
 8008112:	b085      	sub	sp, #20
 8008114:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008116:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 800811a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 800811c:	4b24      	ldr	r3, [pc, #144]	@ (80081b0 <prvHeapInit+0xa0>)
 800811e:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	f003 0307 	and.w	r3, r3, #7
 8008126:	2b00      	cmp	r3, #0
 8008128:	d00c      	beq.n	8008144 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	3307      	adds	r3, #7
 800812e:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	f023 0307 	bic.w	r3, r3, #7
 8008136:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8008138:	68ba      	ldr	r2, [r7, #8]
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	1ad3      	subs	r3, r2, r3
 800813e:	4a1c      	ldr	r2, [pc, #112]	@ (80081b0 <prvHeapInit+0xa0>)
 8008140:	4413      	add	r3, r2
 8008142:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	4a1b      	ldr	r2, [pc, #108]	@ (80081b4 <prvHeapInit+0xa4>)
 8008148:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800814a:	4b1a      	ldr	r3, [pc, #104]	@ (80081b4 <prvHeapInit+0xa4>)
 800814c:	2200      	movs	r2, #0
 800814e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 8008150:	68fa      	ldr	r2, [r7, #12]
 8008152:	68bb      	ldr	r3, [r7, #8]
 8008154:	4413      	add	r3, r2
 8008156:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8008158:	2208      	movs	r2, #8
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	1a9b      	subs	r3, r3, r2
 800815e:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	f023 0307 	bic.w	r3, r3, #7
 8008166:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	4a13      	ldr	r2, [pc, #76]	@ (80081b8 <prvHeapInit+0xa8>)
 800816c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800816e:	4b12      	ldr	r3, [pc, #72]	@ (80081b8 <prvHeapInit+0xa8>)
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	2200      	movs	r2, #0
 8008174:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8008176:	4b10      	ldr	r3, [pc, #64]	@ (80081b8 <prvHeapInit+0xa8>)
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	2200      	movs	r2, #0
 800817c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	687a      	ldr	r2, [r7, #4]
 8008186:	1ad2      	subs	r2, r2, r3
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 800818c:	4b0a      	ldr	r3, [pc, #40]	@ (80081b8 <prvHeapInit+0xa8>)
 800818e:	681a      	ldr	r2, [r3, #0]
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	685b      	ldr	r3, [r3, #4]
 8008198:	4a08      	ldr	r2, [pc, #32]	@ (80081bc <prvHeapInit+0xac>)
 800819a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	685b      	ldr	r3, [r3, #4]
 80081a0:	4a07      	ldr	r2, [pc, #28]	@ (80081c0 <prvHeapInit+0xb0>)
 80081a2:	6013      	str	r3, [r2, #0]
}
 80081a4:	bf00      	nop
 80081a6:	3714      	adds	r7, #20
 80081a8:	46bd      	mov	sp, r7
 80081aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ae:	4770      	bx	lr
 80081b0:	2000036c 	.word	0x2000036c
 80081b4:	20012f6c 	.word	0x20012f6c
 80081b8:	20012f74 	.word	0x20012f74
 80081bc:	20012f7c 	.word	0x20012f7c
 80081c0:	20012f78 	.word	0x20012f78

080081c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80081c4:	b480      	push	{r7}
 80081c6:	b087      	sub	sp, #28
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 80081cc:	4b36      	ldr	r3, [pc, #216]	@ (80082a8 <prvInsertBlockIntoFreeList+0xe4>)
 80081ce:	617b      	str	r3, [r7, #20]
 80081d0:	e002      	b.n	80081d8 <prvInsertBlockIntoFreeList+0x14>
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	617b      	str	r3, [r7, #20]
 80081d8:	697b      	ldr	r3, [r7, #20]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	687a      	ldr	r2, [r7, #4]
 80081de:	429a      	cmp	r2, r3
 80081e0:	d8f7      	bhi.n	80081d2 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	4a30      	ldr	r2, [pc, #192]	@ (80082a8 <prvInsertBlockIntoFreeList+0xe4>)
 80081e6:	4293      	cmp	r3, r2
 80081e8:	d018      	beq.n	800821c <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 80081ea:	697b      	ldr	r3, [r7, #20]
 80081ec:	4a2f      	ldr	r2, [pc, #188]	@ (80082ac <prvInsertBlockIntoFreeList+0xe8>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d305      	bcc.n	80081fe <prvInsertBlockIntoFreeList+0x3a>
 80081f2:	697b      	ldr	r3, [r7, #20]
 80081f4:	4a2e      	ldr	r2, [pc, #184]	@ (80082b0 <prvInsertBlockIntoFreeList+0xec>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d801      	bhi.n	80081fe <prvInsertBlockIntoFreeList+0x3a>
 80081fa:	2301      	movs	r3, #1
 80081fc:	e000      	b.n	8008200 <prvInsertBlockIntoFreeList+0x3c>
 80081fe:	2300      	movs	r3, #0
 8008200:	2b00      	cmp	r3, #0
 8008202:	d10b      	bne.n	800821c <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 8008204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008208:	f383 8811 	msr	BASEPRI, r3
 800820c:	f3bf 8f6f 	isb	sy
 8008210:	f3bf 8f4f 	dsb	sy
 8008214:	60fb      	str	r3, [r7, #12]
}
 8008216:	bf00      	nop
 8008218:	bf00      	nop
 800821a:	e7fd      	b.n	8008218 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800821c:	697b      	ldr	r3, [r7, #20]
 800821e:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	685b      	ldr	r3, [r3, #4]
 8008224:	693a      	ldr	r2, [r7, #16]
 8008226:	4413      	add	r3, r2
 8008228:	687a      	ldr	r2, [r7, #4]
 800822a:	429a      	cmp	r2, r3
 800822c:	d108      	bne.n	8008240 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800822e:	697b      	ldr	r3, [r7, #20]
 8008230:	685a      	ldr	r2, [r3, #4]
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	685b      	ldr	r3, [r3, #4]
 8008236:	441a      	add	r2, r3
 8008238:	697b      	ldr	r3, [r7, #20]
 800823a:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800823c:	697b      	ldr	r3, [r7, #20]
 800823e:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	685b      	ldr	r3, [r3, #4]
 8008248:	693a      	ldr	r2, [r7, #16]
 800824a:	441a      	add	r2, r3
 800824c:	697b      	ldr	r3, [r7, #20]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	429a      	cmp	r2, r3
 8008252:	d118      	bne.n	8008286 <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8008254:	697b      	ldr	r3, [r7, #20]
 8008256:	681a      	ldr	r2, [r3, #0]
 8008258:	4b16      	ldr	r3, [pc, #88]	@ (80082b4 <prvInsertBlockIntoFreeList+0xf0>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	429a      	cmp	r2, r3
 800825e:	d00d      	beq.n	800827c <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	685a      	ldr	r2, [r3, #4]
 8008264:	697b      	ldr	r3, [r7, #20]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	685b      	ldr	r3, [r3, #4]
 800826a:	441a      	add	r2, r3
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8008270:	697b      	ldr	r3, [r7, #20]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	681a      	ldr	r2, [r3, #0]
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	601a      	str	r2, [r3, #0]
 800827a:	e008      	b.n	800828e <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 800827c:	4b0d      	ldr	r3, [pc, #52]	@ (80082b4 <prvInsertBlockIntoFreeList+0xf0>)
 800827e:	681a      	ldr	r2, [r3, #0]
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	601a      	str	r2, [r3, #0]
 8008284:	e003      	b.n	800828e <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008286:	697b      	ldr	r3, [r7, #20]
 8008288:	681a      	ldr	r2, [r3, #0]
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800828e:	697a      	ldr	r2, [r7, #20]
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	429a      	cmp	r2, r3
 8008294:	d002      	beq.n	800829c <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8008296:	697b      	ldr	r3, [r7, #20]
 8008298:	687a      	ldr	r2, [r7, #4]
 800829a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800829c:	bf00      	nop
 800829e:	371c      	adds	r7, #28
 80082a0:	46bd      	mov	sp, r7
 80082a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a6:	4770      	bx	lr
 80082a8:	20012f6c 	.word	0x20012f6c
 80082ac:	2000036c 	.word	0x2000036c
 80082b0:	20012f6b 	.word	0x20012f6b
 80082b4:	20012f74 	.word	0x20012f74

080082b8 <std>:
 80082b8:	2300      	movs	r3, #0
 80082ba:	b510      	push	{r4, lr}
 80082bc:	4604      	mov	r4, r0
 80082be:	e9c0 3300 	strd	r3, r3, [r0]
 80082c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80082c6:	6083      	str	r3, [r0, #8]
 80082c8:	8181      	strh	r1, [r0, #12]
 80082ca:	6643      	str	r3, [r0, #100]	@ 0x64
 80082cc:	81c2      	strh	r2, [r0, #14]
 80082ce:	6183      	str	r3, [r0, #24]
 80082d0:	4619      	mov	r1, r3
 80082d2:	2208      	movs	r2, #8
 80082d4:	305c      	adds	r0, #92	@ 0x5c
 80082d6:	f000 f928 	bl	800852a <memset>
 80082da:	4b0d      	ldr	r3, [pc, #52]	@ (8008310 <std+0x58>)
 80082dc:	6263      	str	r3, [r4, #36]	@ 0x24
 80082de:	4b0d      	ldr	r3, [pc, #52]	@ (8008314 <std+0x5c>)
 80082e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80082e2:	4b0d      	ldr	r3, [pc, #52]	@ (8008318 <std+0x60>)
 80082e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80082e6:	4b0d      	ldr	r3, [pc, #52]	@ (800831c <std+0x64>)
 80082e8:	6323      	str	r3, [r4, #48]	@ 0x30
 80082ea:	4b0d      	ldr	r3, [pc, #52]	@ (8008320 <std+0x68>)
 80082ec:	6224      	str	r4, [r4, #32]
 80082ee:	429c      	cmp	r4, r3
 80082f0:	d006      	beq.n	8008300 <std+0x48>
 80082f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80082f6:	4294      	cmp	r4, r2
 80082f8:	d002      	beq.n	8008300 <std+0x48>
 80082fa:	33d0      	adds	r3, #208	@ 0xd0
 80082fc:	429c      	cmp	r4, r3
 80082fe:	d105      	bne.n	800830c <std+0x54>
 8008300:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008304:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008308:	f000 b988 	b.w	800861c <__retarget_lock_init_recursive>
 800830c:	bd10      	pop	{r4, pc}
 800830e:	bf00      	nop
 8008310:	080084a5 	.word	0x080084a5
 8008314:	080084c7 	.word	0x080084c7
 8008318:	080084ff 	.word	0x080084ff
 800831c:	08008523 	.word	0x08008523
 8008320:	20012f88 	.word	0x20012f88

08008324 <stdio_exit_handler>:
 8008324:	4a02      	ldr	r2, [pc, #8]	@ (8008330 <stdio_exit_handler+0xc>)
 8008326:	4903      	ldr	r1, [pc, #12]	@ (8008334 <stdio_exit_handler+0x10>)
 8008328:	4803      	ldr	r0, [pc, #12]	@ (8008338 <stdio_exit_handler+0x14>)
 800832a:	f000 b869 	b.w	8008400 <_fwalk_sglue>
 800832e:	bf00      	nop
 8008330:	20000024 	.word	0x20000024
 8008334:	08009185 	.word	0x08009185
 8008338:	20000034 	.word	0x20000034

0800833c <cleanup_stdio>:
 800833c:	6841      	ldr	r1, [r0, #4]
 800833e:	4b0c      	ldr	r3, [pc, #48]	@ (8008370 <cleanup_stdio+0x34>)
 8008340:	4299      	cmp	r1, r3
 8008342:	b510      	push	{r4, lr}
 8008344:	4604      	mov	r4, r0
 8008346:	d001      	beq.n	800834c <cleanup_stdio+0x10>
 8008348:	f000 ff1c 	bl	8009184 <_fflush_r>
 800834c:	68a1      	ldr	r1, [r4, #8]
 800834e:	4b09      	ldr	r3, [pc, #36]	@ (8008374 <cleanup_stdio+0x38>)
 8008350:	4299      	cmp	r1, r3
 8008352:	d002      	beq.n	800835a <cleanup_stdio+0x1e>
 8008354:	4620      	mov	r0, r4
 8008356:	f000 ff15 	bl	8009184 <_fflush_r>
 800835a:	68e1      	ldr	r1, [r4, #12]
 800835c:	4b06      	ldr	r3, [pc, #24]	@ (8008378 <cleanup_stdio+0x3c>)
 800835e:	4299      	cmp	r1, r3
 8008360:	d004      	beq.n	800836c <cleanup_stdio+0x30>
 8008362:	4620      	mov	r0, r4
 8008364:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008368:	f000 bf0c 	b.w	8009184 <_fflush_r>
 800836c:	bd10      	pop	{r4, pc}
 800836e:	bf00      	nop
 8008370:	20012f88 	.word	0x20012f88
 8008374:	20012ff0 	.word	0x20012ff0
 8008378:	20013058 	.word	0x20013058

0800837c <global_stdio_init.part.0>:
 800837c:	b510      	push	{r4, lr}
 800837e:	4b0b      	ldr	r3, [pc, #44]	@ (80083ac <global_stdio_init.part.0+0x30>)
 8008380:	4c0b      	ldr	r4, [pc, #44]	@ (80083b0 <global_stdio_init.part.0+0x34>)
 8008382:	4a0c      	ldr	r2, [pc, #48]	@ (80083b4 <global_stdio_init.part.0+0x38>)
 8008384:	601a      	str	r2, [r3, #0]
 8008386:	4620      	mov	r0, r4
 8008388:	2200      	movs	r2, #0
 800838a:	2104      	movs	r1, #4
 800838c:	f7ff ff94 	bl	80082b8 <std>
 8008390:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008394:	2201      	movs	r2, #1
 8008396:	2109      	movs	r1, #9
 8008398:	f7ff ff8e 	bl	80082b8 <std>
 800839c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80083a0:	2202      	movs	r2, #2
 80083a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80083a6:	2112      	movs	r1, #18
 80083a8:	f7ff bf86 	b.w	80082b8 <std>
 80083ac:	200130c0 	.word	0x200130c0
 80083b0:	20012f88 	.word	0x20012f88
 80083b4:	08008325 	.word	0x08008325

080083b8 <__sfp_lock_acquire>:
 80083b8:	4801      	ldr	r0, [pc, #4]	@ (80083c0 <__sfp_lock_acquire+0x8>)
 80083ba:	f000 b930 	b.w	800861e <__retarget_lock_acquire_recursive>
 80083be:	bf00      	nop
 80083c0:	200130c9 	.word	0x200130c9

080083c4 <__sfp_lock_release>:
 80083c4:	4801      	ldr	r0, [pc, #4]	@ (80083cc <__sfp_lock_release+0x8>)
 80083c6:	f000 b92b 	b.w	8008620 <__retarget_lock_release_recursive>
 80083ca:	bf00      	nop
 80083cc:	200130c9 	.word	0x200130c9

080083d0 <__sinit>:
 80083d0:	b510      	push	{r4, lr}
 80083d2:	4604      	mov	r4, r0
 80083d4:	f7ff fff0 	bl	80083b8 <__sfp_lock_acquire>
 80083d8:	6a23      	ldr	r3, [r4, #32]
 80083da:	b11b      	cbz	r3, 80083e4 <__sinit+0x14>
 80083dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80083e0:	f7ff bff0 	b.w	80083c4 <__sfp_lock_release>
 80083e4:	4b04      	ldr	r3, [pc, #16]	@ (80083f8 <__sinit+0x28>)
 80083e6:	6223      	str	r3, [r4, #32]
 80083e8:	4b04      	ldr	r3, [pc, #16]	@ (80083fc <__sinit+0x2c>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d1f5      	bne.n	80083dc <__sinit+0xc>
 80083f0:	f7ff ffc4 	bl	800837c <global_stdio_init.part.0>
 80083f4:	e7f2      	b.n	80083dc <__sinit+0xc>
 80083f6:	bf00      	nop
 80083f8:	0800833d 	.word	0x0800833d
 80083fc:	200130c0 	.word	0x200130c0

08008400 <_fwalk_sglue>:
 8008400:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008404:	4607      	mov	r7, r0
 8008406:	4688      	mov	r8, r1
 8008408:	4614      	mov	r4, r2
 800840a:	2600      	movs	r6, #0
 800840c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008410:	f1b9 0901 	subs.w	r9, r9, #1
 8008414:	d505      	bpl.n	8008422 <_fwalk_sglue+0x22>
 8008416:	6824      	ldr	r4, [r4, #0]
 8008418:	2c00      	cmp	r4, #0
 800841a:	d1f7      	bne.n	800840c <_fwalk_sglue+0xc>
 800841c:	4630      	mov	r0, r6
 800841e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008422:	89ab      	ldrh	r3, [r5, #12]
 8008424:	2b01      	cmp	r3, #1
 8008426:	d907      	bls.n	8008438 <_fwalk_sglue+0x38>
 8008428:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800842c:	3301      	adds	r3, #1
 800842e:	d003      	beq.n	8008438 <_fwalk_sglue+0x38>
 8008430:	4629      	mov	r1, r5
 8008432:	4638      	mov	r0, r7
 8008434:	47c0      	blx	r8
 8008436:	4306      	orrs	r6, r0
 8008438:	3568      	adds	r5, #104	@ 0x68
 800843a:	e7e9      	b.n	8008410 <_fwalk_sglue+0x10>

0800843c <iprintf>:
 800843c:	b40f      	push	{r0, r1, r2, r3}
 800843e:	b507      	push	{r0, r1, r2, lr}
 8008440:	4906      	ldr	r1, [pc, #24]	@ (800845c <iprintf+0x20>)
 8008442:	ab04      	add	r3, sp, #16
 8008444:	6808      	ldr	r0, [r1, #0]
 8008446:	f853 2b04 	ldr.w	r2, [r3], #4
 800844a:	6881      	ldr	r1, [r0, #8]
 800844c:	9301      	str	r3, [sp, #4]
 800844e:	f000 fb71 	bl	8008b34 <_vfiprintf_r>
 8008452:	b003      	add	sp, #12
 8008454:	f85d eb04 	ldr.w	lr, [sp], #4
 8008458:	b004      	add	sp, #16
 800845a:	4770      	bx	lr
 800845c:	20000030 	.word	0x20000030

08008460 <siprintf>:
 8008460:	b40e      	push	{r1, r2, r3}
 8008462:	b510      	push	{r4, lr}
 8008464:	b09d      	sub	sp, #116	@ 0x74
 8008466:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008468:	9002      	str	r0, [sp, #8]
 800846a:	9006      	str	r0, [sp, #24]
 800846c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008470:	480a      	ldr	r0, [pc, #40]	@ (800849c <siprintf+0x3c>)
 8008472:	9107      	str	r1, [sp, #28]
 8008474:	9104      	str	r1, [sp, #16]
 8008476:	490a      	ldr	r1, [pc, #40]	@ (80084a0 <siprintf+0x40>)
 8008478:	f853 2b04 	ldr.w	r2, [r3], #4
 800847c:	9105      	str	r1, [sp, #20]
 800847e:	2400      	movs	r4, #0
 8008480:	a902      	add	r1, sp, #8
 8008482:	6800      	ldr	r0, [r0, #0]
 8008484:	9301      	str	r3, [sp, #4]
 8008486:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008488:	f000 fa2e 	bl	80088e8 <_svfiprintf_r>
 800848c:	9b02      	ldr	r3, [sp, #8]
 800848e:	701c      	strb	r4, [r3, #0]
 8008490:	b01d      	add	sp, #116	@ 0x74
 8008492:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008496:	b003      	add	sp, #12
 8008498:	4770      	bx	lr
 800849a:	bf00      	nop
 800849c:	20000030 	.word	0x20000030
 80084a0:	ffff0208 	.word	0xffff0208

080084a4 <__sread>:
 80084a4:	b510      	push	{r4, lr}
 80084a6:	460c      	mov	r4, r1
 80084a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084ac:	f000 f868 	bl	8008580 <_read_r>
 80084b0:	2800      	cmp	r0, #0
 80084b2:	bfab      	itete	ge
 80084b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80084b6:	89a3      	ldrhlt	r3, [r4, #12]
 80084b8:	181b      	addge	r3, r3, r0
 80084ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80084be:	bfac      	ite	ge
 80084c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80084c2:	81a3      	strhlt	r3, [r4, #12]
 80084c4:	bd10      	pop	{r4, pc}

080084c6 <__swrite>:
 80084c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084ca:	461f      	mov	r7, r3
 80084cc:	898b      	ldrh	r3, [r1, #12]
 80084ce:	05db      	lsls	r3, r3, #23
 80084d0:	4605      	mov	r5, r0
 80084d2:	460c      	mov	r4, r1
 80084d4:	4616      	mov	r6, r2
 80084d6:	d505      	bpl.n	80084e4 <__swrite+0x1e>
 80084d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084dc:	2302      	movs	r3, #2
 80084de:	2200      	movs	r2, #0
 80084e0:	f000 f83c 	bl	800855c <_lseek_r>
 80084e4:	89a3      	ldrh	r3, [r4, #12]
 80084e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80084ee:	81a3      	strh	r3, [r4, #12]
 80084f0:	4632      	mov	r2, r6
 80084f2:	463b      	mov	r3, r7
 80084f4:	4628      	mov	r0, r5
 80084f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80084fa:	f000 b853 	b.w	80085a4 <_write_r>

080084fe <__sseek>:
 80084fe:	b510      	push	{r4, lr}
 8008500:	460c      	mov	r4, r1
 8008502:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008506:	f000 f829 	bl	800855c <_lseek_r>
 800850a:	1c43      	adds	r3, r0, #1
 800850c:	89a3      	ldrh	r3, [r4, #12]
 800850e:	bf15      	itete	ne
 8008510:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008512:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008516:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800851a:	81a3      	strheq	r3, [r4, #12]
 800851c:	bf18      	it	ne
 800851e:	81a3      	strhne	r3, [r4, #12]
 8008520:	bd10      	pop	{r4, pc}

08008522 <__sclose>:
 8008522:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008526:	f000 b809 	b.w	800853c <_close_r>

0800852a <memset>:
 800852a:	4402      	add	r2, r0
 800852c:	4603      	mov	r3, r0
 800852e:	4293      	cmp	r3, r2
 8008530:	d100      	bne.n	8008534 <memset+0xa>
 8008532:	4770      	bx	lr
 8008534:	f803 1b01 	strb.w	r1, [r3], #1
 8008538:	e7f9      	b.n	800852e <memset+0x4>
	...

0800853c <_close_r>:
 800853c:	b538      	push	{r3, r4, r5, lr}
 800853e:	4d06      	ldr	r5, [pc, #24]	@ (8008558 <_close_r+0x1c>)
 8008540:	2300      	movs	r3, #0
 8008542:	4604      	mov	r4, r0
 8008544:	4608      	mov	r0, r1
 8008546:	602b      	str	r3, [r5, #0]
 8008548:	f7f8 ffd9 	bl	80014fe <_close>
 800854c:	1c43      	adds	r3, r0, #1
 800854e:	d102      	bne.n	8008556 <_close_r+0x1a>
 8008550:	682b      	ldr	r3, [r5, #0]
 8008552:	b103      	cbz	r3, 8008556 <_close_r+0x1a>
 8008554:	6023      	str	r3, [r4, #0]
 8008556:	bd38      	pop	{r3, r4, r5, pc}
 8008558:	200130c4 	.word	0x200130c4

0800855c <_lseek_r>:
 800855c:	b538      	push	{r3, r4, r5, lr}
 800855e:	4d07      	ldr	r5, [pc, #28]	@ (800857c <_lseek_r+0x20>)
 8008560:	4604      	mov	r4, r0
 8008562:	4608      	mov	r0, r1
 8008564:	4611      	mov	r1, r2
 8008566:	2200      	movs	r2, #0
 8008568:	602a      	str	r2, [r5, #0]
 800856a:	461a      	mov	r2, r3
 800856c:	f7f8 ffee 	bl	800154c <_lseek>
 8008570:	1c43      	adds	r3, r0, #1
 8008572:	d102      	bne.n	800857a <_lseek_r+0x1e>
 8008574:	682b      	ldr	r3, [r5, #0]
 8008576:	b103      	cbz	r3, 800857a <_lseek_r+0x1e>
 8008578:	6023      	str	r3, [r4, #0]
 800857a:	bd38      	pop	{r3, r4, r5, pc}
 800857c:	200130c4 	.word	0x200130c4

08008580 <_read_r>:
 8008580:	b538      	push	{r3, r4, r5, lr}
 8008582:	4d07      	ldr	r5, [pc, #28]	@ (80085a0 <_read_r+0x20>)
 8008584:	4604      	mov	r4, r0
 8008586:	4608      	mov	r0, r1
 8008588:	4611      	mov	r1, r2
 800858a:	2200      	movs	r2, #0
 800858c:	602a      	str	r2, [r5, #0]
 800858e:	461a      	mov	r2, r3
 8008590:	f7f8 ff7c 	bl	800148c <_read>
 8008594:	1c43      	adds	r3, r0, #1
 8008596:	d102      	bne.n	800859e <_read_r+0x1e>
 8008598:	682b      	ldr	r3, [r5, #0]
 800859a:	b103      	cbz	r3, 800859e <_read_r+0x1e>
 800859c:	6023      	str	r3, [r4, #0]
 800859e:	bd38      	pop	{r3, r4, r5, pc}
 80085a0:	200130c4 	.word	0x200130c4

080085a4 <_write_r>:
 80085a4:	b538      	push	{r3, r4, r5, lr}
 80085a6:	4d07      	ldr	r5, [pc, #28]	@ (80085c4 <_write_r+0x20>)
 80085a8:	4604      	mov	r4, r0
 80085aa:	4608      	mov	r0, r1
 80085ac:	4611      	mov	r1, r2
 80085ae:	2200      	movs	r2, #0
 80085b0:	602a      	str	r2, [r5, #0]
 80085b2:	461a      	mov	r2, r3
 80085b4:	f7f8 ff87 	bl	80014c6 <_write>
 80085b8:	1c43      	adds	r3, r0, #1
 80085ba:	d102      	bne.n	80085c2 <_write_r+0x1e>
 80085bc:	682b      	ldr	r3, [r5, #0]
 80085be:	b103      	cbz	r3, 80085c2 <_write_r+0x1e>
 80085c0:	6023      	str	r3, [r4, #0]
 80085c2:	bd38      	pop	{r3, r4, r5, pc}
 80085c4:	200130c4 	.word	0x200130c4

080085c8 <__errno>:
 80085c8:	4b01      	ldr	r3, [pc, #4]	@ (80085d0 <__errno+0x8>)
 80085ca:	6818      	ldr	r0, [r3, #0]
 80085cc:	4770      	bx	lr
 80085ce:	bf00      	nop
 80085d0:	20000030 	.word	0x20000030

080085d4 <__libc_init_array>:
 80085d4:	b570      	push	{r4, r5, r6, lr}
 80085d6:	4d0d      	ldr	r5, [pc, #52]	@ (800860c <__libc_init_array+0x38>)
 80085d8:	4c0d      	ldr	r4, [pc, #52]	@ (8008610 <__libc_init_array+0x3c>)
 80085da:	1b64      	subs	r4, r4, r5
 80085dc:	10a4      	asrs	r4, r4, #2
 80085de:	2600      	movs	r6, #0
 80085e0:	42a6      	cmp	r6, r4
 80085e2:	d109      	bne.n	80085f8 <__libc_init_array+0x24>
 80085e4:	4d0b      	ldr	r5, [pc, #44]	@ (8008614 <__libc_init_array+0x40>)
 80085e6:	4c0c      	ldr	r4, [pc, #48]	@ (8008618 <__libc_init_array+0x44>)
 80085e8:	f000 ff6c 	bl	80094c4 <_init>
 80085ec:	1b64      	subs	r4, r4, r5
 80085ee:	10a4      	asrs	r4, r4, #2
 80085f0:	2600      	movs	r6, #0
 80085f2:	42a6      	cmp	r6, r4
 80085f4:	d105      	bne.n	8008602 <__libc_init_array+0x2e>
 80085f6:	bd70      	pop	{r4, r5, r6, pc}
 80085f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80085fc:	4798      	blx	r3
 80085fe:	3601      	adds	r6, #1
 8008600:	e7ee      	b.n	80085e0 <__libc_init_array+0xc>
 8008602:	f855 3b04 	ldr.w	r3, [r5], #4
 8008606:	4798      	blx	r3
 8008608:	3601      	adds	r6, #1
 800860a:	e7f2      	b.n	80085f2 <__libc_init_array+0x1e>
 800860c:	08009918 	.word	0x08009918
 8008610:	08009918 	.word	0x08009918
 8008614:	08009918 	.word	0x08009918
 8008618:	0800991c 	.word	0x0800991c

0800861c <__retarget_lock_init_recursive>:
 800861c:	4770      	bx	lr

0800861e <__retarget_lock_acquire_recursive>:
 800861e:	4770      	bx	lr

08008620 <__retarget_lock_release_recursive>:
 8008620:	4770      	bx	lr

08008622 <memcpy>:
 8008622:	440a      	add	r2, r1
 8008624:	4291      	cmp	r1, r2
 8008626:	f100 33ff 	add.w	r3, r0, #4294967295
 800862a:	d100      	bne.n	800862e <memcpy+0xc>
 800862c:	4770      	bx	lr
 800862e:	b510      	push	{r4, lr}
 8008630:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008634:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008638:	4291      	cmp	r1, r2
 800863a:	d1f9      	bne.n	8008630 <memcpy+0xe>
 800863c:	bd10      	pop	{r4, pc}
	...

08008640 <_free_r>:
 8008640:	b538      	push	{r3, r4, r5, lr}
 8008642:	4605      	mov	r5, r0
 8008644:	2900      	cmp	r1, #0
 8008646:	d041      	beq.n	80086cc <_free_r+0x8c>
 8008648:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800864c:	1f0c      	subs	r4, r1, #4
 800864e:	2b00      	cmp	r3, #0
 8008650:	bfb8      	it	lt
 8008652:	18e4      	addlt	r4, r4, r3
 8008654:	f000 f8e0 	bl	8008818 <__malloc_lock>
 8008658:	4a1d      	ldr	r2, [pc, #116]	@ (80086d0 <_free_r+0x90>)
 800865a:	6813      	ldr	r3, [r2, #0]
 800865c:	b933      	cbnz	r3, 800866c <_free_r+0x2c>
 800865e:	6063      	str	r3, [r4, #4]
 8008660:	6014      	str	r4, [r2, #0]
 8008662:	4628      	mov	r0, r5
 8008664:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008668:	f000 b8dc 	b.w	8008824 <__malloc_unlock>
 800866c:	42a3      	cmp	r3, r4
 800866e:	d908      	bls.n	8008682 <_free_r+0x42>
 8008670:	6820      	ldr	r0, [r4, #0]
 8008672:	1821      	adds	r1, r4, r0
 8008674:	428b      	cmp	r3, r1
 8008676:	bf01      	itttt	eq
 8008678:	6819      	ldreq	r1, [r3, #0]
 800867a:	685b      	ldreq	r3, [r3, #4]
 800867c:	1809      	addeq	r1, r1, r0
 800867e:	6021      	streq	r1, [r4, #0]
 8008680:	e7ed      	b.n	800865e <_free_r+0x1e>
 8008682:	461a      	mov	r2, r3
 8008684:	685b      	ldr	r3, [r3, #4]
 8008686:	b10b      	cbz	r3, 800868c <_free_r+0x4c>
 8008688:	42a3      	cmp	r3, r4
 800868a:	d9fa      	bls.n	8008682 <_free_r+0x42>
 800868c:	6811      	ldr	r1, [r2, #0]
 800868e:	1850      	adds	r0, r2, r1
 8008690:	42a0      	cmp	r0, r4
 8008692:	d10b      	bne.n	80086ac <_free_r+0x6c>
 8008694:	6820      	ldr	r0, [r4, #0]
 8008696:	4401      	add	r1, r0
 8008698:	1850      	adds	r0, r2, r1
 800869a:	4283      	cmp	r3, r0
 800869c:	6011      	str	r1, [r2, #0]
 800869e:	d1e0      	bne.n	8008662 <_free_r+0x22>
 80086a0:	6818      	ldr	r0, [r3, #0]
 80086a2:	685b      	ldr	r3, [r3, #4]
 80086a4:	6053      	str	r3, [r2, #4]
 80086a6:	4408      	add	r0, r1
 80086a8:	6010      	str	r0, [r2, #0]
 80086aa:	e7da      	b.n	8008662 <_free_r+0x22>
 80086ac:	d902      	bls.n	80086b4 <_free_r+0x74>
 80086ae:	230c      	movs	r3, #12
 80086b0:	602b      	str	r3, [r5, #0]
 80086b2:	e7d6      	b.n	8008662 <_free_r+0x22>
 80086b4:	6820      	ldr	r0, [r4, #0]
 80086b6:	1821      	adds	r1, r4, r0
 80086b8:	428b      	cmp	r3, r1
 80086ba:	bf04      	itt	eq
 80086bc:	6819      	ldreq	r1, [r3, #0]
 80086be:	685b      	ldreq	r3, [r3, #4]
 80086c0:	6063      	str	r3, [r4, #4]
 80086c2:	bf04      	itt	eq
 80086c4:	1809      	addeq	r1, r1, r0
 80086c6:	6021      	streq	r1, [r4, #0]
 80086c8:	6054      	str	r4, [r2, #4]
 80086ca:	e7ca      	b.n	8008662 <_free_r+0x22>
 80086cc:	bd38      	pop	{r3, r4, r5, pc}
 80086ce:	bf00      	nop
 80086d0:	200130d0 	.word	0x200130d0

080086d4 <sbrk_aligned>:
 80086d4:	b570      	push	{r4, r5, r6, lr}
 80086d6:	4e0f      	ldr	r6, [pc, #60]	@ (8008714 <sbrk_aligned+0x40>)
 80086d8:	460c      	mov	r4, r1
 80086da:	6831      	ldr	r1, [r6, #0]
 80086dc:	4605      	mov	r5, r0
 80086de:	b911      	cbnz	r1, 80086e6 <sbrk_aligned+0x12>
 80086e0:	f000 fe26 	bl	8009330 <_sbrk_r>
 80086e4:	6030      	str	r0, [r6, #0]
 80086e6:	4621      	mov	r1, r4
 80086e8:	4628      	mov	r0, r5
 80086ea:	f000 fe21 	bl	8009330 <_sbrk_r>
 80086ee:	1c43      	adds	r3, r0, #1
 80086f0:	d103      	bne.n	80086fa <sbrk_aligned+0x26>
 80086f2:	f04f 34ff 	mov.w	r4, #4294967295
 80086f6:	4620      	mov	r0, r4
 80086f8:	bd70      	pop	{r4, r5, r6, pc}
 80086fa:	1cc4      	adds	r4, r0, #3
 80086fc:	f024 0403 	bic.w	r4, r4, #3
 8008700:	42a0      	cmp	r0, r4
 8008702:	d0f8      	beq.n	80086f6 <sbrk_aligned+0x22>
 8008704:	1a21      	subs	r1, r4, r0
 8008706:	4628      	mov	r0, r5
 8008708:	f000 fe12 	bl	8009330 <_sbrk_r>
 800870c:	3001      	adds	r0, #1
 800870e:	d1f2      	bne.n	80086f6 <sbrk_aligned+0x22>
 8008710:	e7ef      	b.n	80086f2 <sbrk_aligned+0x1e>
 8008712:	bf00      	nop
 8008714:	200130cc 	.word	0x200130cc

08008718 <_malloc_r>:
 8008718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800871c:	1ccd      	adds	r5, r1, #3
 800871e:	f025 0503 	bic.w	r5, r5, #3
 8008722:	3508      	adds	r5, #8
 8008724:	2d0c      	cmp	r5, #12
 8008726:	bf38      	it	cc
 8008728:	250c      	movcc	r5, #12
 800872a:	2d00      	cmp	r5, #0
 800872c:	4606      	mov	r6, r0
 800872e:	db01      	blt.n	8008734 <_malloc_r+0x1c>
 8008730:	42a9      	cmp	r1, r5
 8008732:	d904      	bls.n	800873e <_malloc_r+0x26>
 8008734:	230c      	movs	r3, #12
 8008736:	6033      	str	r3, [r6, #0]
 8008738:	2000      	movs	r0, #0
 800873a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800873e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008814 <_malloc_r+0xfc>
 8008742:	f000 f869 	bl	8008818 <__malloc_lock>
 8008746:	f8d8 3000 	ldr.w	r3, [r8]
 800874a:	461c      	mov	r4, r3
 800874c:	bb44      	cbnz	r4, 80087a0 <_malloc_r+0x88>
 800874e:	4629      	mov	r1, r5
 8008750:	4630      	mov	r0, r6
 8008752:	f7ff ffbf 	bl	80086d4 <sbrk_aligned>
 8008756:	1c43      	adds	r3, r0, #1
 8008758:	4604      	mov	r4, r0
 800875a:	d158      	bne.n	800880e <_malloc_r+0xf6>
 800875c:	f8d8 4000 	ldr.w	r4, [r8]
 8008760:	4627      	mov	r7, r4
 8008762:	2f00      	cmp	r7, #0
 8008764:	d143      	bne.n	80087ee <_malloc_r+0xd6>
 8008766:	2c00      	cmp	r4, #0
 8008768:	d04b      	beq.n	8008802 <_malloc_r+0xea>
 800876a:	6823      	ldr	r3, [r4, #0]
 800876c:	4639      	mov	r1, r7
 800876e:	4630      	mov	r0, r6
 8008770:	eb04 0903 	add.w	r9, r4, r3
 8008774:	f000 fddc 	bl	8009330 <_sbrk_r>
 8008778:	4581      	cmp	r9, r0
 800877a:	d142      	bne.n	8008802 <_malloc_r+0xea>
 800877c:	6821      	ldr	r1, [r4, #0]
 800877e:	1a6d      	subs	r5, r5, r1
 8008780:	4629      	mov	r1, r5
 8008782:	4630      	mov	r0, r6
 8008784:	f7ff ffa6 	bl	80086d4 <sbrk_aligned>
 8008788:	3001      	adds	r0, #1
 800878a:	d03a      	beq.n	8008802 <_malloc_r+0xea>
 800878c:	6823      	ldr	r3, [r4, #0]
 800878e:	442b      	add	r3, r5
 8008790:	6023      	str	r3, [r4, #0]
 8008792:	f8d8 3000 	ldr.w	r3, [r8]
 8008796:	685a      	ldr	r2, [r3, #4]
 8008798:	bb62      	cbnz	r2, 80087f4 <_malloc_r+0xdc>
 800879a:	f8c8 7000 	str.w	r7, [r8]
 800879e:	e00f      	b.n	80087c0 <_malloc_r+0xa8>
 80087a0:	6822      	ldr	r2, [r4, #0]
 80087a2:	1b52      	subs	r2, r2, r5
 80087a4:	d420      	bmi.n	80087e8 <_malloc_r+0xd0>
 80087a6:	2a0b      	cmp	r2, #11
 80087a8:	d917      	bls.n	80087da <_malloc_r+0xc2>
 80087aa:	1961      	adds	r1, r4, r5
 80087ac:	42a3      	cmp	r3, r4
 80087ae:	6025      	str	r5, [r4, #0]
 80087b0:	bf18      	it	ne
 80087b2:	6059      	strne	r1, [r3, #4]
 80087b4:	6863      	ldr	r3, [r4, #4]
 80087b6:	bf08      	it	eq
 80087b8:	f8c8 1000 	streq.w	r1, [r8]
 80087bc:	5162      	str	r2, [r4, r5]
 80087be:	604b      	str	r3, [r1, #4]
 80087c0:	4630      	mov	r0, r6
 80087c2:	f000 f82f 	bl	8008824 <__malloc_unlock>
 80087c6:	f104 000b 	add.w	r0, r4, #11
 80087ca:	1d23      	adds	r3, r4, #4
 80087cc:	f020 0007 	bic.w	r0, r0, #7
 80087d0:	1ac2      	subs	r2, r0, r3
 80087d2:	bf1c      	itt	ne
 80087d4:	1a1b      	subne	r3, r3, r0
 80087d6:	50a3      	strne	r3, [r4, r2]
 80087d8:	e7af      	b.n	800873a <_malloc_r+0x22>
 80087da:	6862      	ldr	r2, [r4, #4]
 80087dc:	42a3      	cmp	r3, r4
 80087de:	bf0c      	ite	eq
 80087e0:	f8c8 2000 	streq.w	r2, [r8]
 80087e4:	605a      	strne	r2, [r3, #4]
 80087e6:	e7eb      	b.n	80087c0 <_malloc_r+0xa8>
 80087e8:	4623      	mov	r3, r4
 80087ea:	6864      	ldr	r4, [r4, #4]
 80087ec:	e7ae      	b.n	800874c <_malloc_r+0x34>
 80087ee:	463c      	mov	r4, r7
 80087f0:	687f      	ldr	r7, [r7, #4]
 80087f2:	e7b6      	b.n	8008762 <_malloc_r+0x4a>
 80087f4:	461a      	mov	r2, r3
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	42a3      	cmp	r3, r4
 80087fa:	d1fb      	bne.n	80087f4 <_malloc_r+0xdc>
 80087fc:	2300      	movs	r3, #0
 80087fe:	6053      	str	r3, [r2, #4]
 8008800:	e7de      	b.n	80087c0 <_malloc_r+0xa8>
 8008802:	230c      	movs	r3, #12
 8008804:	6033      	str	r3, [r6, #0]
 8008806:	4630      	mov	r0, r6
 8008808:	f000 f80c 	bl	8008824 <__malloc_unlock>
 800880c:	e794      	b.n	8008738 <_malloc_r+0x20>
 800880e:	6005      	str	r5, [r0, #0]
 8008810:	e7d6      	b.n	80087c0 <_malloc_r+0xa8>
 8008812:	bf00      	nop
 8008814:	200130d0 	.word	0x200130d0

08008818 <__malloc_lock>:
 8008818:	4801      	ldr	r0, [pc, #4]	@ (8008820 <__malloc_lock+0x8>)
 800881a:	f7ff bf00 	b.w	800861e <__retarget_lock_acquire_recursive>
 800881e:	bf00      	nop
 8008820:	200130c8 	.word	0x200130c8

08008824 <__malloc_unlock>:
 8008824:	4801      	ldr	r0, [pc, #4]	@ (800882c <__malloc_unlock+0x8>)
 8008826:	f7ff befb 	b.w	8008620 <__retarget_lock_release_recursive>
 800882a:	bf00      	nop
 800882c:	200130c8 	.word	0x200130c8

08008830 <__ssputs_r>:
 8008830:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008834:	688e      	ldr	r6, [r1, #8]
 8008836:	461f      	mov	r7, r3
 8008838:	42be      	cmp	r6, r7
 800883a:	680b      	ldr	r3, [r1, #0]
 800883c:	4682      	mov	sl, r0
 800883e:	460c      	mov	r4, r1
 8008840:	4690      	mov	r8, r2
 8008842:	d82d      	bhi.n	80088a0 <__ssputs_r+0x70>
 8008844:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008848:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800884c:	d026      	beq.n	800889c <__ssputs_r+0x6c>
 800884e:	6965      	ldr	r5, [r4, #20]
 8008850:	6909      	ldr	r1, [r1, #16]
 8008852:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008856:	eba3 0901 	sub.w	r9, r3, r1
 800885a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800885e:	1c7b      	adds	r3, r7, #1
 8008860:	444b      	add	r3, r9
 8008862:	106d      	asrs	r5, r5, #1
 8008864:	429d      	cmp	r5, r3
 8008866:	bf38      	it	cc
 8008868:	461d      	movcc	r5, r3
 800886a:	0553      	lsls	r3, r2, #21
 800886c:	d527      	bpl.n	80088be <__ssputs_r+0x8e>
 800886e:	4629      	mov	r1, r5
 8008870:	f7ff ff52 	bl	8008718 <_malloc_r>
 8008874:	4606      	mov	r6, r0
 8008876:	b360      	cbz	r0, 80088d2 <__ssputs_r+0xa2>
 8008878:	6921      	ldr	r1, [r4, #16]
 800887a:	464a      	mov	r2, r9
 800887c:	f7ff fed1 	bl	8008622 <memcpy>
 8008880:	89a3      	ldrh	r3, [r4, #12]
 8008882:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008886:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800888a:	81a3      	strh	r3, [r4, #12]
 800888c:	6126      	str	r6, [r4, #16]
 800888e:	6165      	str	r5, [r4, #20]
 8008890:	444e      	add	r6, r9
 8008892:	eba5 0509 	sub.w	r5, r5, r9
 8008896:	6026      	str	r6, [r4, #0]
 8008898:	60a5      	str	r5, [r4, #8]
 800889a:	463e      	mov	r6, r7
 800889c:	42be      	cmp	r6, r7
 800889e:	d900      	bls.n	80088a2 <__ssputs_r+0x72>
 80088a0:	463e      	mov	r6, r7
 80088a2:	6820      	ldr	r0, [r4, #0]
 80088a4:	4632      	mov	r2, r6
 80088a6:	4641      	mov	r1, r8
 80088a8:	f000 fd28 	bl	80092fc <memmove>
 80088ac:	68a3      	ldr	r3, [r4, #8]
 80088ae:	1b9b      	subs	r3, r3, r6
 80088b0:	60a3      	str	r3, [r4, #8]
 80088b2:	6823      	ldr	r3, [r4, #0]
 80088b4:	4433      	add	r3, r6
 80088b6:	6023      	str	r3, [r4, #0]
 80088b8:	2000      	movs	r0, #0
 80088ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088be:	462a      	mov	r2, r5
 80088c0:	f000 fd46 	bl	8009350 <_realloc_r>
 80088c4:	4606      	mov	r6, r0
 80088c6:	2800      	cmp	r0, #0
 80088c8:	d1e0      	bne.n	800888c <__ssputs_r+0x5c>
 80088ca:	6921      	ldr	r1, [r4, #16]
 80088cc:	4650      	mov	r0, sl
 80088ce:	f7ff feb7 	bl	8008640 <_free_r>
 80088d2:	230c      	movs	r3, #12
 80088d4:	f8ca 3000 	str.w	r3, [sl]
 80088d8:	89a3      	ldrh	r3, [r4, #12]
 80088da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088de:	81a3      	strh	r3, [r4, #12]
 80088e0:	f04f 30ff 	mov.w	r0, #4294967295
 80088e4:	e7e9      	b.n	80088ba <__ssputs_r+0x8a>
	...

080088e8 <_svfiprintf_r>:
 80088e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ec:	4698      	mov	r8, r3
 80088ee:	898b      	ldrh	r3, [r1, #12]
 80088f0:	061b      	lsls	r3, r3, #24
 80088f2:	b09d      	sub	sp, #116	@ 0x74
 80088f4:	4607      	mov	r7, r0
 80088f6:	460d      	mov	r5, r1
 80088f8:	4614      	mov	r4, r2
 80088fa:	d510      	bpl.n	800891e <_svfiprintf_r+0x36>
 80088fc:	690b      	ldr	r3, [r1, #16]
 80088fe:	b973      	cbnz	r3, 800891e <_svfiprintf_r+0x36>
 8008900:	2140      	movs	r1, #64	@ 0x40
 8008902:	f7ff ff09 	bl	8008718 <_malloc_r>
 8008906:	6028      	str	r0, [r5, #0]
 8008908:	6128      	str	r0, [r5, #16]
 800890a:	b930      	cbnz	r0, 800891a <_svfiprintf_r+0x32>
 800890c:	230c      	movs	r3, #12
 800890e:	603b      	str	r3, [r7, #0]
 8008910:	f04f 30ff 	mov.w	r0, #4294967295
 8008914:	b01d      	add	sp, #116	@ 0x74
 8008916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800891a:	2340      	movs	r3, #64	@ 0x40
 800891c:	616b      	str	r3, [r5, #20]
 800891e:	2300      	movs	r3, #0
 8008920:	9309      	str	r3, [sp, #36]	@ 0x24
 8008922:	2320      	movs	r3, #32
 8008924:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008928:	f8cd 800c 	str.w	r8, [sp, #12]
 800892c:	2330      	movs	r3, #48	@ 0x30
 800892e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008acc <_svfiprintf_r+0x1e4>
 8008932:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008936:	f04f 0901 	mov.w	r9, #1
 800893a:	4623      	mov	r3, r4
 800893c:	469a      	mov	sl, r3
 800893e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008942:	b10a      	cbz	r2, 8008948 <_svfiprintf_r+0x60>
 8008944:	2a25      	cmp	r2, #37	@ 0x25
 8008946:	d1f9      	bne.n	800893c <_svfiprintf_r+0x54>
 8008948:	ebba 0b04 	subs.w	fp, sl, r4
 800894c:	d00b      	beq.n	8008966 <_svfiprintf_r+0x7e>
 800894e:	465b      	mov	r3, fp
 8008950:	4622      	mov	r2, r4
 8008952:	4629      	mov	r1, r5
 8008954:	4638      	mov	r0, r7
 8008956:	f7ff ff6b 	bl	8008830 <__ssputs_r>
 800895a:	3001      	adds	r0, #1
 800895c:	f000 80a7 	beq.w	8008aae <_svfiprintf_r+0x1c6>
 8008960:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008962:	445a      	add	r2, fp
 8008964:	9209      	str	r2, [sp, #36]	@ 0x24
 8008966:	f89a 3000 	ldrb.w	r3, [sl]
 800896a:	2b00      	cmp	r3, #0
 800896c:	f000 809f 	beq.w	8008aae <_svfiprintf_r+0x1c6>
 8008970:	2300      	movs	r3, #0
 8008972:	f04f 32ff 	mov.w	r2, #4294967295
 8008976:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800897a:	f10a 0a01 	add.w	sl, sl, #1
 800897e:	9304      	str	r3, [sp, #16]
 8008980:	9307      	str	r3, [sp, #28]
 8008982:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008986:	931a      	str	r3, [sp, #104]	@ 0x68
 8008988:	4654      	mov	r4, sl
 800898a:	2205      	movs	r2, #5
 800898c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008990:	484e      	ldr	r0, [pc, #312]	@ (8008acc <_svfiprintf_r+0x1e4>)
 8008992:	f7f7 fc35 	bl	8000200 <memchr>
 8008996:	9a04      	ldr	r2, [sp, #16]
 8008998:	b9d8      	cbnz	r0, 80089d2 <_svfiprintf_r+0xea>
 800899a:	06d0      	lsls	r0, r2, #27
 800899c:	bf44      	itt	mi
 800899e:	2320      	movmi	r3, #32
 80089a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089a4:	0711      	lsls	r1, r2, #28
 80089a6:	bf44      	itt	mi
 80089a8:	232b      	movmi	r3, #43	@ 0x2b
 80089aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089ae:	f89a 3000 	ldrb.w	r3, [sl]
 80089b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80089b4:	d015      	beq.n	80089e2 <_svfiprintf_r+0xfa>
 80089b6:	9a07      	ldr	r2, [sp, #28]
 80089b8:	4654      	mov	r4, sl
 80089ba:	2000      	movs	r0, #0
 80089bc:	f04f 0c0a 	mov.w	ip, #10
 80089c0:	4621      	mov	r1, r4
 80089c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80089c6:	3b30      	subs	r3, #48	@ 0x30
 80089c8:	2b09      	cmp	r3, #9
 80089ca:	d94b      	bls.n	8008a64 <_svfiprintf_r+0x17c>
 80089cc:	b1b0      	cbz	r0, 80089fc <_svfiprintf_r+0x114>
 80089ce:	9207      	str	r2, [sp, #28]
 80089d0:	e014      	b.n	80089fc <_svfiprintf_r+0x114>
 80089d2:	eba0 0308 	sub.w	r3, r0, r8
 80089d6:	fa09 f303 	lsl.w	r3, r9, r3
 80089da:	4313      	orrs	r3, r2
 80089dc:	9304      	str	r3, [sp, #16]
 80089de:	46a2      	mov	sl, r4
 80089e0:	e7d2      	b.n	8008988 <_svfiprintf_r+0xa0>
 80089e2:	9b03      	ldr	r3, [sp, #12]
 80089e4:	1d19      	adds	r1, r3, #4
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	9103      	str	r1, [sp, #12]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	bfbb      	ittet	lt
 80089ee:	425b      	neglt	r3, r3
 80089f0:	f042 0202 	orrlt.w	r2, r2, #2
 80089f4:	9307      	strge	r3, [sp, #28]
 80089f6:	9307      	strlt	r3, [sp, #28]
 80089f8:	bfb8      	it	lt
 80089fa:	9204      	strlt	r2, [sp, #16]
 80089fc:	7823      	ldrb	r3, [r4, #0]
 80089fe:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a00:	d10a      	bne.n	8008a18 <_svfiprintf_r+0x130>
 8008a02:	7863      	ldrb	r3, [r4, #1]
 8008a04:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a06:	d132      	bne.n	8008a6e <_svfiprintf_r+0x186>
 8008a08:	9b03      	ldr	r3, [sp, #12]
 8008a0a:	1d1a      	adds	r2, r3, #4
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	9203      	str	r2, [sp, #12]
 8008a10:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008a14:	3402      	adds	r4, #2
 8008a16:	9305      	str	r3, [sp, #20]
 8008a18:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008adc <_svfiprintf_r+0x1f4>
 8008a1c:	7821      	ldrb	r1, [r4, #0]
 8008a1e:	2203      	movs	r2, #3
 8008a20:	4650      	mov	r0, sl
 8008a22:	f7f7 fbed 	bl	8000200 <memchr>
 8008a26:	b138      	cbz	r0, 8008a38 <_svfiprintf_r+0x150>
 8008a28:	9b04      	ldr	r3, [sp, #16]
 8008a2a:	eba0 000a 	sub.w	r0, r0, sl
 8008a2e:	2240      	movs	r2, #64	@ 0x40
 8008a30:	4082      	lsls	r2, r0
 8008a32:	4313      	orrs	r3, r2
 8008a34:	3401      	adds	r4, #1
 8008a36:	9304      	str	r3, [sp, #16]
 8008a38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a3c:	4824      	ldr	r0, [pc, #144]	@ (8008ad0 <_svfiprintf_r+0x1e8>)
 8008a3e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008a42:	2206      	movs	r2, #6
 8008a44:	f7f7 fbdc 	bl	8000200 <memchr>
 8008a48:	2800      	cmp	r0, #0
 8008a4a:	d036      	beq.n	8008aba <_svfiprintf_r+0x1d2>
 8008a4c:	4b21      	ldr	r3, [pc, #132]	@ (8008ad4 <_svfiprintf_r+0x1ec>)
 8008a4e:	bb1b      	cbnz	r3, 8008a98 <_svfiprintf_r+0x1b0>
 8008a50:	9b03      	ldr	r3, [sp, #12]
 8008a52:	3307      	adds	r3, #7
 8008a54:	f023 0307 	bic.w	r3, r3, #7
 8008a58:	3308      	adds	r3, #8
 8008a5a:	9303      	str	r3, [sp, #12]
 8008a5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a5e:	4433      	add	r3, r6
 8008a60:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a62:	e76a      	b.n	800893a <_svfiprintf_r+0x52>
 8008a64:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a68:	460c      	mov	r4, r1
 8008a6a:	2001      	movs	r0, #1
 8008a6c:	e7a8      	b.n	80089c0 <_svfiprintf_r+0xd8>
 8008a6e:	2300      	movs	r3, #0
 8008a70:	3401      	adds	r4, #1
 8008a72:	9305      	str	r3, [sp, #20]
 8008a74:	4619      	mov	r1, r3
 8008a76:	f04f 0c0a 	mov.w	ip, #10
 8008a7a:	4620      	mov	r0, r4
 8008a7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a80:	3a30      	subs	r2, #48	@ 0x30
 8008a82:	2a09      	cmp	r2, #9
 8008a84:	d903      	bls.n	8008a8e <_svfiprintf_r+0x1a6>
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d0c6      	beq.n	8008a18 <_svfiprintf_r+0x130>
 8008a8a:	9105      	str	r1, [sp, #20]
 8008a8c:	e7c4      	b.n	8008a18 <_svfiprintf_r+0x130>
 8008a8e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a92:	4604      	mov	r4, r0
 8008a94:	2301      	movs	r3, #1
 8008a96:	e7f0      	b.n	8008a7a <_svfiprintf_r+0x192>
 8008a98:	ab03      	add	r3, sp, #12
 8008a9a:	9300      	str	r3, [sp, #0]
 8008a9c:	462a      	mov	r2, r5
 8008a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8008ad8 <_svfiprintf_r+0x1f0>)
 8008aa0:	a904      	add	r1, sp, #16
 8008aa2:	4638      	mov	r0, r7
 8008aa4:	f3af 8000 	nop.w
 8008aa8:	1c42      	adds	r2, r0, #1
 8008aaa:	4606      	mov	r6, r0
 8008aac:	d1d6      	bne.n	8008a5c <_svfiprintf_r+0x174>
 8008aae:	89ab      	ldrh	r3, [r5, #12]
 8008ab0:	065b      	lsls	r3, r3, #25
 8008ab2:	f53f af2d 	bmi.w	8008910 <_svfiprintf_r+0x28>
 8008ab6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008ab8:	e72c      	b.n	8008914 <_svfiprintf_r+0x2c>
 8008aba:	ab03      	add	r3, sp, #12
 8008abc:	9300      	str	r3, [sp, #0]
 8008abe:	462a      	mov	r2, r5
 8008ac0:	4b05      	ldr	r3, [pc, #20]	@ (8008ad8 <_svfiprintf_r+0x1f0>)
 8008ac2:	a904      	add	r1, sp, #16
 8008ac4:	4638      	mov	r0, r7
 8008ac6:	f000 f9bb 	bl	8008e40 <_printf_i>
 8008aca:	e7ed      	b.n	8008aa8 <_svfiprintf_r+0x1c0>
 8008acc:	080098dc 	.word	0x080098dc
 8008ad0:	080098e6 	.word	0x080098e6
 8008ad4:	00000000 	.word	0x00000000
 8008ad8:	08008831 	.word	0x08008831
 8008adc:	080098e2 	.word	0x080098e2

08008ae0 <__sfputc_r>:
 8008ae0:	6893      	ldr	r3, [r2, #8]
 8008ae2:	3b01      	subs	r3, #1
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	b410      	push	{r4}
 8008ae8:	6093      	str	r3, [r2, #8]
 8008aea:	da08      	bge.n	8008afe <__sfputc_r+0x1e>
 8008aec:	6994      	ldr	r4, [r2, #24]
 8008aee:	42a3      	cmp	r3, r4
 8008af0:	db01      	blt.n	8008af6 <__sfputc_r+0x16>
 8008af2:	290a      	cmp	r1, #10
 8008af4:	d103      	bne.n	8008afe <__sfputc_r+0x1e>
 8008af6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008afa:	f000 bb6b 	b.w	80091d4 <__swbuf_r>
 8008afe:	6813      	ldr	r3, [r2, #0]
 8008b00:	1c58      	adds	r0, r3, #1
 8008b02:	6010      	str	r0, [r2, #0]
 8008b04:	7019      	strb	r1, [r3, #0]
 8008b06:	4608      	mov	r0, r1
 8008b08:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b0c:	4770      	bx	lr

08008b0e <__sfputs_r>:
 8008b0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b10:	4606      	mov	r6, r0
 8008b12:	460f      	mov	r7, r1
 8008b14:	4614      	mov	r4, r2
 8008b16:	18d5      	adds	r5, r2, r3
 8008b18:	42ac      	cmp	r4, r5
 8008b1a:	d101      	bne.n	8008b20 <__sfputs_r+0x12>
 8008b1c:	2000      	movs	r0, #0
 8008b1e:	e007      	b.n	8008b30 <__sfputs_r+0x22>
 8008b20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b24:	463a      	mov	r2, r7
 8008b26:	4630      	mov	r0, r6
 8008b28:	f7ff ffda 	bl	8008ae0 <__sfputc_r>
 8008b2c:	1c43      	adds	r3, r0, #1
 8008b2e:	d1f3      	bne.n	8008b18 <__sfputs_r+0xa>
 8008b30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008b34 <_vfiprintf_r>:
 8008b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b38:	460d      	mov	r5, r1
 8008b3a:	b09d      	sub	sp, #116	@ 0x74
 8008b3c:	4614      	mov	r4, r2
 8008b3e:	4698      	mov	r8, r3
 8008b40:	4606      	mov	r6, r0
 8008b42:	b118      	cbz	r0, 8008b4c <_vfiprintf_r+0x18>
 8008b44:	6a03      	ldr	r3, [r0, #32]
 8008b46:	b90b      	cbnz	r3, 8008b4c <_vfiprintf_r+0x18>
 8008b48:	f7ff fc42 	bl	80083d0 <__sinit>
 8008b4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b4e:	07d9      	lsls	r1, r3, #31
 8008b50:	d405      	bmi.n	8008b5e <_vfiprintf_r+0x2a>
 8008b52:	89ab      	ldrh	r3, [r5, #12]
 8008b54:	059a      	lsls	r2, r3, #22
 8008b56:	d402      	bmi.n	8008b5e <_vfiprintf_r+0x2a>
 8008b58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b5a:	f7ff fd60 	bl	800861e <__retarget_lock_acquire_recursive>
 8008b5e:	89ab      	ldrh	r3, [r5, #12]
 8008b60:	071b      	lsls	r3, r3, #28
 8008b62:	d501      	bpl.n	8008b68 <_vfiprintf_r+0x34>
 8008b64:	692b      	ldr	r3, [r5, #16]
 8008b66:	b99b      	cbnz	r3, 8008b90 <_vfiprintf_r+0x5c>
 8008b68:	4629      	mov	r1, r5
 8008b6a:	4630      	mov	r0, r6
 8008b6c:	f000 fb70 	bl	8009250 <__swsetup_r>
 8008b70:	b170      	cbz	r0, 8008b90 <_vfiprintf_r+0x5c>
 8008b72:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b74:	07dc      	lsls	r4, r3, #31
 8008b76:	d504      	bpl.n	8008b82 <_vfiprintf_r+0x4e>
 8008b78:	f04f 30ff 	mov.w	r0, #4294967295
 8008b7c:	b01d      	add	sp, #116	@ 0x74
 8008b7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b82:	89ab      	ldrh	r3, [r5, #12]
 8008b84:	0598      	lsls	r0, r3, #22
 8008b86:	d4f7      	bmi.n	8008b78 <_vfiprintf_r+0x44>
 8008b88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b8a:	f7ff fd49 	bl	8008620 <__retarget_lock_release_recursive>
 8008b8e:	e7f3      	b.n	8008b78 <_vfiprintf_r+0x44>
 8008b90:	2300      	movs	r3, #0
 8008b92:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b94:	2320      	movs	r3, #32
 8008b96:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008b9a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b9e:	2330      	movs	r3, #48	@ 0x30
 8008ba0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008d50 <_vfiprintf_r+0x21c>
 8008ba4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008ba8:	f04f 0901 	mov.w	r9, #1
 8008bac:	4623      	mov	r3, r4
 8008bae:	469a      	mov	sl, r3
 8008bb0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008bb4:	b10a      	cbz	r2, 8008bba <_vfiprintf_r+0x86>
 8008bb6:	2a25      	cmp	r2, #37	@ 0x25
 8008bb8:	d1f9      	bne.n	8008bae <_vfiprintf_r+0x7a>
 8008bba:	ebba 0b04 	subs.w	fp, sl, r4
 8008bbe:	d00b      	beq.n	8008bd8 <_vfiprintf_r+0xa4>
 8008bc0:	465b      	mov	r3, fp
 8008bc2:	4622      	mov	r2, r4
 8008bc4:	4629      	mov	r1, r5
 8008bc6:	4630      	mov	r0, r6
 8008bc8:	f7ff ffa1 	bl	8008b0e <__sfputs_r>
 8008bcc:	3001      	adds	r0, #1
 8008bce:	f000 80a7 	beq.w	8008d20 <_vfiprintf_r+0x1ec>
 8008bd2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008bd4:	445a      	add	r2, fp
 8008bd6:	9209      	str	r2, [sp, #36]	@ 0x24
 8008bd8:	f89a 3000 	ldrb.w	r3, [sl]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	f000 809f 	beq.w	8008d20 <_vfiprintf_r+0x1ec>
 8008be2:	2300      	movs	r3, #0
 8008be4:	f04f 32ff 	mov.w	r2, #4294967295
 8008be8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008bec:	f10a 0a01 	add.w	sl, sl, #1
 8008bf0:	9304      	str	r3, [sp, #16]
 8008bf2:	9307      	str	r3, [sp, #28]
 8008bf4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008bf8:	931a      	str	r3, [sp, #104]	@ 0x68
 8008bfa:	4654      	mov	r4, sl
 8008bfc:	2205      	movs	r2, #5
 8008bfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c02:	4853      	ldr	r0, [pc, #332]	@ (8008d50 <_vfiprintf_r+0x21c>)
 8008c04:	f7f7 fafc 	bl	8000200 <memchr>
 8008c08:	9a04      	ldr	r2, [sp, #16]
 8008c0a:	b9d8      	cbnz	r0, 8008c44 <_vfiprintf_r+0x110>
 8008c0c:	06d1      	lsls	r1, r2, #27
 8008c0e:	bf44      	itt	mi
 8008c10:	2320      	movmi	r3, #32
 8008c12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c16:	0713      	lsls	r3, r2, #28
 8008c18:	bf44      	itt	mi
 8008c1a:	232b      	movmi	r3, #43	@ 0x2b
 8008c1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c20:	f89a 3000 	ldrb.w	r3, [sl]
 8008c24:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c26:	d015      	beq.n	8008c54 <_vfiprintf_r+0x120>
 8008c28:	9a07      	ldr	r2, [sp, #28]
 8008c2a:	4654      	mov	r4, sl
 8008c2c:	2000      	movs	r0, #0
 8008c2e:	f04f 0c0a 	mov.w	ip, #10
 8008c32:	4621      	mov	r1, r4
 8008c34:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c38:	3b30      	subs	r3, #48	@ 0x30
 8008c3a:	2b09      	cmp	r3, #9
 8008c3c:	d94b      	bls.n	8008cd6 <_vfiprintf_r+0x1a2>
 8008c3e:	b1b0      	cbz	r0, 8008c6e <_vfiprintf_r+0x13a>
 8008c40:	9207      	str	r2, [sp, #28]
 8008c42:	e014      	b.n	8008c6e <_vfiprintf_r+0x13a>
 8008c44:	eba0 0308 	sub.w	r3, r0, r8
 8008c48:	fa09 f303 	lsl.w	r3, r9, r3
 8008c4c:	4313      	orrs	r3, r2
 8008c4e:	9304      	str	r3, [sp, #16]
 8008c50:	46a2      	mov	sl, r4
 8008c52:	e7d2      	b.n	8008bfa <_vfiprintf_r+0xc6>
 8008c54:	9b03      	ldr	r3, [sp, #12]
 8008c56:	1d19      	adds	r1, r3, #4
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	9103      	str	r1, [sp, #12]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	bfbb      	ittet	lt
 8008c60:	425b      	neglt	r3, r3
 8008c62:	f042 0202 	orrlt.w	r2, r2, #2
 8008c66:	9307      	strge	r3, [sp, #28]
 8008c68:	9307      	strlt	r3, [sp, #28]
 8008c6a:	bfb8      	it	lt
 8008c6c:	9204      	strlt	r2, [sp, #16]
 8008c6e:	7823      	ldrb	r3, [r4, #0]
 8008c70:	2b2e      	cmp	r3, #46	@ 0x2e
 8008c72:	d10a      	bne.n	8008c8a <_vfiprintf_r+0x156>
 8008c74:	7863      	ldrb	r3, [r4, #1]
 8008c76:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c78:	d132      	bne.n	8008ce0 <_vfiprintf_r+0x1ac>
 8008c7a:	9b03      	ldr	r3, [sp, #12]
 8008c7c:	1d1a      	adds	r2, r3, #4
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	9203      	str	r2, [sp, #12]
 8008c82:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008c86:	3402      	adds	r4, #2
 8008c88:	9305      	str	r3, [sp, #20]
 8008c8a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008d60 <_vfiprintf_r+0x22c>
 8008c8e:	7821      	ldrb	r1, [r4, #0]
 8008c90:	2203      	movs	r2, #3
 8008c92:	4650      	mov	r0, sl
 8008c94:	f7f7 fab4 	bl	8000200 <memchr>
 8008c98:	b138      	cbz	r0, 8008caa <_vfiprintf_r+0x176>
 8008c9a:	9b04      	ldr	r3, [sp, #16]
 8008c9c:	eba0 000a 	sub.w	r0, r0, sl
 8008ca0:	2240      	movs	r2, #64	@ 0x40
 8008ca2:	4082      	lsls	r2, r0
 8008ca4:	4313      	orrs	r3, r2
 8008ca6:	3401      	adds	r4, #1
 8008ca8:	9304      	str	r3, [sp, #16]
 8008caa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cae:	4829      	ldr	r0, [pc, #164]	@ (8008d54 <_vfiprintf_r+0x220>)
 8008cb0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008cb4:	2206      	movs	r2, #6
 8008cb6:	f7f7 faa3 	bl	8000200 <memchr>
 8008cba:	2800      	cmp	r0, #0
 8008cbc:	d03f      	beq.n	8008d3e <_vfiprintf_r+0x20a>
 8008cbe:	4b26      	ldr	r3, [pc, #152]	@ (8008d58 <_vfiprintf_r+0x224>)
 8008cc0:	bb1b      	cbnz	r3, 8008d0a <_vfiprintf_r+0x1d6>
 8008cc2:	9b03      	ldr	r3, [sp, #12]
 8008cc4:	3307      	adds	r3, #7
 8008cc6:	f023 0307 	bic.w	r3, r3, #7
 8008cca:	3308      	adds	r3, #8
 8008ccc:	9303      	str	r3, [sp, #12]
 8008cce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cd0:	443b      	add	r3, r7
 8008cd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8008cd4:	e76a      	b.n	8008bac <_vfiprintf_r+0x78>
 8008cd6:	fb0c 3202 	mla	r2, ip, r2, r3
 8008cda:	460c      	mov	r4, r1
 8008cdc:	2001      	movs	r0, #1
 8008cde:	e7a8      	b.n	8008c32 <_vfiprintf_r+0xfe>
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	3401      	adds	r4, #1
 8008ce4:	9305      	str	r3, [sp, #20]
 8008ce6:	4619      	mov	r1, r3
 8008ce8:	f04f 0c0a 	mov.w	ip, #10
 8008cec:	4620      	mov	r0, r4
 8008cee:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008cf2:	3a30      	subs	r2, #48	@ 0x30
 8008cf4:	2a09      	cmp	r2, #9
 8008cf6:	d903      	bls.n	8008d00 <_vfiprintf_r+0x1cc>
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d0c6      	beq.n	8008c8a <_vfiprintf_r+0x156>
 8008cfc:	9105      	str	r1, [sp, #20]
 8008cfe:	e7c4      	b.n	8008c8a <_vfiprintf_r+0x156>
 8008d00:	fb0c 2101 	mla	r1, ip, r1, r2
 8008d04:	4604      	mov	r4, r0
 8008d06:	2301      	movs	r3, #1
 8008d08:	e7f0      	b.n	8008cec <_vfiprintf_r+0x1b8>
 8008d0a:	ab03      	add	r3, sp, #12
 8008d0c:	9300      	str	r3, [sp, #0]
 8008d0e:	462a      	mov	r2, r5
 8008d10:	4b12      	ldr	r3, [pc, #72]	@ (8008d5c <_vfiprintf_r+0x228>)
 8008d12:	a904      	add	r1, sp, #16
 8008d14:	4630      	mov	r0, r6
 8008d16:	f3af 8000 	nop.w
 8008d1a:	4607      	mov	r7, r0
 8008d1c:	1c78      	adds	r0, r7, #1
 8008d1e:	d1d6      	bne.n	8008cce <_vfiprintf_r+0x19a>
 8008d20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008d22:	07d9      	lsls	r1, r3, #31
 8008d24:	d405      	bmi.n	8008d32 <_vfiprintf_r+0x1fe>
 8008d26:	89ab      	ldrh	r3, [r5, #12]
 8008d28:	059a      	lsls	r2, r3, #22
 8008d2a:	d402      	bmi.n	8008d32 <_vfiprintf_r+0x1fe>
 8008d2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008d2e:	f7ff fc77 	bl	8008620 <__retarget_lock_release_recursive>
 8008d32:	89ab      	ldrh	r3, [r5, #12]
 8008d34:	065b      	lsls	r3, r3, #25
 8008d36:	f53f af1f 	bmi.w	8008b78 <_vfiprintf_r+0x44>
 8008d3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008d3c:	e71e      	b.n	8008b7c <_vfiprintf_r+0x48>
 8008d3e:	ab03      	add	r3, sp, #12
 8008d40:	9300      	str	r3, [sp, #0]
 8008d42:	462a      	mov	r2, r5
 8008d44:	4b05      	ldr	r3, [pc, #20]	@ (8008d5c <_vfiprintf_r+0x228>)
 8008d46:	a904      	add	r1, sp, #16
 8008d48:	4630      	mov	r0, r6
 8008d4a:	f000 f879 	bl	8008e40 <_printf_i>
 8008d4e:	e7e4      	b.n	8008d1a <_vfiprintf_r+0x1e6>
 8008d50:	080098dc 	.word	0x080098dc
 8008d54:	080098e6 	.word	0x080098e6
 8008d58:	00000000 	.word	0x00000000
 8008d5c:	08008b0f 	.word	0x08008b0f
 8008d60:	080098e2 	.word	0x080098e2

08008d64 <_printf_common>:
 8008d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d68:	4616      	mov	r6, r2
 8008d6a:	4698      	mov	r8, r3
 8008d6c:	688a      	ldr	r2, [r1, #8]
 8008d6e:	690b      	ldr	r3, [r1, #16]
 8008d70:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008d74:	4293      	cmp	r3, r2
 8008d76:	bfb8      	it	lt
 8008d78:	4613      	movlt	r3, r2
 8008d7a:	6033      	str	r3, [r6, #0]
 8008d7c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008d80:	4607      	mov	r7, r0
 8008d82:	460c      	mov	r4, r1
 8008d84:	b10a      	cbz	r2, 8008d8a <_printf_common+0x26>
 8008d86:	3301      	adds	r3, #1
 8008d88:	6033      	str	r3, [r6, #0]
 8008d8a:	6823      	ldr	r3, [r4, #0]
 8008d8c:	0699      	lsls	r1, r3, #26
 8008d8e:	bf42      	ittt	mi
 8008d90:	6833      	ldrmi	r3, [r6, #0]
 8008d92:	3302      	addmi	r3, #2
 8008d94:	6033      	strmi	r3, [r6, #0]
 8008d96:	6825      	ldr	r5, [r4, #0]
 8008d98:	f015 0506 	ands.w	r5, r5, #6
 8008d9c:	d106      	bne.n	8008dac <_printf_common+0x48>
 8008d9e:	f104 0a19 	add.w	sl, r4, #25
 8008da2:	68e3      	ldr	r3, [r4, #12]
 8008da4:	6832      	ldr	r2, [r6, #0]
 8008da6:	1a9b      	subs	r3, r3, r2
 8008da8:	42ab      	cmp	r3, r5
 8008daa:	dc26      	bgt.n	8008dfa <_printf_common+0x96>
 8008dac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008db0:	6822      	ldr	r2, [r4, #0]
 8008db2:	3b00      	subs	r3, #0
 8008db4:	bf18      	it	ne
 8008db6:	2301      	movne	r3, #1
 8008db8:	0692      	lsls	r2, r2, #26
 8008dba:	d42b      	bmi.n	8008e14 <_printf_common+0xb0>
 8008dbc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008dc0:	4641      	mov	r1, r8
 8008dc2:	4638      	mov	r0, r7
 8008dc4:	47c8      	blx	r9
 8008dc6:	3001      	adds	r0, #1
 8008dc8:	d01e      	beq.n	8008e08 <_printf_common+0xa4>
 8008dca:	6823      	ldr	r3, [r4, #0]
 8008dcc:	6922      	ldr	r2, [r4, #16]
 8008dce:	f003 0306 	and.w	r3, r3, #6
 8008dd2:	2b04      	cmp	r3, #4
 8008dd4:	bf02      	ittt	eq
 8008dd6:	68e5      	ldreq	r5, [r4, #12]
 8008dd8:	6833      	ldreq	r3, [r6, #0]
 8008dda:	1aed      	subeq	r5, r5, r3
 8008ddc:	68a3      	ldr	r3, [r4, #8]
 8008dde:	bf0c      	ite	eq
 8008de0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008de4:	2500      	movne	r5, #0
 8008de6:	4293      	cmp	r3, r2
 8008de8:	bfc4      	itt	gt
 8008dea:	1a9b      	subgt	r3, r3, r2
 8008dec:	18ed      	addgt	r5, r5, r3
 8008dee:	2600      	movs	r6, #0
 8008df0:	341a      	adds	r4, #26
 8008df2:	42b5      	cmp	r5, r6
 8008df4:	d11a      	bne.n	8008e2c <_printf_common+0xc8>
 8008df6:	2000      	movs	r0, #0
 8008df8:	e008      	b.n	8008e0c <_printf_common+0xa8>
 8008dfa:	2301      	movs	r3, #1
 8008dfc:	4652      	mov	r2, sl
 8008dfe:	4641      	mov	r1, r8
 8008e00:	4638      	mov	r0, r7
 8008e02:	47c8      	blx	r9
 8008e04:	3001      	adds	r0, #1
 8008e06:	d103      	bne.n	8008e10 <_printf_common+0xac>
 8008e08:	f04f 30ff 	mov.w	r0, #4294967295
 8008e0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e10:	3501      	adds	r5, #1
 8008e12:	e7c6      	b.n	8008da2 <_printf_common+0x3e>
 8008e14:	18e1      	adds	r1, r4, r3
 8008e16:	1c5a      	adds	r2, r3, #1
 8008e18:	2030      	movs	r0, #48	@ 0x30
 8008e1a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008e1e:	4422      	add	r2, r4
 8008e20:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008e24:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008e28:	3302      	adds	r3, #2
 8008e2a:	e7c7      	b.n	8008dbc <_printf_common+0x58>
 8008e2c:	2301      	movs	r3, #1
 8008e2e:	4622      	mov	r2, r4
 8008e30:	4641      	mov	r1, r8
 8008e32:	4638      	mov	r0, r7
 8008e34:	47c8      	blx	r9
 8008e36:	3001      	adds	r0, #1
 8008e38:	d0e6      	beq.n	8008e08 <_printf_common+0xa4>
 8008e3a:	3601      	adds	r6, #1
 8008e3c:	e7d9      	b.n	8008df2 <_printf_common+0x8e>
	...

08008e40 <_printf_i>:
 8008e40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e44:	7e0f      	ldrb	r7, [r1, #24]
 8008e46:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008e48:	2f78      	cmp	r7, #120	@ 0x78
 8008e4a:	4691      	mov	r9, r2
 8008e4c:	4680      	mov	r8, r0
 8008e4e:	460c      	mov	r4, r1
 8008e50:	469a      	mov	sl, r3
 8008e52:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008e56:	d807      	bhi.n	8008e68 <_printf_i+0x28>
 8008e58:	2f62      	cmp	r7, #98	@ 0x62
 8008e5a:	d80a      	bhi.n	8008e72 <_printf_i+0x32>
 8008e5c:	2f00      	cmp	r7, #0
 8008e5e:	f000 80d1 	beq.w	8009004 <_printf_i+0x1c4>
 8008e62:	2f58      	cmp	r7, #88	@ 0x58
 8008e64:	f000 80b8 	beq.w	8008fd8 <_printf_i+0x198>
 8008e68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008e6c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008e70:	e03a      	b.n	8008ee8 <_printf_i+0xa8>
 8008e72:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008e76:	2b15      	cmp	r3, #21
 8008e78:	d8f6      	bhi.n	8008e68 <_printf_i+0x28>
 8008e7a:	a101      	add	r1, pc, #4	@ (adr r1, 8008e80 <_printf_i+0x40>)
 8008e7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008e80:	08008ed9 	.word	0x08008ed9
 8008e84:	08008eed 	.word	0x08008eed
 8008e88:	08008e69 	.word	0x08008e69
 8008e8c:	08008e69 	.word	0x08008e69
 8008e90:	08008e69 	.word	0x08008e69
 8008e94:	08008e69 	.word	0x08008e69
 8008e98:	08008eed 	.word	0x08008eed
 8008e9c:	08008e69 	.word	0x08008e69
 8008ea0:	08008e69 	.word	0x08008e69
 8008ea4:	08008e69 	.word	0x08008e69
 8008ea8:	08008e69 	.word	0x08008e69
 8008eac:	08008feb 	.word	0x08008feb
 8008eb0:	08008f17 	.word	0x08008f17
 8008eb4:	08008fa5 	.word	0x08008fa5
 8008eb8:	08008e69 	.word	0x08008e69
 8008ebc:	08008e69 	.word	0x08008e69
 8008ec0:	0800900d 	.word	0x0800900d
 8008ec4:	08008e69 	.word	0x08008e69
 8008ec8:	08008f17 	.word	0x08008f17
 8008ecc:	08008e69 	.word	0x08008e69
 8008ed0:	08008e69 	.word	0x08008e69
 8008ed4:	08008fad 	.word	0x08008fad
 8008ed8:	6833      	ldr	r3, [r6, #0]
 8008eda:	1d1a      	adds	r2, r3, #4
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	6032      	str	r2, [r6, #0]
 8008ee0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008ee4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008ee8:	2301      	movs	r3, #1
 8008eea:	e09c      	b.n	8009026 <_printf_i+0x1e6>
 8008eec:	6833      	ldr	r3, [r6, #0]
 8008eee:	6820      	ldr	r0, [r4, #0]
 8008ef0:	1d19      	adds	r1, r3, #4
 8008ef2:	6031      	str	r1, [r6, #0]
 8008ef4:	0606      	lsls	r6, r0, #24
 8008ef6:	d501      	bpl.n	8008efc <_printf_i+0xbc>
 8008ef8:	681d      	ldr	r5, [r3, #0]
 8008efa:	e003      	b.n	8008f04 <_printf_i+0xc4>
 8008efc:	0645      	lsls	r5, r0, #25
 8008efe:	d5fb      	bpl.n	8008ef8 <_printf_i+0xb8>
 8008f00:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008f04:	2d00      	cmp	r5, #0
 8008f06:	da03      	bge.n	8008f10 <_printf_i+0xd0>
 8008f08:	232d      	movs	r3, #45	@ 0x2d
 8008f0a:	426d      	negs	r5, r5
 8008f0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008f10:	4858      	ldr	r0, [pc, #352]	@ (8009074 <_printf_i+0x234>)
 8008f12:	230a      	movs	r3, #10
 8008f14:	e011      	b.n	8008f3a <_printf_i+0xfa>
 8008f16:	6821      	ldr	r1, [r4, #0]
 8008f18:	6833      	ldr	r3, [r6, #0]
 8008f1a:	0608      	lsls	r0, r1, #24
 8008f1c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008f20:	d402      	bmi.n	8008f28 <_printf_i+0xe8>
 8008f22:	0649      	lsls	r1, r1, #25
 8008f24:	bf48      	it	mi
 8008f26:	b2ad      	uxthmi	r5, r5
 8008f28:	2f6f      	cmp	r7, #111	@ 0x6f
 8008f2a:	4852      	ldr	r0, [pc, #328]	@ (8009074 <_printf_i+0x234>)
 8008f2c:	6033      	str	r3, [r6, #0]
 8008f2e:	bf14      	ite	ne
 8008f30:	230a      	movne	r3, #10
 8008f32:	2308      	moveq	r3, #8
 8008f34:	2100      	movs	r1, #0
 8008f36:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008f3a:	6866      	ldr	r6, [r4, #4]
 8008f3c:	60a6      	str	r6, [r4, #8]
 8008f3e:	2e00      	cmp	r6, #0
 8008f40:	db05      	blt.n	8008f4e <_printf_i+0x10e>
 8008f42:	6821      	ldr	r1, [r4, #0]
 8008f44:	432e      	orrs	r6, r5
 8008f46:	f021 0104 	bic.w	r1, r1, #4
 8008f4a:	6021      	str	r1, [r4, #0]
 8008f4c:	d04b      	beq.n	8008fe6 <_printf_i+0x1a6>
 8008f4e:	4616      	mov	r6, r2
 8008f50:	fbb5 f1f3 	udiv	r1, r5, r3
 8008f54:	fb03 5711 	mls	r7, r3, r1, r5
 8008f58:	5dc7      	ldrb	r7, [r0, r7]
 8008f5a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008f5e:	462f      	mov	r7, r5
 8008f60:	42bb      	cmp	r3, r7
 8008f62:	460d      	mov	r5, r1
 8008f64:	d9f4      	bls.n	8008f50 <_printf_i+0x110>
 8008f66:	2b08      	cmp	r3, #8
 8008f68:	d10b      	bne.n	8008f82 <_printf_i+0x142>
 8008f6a:	6823      	ldr	r3, [r4, #0]
 8008f6c:	07df      	lsls	r7, r3, #31
 8008f6e:	d508      	bpl.n	8008f82 <_printf_i+0x142>
 8008f70:	6923      	ldr	r3, [r4, #16]
 8008f72:	6861      	ldr	r1, [r4, #4]
 8008f74:	4299      	cmp	r1, r3
 8008f76:	bfde      	ittt	le
 8008f78:	2330      	movle	r3, #48	@ 0x30
 8008f7a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008f7e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008f82:	1b92      	subs	r2, r2, r6
 8008f84:	6122      	str	r2, [r4, #16]
 8008f86:	f8cd a000 	str.w	sl, [sp]
 8008f8a:	464b      	mov	r3, r9
 8008f8c:	aa03      	add	r2, sp, #12
 8008f8e:	4621      	mov	r1, r4
 8008f90:	4640      	mov	r0, r8
 8008f92:	f7ff fee7 	bl	8008d64 <_printf_common>
 8008f96:	3001      	adds	r0, #1
 8008f98:	d14a      	bne.n	8009030 <_printf_i+0x1f0>
 8008f9a:	f04f 30ff 	mov.w	r0, #4294967295
 8008f9e:	b004      	add	sp, #16
 8008fa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fa4:	6823      	ldr	r3, [r4, #0]
 8008fa6:	f043 0320 	orr.w	r3, r3, #32
 8008faa:	6023      	str	r3, [r4, #0]
 8008fac:	4832      	ldr	r0, [pc, #200]	@ (8009078 <_printf_i+0x238>)
 8008fae:	2778      	movs	r7, #120	@ 0x78
 8008fb0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008fb4:	6823      	ldr	r3, [r4, #0]
 8008fb6:	6831      	ldr	r1, [r6, #0]
 8008fb8:	061f      	lsls	r7, r3, #24
 8008fba:	f851 5b04 	ldr.w	r5, [r1], #4
 8008fbe:	d402      	bmi.n	8008fc6 <_printf_i+0x186>
 8008fc0:	065f      	lsls	r7, r3, #25
 8008fc2:	bf48      	it	mi
 8008fc4:	b2ad      	uxthmi	r5, r5
 8008fc6:	6031      	str	r1, [r6, #0]
 8008fc8:	07d9      	lsls	r1, r3, #31
 8008fca:	bf44      	itt	mi
 8008fcc:	f043 0320 	orrmi.w	r3, r3, #32
 8008fd0:	6023      	strmi	r3, [r4, #0]
 8008fd2:	b11d      	cbz	r5, 8008fdc <_printf_i+0x19c>
 8008fd4:	2310      	movs	r3, #16
 8008fd6:	e7ad      	b.n	8008f34 <_printf_i+0xf4>
 8008fd8:	4826      	ldr	r0, [pc, #152]	@ (8009074 <_printf_i+0x234>)
 8008fda:	e7e9      	b.n	8008fb0 <_printf_i+0x170>
 8008fdc:	6823      	ldr	r3, [r4, #0]
 8008fde:	f023 0320 	bic.w	r3, r3, #32
 8008fe2:	6023      	str	r3, [r4, #0]
 8008fe4:	e7f6      	b.n	8008fd4 <_printf_i+0x194>
 8008fe6:	4616      	mov	r6, r2
 8008fe8:	e7bd      	b.n	8008f66 <_printf_i+0x126>
 8008fea:	6833      	ldr	r3, [r6, #0]
 8008fec:	6825      	ldr	r5, [r4, #0]
 8008fee:	6961      	ldr	r1, [r4, #20]
 8008ff0:	1d18      	adds	r0, r3, #4
 8008ff2:	6030      	str	r0, [r6, #0]
 8008ff4:	062e      	lsls	r6, r5, #24
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	d501      	bpl.n	8008ffe <_printf_i+0x1be>
 8008ffa:	6019      	str	r1, [r3, #0]
 8008ffc:	e002      	b.n	8009004 <_printf_i+0x1c4>
 8008ffe:	0668      	lsls	r0, r5, #25
 8009000:	d5fb      	bpl.n	8008ffa <_printf_i+0x1ba>
 8009002:	8019      	strh	r1, [r3, #0]
 8009004:	2300      	movs	r3, #0
 8009006:	6123      	str	r3, [r4, #16]
 8009008:	4616      	mov	r6, r2
 800900a:	e7bc      	b.n	8008f86 <_printf_i+0x146>
 800900c:	6833      	ldr	r3, [r6, #0]
 800900e:	1d1a      	adds	r2, r3, #4
 8009010:	6032      	str	r2, [r6, #0]
 8009012:	681e      	ldr	r6, [r3, #0]
 8009014:	6862      	ldr	r2, [r4, #4]
 8009016:	2100      	movs	r1, #0
 8009018:	4630      	mov	r0, r6
 800901a:	f7f7 f8f1 	bl	8000200 <memchr>
 800901e:	b108      	cbz	r0, 8009024 <_printf_i+0x1e4>
 8009020:	1b80      	subs	r0, r0, r6
 8009022:	6060      	str	r0, [r4, #4]
 8009024:	6863      	ldr	r3, [r4, #4]
 8009026:	6123      	str	r3, [r4, #16]
 8009028:	2300      	movs	r3, #0
 800902a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800902e:	e7aa      	b.n	8008f86 <_printf_i+0x146>
 8009030:	6923      	ldr	r3, [r4, #16]
 8009032:	4632      	mov	r2, r6
 8009034:	4649      	mov	r1, r9
 8009036:	4640      	mov	r0, r8
 8009038:	47d0      	blx	sl
 800903a:	3001      	adds	r0, #1
 800903c:	d0ad      	beq.n	8008f9a <_printf_i+0x15a>
 800903e:	6823      	ldr	r3, [r4, #0]
 8009040:	079b      	lsls	r3, r3, #30
 8009042:	d413      	bmi.n	800906c <_printf_i+0x22c>
 8009044:	68e0      	ldr	r0, [r4, #12]
 8009046:	9b03      	ldr	r3, [sp, #12]
 8009048:	4298      	cmp	r0, r3
 800904a:	bfb8      	it	lt
 800904c:	4618      	movlt	r0, r3
 800904e:	e7a6      	b.n	8008f9e <_printf_i+0x15e>
 8009050:	2301      	movs	r3, #1
 8009052:	4632      	mov	r2, r6
 8009054:	4649      	mov	r1, r9
 8009056:	4640      	mov	r0, r8
 8009058:	47d0      	blx	sl
 800905a:	3001      	adds	r0, #1
 800905c:	d09d      	beq.n	8008f9a <_printf_i+0x15a>
 800905e:	3501      	adds	r5, #1
 8009060:	68e3      	ldr	r3, [r4, #12]
 8009062:	9903      	ldr	r1, [sp, #12]
 8009064:	1a5b      	subs	r3, r3, r1
 8009066:	42ab      	cmp	r3, r5
 8009068:	dcf2      	bgt.n	8009050 <_printf_i+0x210>
 800906a:	e7eb      	b.n	8009044 <_printf_i+0x204>
 800906c:	2500      	movs	r5, #0
 800906e:	f104 0619 	add.w	r6, r4, #25
 8009072:	e7f5      	b.n	8009060 <_printf_i+0x220>
 8009074:	080098ed 	.word	0x080098ed
 8009078:	080098fe 	.word	0x080098fe

0800907c <__sflush_r>:
 800907c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009084:	0716      	lsls	r6, r2, #28
 8009086:	4605      	mov	r5, r0
 8009088:	460c      	mov	r4, r1
 800908a:	d454      	bmi.n	8009136 <__sflush_r+0xba>
 800908c:	684b      	ldr	r3, [r1, #4]
 800908e:	2b00      	cmp	r3, #0
 8009090:	dc02      	bgt.n	8009098 <__sflush_r+0x1c>
 8009092:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009094:	2b00      	cmp	r3, #0
 8009096:	dd48      	ble.n	800912a <__sflush_r+0xae>
 8009098:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800909a:	2e00      	cmp	r6, #0
 800909c:	d045      	beq.n	800912a <__sflush_r+0xae>
 800909e:	2300      	movs	r3, #0
 80090a0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80090a4:	682f      	ldr	r7, [r5, #0]
 80090a6:	6a21      	ldr	r1, [r4, #32]
 80090a8:	602b      	str	r3, [r5, #0]
 80090aa:	d030      	beq.n	800910e <__sflush_r+0x92>
 80090ac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80090ae:	89a3      	ldrh	r3, [r4, #12]
 80090b0:	0759      	lsls	r1, r3, #29
 80090b2:	d505      	bpl.n	80090c0 <__sflush_r+0x44>
 80090b4:	6863      	ldr	r3, [r4, #4]
 80090b6:	1ad2      	subs	r2, r2, r3
 80090b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80090ba:	b10b      	cbz	r3, 80090c0 <__sflush_r+0x44>
 80090bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80090be:	1ad2      	subs	r2, r2, r3
 80090c0:	2300      	movs	r3, #0
 80090c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80090c4:	6a21      	ldr	r1, [r4, #32]
 80090c6:	4628      	mov	r0, r5
 80090c8:	47b0      	blx	r6
 80090ca:	1c43      	adds	r3, r0, #1
 80090cc:	89a3      	ldrh	r3, [r4, #12]
 80090ce:	d106      	bne.n	80090de <__sflush_r+0x62>
 80090d0:	6829      	ldr	r1, [r5, #0]
 80090d2:	291d      	cmp	r1, #29
 80090d4:	d82b      	bhi.n	800912e <__sflush_r+0xb2>
 80090d6:	4a2a      	ldr	r2, [pc, #168]	@ (8009180 <__sflush_r+0x104>)
 80090d8:	40ca      	lsrs	r2, r1
 80090da:	07d6      	lsls	r6, r2, #31
 80090dc:	d527      	bpl.n	800912e <__sflush_r+0xb2>
 80090de:	2200      	movs	r2, #0
 80090e0:	6062      	str	r2, [r4, #4]
 80090e2:	04d9      	lsls	r1, r3, #19
 80090e4:	6922      	ldr	r2, [r4, #16]
 80090e6:	6022      	str	r2, [r4, #0]
 80090e8:	d504      	bpl.n	80090f4 <__sflush_r+0x78>
 80090ea:	1c42      	adds	r2, r0, #1
 80090ec:	d101      	bne.n	80090f2 <__sflush_r+0x76>
 80090ee:	682b      	ldr	r3, [r5, #0]
 80090f0:	b903      	cbnz	r3, 80090f4 <__sflush_r+0x78>
 80090f2:	6560      	str	r0, [r4, #84]	@ 0x54
 80090f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80090f6:	602f      	str	r7, [r5, #0]
 80090f8:	b1b9      	cbz	r1, 800912a <__sflush_r+0xae>
 80090fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80090fe:	4299      	cmp	r1, r3
 8009100:	d002      	beq.n	8009108 <__sflush_r+0x8c>
 8009102:	4628      	mov	r0, r5
 8009104:	f7ff fa9c 	bl	8008640 <_free_r>
 8009108:	2300      	movs	r3, #0
 800910a:	6363      	str	r3, [r4, #52]	@ 0x34
 800910c:	e00d      	b.n	800912a <__sflush_r+0xae>
 800910e:	2301      	movs	r3, #1
 8009110:	4628      	mov	r0, r5
 8009112:	47b0      	blx	r6
 8009114:	4602      	mov	r2, r0
 8009116:	1c50      	adds	r0, r2, #1
 8009118:	d1c9      	bne.n	80090ae <__sflush_r+0x32>
 800911a:	682b      	ldr	r3, [r5, #0]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d0c6      	beq.n	80090ae <__sflush_r+0x32>
 8009120:	2b1d      	cmp	r3, #29
 8009122:	d001      	beq.n	8009128 <__sflush_r+0xac>
 8009124:	2b16      	cmp	r3, #22
 8009126:	d11e      	bne.n	8009166 <__sflush_r+0xea>
 8009128:	602f      	str	r7, [r5, #0]
 800912a:	2000      	movs	r0, #0
 800912c:	e022      	b.n	8009174 <__sflush_r+0xf8>
 800912e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009132:	b21b      	sxth	r3, r3
 8009134:	e01b      	b.n	800916e <__sflush_r+0xf2>
 8009136:	690f      	ldr	r7, [r1, #16]
 8009138:	2f00      	cmp	r7, #0
 800913a:	d0f6      	beq.n	800912a <__sflush_r+0xae>
 800913c:	0793      	lsls	r3, r2, #30
 800913e:	680e      	ldr	r6, [r1, #0]
 8009140:	bf08      	it	eq
 8009142:	694b      	ldreq	r3, [r1, #20]
 8009144:	600f      	str	r7, [r1, #0]
 8009146:	bf18      	it	ne
 8009148:	2300      	movne	r3, #0
 800914a:	eba6 0807 	sub.w	r8, r6, r7
 800914e:	608b      	str	r3, [r1, #8]
 8009150:	f1b8 0f00 	cmp.w	r8, #0
 8009154:	dde9      	ble.n	800912a <__sflush_r+0xae>
 8009156:	6a21      	ldr	r1, [r4, #32]
 8009158:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800915a:	4643      	mov	r3, r8
 800915c:	463a      	mov	r2, r7
 800915e:	4628      	mov	r0, r5
 8009160:	47b0      	blx	r6
 8009162:	2800      	cmp	r0, #0
 8009164:	dc08      	bgt.n	8009178 <__sflush_r+0xfc>
 8009166:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800916a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800916e:	81a3      	strh	r3, [r4, #12]
 8009170:	f04f 30ff 	mov.w	r0, #4294967295
 8009174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009178:	4407      	add	r7, r0
 800917a:	eba8 0800 	sub.w	r8, r8, r0
 800917e:	e7e7      	b.n	8009150 <__sflush_r+0xd4>
 8009180:	20400001 	.word	0x20400001

08009184 <_fflush_r>:
 8009184:	b538      	push	{r3, r4, r5, lr}
 8009186:	690b      	ldr	r3, [r1, #16]
 8009188:	4605      	mov	r5, r0
 800918a:	460c      	mov	r4, r1
 800918c:	b913      	cbnz	r3, 8009194 <_fflush_r+0x10>
 800918e:	2500      	movs	r5, #0
 8009190:	4628      	mov	r0, r5
 8009192:	bd38      	pop	{r3, r4, r5, pc}
 8009194:	b118      	cbz	r0, 800919e <_fflush_r+0x1a>
 8009196:	6a03      	ldr	r3, [r0, #32]
 8009198:	b90b      	cbnz	r3, 800919e <_fflush_r+0x1a>
 800919a:	f7ff f919 	bl	80083d0 <__sinit>
 800919e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d0f3      	beq.n	800918e <_fflush_r+0xa>
 80091a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80091a8:	07d0      	lsls	r0, r2, #31
 80091aa:	d404      	bmi.n	80091b6 <_fflush_r+0x32>
 80091ac:	0599      	lsls	r1, r3, #22
 80091ae:	d402      	bmi.n	80091b6 <_fflush_r+0x32>
 80091b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80091b2:	f7ff fa34 	bl	800861e <__retarget_lock_acquire_recursive>
 80091b6:	4628      	mov	r0, r5
 80091b8:	4621      	mov	r1, r4
 80091ba:	f7ff ff5f 	bl	800907c <__sflush_r>
 80091be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80091c0:	07da      	lsls	r2, r3, #31
 80091c2:	4605      	mov	r5, r0
 80091c4:	d4e4      	bmi.n	8009190 <_fflush_r+0xc>
 80091c6:	89a3      	ldrh	r3, [r4, #12]
 80091c8:	059b      	lsls	r3, r3, #22
 80091ca:	d4e1      	bmi.n	8009190 <_fflush_r+0xc>
 80091cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80091ce:	f7ff fa27 	bl	8008620 <__retarget_lock_release_recursive>
 80091d2:	e7dd      	b.n	8009190 <_fflush_r+0xc>

080091d4 <__swbuf_r>:
 80091d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091d6:	460e      	mov	r6, r1
 80091d8:	4614      	mov	r4, r2
 80091da:	4605      	mov	r5, r0
 80091dc:	b118      	cbz	r0, 80091e6 <__swbuf_r+0x12>
 80091de:	6a03      	ldr	r3, [r0, #32]
 80091e0:	b90b      	cbnz	r3, 80091e6 <__swbuf_r+0x12>
 80091e2:	f7ff f8f5 	bl	80083d0 <__sinit>
 80091e6:	69a3      	ldr	r3, [r4, #24]
 80091e8:	60a3      	str	r3, [r4, #8]
 80091ea:	89a3      	ldrh	r3, [r4, #12]
 80091ec:	071a      	lsls	r2, r3, #28
 80091ee:	d501      	bpl.n	80091f4 <__swbuf_r+0x20>
 80091f0:	6923      	ldr	r3, [r4, #16]
 80091f2:	b943      	cbnz	r3, 8009206 <__swbuf_r+0x32>
 80091f4:	4621      	mov	r1, r4
 80091f6:	4628      	mov	r0, r5
 80091f8:	f000 f82a 	bl	8009250 <__swsetup_r>
 80091fc:	b118      	cbz	r0, 8009206 <__swbuf_r+0x32>
 80091fe:	f04f 37ff 	mov.w	r7, #4294967295
 8009202:	4638      	mov	r0, r7
 8009204:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009206:	6823      	ldr	r3, [r4, #0]
 8009208:	6922      	ldr	r2, [r4, #16]
 800920a:	1a98      	subs	r0, r3, r2
 800920c:	6963      	ldr	r3, [r4, #20]
 800920e:	b2f6      	uxtb	r6, r6
 8009210:	4283      	cmp	r3, r0
 8009212:	4637      	mov	r7, r6
 8009214:	dc05      	bgt.n	8009222 <__swbuf_r+0x4e>
 8009216:	4621      	mov	r1, r4
 8009218:	4628      	mov	r0, r5
 800921a:	f7ff ffb3 	bl	8009184 <_fflush_r>
 800921e:	2800      	cmp	r0, #0
 8009220:	d1ed      	bne.n	80091fe <__swbuf_r+0x2a>
 8009222:	68a3      	ldr	r3, [r4, #8]
 8009224:	3b01      	subs	r3, #1
 8009226:	60a3      	str	r3, [r4, #8]
 8009228:	6823      	ldr	r3, [r4, #0]
 800922a:	1c5a      	adds	r2, r3, #1
 800922c:	6022      	str	r2, [r4, #0]
 800922e:	701e      	strb	r6, [r3, #0]
 8009230:	6962      	ldr	r2, [r4, #20]
 8009232:	1c43      	adds	r3, r0, #1
 8009234:	429a      	cmp	r2, r3
 8009236:	d004      	beq.n	8009242 <__swbuf_r+0x6e>
 8009238:	89a3      	ldrh	r3, [r4, #12]
 800923a:	07db      	lsls	r3, r3, #31
 800923c:	d5e1      	bpl.n	8009202 <__swbuf_r+0x2e>
 800923e:	2e0a      	cmp	r6, #10
 8009240:	d1df      	bne.n	8009202 <__swbuf_r+0x2e>
 8009242:	4621      	mov	r1, r4
 8009244:	4628      	mov	r0, r5
 8009246:	f7ff ff9d 	bl	8009184 <_fflush_r>
 800924a:	2800      	cmp	r0, #0
 800924c:	d0d9      	beq.n	8009202 <__swbuf_r+0x2e>
 800924e:	e7d6      	b.n	80091fe <__swbuf_r+0x2a>

08009250 <__swsetup_r>:
 8009250:	b538      	push	{r3, r4, r5, lr}
 8009252:	4b29      	ldr	r3, [pc, #164]	@ (80092f8 <__swsetup_r+0xa8>)
 8009254:	4605      	mov	r5, r0
 8009256:	6818      	ldr	r0, [r3, #0]
 8009258:	460c      	mov	r4, r1
 800925a:	b118      	cbz	r0, 8009264 <__swsetup_r+0x14>
 800925c:	6a03      	ldr	r3, [r0, #32]
 800925e:	b90b      	cbnz	r3, 8009264 <__swsetup_r+0x14>
 8009260:	f7ff f8b6 	bl	80083d0 <__sinit>
 8009264:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009268:	0719      	lsls	r1, r3, #28
 800926a:	d422      	bmi.n	80092b2 <__swsetup_r+0x62>
 800926c:	06da      	lsls	r2, r3, #27
 800926e:	d407      	bmi.n	8009280 <__swsetup_r+0x30>
 8009270:	2209      	movs	r2, #9
 8009272:	602a      	str	r2, [r5, #0]
 8009274:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009278:	81a3      	strh	r3, [r4, #12]
 800927a:	f04f 30ff 	mov.w	r0, #4294967295
 800927e:	e033      	b.n	80092e8 <__swsetup_r+0x98>
 8009280:	0758      	lsls	r0, r3, #29
 8009282:	d512      	bpl.n	80092aa <__swsetup_r+0x5a>
 8009284:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009286:	b141      	cbz	r1, 800929a <__swsetup_r+0x4a>
 8009288:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800928c:	4299      	cmp	r1, r3
 800928e:	d002      	beq.n	8009296 <__swsetup_r+0x46>
 8009290:	4628      	mov	r0, r5
 8009292:	f7ff f9d5 	bl	8008640 <_free_r>
 8009296:	2300      	movs	r3, #0
 8009298:	6363      	str	r3, [r4, #52]	@ 0x34
 800929a:	89a3      	ldrh	r3, [r4, #12]
 800929c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80092a0:	81a3      	strh	r3, [r4, #12]
 80092a2:	2300      	movs	r3, #0
 80092a4:	6063      	str	r3, [r4, #4]
 80092a6:	6923      	ldr	r3, [r4, #16]
 80092a8:	6023      	str	r3, [r4, #0]
 80092aa:	89a3      	ldrh	r3, [r4, #12]
 80092ac:	f043 0308 	orr.w	r3, r3, #8
 80092b0:	81a3      	strh	r3, [r4, #12]
 80092b2:	6923      	ldr	r3, [r4, #16]
 80092b4:	b94b      	cbnz	r3, 80092ca <__swsetup_r+0x7a>
 80092b6:	89a3      	ldrh	r3, [r4, #12]
 80092b8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80092bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80092c0:	d003      	beq.n	80092ca <__swsetup_r+0x7a>
 80092c2:	4621      	mov	r1, r4
 80092c4:	4628      	mov	r0, r5
 80092c6:	f000 f897 	bl	80093f8 <__smakebuf_r>
 80092ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092ce:	f013 0201 	ands.w	r2, r3, #1
 80092d2:	d00a      	beq.n	80092ea <__swsetup_r+0x9a>
 80092d4:	2200      	movs	r2, #0
 80092d6:	60a2      	str	r2, [r4, #8]
 80092d8:	6962      	ldr	r2, [r4, #20]
 80092da:	4252      	negs	r2, r2
 80092dc:	61a2      	str	r2, [r4, #24]
 80092de:	6922      	ldr	r2, [r4, #16]
 80092e0:	b942      	cbnz	r2, 80092f4 <__swsetup_r+0xa4>
 80092e2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80092e6:	d1c5      	bne.n	8009274 <__swsetup_r+0x24>
 80092e8:	bd38      	pop	{r3, r4, r5, pc}
 80092ea:	0799      	lsls	r1, r3, #30
 80092ec:	bf58      	it	pl
 80092ee:	6962      	ldrpl	r2, [r4, #20]
 80092f0:	60a2      	str	r2, [r4, #8]
 80092f2:	e7f4      	b.n	80092de <__swsetup_r+0x8e>
 80092f4:	2000      	movs	r0, #0
 80092f6:	e7f7      	b.n	80092e8 <__swsetup_r+0x98>
 80092f8:	20000030 	.word	0x20000030

080092fc <memmove>:
 80092fc:	4288      	cmp	r0, r1
 80092fe:	b510      	push	{r4, lr}
 8009300:	eb01 0402 	add.w	r4, r1, r2
 8009304:	d902      	bls.n	800930c <memmove+0x10>
 8009306:	4284      	cmp	r4, r0
 8009308:	4623      	mov	r3, r4
 800930a:	d807      	bhi.n	800931c <memmove+0x20>
 800930c:	1e43      	subs	r3, r0, #1
 800930e:	42a1      	cmp	r1, r4
 8009310:	d008      	beq.n	8009324 <memmove+0x28>
 8009312:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009316:	f803 2f01 	strb.w	r2, [r3, #1]!
 800931a:	e7f8      	b.n	800930e <memmove+0x12>
 800931c:	4402      	add	r2, r0
 800931e:	4601      	mov	r1, r0
 8009320:	428a      	cmp	r2, r1
 8009322:	d100      	bne.n	8009326 <memmove+0x2a>
 8009324:	bd10      	pop	{r4, pc}
 8009326:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800932a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800932e:	e7f7      	b.n	8009320 <memmove+0x24>

08009330 <_sbrk_r>:
 8009330:	b538      	push	{r3, r4, r5, lr}
 8009332:	4d06      	ldr	r5, [pc, #24]	@ (800934c <_sbrk_r+0x1c>)
 8009334:	2300      	movs	r3, #0
 8009336:	4604      	mov	r4, r0
 8009338:	4608      	mov	r0, r1
 800933a:	602b      	str	r3, [r5, #0]
 800933c:	f7f8 f914 	bl	8001568 <_sbrk>
 8009340:	1c43      	adds	r3, r0, #1
 8009342:	d102      	bne.n	800934a <_sbrk_r+0x1a>
 8009344:	682b      	ldr	r3, [r5, #0]
 8009346:	b103      	cbz	r3, 800934a <_sbrk_r+0x1a>
 8009348:	6023      	str	r3, [r4, #0]
 800934a:	bd38      	pop	{r3, r4, r5, pc}
 800934c:	200130c4 	.word	0x200130c4

08009350 <_realloc_r>:
 8009350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009354:	4607      	mov	r7, r0
 8009356:	4614      	mov	r4, r2
 8009358:	460d      	mov	r5, r1
 800935a:	b921      	cbnz	r1, 8009366 <_realloc_r+0x16>
 800935c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009360:	4611      	mov	r1, r2
 8009362:	f7ff b9d9 	b.w	8008718 <_malloc_r>
 8009366:	b92a      	cbnz	r2, 8009374 <_realloc_r+0x24>
 8009368:	f7ff f96a 	bl	8008640 <_free_r>
 800936c:	4625      	mov	r5, r4
 800936e:	4628      	mov	r0, r5
 8009370:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009374:	f000 f89e 	bl	80094b4 <_malloc_usable_size_r>
 8009378:	4284      	cmp	r4, r0
 800937a:	4606      	mov	r6, r0
 800937c:	d802      	bhi.n	8009384 <_realloc_r+0x34>
 800937e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009382:	d8f4      	bhi.n	800936e <_realloc_r+0x1e>
 8009384:	4621      	mov	r1, r4
 8009386:	4638      	mov	r0, r7
 8009388:	f7ff f9c6 	bl	8008718 <_malloc_r>
 800938c:	4680      	mov	r8, r0
 800938e:	b908      	cbnz	r0, 8009394 <_realloc_r+0x44>
 8009390:	4645      	mov	r5, r8
 8009392:	e7ec      	b.n	800936e <_realloc_r+0x1e>
 8009394:	42b4      	cmp	r4, r6
 8009396:	4622      	mov	r2, r4
 8009398:	4629      	mov	r1, r5
 800939a:	bf28      	it	cs
 800939c:	4632      	movcs	r2, r6
 800939e:	f7ff f940 	bl	8008622 <memcpy>
 80093a2:	4629      	mov	r1, r5
 80093a4:	4638      	mov	r0, r7
 80093a6:	f7ff f94b 	bl	8008640 <_free_r>
 80093aa:	e7f1      	b.n	8009390 <_realloc_r+0x40>

080093ac <__swhatbuf_r>:
 80093ac:	b570      	push	{r4, r5, r6, lr}
 80093ae:	460c      	mov	r4, r1
 80093b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093b4:	2900      	cmp	r1, #0
 80093b6:	b096      	sub	sp, #88	@ 0x58
 80093b8:	4615      	mov	r5, r2
 80093ba:	461e      	mov	r6, r3
 80093bc:	da0d      	bge.n	80093da <__swhatbuf_r+0x2e>
 80093be:	89a3      	ldrh	r3, [r4, #12]
 80093c0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80093c4:	f04f 0100 	mov.w	r1, #0
 80093c8:	bf14      	ite	ne
 80093ca:	2340      	movne	r3, #64	@ 0x40
 80093cc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80093d0:	2000      	movs	r0, #0
 80093d2:	6031      	str	r1, [r6, #0]
 80093d4:	602b      	str	r3, [r5, #0]
 80093d6:	b016      	add	sp, #88	@ 0x58
 80093d8:	bd70      	pop	{r4, r5, r6, pc}
 80093da:	466a      	mov	r2, sp
 80093dc:	f000 f848 	bl	8009470 <_fstat_r>
 80093e0:	2800      	cmp	r0, #0
 80093e2:	dbec      	blt.n	80093be <__swhatbuf_r+0x12>
 80093e4:	9901      	ldr	r1, [sp, #4]
 80093e6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80093ea:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80093ee:	4259      	negs	r1, r3
 80093f0:	4159      	adcs	r1, r3
 80093f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80093f6:	e7eb      	b.n	80093d0 <__swhatbuf_r+0x24>

080093f8 <__smakebuf_r>:
 80093f8:	898b      	ldrh	r3, [r1, #12]
 80093fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80093fc:	079d      	lsls	r5, r3, #30
 80093fe:	4606      	mov	r6, r0
 8009400:	460c      	mov	r4, r1
 8009402:	d507      	bpl.n	8009414 <__smakebuf_r+0x1c>
 8009404:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009408:	6023      	str	r3, [r4, #0]
 800940a:	6123      	str	r3, [r4, #16]
 800940c:	2301      	movs	r3, #1
 800940e:	6163      	str	r3, [r4, #20]
 8009410:	b003      	add	sp, #12
 8009412:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009414:	ab01      	add	r3, sp, #4
 8009416:	466a      	mov	r2, sp
 8009418:	f7ff ffc8 	bl	80093ac <__swhatbuf_r>
 800941c:	9f00      	ldr	r7, [sp, #0]
 800941e:	4605      	mov	r5, r0
 8009420:	4639      	mov	r1, r7
 8009422:	4630      	mov	r0, r6
 8009424:	f7ff f978 	bl	8008718 <_malloc_r>
 8009428:	b948      	cbnz	r0, 800943e <__smakebuf_r+0x46>
 800942a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800942e:	059a      	lsls	r2, r3, #22
 8009430:	d4ee      	bmi.n	8009410 <__smakebuf_r+0x18>
 8009432:	f023 0303 	bic.w	r3, r3, #3
 8009436:	f043 0302 	orr.w	r3, r3, #2
 800943a:	81a3      	strh	r3, [r4, #12]
 800943c:	e7e2      	b.n	8009404 <__smakebuf_r+0xc>
 800943e:	89a3      	ldrh	r3, [r4, #12]
 8009440:	6020      	str	r0, [r4, #0]
 8009442:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009446:	81a3      	strh	r3, [r4, #12]
 8009448:	9b01      	ldr	r3, [sp, #4]
 800944a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800944e:	b15b      	cbz	r3, 8009468 <__smakebuf_r+0x70>
 8009450:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009454:	4630      	mov	r0, r6
 8009456:	f000 f81d 	bl	8009494 <_isatty_r>
 800945a:	b128      	cbz	r0, 8009468 <__smakebuf_r+0x70>
 800945c:	89a3      	ldrh	r3, [r4, #12]
 800945e:	f023 0303 	bic.w	r3, r3, #3
 8009462:	f043 0301 	orr.w	r3, r3, #1
 8009466:	81a3      	strh	r3, [r4, #12]
 8009468:	89a3      	ldrh	r3, [r4, #12]
 800946a:	431d      	orrs	r5, r3
 800946c:	81a5      	strh	r5, [r4, #12]
 800946e:	e7cf      	b.n	8009410 <__smakebuf_r+0x18>

08009470 <_fstat_r>:
 8009470:	b538      	push	{r3, r4, r5, lr}
 8009472:	4d07      	ldr	r5, [pc, #28]	@ (8009490 <_fstat_r+0x20>)
 8009474:	2300      	movs	r3, #0
 8009476:	4604      	mov	r4, r0
 8009478:	4608      	mov	r0, r1
 800947a:	4611      	mov	r1, r2
 800947c:	602b      	str	r3, [r5, #0]
 800947e:	f7f8 f84a 	bl	8001516 <_fstat>
 8009482:	1c43      	adds	r3, r0, #1
 8009484:	d102      	bne.n	800948c <_fstat_r+0x1c>
 8009486:	682b      	ldr	r3, [r5, #0]
 8009488:	b103      	cbz	r3, 800948c <_fstat_r+0x1c>
 800948a:	6023      	str	r3, [r4, #0]
 800948c:	bd38      	pop	{r3, r4, r5, pc}
 800948e:	bf00      	nop
 8009490:	200130c4 	.word	0x200130c4

08009494 <_isatty_r>:
 8009494:	b538      	push	{r3, r4, r5, lr}
 8009496:	4d06      	ldr	r5, [pc, #24]	@ (80094b0 <_isatty_r+0x1c>)
 8009498:	2300      	movs	r3, #0
 800949a:	4604      	mov	r4, r0
 800949c:	4608      	mov	r0, r1
 800949e:	602b      	str	r3, [r5, #0]
 80094a0:	f7f8 f849 	bl	8001536 <_isatty>
 80094a4:	1c43      	adds	r3, r0, #1
 80094a6:	d102      	bne.n	80094ae <_isatty_r+0x1a>
 80094a8:	682b      	ldr	r3, [r5, #0]
 80094aa:	b103      	cbz	r3, 80094ae <_isatty_r+0x1a>
 80094ac:	6023      	str	r3, [r4, #0]
 80094ae:	bd38      	pop	{r3, r4, r5, pc}
 80094b0:	200130c4 	.word	0x200130c4

080094b4 <_malloc_usable_size_r>:
 80094b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80094b8:	1f18      	subs	r0, r3, #4
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	bfbc      	itt	lt
 80094be:	580b      	ldrlt	r3, [r1, r0]
 80094c0:	18c0      	addlt	r0, r0, r3
 80094c2:	4770      	bx	lr

080094c4 <_init>:
 80094c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094c6:	bf00      	nop
 80094c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094ca:	bc08      	pop	{r3}
 80094cc:	469e      	mov	lr, r3
 80094ce:	4770      	bx	lr

080094d0 <_fini>:
 80094d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094d2:	bf00      	nop
 80094d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094d6:	bc08      	pop	{r3}
 80094d8:	469e      	mov	lr, r3
 80094da:	4770      	bx	lr
