<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
   <name preferredWidth="207" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1910" height="1034" x="5" y="41" />
 <generation synthesis="VHDL" path="_PROJECT_NAME_/" />
</preferences>
