Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Apr  7 13:03:13 2021
| Host         : QuitStealingMyPaper running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab4_control_sets_placed.rpt
| Design       : Lab4
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              75 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              44 |           12 |
| Yes          | No                    | No                     |              64 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                  Enable Signal                                 |                          Set/Reset Signal                          | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                              | control/FSM_onehot_FSM[3]_i_1_n_0                                              | datapath/audio_codec/audio_inout/SR[0]                             |                1 |              4 |
|  datapath/audio_codec/audiocodec_master_clock/inst/clk_out2 | datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0 |                                                                    |                3 |              4 |
|  datapath/audio_codec/audiocodec_master_clock/inst/clk_out2 | datapath/audio_codec/initialize_audio/twi_controller/E[0]                      | datapath/audio_codec/audio_inout/SR[0]                             |                2 |              4 |
|  clk_IBUF_BUFG                                              |                                                                                | datapath/audio_codec/audio_inout/Cnt_Bclk[4]_i_1_n_0               |                1 |              5 |
|  clk_IBUF_BUFG                                              | datapath/audio_codec/audio_inout/BCLK_Fall_int                                 | datapath/audio_codec/audio_inout/SR[0]                             |                2 |              5 |
|  clk_IBUF_BUFG                                              | datapath/amplitude[7]_i_1_n_0                                                  |                                                                    |                2 |              7 |
|  datapath/audio_codec/audiocodec_master_clock/inst/clk_out2 |                                                                                | datapath/audio_codec/initialize_audio/twi_controller/busFreeCnt0_1 |                2 |              7 |
|  datapath/audio_codec/audiocodec_master_clock/inst/clk_out2 | datapath/audio_codec/initialize_audio/twi_controller/sclCnt[6]_i_2_n_0         | datapath/audio_codec/initialize_audio/twi_controller/sclCnt0_0     |                1 |              7 |
|  datapath/audio_codec/audiocodec_master_clock/inst/clk_out2 | datapath/audio_codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0       |                                                                    |                2 |              8 |
|  datapath/audio_codec/audiocodec_master_clock/inst/clk_out2 | reset_n_IBUF                                                                   |                                                                    |                3 |             10 |
|  control/E[0]                                               |                                                                                |                                                                    |                4 |             16 |
|  control/FSM_onehot_FSM_reg[1]_0                            |                                                                                |                                                                    |                4 |             16 |
|  clk_IBUF_BUFG                                              | control/sel                                                                    | control/clear                                                      |                4 |             16 |
|  clk_IBUF_BUFG                                              | datapath/audio_codec/audio_inout/Data_Out_int[31]_i_1_n_0                      |                                                                    |                6 |             17 |
|  clk_IBUF_BUFG                                              |                                                                                |                                                                    |                7 |             18 |
|  datapath/audio_codec/audiocodec_master_clock/inst/clk_out2 | datapath/audio_codec/initialize_audio/initWord[30]_i_1_n_0                     |                                                                    |                6 |             18 |
|  datapath/audio_codec/audiocodec_master_clock/inst/clk_out2 |                                                                                |                                                                    |               12 |             25 |
|  datapath/audio_codec/audiocodec_master_clock/inst/clk_out2 |                                                                                | datapath/audio_codec/initialize_audio/delaycnt0                    |                9 |             32 |
+-------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+


