

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_26_3'
================================================================
* Date:           Fri Jan 23 18:03:10 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.823 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      107|      107|  1.070 us|  1.070 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_3  |      105|      105|        43|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 43


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 43
* Pipeline : 1
  Pipeline-0 : II = 1, D = 43, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.82>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:26]   --->   Operation 46 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv_i362_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv_i362"   --->   Operation 47 'read' 'conv_i362_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln28_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln28"   --->   Operation 48 'read' 'zext_ln28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv_i362_cast = sext i24 %conv_i362_read"   --->   Operation 49 'sext' 'conv_i362_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.48ns)   --->   "%store_ln26 = store i7 0, i7 %j" [top.cpp:26]   --->   Operation 51 'store' 'store_ln26' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [top.cpp:26]   --->   Operation 53 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.89ns)   --->   "%icmp_ln26 = icmp_eq  i7 %j_1, i7 64" [top.cpp:26]   --->   Operation 54 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.89ns)   --->   "%add_ln26 = add i7 %j_1, i7 1" [top.cpp:26]   --->   Operation 55 'add' 'add_ln26' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.body12.split, void %for.inc26.exitStub" [top.cpp:26]   --->   Operation 56 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i7 %j_1" [top.cpp:28]   --->   Operation 57 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.98ns)   --->   "%add_ln28 = add i14 %zext_ln28_read, i14 %zext_ln28_1" [top.cpp:28]   --->   Operation 58 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i14 %add_ln28" [top.cpp:28]   --->   Operation 59 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i24 %A, i64 0, i64 %zext_ln28_2" [top.cpp:28]   --->   Operation 60 'getelementptr' 'A_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (1.35ns)   --->   "%A_load = load i14 %A_addr" [top.cpp:28]   --->   Operation 61 'load' 'A_load' <Predicate = (!icmp_ln26)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_1 : Operation 62 [1/1] (0.48ns)   --->   "%store_ln26 = store i7 %add_ln26, i7 %j" [top.cpp:26]   --->   Operation 62 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.06>
ST_2 : Operation 63 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_load = load i14 %A_addr" [top.cpp:28]   --->   Operation 63 'load' 'A_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %A_load, i14 0" [top.cpp:28]   --->   Operation 64 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [42/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 65 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.71>
ST_3 : Operation 66 [41/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 66 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.71>
ST_4 : Operation 67 [40/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 67 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.71>
ST_5 : Operation 68 [39/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 68 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.71>
ST_6 : Operation 69 [38/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 69 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.71>
ST_7 : Operation 70 [37/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 70 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.71>
ST_8 : Operation 71 [36/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 71 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.71>
ST_9 : Operation 72 [35/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 72 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.71>
ST_10 : Operation 73 [34/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 73 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.71>
ST_11 : Operation 74 [33/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 74 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.71>
ST_12 : Operation 75 [32/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 75 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.71>
ST_13 : Operation 76 [31/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 76 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.71>
ST_14 : Operation 77 [30/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 77 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.71>
ST_15 : Operation 78 [29/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 78 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.71>
ST_16 : Operation 79 [28/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 79 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.71>
ST_17 : Operation 80 [27/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 80 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.71>
ST_18 : Operation 81 [26/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 81 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.71>
ST_19 : Operation 82 [25/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 82 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.71>
ST_20 : Operation 83 [24/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 83 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.71>
ST_21 : Operation 84 [23/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 84 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.71>
ST_22 : Operation 85 [22/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 85 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.71>
ST_23 : Operation 86 [21/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 86 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.71>
ST_24 : Operation 87 [20/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 87 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.71>
ST_25 : Operation 88 [19/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 88 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.71>
ST_26 : Operation 89 [18/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 89 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.71>
ST_27 : Operation 90 [17/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 90 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.71>
ST_28 : Operation 91 [16/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 91 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.71>
ST_29 : Operation 92 [15/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 92 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.71>
ST_30 : Operation 93 [14/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 93 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.71>
ST_31 : Operation 94 [13/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 94 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.71>
ST_32 : Operation 95 [12/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 95 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.71>
ST_33 : Operation 96 [11/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 96 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.71>
ST_34 : Operation 97 [10/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 97 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.71>
ST_35 : Operation 98 [9/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 98 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.71>
ST_36 : Operation 99 [8/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 99 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.71>
ST_37 : Operation 100 [7/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 100 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.71>
ST_38 : Operation 101 [6/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 101 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.71>
ST_39 : Operation 102 [5/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 102 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.71>
ST_40 : Operation 103 [4/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 103 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.71>
ST_41 : Operation 104 [3/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 104 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.71>
ST_42 : Operation 105 [2/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 105 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 128 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 128 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.48>

State 43 <SV = 42> <Delay = 4.82>
ST_43 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr i24 %tmp, i64 0, i64 %zext_ln28_2" [top.cpp:28]   --->   Operation 106 'getelementptr' 'tmp_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [top.cpp:27]   --->   Operation 107 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 108 [1/1] (0.00ns)   --->   "%speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:26]   --->   Operation 108 'speclooptripcount' 'speclooptripcount_ln26' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [top.cpp:26]   --->   Operation 109 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 110 [1/42] (1.71ns)   --->   "%sdiv_ln28 = sdiv i38 %shl_ln1, i38 %conv_i362_cast" [top.cpp:28]   --->   Operation 110 'sdiv' 'sdiv_ln28' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i38.i32, i38 %sdiv_ln28, i32 37" [top.cpp:28]   --->   Operation 111 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_1)   --->   "%trunc_ln28 = trunc i38 %sdiv_ln28" [top.cpp:28]   --->   Operation 112 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i38.i32, i38 %sdiv_ln28, i32 23" [top.cpp:28]   --->   Operation 113 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_s = partselect i14 @_ssdm_op_PartSelect.i14.i38.i32.i32, i38 %sdiv_ln28, i32 24, i32 37" [top.cpp:28]   --->   Operation 114 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 115 [1/1] (0.98ns)   --->   "%icmp_ln28 = icmp_ne  i14 %tmp_s, i14 16383" [top.cpp:28]   --->   Operation 115 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 116 [1/1] (0.98ns)   --->   "%icmp_ln28_1 = icmp_ne  i14 %tmp_s, i14 0" [top.cpp:28]   --->   Operation 116 'icmp' 'icmp_ln28_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln28)   --->   "%or_ln28 = or i1 %tmp_8, i1 %icmp_ln28_1" [top.cpp:28]   --->   Operation 117 'or' 'or_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln28)   --->   "%xor_ln28 = xor i1 %tmp_1, i1 1" [top.cpp:28]   --->   Operation 118 'xor' 'xor_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 119 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln28 = and i1 %or_ln28, i1 %xor_ln28" [top.cpp:28]   --->   Operation 119 'and' 'and_ln28' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_1)   --->   "%xor_ln28_1 = xor i1 %tmp_8, i1 1" [top.cpp:28]   --->   Operation 120 'xor' 'xor_ln28_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_1)   --->   "%or_ln28_1 = or i1 %icmp_ln28, i1 %xor_ln28_1" [top.cpp:28]   --->   Operation 121 'or' 'or_ln28_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_1)   --->   "%and_ln28_1 = and i1 %or_ln28_1, i1 %tmp_1" [top.cpp:28]   --->   Operation 122 'and' 'and_ln28_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_1)   --->   "%select_ln28 = select i1 %and_ln28, i24 8388607, i24 8388608" [top.cpp:28]   --->   Operation 123 'select' 'select_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_1)   --->   "%or_ln28_2 = or i1 %and_ln28, i1 %and_ln28_1" [top.cpp:28]   --->   Operation 124 'or' 'or_ln28_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 125 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %or_ln28_2, i24 %select_ln28, i24 %trunc_ln28" [top.cpp:28]   --->   Operation 125 'select' 'select_ln28_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 126 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln28 = store i24 %select_ln28_1, i14 %tmp_addr" [top.cpp:28]   --->   Operation 126 'store' 'store_ln28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_43 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.body12" [top.cpp:26]   --->   Operation 127 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.830ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln26', top.cpp:26) of constant 0 on local variable 'j', top.cpp:26 [10]  (0.489 ns)
	'load' operation 7 bit ('j', top.cpp:26) on local variable 'j', top.cpp:26 [13]  (0.000 ns)
	'add' operation 14 bit ('add_ln28', top.cpp:28) [19]  (0.989 ns)
	'getelementptr' operation 14 bit ('A_addr', top.cpp:28) [22]  (0.000 ns)
	'load' operation 24 bit ('A_load', top.cpp:28) on array 'A' [26]  (1.352 ns)

 <State 2>: 3.069ns
The critical path consists of the following:
	'load' operation 24 bit ('A_load', top.cpp:28) on array 'A' [26]  (1.352 ns)
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 3>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 4>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 5>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 6>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 7>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 8>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 9>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 10>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 11>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 12>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 13>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 14>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 15>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 16>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 17>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 18>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 19>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 20>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 21>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 22>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 23>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 24>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 25>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 26>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 27>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 28>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 29>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 30>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 31>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 32>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 33>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 34>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 35>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 36>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 37>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 38>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 39>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 40>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 41>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 42>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)

 <State 43>: 4.823ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln28', top.cpp:28) [28]  (1.716 ns)
	'icmp' operation 1 bit ('icmp_ln28_1', top.cpp:28) [34]  (0.989 ns)
	'or' operation 1 bit ('or_ln28', top.cpp:28) [35]  (0.000 ns)
	'and' operation 1 bit ('and_ln28', top.cpp:28) [37]  (0.331 ns)
	'select' operation 24 bit ('select_ln28', top.cpp:28) [41]  (0.000 ns)
	'select' operation 24 bit ('select_ln28_1', top.cpp:28) [43]  (0.435 ns)
	'store' operation 0 bit ('store_ln28', top.cpp:28) of variable 'select_ln28_1', top.cpp:28 on array 'tmp' [44]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
