git clone --depth 1 --no-tags https://github.com/TVCONG/digital_design_lab2.git f:/verilog_sva_gh_scraper/data/full_repos/631425778
git clone --depth 1 --no-tags https://github.com/ahmedkha2/Register-File.git f:/verilog_sva_gh_scraper/data/full_repos/631144714
git clone --depth 1 --no-tags https://github.com/CesarSant0s/monoCicloMips.git f:/verilog_sva_gh_scraper/data/full_repos/631374167
git clone --depth 1 --no-tags https://github.com/Gcerpa01/CompE470.git f:/verilog_sva_gh_scraper/data/full_repos/631786769
git clone --depth 1 --no-tags https://github.com/Mohammad-AbuJaber/Verilog-Digital-Systems-Project.git f:/verilog_sva_gh_scraper/data/full_repos/628294633
git clone --depth 1 --no-tags https://github.com/IBDELMA/CALC-3.git f:/verilog_sva_gh_scraper/data/full_repos/628476890
git clone --depth 1 --no-tags https://github.com/chitwang/CSE-BUBBLE.git f:/verilog_sva_gh_scraper/data/full_repos/628391550
git clone --depth 1 --no-tags https://github.com/haniomar2000/Trafik-Hani.git f:/verilog_sva_gh_scraper/data/full_repos/628437585
git clone --depth 1 --no-tags https://github.com/Pritam-Sethuraman/Calc2.git f:/verilog_sva_gh_scraper/data/full_repos/628788472
git clone --depth 1 --no-tags https://github.com/syedahsan297engr/Verilog_Modeling_Techniques.git f:/verilog_sva_gh_scraper/data/full_repos/628718576
git clone --depth 1 --no-tags https://github.com/Abd1997-Dev/Design-and-Testbench-of-the-JTAG-TAP-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/629363486
git clone --depth 1 --no-tags https://github.com/FiZufa/CS202-CPU-Project-.git f:/verilog_sva_gh_scraper/data/full_repos/631902265
git clone --depth 1 --no-tags https://github.com/M-H-Elarabawy/caravel.git f:/verilog_sva_gh_scraper/data/full_repos/631912855
git clone --depth 1 --no-tags https://github.com/jakobhindemith/memory.git f:/verilog_sva_gh_scraper/data/full_repos/631920101
git clone --depth 1 --no-tags https://github.com/yashkthr/AxPPA-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/632112000
git clone --depth 1 --no-tags https://github.com/Derek46518/ComputerOrgMidtermProject.git f:/verilog_sva_gh_scraper/data/full_repos/631969067
git clone --depth 1 --no-tags https://github.com/shalan/caravel_ips_tc.git f:/verilog_sva_gh_scraper/data/full_repos/634584478
git clone --depth 1 --no-tags https://github.com/johnwinans/IceStick-Examples-Icarus.git f:/verilog_sva_gh_scraper/data/full_repos/634654777
git clone --depth 1 --no-tags https://github.com/josborja7castillo/caravel_example.git f:/verilog_sva_gh_scraper/data/full_repos/634195638
git clone --depth 1 --no-tags https://github.com/diqingz/pokemaze.git f:/verilog_sva_gh_scraper/data/full_repos/633179220
git clone --depth 1 --no-tags https://github.com/leon-ufba/ransac.git f:/verilog_sva_gh_scraper/data/full_repos/633649190
git clone --depth 1 --no-tags https://github.com/mohamedmorsi22/uart-module.git f:/verilog_sva_gh_scraper/data/full_repos/632709914
git clone --depth 1 --no-tags https://github.com/TonyKorol1/152Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/633135874
git clone --depth 1 --no-tags https://github.com/Sebastian-GA/verilog-basics.git f:/verilog_sva_gh_scraper/data/full_repos/632227795
git clone --depth 1 --no-tags https://github.com/radumto/my_aes128_ip_coprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/633891833
git clone --depth 1 --no-tags https://github.com/rheefine/Embedded_Design.git f:/verilog_sva_gh_scraper/data/full_repos/633890941
git clone --depth 1 --no-tags https://github.com/choidaedae/POSTECH-CSED311-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/631854436
git clone --depth 1 --no-tags https://github.com/Invisiphantom/RISC-V-Single-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/632924311
git clone --depth 1 --no-tags https://github.com/jaewonlee16/tsc_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/630886297
git clone --depth 1 --no-tags https://github.com/Harshit0143/project.v.git f:/verilog_sva_gh_scraper/data/full_repos/631680354
git clone --depth 1 --no-tags https://github.com/abundance-io/verilog_game_hardware.git f:/verilog_sva_gh_scraper/data/full_repos/631375193
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/D-FF-Day-014-.git f:/verilog_sva_gh_scraper/data/full_repos/631643926
git clone --depth 1 --no-tags https://github.com/MohamadDibassy/CSE-490-Project-1-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/628665916
git clone --depth 1 --no-tags https://github.com/tastynoob/riscv-decoder-generator.git f:/verilog_sva_gh_scraper/data/full_repos/629623883
git clone --depth 1 --no-tags https://github.com/Gunasaikiran/ALL_IN_ONE_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/630334988
git clone --depth 1 --no-tags https://github.com/Amalziad1/FSM-traffic-light.git f:/verilog_sva_gh_scraper/data/full_repos/630174186
git clone --depth 1 --no-tags https://github.com/guilp03/Projeto-SD.git f:/verilog_sva_gh_scraper/data/full_repos/630022512
git clone --depth 1 --no-tags https://github.com/KzcDuD/Digital_Design-111-2.git f:/verilog_sva_gh_scraper/data/full_repos/630013772
git clone --depth 1 --no-tags https://github.com/ara-chi/Study_VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/630971114
git clone --depth 1 --no-tags https://github.com/Hikari0893/mat_mul.git f:/verilog_sva_gh_scraper/data/full_repos/629680316
git clone --depth 1 --no-tags https://github.com/Thiagotvr/digital-clock.git f:/verilog_sva_gh_scraper/data/full_repos/629680137
git clone --depth 1 --no-tags https://github.com/cetincangokal/trafic_light.git f:/verilog_sva_gh_scraper/data/full_repos/631946849
git clone --depth 1 --no-tags https://github.com/nguyenvietthi/edabk_degital_design.git f:/verilog_sva_gh_scraper/data/full_repos/631138000
git clone --depth 1 --no-tags https://github.com/Arkhaios40/lib.git f:/verilog_sva_gh_scraper/data/full_repos/631414969
git clone --depth 1 --no-tags https://github.com/taruntejreddych/HSCA-Spring-2023-Project.git f:/verilog_sva_gh_scraper/data/full_repos/629176315
git clone --depth 1 --no-tags https://github.com/taegun-kim/Traffic.git f:/verilog_sva_gh_scraper/data/full_repos/628501013
git clone --depth 1 --no-tags https://github.com/EDL12/Proj2_VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/628394736
git clone --depth 1 --no-tags https://github.com/ichi4096/fpga-pong.git f:/verilog_sva_gh_scraper/data/full_repos/633490396
git clone --depth 1 --no-tags https://github.com/Basant-Elhussein/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/632627764
git clone --depth 1 --no-tags https://github.com/BarboraLysa/digital-electronics-1-Project.git f:/verilog_sva_gh_scraper/data/full_repos/632648528
git clone --depth 1 --no-tags https://github.com/yourealfun/mux.git f:/verilog_sva_gh_scraper/data/full_repos/633004791
git clone --depth 1 --no-tags https://github.com/Suedz01/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/633561626
git clone --depth 1 --no-tags https://github.com/AlexandeGomez/PROYECTO_32X32MAT.git f:/verilog_sva_gh_scraper/data/full_repos/633584809
git clone --depth 1 --no-tags https://github.com/YihuiCalm/VLSI-Design-and-Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/629232179
git clone --depth 1 --no-tags https://github.com/CCRHuluPig/FALL22-ECE-385-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/629228916
git clone --depth 1 --no-tags https://github.com/mannndrew/VGA-Display.git f:/verilog_sva_gh_scraper/data/full_repos/629270439
git clone --depth 1 --no-tags https://github.com/HITer21S101105/baidukunlun.git f:/verilog_sva_gh_scraper/data/full_repos/633259138
git clone --depth 1 --no-tags https://github.com/MihaelaBaksic/network-on-chip.git f:/verilog_sva_gh_scraper/data/full_repos/631524697
git clone --depth 1 --no-tags https://github.com/mehmetakbaba/gomulu-sistemler.git f:/verilog_sva_gh_scraper/data/full_repos/628699374
git clone --depth 1 --no-tags https://github.com/Trehan-Mayank/P2_Easy_Processor_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/628672873
git clone --depth 1 --no-tags https://github.com/S-E-N-S-O-H-A-M/32-bit-MIPS-based-RISC-processor.git f:/verilog_sva_gh_scraper/data/full_repos/630556332
git clone --depth 1 --no-tags https://github.com/DanX069/CSE-BUBBLE.git f:/verilog_sva_gh_scraper/data/full_repos/628840994
git clone --depth 1 --no-tags https://github.com/yagnavivek/HDL_DIJKSTRA.git f:/verilog_sva_gh_scraper/data/full_repos/634182027
git clone --depth 1 --no-tags https://github.com/CODESURGEN/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/634231720
git clone --depth 1 --no-tags https://github.com/j0106223/Avalon-bus.git f:/verilog_sva_gh_scraper/data/full_repos/633837010
git clone --depth 1 --no-tags https://github.com/xVoidDevilx/CPUArch.git f:/verilog_sva_gh_scraper/data/full_repos/633576943
git clone --depth 1 --no-tags https://github.com/ManasaDeviMalla/Router_1x3.git f:/verilog_sva_gh_scraper/data/full_repos/633386286
git clone --depth 1 --no-tags https://github.com/k-nasim/NDI-DCT-encoder.git f:/verilog_sva_gh_scraper/data/full_repos/633233603
git clone --depth 1 --no-tags https://github.com/santosh2407/Semi-Custom-Design-of-a-CLA-with-90nm-Using-Cadence.git f:/verilog_sva_gh_scraper/data/full_repos/633974554
git clone --depth 1 --no-tags https://github.com/seafooddelicious/FPGA_final_subway.git f:/verilog_sva_gh_scraper/data/full_repos/629970274
git clone --depth 1 --no-tags https://github.com/Preethigrace-7/Digital_clk.git f:/verilog_sva_gh_scraper/data/full_repos/629625403
git clone --depth 1 --no-tags https://github.com/Pacific-Feng/FPGA-Prototyping-Using-Synopsys-HAPS.git f:/verilog_sva_gh_scraper/data/full_repos/630364091
git clone --depth 1 --no-tags https://github.com/gimmymansui/EC311-Project.git f:/verilog_sva_gh_scraper/data/full_repos/631102494
git clone --depth 1 --no-tags https://github.com/pjymichael/WhackAMike-Game.git f:/verilog_sva_gh_scraper/data/full_repos/632351561
git clone --depth 1 --no-tags https://github.com/jonelee12138/DifferStateNav.git f:/verilog_sva_gh_scraper/data/full_repos/627703081
git clone --depth 1 --no-tags https://github.com/sou-sugiura/intel_de0_cv_for_openMSP430.git f:/verilog_sva_gh_scraper/data/full_repos/627703545
git clone --depth 1 --no-tags https://github.com/AndreaCheah/50.002-Computer-Structures.git f:/verilog_sva_gh_scraper/data/full_repos/628220581
git clone --depth 1 --no-tags https://github.com/GaneshSai720/DDR_controller.git f:/verilog_sva_gh_scraper/data/full_repos/628395083
git clone --depth 1 --no-tags https://github.com/mustafaenes/Gomulu_Sistemler.git f:/verilog_sva_gh_scraper/data/full_repos/628627012
git clone --depth 1 --no-tags https://github.com/Yorbre25/I_Proyecto_Grupal_Arqui_I.git f:/verilog_sva_gh_scraper/data/full_repos/628575622
git clone --depth 1 --no-tags https://github.com/Build-A-Moat/IC_Contest_2016_CELL_BASED_Graduate.git f:/verilog_sva_gh_scraper/data/full_repos/629369676
git clone --depth 1 --no-tags https://github.com/datnassoc/data_chipignite_2034c.git f:/verilog_sva_gh_scraper/data/full_repos/633340706
git clone --depth 1 --no-tags https://github.com/abheejani/FPGAGeoDash.git f:/verilog_sva_gh_scraper/data/full_repos/633170781
git clone --depth 1 --no-tags https://github.com/CrisDroguett/LongDivisionAlgorithm.git f:/verilog_sva_gh_scraper/data/full_repos/634029931
git clone --depth 1 --no-tags https://github.com/Bun-chan/FPGA_PWM.git f:/verilog_sva_gh_scraper/data/full_repos/630750927
git clone --depth 1 --no-tags https://github.com/ducall/hvbird.git f:/verilog_sva_gh_scraper/data/full_repos/631493238
git clone --depth 1 --no-tags https://github.com/AmaanRehman/ECE385_FinalProj.git f:/verilog_sva_gh_scraper/data/full_repos/631747339
git clone --depth 1 --no-tags https://github.com/dan20kim/MotionCompensation.git f:/verilog_sva_gh_scraper/data/full_repos/631783610
git clone --depth 1 --no-tags https://github.com/psychogenic/tt03_shaman.git f:/verilog_sva_gh_scraper/data/full_repos/632151086
git clone --depth 1 --no-tags https://github.com/Haardik-Ravat/Embedded_ISA.git f:/verilog_sva_gh_scraper/data/full_repos/634015783
git clone --depth 1 --no-tags https://github.com/itsnishit/Accelerating-Convolution-using-Dadda-Debam-Multipliers-in-CNN.git f:/verilog_sva_gh_scraper/data/full_repos/633027812
git clone --depth 1 --no-tags https://github.com/AbdulrahmanEl-Bedewy/AES-Encryption-with-SPI.git f:/verilog_sva_gh_scraper/data/full_repos/628559658
git clone --depth 1 --no-tags https://github.com/ozlavi/NAND2Tetris.git f:/verilog_sva_gh_scraper/data/full_repos/627841589
git clone --depth 1 --no-tags https://github.com/michaellangford99/STARS_caravel_test.git f:/verilog_sva_gh_scraper/data/full_repos/629696405
git clone --depth 1 --no-tags https://github.com/ruchit-422/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/628328556
git clone --depth 1 --no-tags https://github.com/PalDaps/Verilog_Punch.git f:/verilog_sva_gh_scraper/data/full_repos/628290769
git clone --depth 1 --no-tags https://github.com/qianyu1022/axi_stream_insert_header.git f:/verilog_sva_gh_scraper/data/full_repos/628662427
git clone --depth 1 --no-tags https://github.com/MinhVuUS/bai7_thnhung.git f:/verilog_sva_gh_scraper/data/full_repos/627952827
git clone --depth 1 --no-tags https://github.com/burakardaa/caraveltraill.git f:/verilog_sva_gh_scraper/data/full_repos/629216377
git clone --depth 1 --no-tags https://github.com/gbsha/ttfir2.git f:/verilog_sva_gh_scraper/data/full_repos/629173128
