

================================================================
== Vitis HLS Report for 'multiply_line16_Block_split1_proc'
================================================================
* Date:           Fri May 19 07:25:52 2023

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        uz_VSD
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffve1924-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.016 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3| 30.000 ns | 30.000 ns |    3|    3|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      68|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     9|      384|     405|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      90|    -|
|Register         |        -|     -|      197|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     9|      581|     563|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1968|  1968|  1045440|  522720|  128|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|  ~0  |    ~0   |   ~0   |    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_3_max_dsp_1_U453  |fmul_32ns_32ns_32_3_max_dsp_1  |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U454  |fmul_32ns_32ns_32_3_max_dsp_1  |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U455  |fmul_32ns_32ns_32_3_max_dsp_1  |        0|   3|  128|  135|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                               |                               |        0|   9|  384|  405|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |ap_block_state1       |    or    |   0|  0|   2|           1|           1|
    |xor_ln31_1_fu_101_p2  |    xor   |   0|  0|  33|          32|          33|
    |xor_ln31_fu_88_p2     |    xor   |   0|  0|  33|          32|          33|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  68|          65|          67|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  27|          5|    1|          5|
    |ap_done      |   9|          2|    1|          2|
    |val_0_blk_n  |   9|          2|    1|          2|
    |val_1_blk_n  |   9|          2|    1|          2|
    |val_2_blk_n  |   9|          2|    1|          2|
    |val_3_blk_n  |   9|          2|    1|          2|
    |val_4_blk_n  |   9|          2|    1|          2|
    |val_5_blk_n  |   9|          2|    1|          2|
    +-------------+----+-----------+-----+-----------+
    |Total        |  90|         19|    8|         19|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   4|   0|    4|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |val_0_read_reg_146  |  32|   0|   32|          0|
    |val_1_read_reg_151  |  32|   0|   32|          0|
    |val_2_read_reg_156  |  32|   0|   32|          0|
    |val_3_read_reg_161  |  32|   0|   32|          0|
    |val_4_read_reg_166  |  32|   0|   32|          0|
    |val_5_read_reg_171  |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 197|   0|  197|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | multiply_line16_Block_.split1_proc | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | multiply_line16_Block_.split1_proc | return value |
|ap_start       |  in |    1| ap_ctrl_hs | multiply_line16_Block_.split1_proc | return value |
|ap_done        | out |    1| ap_ctrl_hs | multiply_line16_Block_.split1_proc | return value |
|ap_continue    |  in |    1| ap_ctrl_hs | multiply_line16_Block_.split1_proc | return value |
|ap_idle        | out |    1| ap_ctrl_hs | multiply_line16_Block_.split1_proc | return value |
|ap_ready       | out |    1| ap_ctrl_hs | multiply_line16_Block_.split1_proc | return value |
|ap_return_0    | out |   32| ap_ctrl_hs | multiply_line16_Block_.split1_proc | return value |
|ap_return_1    | out |   32| ap_ctrl_hs | multiply_line16_Block_.split1_proc | return value |
|ap_return_2    | out |   32| ap_ctrl_hs | multiply_line16_Block_.split1_proc | return value |
|ap_return_3    | out |   32| ap_ctrl_hs | multiply_line16_Block_.split1_proc | return value |
|ap_return_4    | out |   32| ap_ctrl_hs | multiply_line16_Block_.split1_proc | return value |
|ap_return_5    | out |   32| ap_ctrl_hs | multiply_line16_Block_.split1_proc | return value |
|val_0_dout     |  in |   32|   ap_fifo  |                val_0               |    pointer   |
|val_0_empty_n  |  in |    1|   ap_fifo  |                val_0               |    pointer   |
|val_0_read     | out |    1|   ap_fifo  |                val_0               |    pointer   |
|val_1_dout     |  in |   32|   ap_fifo  |                val_1               |    pointer   |
|val_1_empty_n  |  in |    1|   ap_fifo  |                val_1               |    pointer   |
|val_1_read     | out |    1|   ap_fifo  |                val_1               |    pointer   |
|val_2_dout     |  in |   32|   ap_fifo  |                val_2               |    pointer   |
|val_2_empty_n  |  in |    1|   ap_fifo  |                val_2               |    pointer   |
|val_2_read     | out |    1|   ap_fifo  |                val_2               |    pointer   |
|val_3_dout     |  in |   32|   ap_fifo  |                val_3               |    pointer   |
|val_3_empty_n  |  in |    1|   ap_fifo  |                val_3               |    pointer   |
|val_3_read     | out |    1|   ap_fifo  |                val_3               |    pointer   |
|val_4_dout     |  in |   32|   ap_fifo  |                val_4               |    pointer   |
|val_4_empty_n  |  in |    1|   ap_fifo  |                val_4               |    pointer   |
|val_4_read     | out |    1|   ap_fifo  |                val_4               |    pointer   |
|val_5_dout     |  in |   32|   ap_fifo  |                val_5               |    pointer   |
|val_5_empty_n  |  in |    1|   ap_fifo  |                val_5               |    pointer   |
|val_5_read     | out |    1|   ap_fifo  |                val_5               |    pointer   |
+---------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%val_0_read = read i32 @_ssdm_op_Read.ap_fifo.floatP, i32 %val_0" [uz_VSD/uz_VSD.cpp:45]   --->   Operation 5 'read' 'val_0_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (1.83ns)   --->   "%val_1_read = read i32 @_ssdm_op_Read.ap_fifo.floatP, i32 %val_1" [uz_VSD/uz_VSD.cpp:46]   --->   Operation 6 'read' 'val_1_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%val_2_read = read i32 @_ssdm_op_Read.ap_fifo.floatP, i32 %val_2" [uz_VSD/uz_VSD.cpp:47]   --->   Operation 7 'read' 'val_2_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (1.83ns)   --->   "%val_3_read = read i32 @_ssdm_op_Read.ap_fifo.floatP, i32 %val_3" [uz_VSD/uz_VSD.cpp:48]   --->   Operation 8 'read' 'val_3_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%val_4_read = read i32 @_ssdm_op_Read.ap_fifo.floatP, i32 %val_4" [uz_VSD/uz_VSD.cpp:49]   --->   Operation 9 'read' 'val_4_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%val_5_read = read i32 @_ssdm_op_Read.ap_fifo.floatP, i32 %val_5" [uz_VSD/uz_VSD.cpp:50]   --->   Operation 10 'read' 'val_5_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 11 [3/3] (7.01ns)   --->   "%products = fmul i32 %val_0_read, i32" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 11 'fmul' 'products' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [3/3] (7.01ns)   --->   "%products_2 = fmul i32 %val_2_read, i32" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 12 'fmul' 'products_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [3/3] (7.01ns)   --->   "%products_4 = fmul i32 %val_4_read, i32" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 13 'fmul' 'products_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 14 [2/3] (7.01ns)   --->   "%products = fmul i32 %val_0_read, i32" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 14 'fmul' 'products' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 15 [2/3] (7.01ns)   --->   "%products_2 = fmul i32 %val_2_read, i32" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 15 'fmul' 'products_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 16 [2/3] (7.01ns)   --->   "%products_4 = fmul i32 %val_4_read, i32" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 16 'fmul' 'products_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %val_5, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %val_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %val_3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %val_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %val_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %val_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/3] (7.01ns)   --->   "%products = fmul i32 %val_0_read, i32" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 23 'fmul' 'products' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %val_1_read" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 24 'bitcast' 'bitcast_ln31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.35ns)   --->   "%xor_ln31 = xor i32 %bitcast_ln31, i32" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 25 'xor' 'xor_ln31' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%bitcast_ln31_1 = bitcast i32 %xor_ln31" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 26 'bitcast' 'bitcast_ln31_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/3] (7.01ns)   --->   "%products_2 = fmul i32 %val_2_read, i32" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 27 'fmul' 'products_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast_ln31_2 = bitcast i32 %val_3_read" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 28 'bitcast' 'bitcast_ln31_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.35ns)   --->   "%xor_ln31_1 = xor i32 %bitcast_ln31_2, i32" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 29 'xor' 'xor_ln31_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%bitcast_ln31_3 = bitcast i32 %xor_ln31_1" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 30 'bitcast' 'bitcast_ln31_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/3] (7.01ns)   --->   "%products_4 = fmul i32 %val_4_read, i32" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 31 'fmul' 'products_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%mrv = insertvalue i192, i32 %products" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 32 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i192 %mrv, i32 %bitcast_ln31_1" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 33 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i192 %mrv_1, i32 %products_2" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 34 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i192 %mrv_2, i32 %bitcast_ln31_3" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 35 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i192 %mrv_3, i32 %products_4" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 36 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i192 %mrv_4, i32 %val_5_read" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 37 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln31 = ret i192 %mrv_5" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 38 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ val_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ val_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ val_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ val_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ val_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ val_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
val_0_read        (read         ) [ 00111]
val_1_read        (read         ) [ 00111]
val_2_read        (read         ) [ 00111]
val_3_read        (read         ) [ 00111]
val_4_read        (read         ) [ 00111]
val_5_read        (read         ) [ 00111]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
products          (fmul         ) [ 00000]
bitcast_ln31      (bitcast      ) [ 00000]
xor_ln31          (xor          ) [ 00000]
bitcast_ln31_1    (bitcast      ) [ 00000]
products_2        (fmul         ) [ 00000]
bitcast_ln31_2    (bitcast      ) [ 00000]
xor_ln31_1        (xor          ) [ 00000]
bitcast_ln31_3    (bitcast      ) [ 00000]
products_4        (fmul         ) [ 00000]
mrv               (insertvalue  ) [ 00000]
mrv_1             (insertvalue  ) [ 00000]
mrv_2             (insertvalue  ) [ 00000]
mrv_3             (insertvalue  ) [ 00000]
mrv_4             (insertvalue  ) [ 00000]
mrv_5             (insertvalue  ) [ 00000]
ret_ln31          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="val_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="val_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="val_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="val_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="val_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="val_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.floatP"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="val_0_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_0_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="val_1_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_1_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="val_2_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_2_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="val_3_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_3_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="val_4_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_4_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="val_5_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_5_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="1"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="products/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="1"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="products_2/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="products_4/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="bitcast_ln31_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="3"/>
<pin id="87" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="xor_ln31_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln31/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="bitcast_ln31_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_1/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="bitcast_ln31_2_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="3"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_2/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="xor_ln31_1_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln31_1/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="bitcast_ln31_3_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_3/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="mrv_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="192" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="mrv_1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="192" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="mrv_2_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="192" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="mrv_3_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="192" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="mrv_4_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="192" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="mrv_5_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="192" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="3"/>
<pin id="144" dir="1" index="2" bw="192" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/4 "/>
</bind>
</comp>

<comp id="146" class="1005" name="val_0_read_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_0_read "/>
</bind>
</comp>

<comp id="151" class="1005" name="val_1_read_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="3"/>
<pin id="153" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="val_1_read "/>
</bind>
</comp>

<comp id="156" class="1005" name="val_2_read_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_2_read "/>
</bind>
</comp>

<comp id="161" class="1005" name="val_3_read_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="3"/>
<pin id="163" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="val_3_read "/>
</bind>
</comp>

<comp id="166" class="1005" name="val_4_read_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_4_read "/>
</bind>
</comp>

<comp id="171" class="1005" name="val_5_read_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="3"/>
<pin id="173" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="val_5_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="12" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="85" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="88" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="98" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="110"><net_src comp="101" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="70" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="111" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="94" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="117" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="75" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="123" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="107" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="80" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="34" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="154"><net_src comp="40" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="159"><net_src comp="46" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="164"><net_src comp="52" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="169"><net_src comp="58" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="174"><net_src comp="64" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="141" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: val_0 | {}
	Port: val_1 | {}
	Port: val_2 | {}
	Port: val_3 | {}
	Port: val_4 | {}
	Port: val_5 | {}
 - Input state : 
	Port: multiply_line16_Block_.split1_proc : val_0 | {1 }
	Port: multiply_line16_Block_.split1_proc : val_1 | {1 }
	Port: multiply_line16_Block_.split1_proc : val_2 | {1 }
	Port: multiply_line16_Block_.split1_proc : val_3 | {1 }
	Port: multiply_line16_Block_.split1_proc : val_4 | {1 }
	Port: multiply_line16_Block_.split1_proc : val_5 | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		xor_ln31 : 1
		bitcast_ln31_1 : 1
		xor_ln31_1 : 1
		bitcast_ln31_3 : 1
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		ret_ln31 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_70       |    3    |   128   |   135   |
|   fmul   |       grp_fu_75       |    3    |   128   |   135   |
|          |       grp_fu_80       |    3    |   128   |   135   |
|----------|-----------------------|---------|---------|---------|
|    xor   |     xor_ln31_fu_88    |    0    |    0    |    32   |
|          |   xor_ln31_1_fu_101   |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|          | val_0_read_read_fu_34 |    0    |    0    |    0    |
|          | val_1_read_read_fu_40 |    0    |    0    |    0    |
|   read   | val_2_read_read_fu_46 |    0    |    0    |    0    |
|          | val_3_read_read_fu_52 |    0    |    0    |    0    |
|          | val_4_read_read_fu_58 |    0    |    0    |    0    |
|          | val_5_read_read_fu_64 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       mrv_fu_111      |    0    |    0    |    0    |
|          |      mrv_1_fu_117     |    0    |    0    |    0    |
|insertvalue|      mrv_2_fu_123     |    0    |    0    |    0    |
|          |      mrv_3_fu_129     |    0    |    0    |    0    |
|          |      mrv_4_fu_135     |    0    |    0    |    0    |
|          |      mrv_5_fu_141     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    9    |   384   |   469   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|val_0_read_reg_146|   32   |
|val_1_read_reg_151|   32   |
|val_2_read_reg_156|   32   |
|val_3_read_reg_161|   32   |
|val_4_read_reg_166|   32   |
|val_5_read_reg_171|   32   |
+------------------+--------+
|       Total      |   192  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    9   |   384  |   469  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   192  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   576  |   469  |
+-----------+--------+--------+--------+
