Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date             : Fri May  5 15:08:36 2023
| Host             : nb running 64-bit Ubuntu 22.04.2 LTS
| Command          : report_power -file soc_lite_top_power_routed.rpt -pb soc_lite_top_power_summary_routed.pb -rpx soc_lite_top_power_routed.rpx
| Design           : soc_lite_top
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.232        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.160        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.013 |        7 |       --- |             --- |
| Slice Logic    |     0.012 |    23077 |       --- |             --- |
|   LUT as Logic |     0.012 |    14087 |     20800 |           67.73 |
|   CARRY4       |    <0.001 |      367 |      8150 |            4.50 |
|   Register     |    <0.001 |     6535 |     41600 |           15.71 |
|   F7/F8 Muxes  |    <0.001 |      574 |     32600 |            1.76 |
|   Others       |     0.000 |       66 |       --- |             --- |
| Signals        |     0.022 |    19266 |       --- |             --- |
| Block RAM      |     0.002 |        4 |        50 |            8.00 |
| PLL            |     0.098 |        1 |         5 |           20.00 |
| I/O            |     0.014 |       72 |       210 |           34.29 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.232 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.064 |       0.054 |      0.010 |
| Vccaux    |       1.800 |     0.064 |       0.051 |      0.013 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------+--------------------------------+-----------------+
| Clock             | Domain                         | Constraint (ns) |
+-------------------+--------------------------------+-----------------+
| clk               | clk                            |            10.0 |
| clkfbout_clk_pll  | clk_pll/inst/clkfbout_clk_pll  |            10.0 |
| cpu_clk_clk_pll   | clk_pll/inst/cpu_clk_clk_pll   |            20.0 |
| timer_clk_clk_pll | clk_pll/inst/timer_clk_clk_pll |            10.0 |
| vga_clk_clk_pll   | clk_pll/inst/vga_clk_clk_pll   |            40.0 |
+-------------------+--------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| soc_lite_top           |     0.160 |
|   clk_pll              |     0.098 |
|     inst               |     0.098 |
|   cpu                  |     0.042 |
|     ExStageI           |     0.022 |
|       EXI1             |     0.003 |
|       IDEXI            |     0.018 |
|     IcacheI            |     0.006 |
|       Group0           |     0.003 |
|       Group1           |     0.001 |
|       Group2           |     0.001 |
|       Group3           |     0.001 |
|     LanuchI            |     0.003 |
|       IFIDI            |     0.002 |
|     MemStageI          |     0.001 |
|       EXMEMI           |     0.001 |
|     RFI                |     0.004 |
|       CsrI             |     0.002 |
|       RFI              |     0.002 |
|     WbStageI           |     0.005 |
|       MEMWBI           |     0.005 |
|   inst_ram             |     0.001 |
|     U0                 |     0.001 |
|       inst_blk_mem_gen |     0.001 |
|   u_confreg            |     0.002 |
+------------------------+-----------+


