0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/603/Desktop/FPGA/final/final.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/603/Desktop/FPGA/final/final.srcs/sources_1/new/subway.v,1681902939,verilog,,,,SUBWAY,,,,,,,,
