Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 2/Vivado/part_2/part_2.srcs/sources_1/new/puzzle3_part2.v:64]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 2/Vivado/part_2/part_2.srcs/sources_1/new/puzzle3_part2.v:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCD_conv
Compiling module xil_defaultlib.bcd_to_dec
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.FSM_for_max
Compiling module xil_defaultlib.bcd_to_bin_conv(OUT_BIN_WIDTH=44...
Compiling module xil_defaultlib.puzzle3_part2_default
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
