// Seed: 2344222913
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input id_7,
    output id_8
);
  assign id_8 = id_2;
endmodule
