{
  "Top": "my_ip_hls",
  "RtlTop": "my_ip_hls",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z045",
    "Package": "ffg900",
    "Speed": "-2"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "6",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "my_ip_hls",
    "Version": "1.0",
    "DisplayName": "My_ip_hls",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": [
      "..\/ps2ip_fifo.cpp",
      "..\/my_ip_hls.cpp",
      "..\/ip2ps_fifo.cpp",
      "..\/core.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/core.vhd",
      "impl\/vhdl\/fifo_w1_d64_A.vhd",
      "impl\/vhdl\/fifo_w4_d64_A.vhd",
      "impl\/vhdl\/fifo_w32_d64_A.vhd",
      "impl\/vhdl\/ip2ps_fifo.vhd",
      "impl\/vhdl\/ps2ip_fifo.vhd",
      "impl\/vhdl\/start_for_core_U0.vhd",
      "impl\/vhdl\/start_for_ip2ps_fbkb.vhd",
      "impl\/vhdl\/my_ip_hls.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/core.v",
      "impl\/verilog\/fifo_w1_d64_A.v",
      "impl\/verilog\/fifo_w4_d64_A.v",
      "impl\/verilog\/fifo_w32_d64_A.v",
      "impl\/verilog\/ip2ps_fifo.v",
      "impl\/verilog\/ps2ip_fifo.v",
      "impl\/verilog\/start_for_core_U0.v",
      "impl\/verilog\/start_for_ip2ps_fbkb.v",
      "impl\/verilog\/my_ip_hls.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "slaveIn masterOut",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "masterOut": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "masterOut",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1",
        "TSTRB": "4"
      }
    },
    "slaveIn": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "slaveIn",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1",
        "TSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "slaveIn_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "slaveIn_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "slaveIn_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "slaveIn_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "slaveIn_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "masterOut_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "masterOut_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "masterOut_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "masterOut_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "masterOut_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "slaveIn_V_data_V": {
      "interfaceRef": "slaveIn",
      "dir": "in"
    },
    "slaveIn_V_strb_V": {
      "interfaceRef": "slaveIn",
      "dir": "in"
    },
    "slaveIn_V_last_V": {
      "interfaceRef": "slaveIn",
      "dir": "in"
    },
    "masterOut_V_data_V": {
      "interfaceRef": "masterOut",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "masterOut_V_strb_V": {
      "interfaceRef": "masterOut",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "masterOut_V_last_V": {
      "interfaceRef": "masterOut",
      "dir": "out",
      "firstOutLatency": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "my_ip_hls",
      "Instances": [
        {
          "ModuleName": "ps2ip_fifo",
          "InstanceName": "ps2ip_fifo_U0"
        },
        {
          "ModuleName": "core",
          "InstanceName": "core_U0"
        },
        {
          "ModuleName": "ip2ps_fifo",
          "InstanceName": "ip2ps_fifo_U0"
        }
      ]
    },
    "Metrics": {
      "ps2ip_fifo": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.40"
        },
        "Area": {
          "FF": "43",
          "LUT": "101",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "core": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.40"
        },
        "Area": {
          "FF": "43",
          "LUT": "119",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "ip2ps_fifo": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.40"
        },
        "Area": {
          "FF": "131",
          "LUT": "259",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "my_ip_hls": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.40"
        },
        "Area": {
          "BRAM_18K": "4",
          "FF": "361",
          "LUT": "735",
          "DSP48E": "0"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-04-03 17:22:45 +0300",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
