{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586098192539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586098192546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 05 10:49:52 2020 " "Processing started: Sun Apr 05 10:49:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586098192546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586098192546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adam_dire_lab10 -c adam_dire_lab10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off adam_dire_lab10 -c adam_dire_lab10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586098192546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586098195985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586098195985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adam_dire_jkff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adam_dire_jkff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adam_dire_jkff-behavioral " "Found design unit 1: adam_dire_jkff-behavioral" {  } { { "adam_dire_jkff.vhd" "" { Text "C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_jkff.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586098208707 ""} { "Info" "ISGN_ENTITY_NAME" "1 adam_dire_jkff " "Found entity 1: adam_dire_jkff" {  } { { "adam_dire_jkff.vhd" "" { Text "C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_jkff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586098208707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586098208707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adam_dire_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adam_dire_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adam_dire_counter-behavioral " "Found design unit 1: adam_dire_counter-behavioral" {  } { { "adam_dire_counter.vhd" "" { Text "C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586098208715 ""} { "Info" "ISGN_ENTITY_NAME" "1 adam_dire_counter " "Found entity 1: adam_dire_counter" {  } { { "adam_dire_counter.vhd" "" { Text "C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586098208715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586098208715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adam_dire_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adam_dire_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adam_dire_clock_divider-behavioral " "Found design unit 1: adam_dire_clock_divider-behavioral" {  } { { "adam_dire_clock_divider.vhd" "" { Text "C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_clock_divider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586098208722 ""} { "Info" "ISGN_ENTITY_NAME" "1 adam_dire_clock_divider " "Found entity 1: adam_dire_clock_divider" {  } { { "adam_dire_clock_divider.vhd" "" { Text "C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586098208722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586098208722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adam_dire_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adam_dire_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adam_dire_wrapper-behavioral " "Found design unit 1: adam_dire_wrapper-behavioral" {  } { { "adam_dire_wrapper.vhd" "" { Text "C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_wrapper.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586098208729 ""} { "Info" "ISGN_ENTITY_NAME" "1 adam_dire_wrapper " "Found entity 1: adam_dire_wrapper" {  } { { "adam_dire_wrapper.vhd" "" { Text "C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_wrapper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586098208729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586098208729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamd/onedrive - mcgill university/mcgill - winter2020/ecse222/vhdl assignements/lab6/lab6_submission_260927209_260927810/7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adamd/onedrive - mcgill university/mcgill - winter2020/ecse222/vhdl assignements/lab6/lab6_submission_260927209_260927810/7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adam_dire_7_segment_decoder-decoder " "Found design unit 1: adam_dire_7_segment_decoder-decoder" {  } { { "../../../OneDrive - McGill University/McGill - Winter2020/ECSE222/VHDL assignements/Lab6/lab6_submission_260927209_260927810/7_segment_decoder.vhd" "" { Text "C:/Users/adamd/OneDrive - McGill University/McGill - Winter2020/ECSE222/VHDL assignements/Lab6/lab6_submission_260927209_260927810/7_segment_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586098208738 ""} { "Info" "ISGN_ENTITY_NAME" "1 adam_dire_7_segment_decoder " "Found entity 1: adam_dire_7_segment_decoder" {  } { { "../../../OneDrive - McGill University/McGill - Winter2020/ECSE222/VHDL assignements/Lab6/lab6_submission_260927209_260927810/7_segment_decoder.vhd" "" { Text "C:/Users/adamd/OneDrive - McGill University/McGill - Winter2020/ECSE222/VHDL assignements/Lab6/lab6_submission_260927209_260927810/7_segment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586098208738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586098208738 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_WRITE_TO_OUT_PORT" "reset adam_dire_clock_divider.vhd(25) " "VHDL error at adam_dire_clock_divider.vhd(25): can't write to interface object \"reset\" of mode IN" {  } { { "adam_dire_clock_divider.vhd" "" { Text "C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_clock_divider.vhd" 25 0 0 } }  } 0 10568 "VHDL error at %2!s!: can't write to interface object \"%1!s!\" of mode IN" 0 0 "Analysis & Synthesis" 0 -1 1586098208740 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586098208964 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 05 10:50:08 2020 " "Processing ended: Sun Apr 05 10:50:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586098208964 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586098208964 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586098208964 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586098208964 ""}
