
---------- Begin Simulation Statistics ----------
final_tick                                 1153198000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 182255                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406844                       # Number of bytes of host memory used
host_op_rate                                   322994                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.45                       # Real time elapsed on the host
host_tick_rate                               92632340                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2268910                       # Number of instructions simulated
sim_ops                                       4021010                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001153                       # Number of seconds simulated
sim_ticks                                  1153198000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               465858                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24240                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            495843                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             253679                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          465858                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           212179                       # Number of indirect misses.
system.cpu.branchPred.lookups                  528817                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14689                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12118                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2601837                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2051684                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24348                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     383763                       # Number of branches committed
system.cpu.commit.bw_lim_events                671458                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          892624                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2268910                       # Number of instructions committed
system.cpu.commit.committedOps                4021010                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2476625                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.623585                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.733701                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1165497     47.06%     47.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       195646      7.90%     54.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       192540      7.77%     62.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       251484     10.15%     72.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       671458     27.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2476625                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     100191                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12819                       # Number of function calls committed.
system.cpu.commit.int_insts                   3945002                       # Number of committed integer instructions.
system.cpu.commit.loads                        546268                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        22568      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3138065     78.04%     78.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2424      0.06%     78.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37658      0.94%     79.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3917      0.10%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     79.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6270      0.16%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           15460      0.38%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           16350      0.41%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          15875      0.39%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1316      0.03%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          523814     13.03%     94.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         200236      4.98%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        22454      0.56%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        13355      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4021010                       # Class of committed instruction
system.cpu.commit.refs                         759859                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2268910                       # Number of Instructions Simulated
system.cpu.committedOps                       4021010                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.270652                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.270652                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8059                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33760                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48835                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4525                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1022633                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5130103                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   325603                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1257977                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24417                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89308                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      629460                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2041                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      232899                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           156                       # TLB misses on write requests
system.cpu.fetch.Branches                      528817                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    265041                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2337383                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4670                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3039606                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  134                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           723                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48834                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.183426                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             357275                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             268368                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.054322                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2719938                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.988333                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.929474                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1253881     46.10%     46.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    80872      2.97%     49.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    64810      2.38%     51.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    83850      3.08%     54.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1236525     45.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2719938                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    166670                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    90665                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    238008400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    238008400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    238008000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    238008000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    238008000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    238008000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8787600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8787200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       688000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       688000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       687600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       687600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      6330400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      6459200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      6368000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      6378000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     87626000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     87726000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     87698000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     87784000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1824744400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          163058                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28758                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   414273                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.580405                       # Inst execution rate
system.cpu.iew.exec_refs                       864161                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     232885                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  691943                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                661816                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                963                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               588                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               243116                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4913592                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                631276                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34567                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4556302                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3369                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8705                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24417                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15054                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           621                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            46952                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          230                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115546                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29524                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             84                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20682                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8076                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6295531                       # num instructions consuming a value
system.cpu.iew.wb_count                       4534381                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.569658                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3586300                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.572802                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4541266                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7031846                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3872271                       # number of integer regfile writes
system.cpu.ipc                               0.786997                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.786997                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             29008      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3570124     77.77%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2463      0.05%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41474      0.90%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5592      0.12%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1286      0.03%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7016      0.15%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19462      0.42%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                18322      0.40%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               16562      0.36%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2477      0.05%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               612708     13.35%     94.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              220712      4.81%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           28938      0.63%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14729      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4590873                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  118535                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              238523                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       114885                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             163895                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4443330                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11681611                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4419496                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5642351                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4912434                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4590873                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1158                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          892571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18454                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            398                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1330423                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2719938                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.687859                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.672027                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1173051     43.13%     43.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              186186      6.85%     49.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              331110     12.17%     62.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              375897     13.82%     75.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              653694     24.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2719938                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.592397                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      265168                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           377                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12902                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5906                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               661816                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              243116                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1731386                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          2882996                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  836351                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5386057                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              168                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47482                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   376148                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16979                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4185                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13178171                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5055285                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6790338                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1288311                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  72707                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24417                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                174581                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1404255                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            205151                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7981467                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20130                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                899                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    208731                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            954                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6718801                       # The number of ROB reads
system.cpu.rob.rob_writes                    10071473                       # The number of ROB writes
system.cpu.timesIdled                            1636                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18541                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          438                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38362                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              439                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          711                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            711                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              133                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9457                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23035                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1153198000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12219                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1349                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8108                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1359                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1359                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12219                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       955328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       955328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  955328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13578                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13578    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13578                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11400978                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29471422                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1153198000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17704                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4140                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23948                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                992                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2117                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2117                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17704                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8490                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49691                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58181                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       186496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1260544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1447040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10541                       # Total snoops (count)
system.l2bus.snoopTraffic                       86464                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30360                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014888                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121378                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29909     98.51%     98.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                      450      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30360                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20287197                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18978742                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3500397                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1153198000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1153198000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       261398                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           261398                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       261398                       # number of overall hits
system.cpu.icache.overall_hits::total          261398                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3642                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3642                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3642                       # number of overall misses
system.cpu.icache.overall_misses::total          3642                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    179438000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    179438000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    179438000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    179438000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       265040                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       265040                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       265040                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       265040                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013741                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013741                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013741                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013741                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49269.082921                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49269.082921                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49269.082921                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49269.082921                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          726                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          726                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          726                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          726                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2916                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2916                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2916                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2916                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    144828800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144828800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    144828800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144828800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49666.941015                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49666.941015                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49666.941015                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49666.941015                       # average overall mshr miss latency
system.cpu.icache.replacements                   2660                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       261398                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          261398                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3642                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3642                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    179438000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    179438000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       265040                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       265040                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013741                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013741                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49269.082921                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49269.082921                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          726                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          726                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2916                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2916                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    144828800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144828800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49666.941015                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49666.941015                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1153198000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1153198000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.601256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              245577                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2660                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             92.322180                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.601256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990630                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990630                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            532996                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           532996                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1153198000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1153198000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1153198000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       760173                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           760173                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       760173                       # number of overall hits
system.cpu.dcache.overall_hits::total          760173                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34788                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34788                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34788                       # number of overall misses
system.cpu.dcache.overall_misses::total         34788                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1680227200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1680227200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1680227200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1680227200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       794961                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       794961                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       794961                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       794961                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.043761                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043761                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.043761                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043761                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48299.045648                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48299.045648                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48299.045648                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48299.045648                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29309                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               769                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.113134                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1726                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2791                       # number of writebacks
system.cpu.dcache.writebacks::total              2791                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22168                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22168                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12620                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12620                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12620                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4285                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16905                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    576816800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    576816800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    576816800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    247925011                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    824741811                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015875                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015875                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015875                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021265                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45706.561014                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45706.561014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45706.561014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57858.812369                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48786.856610                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15881                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       548728                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          548728                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32634                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32634                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1573950000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1573950000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       581362                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       581362                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.056134                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056134                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48230.373230                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48230.373230                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22129                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22129                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10505                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10505                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    473670400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    473670400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018070                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018070                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45089.995240                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45089.995240                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       211445                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         211445                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2154                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2154                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    106277200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    106277200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       213599                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       213599                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010084                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010084                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49339.461467                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49339.461467                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    103146400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    103146400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009902                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009902                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48768.983452                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48768.983452                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4285                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4285                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    247925011                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    247925011                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57858.812369                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57858.812369                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1153198000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1153198000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           979.176628                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              634938                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15881                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.980984                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   748.706843                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   230.469785                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.731159                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.225068                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.956227                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          207                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          817                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          533                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.202148                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.797852                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1606827                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1606827                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1153198000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             944                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4996                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          863                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6803                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            944                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4996                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          863                       # number of overall hits
system.l2cache.overall_hits::total               6803                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1970                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7624                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3422                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13016                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1970                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7624                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3422                       # number of overall misses
system.l2cache.overall_misses::total            13016                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133367600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    519424000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238344413                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    891136013                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133367600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    519424000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238344413                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    891136013                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2914                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12620                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4285                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19819                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2914                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12620                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4285                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19819                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.676047                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.604120                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.798600                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656744                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.676047                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.604120                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.798600                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656744                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67699.289340                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68130.115425                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69650.617475                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68464.659880                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67699.289340                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68130.115425                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69650.617475                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68464.659880                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    3                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1349                       # number of writebacks
system.l2cache.writebacks::total                 1349                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             28                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           17                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            28                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1970                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7613                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3405                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12988                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1970                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7613                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3405                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          590                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13578                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117607600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    458210400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210427237                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    786245237                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117607600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    458210400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210427237                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34658624                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    820903861                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.676047                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603249                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.794632                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.655331                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.676047                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603249                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.794632                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.685100                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59699.289340                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60187.889137                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61799.482232                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60536.282492                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59699.289340                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60187.889137                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61799.482232                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58743.430508                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60458.378333                       # average overall mshr miss latency
system.l2cache.replacements                      9547                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2791                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2791                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2791                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2791                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          349                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          349                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          590                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          590                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34658624                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34658624                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58743.430508                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58743.430508                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          755                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              755                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1362                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1362                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     94345200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     94345200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2117                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2117                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.643363                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.643363                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69269.603524                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69269.603524                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1359                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1359                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     83402400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     83402400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.641946                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.641946                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61370.419426                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61370.419426                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          944                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4241                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          863                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6048                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1970                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6262                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3422                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11654                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133367600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425078800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238344413                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    796790813                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2914                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10503                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4285                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17702                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.676047                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.596211                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.798600                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.658344                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67699.289340                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67882.274034                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69650.617475                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68370.586322                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1970                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6254                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3405                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11629                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117607600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374808000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210427237                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    702842837                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.676047                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595449                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.794632                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.656931                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59699.289340                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59930.924209                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61799.482232                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60438.802735                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1153198000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1153198000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3730.280474                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26112                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9547                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.735100                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.864931                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   327.324306                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2332.547695                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   906.767399                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   148.776143                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003629                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.079913                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.569470                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.221379                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036322                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.910713                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1152                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2944                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           41                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1100                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          352                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2452                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               320443                       # Number of tag accesses
system.l2cache.tags.data_accesses              320443                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1153198000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126080                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          487232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       217920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        37760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              868992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126080                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126080                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86336                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86336                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1970                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7613                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3405                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          590                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13578                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1349                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1349                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          109330748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          422505069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    188970151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32743727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              753549694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     109330748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         109330748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        74866588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              74866588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        74866588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         109330748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         422505069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    188970151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32743727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             828416282                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1163220400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               17286253                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406844                       # Number of bytes of host memory used
host_op_rate                                 30640376                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.13                       # Real time elapsed on the host
host_tick_rate                               75138136                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2304592                       # Number of instructions simulated
sim_ops                                       4086581                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000010                       # Number of seconds simulated
sim_ticks                                    10022400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 5369                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               100                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              5866                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4324                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5369                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1045                       # Number of indirect misses.
system.cpu.branchPred.lookups                    5953                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      37                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           79                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     74464                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    39394                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               100                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5495                       # Number of branches committed
system.cpu.commit.bw_lim_events                 12461                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2594                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                35682                       # Number of instructions committed
system.cpu.commit.committedOps                  65571                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        23155                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.831829                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.516361                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         3691     15.94%     15.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1466      6.33%     22.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2350     10.15%     32.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3187     13.76%     46.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        12461     53.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        23155                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        452                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   24                       # Number of function calls committed.
system.cpu.commit.int_insts                     64788                       # Number of committed integer instructions.
system.cpu.commit.loads                          8831                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           85      0.13%      0.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            55536     84.70%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.07%     84.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             21      0.03%     84.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.05%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              28      0.04%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.07%     85.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              56      0.09%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             28      0.04%     85.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            36      0.05%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            8703     13.27%     98.55% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            750      1.14%     99.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          128      0.20%     99.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             65571                       # Class of committed instruction
system.cpu.commit.refs                           9653                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       35682                       # Number of Instructions Simulated
system.cpu.committedOps                         65571                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.702203                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.702203                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           26                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           22                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           56                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  3096                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  68976                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                      795                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     19707                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    100                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   179                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        9057                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            13                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         860                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        5953                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       511                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         22764                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    34                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          37675                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     200                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.237588                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1013                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               4361                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.503632                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              23877                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.926415                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.616448                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     3644     15.26%     15.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3207     13.43%     28.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      651      2.73%     31.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      135      0.57%     31.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    16240     68.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                23877                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       892                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      552                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      3774000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      3774000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      3774000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      3774000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      3774000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      3774000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        34800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        34800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        34400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        34400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       995600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       996800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       994800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       994400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       26823600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1179                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  133                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     5591                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.677762                       # Inst execution rate
system.cpu.iew.exec_refs                         9922                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        860                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2385                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9163                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  888                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               68165                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  9062                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               127                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 67094                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     14                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    100                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    24                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               36                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          332                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores           67                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          108                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             25                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    103479                       # num instructions consuming a value
system.cpu.iew.wb_count                         67024                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567091                       # average fanout of values written-back
system.cpu.iew.wb_producers                     58682                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.674968                       # insts written-back per cycle
system.cpu.iew.wb_sent                          67048                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   106691                       # number of integer regfile reads
system.cpu.int_regfile_writes                   59537                       # number of integer regfile writes
system.cpu.ipc                               1.424090                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.424090                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               162      0.24%      0.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 56610     84.22%     84.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     84.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    58      0.09%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  59      0.09%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.05%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   40      0.06%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   96      0.14%     84.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   95      0.14%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  38      0.06%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 77      0.11%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 8867     13.19%     98.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 790      1.18%     99.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             224      0.33%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             72      0.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  67220                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     737                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1481                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          685                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1322                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  66321                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             156883                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        66339                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             69437                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      68144                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     67220                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2594                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                46                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3840                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         23877                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.815262                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.454943                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                3816     15.98%     15.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 499      2.09%     18.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3491     14.62%     32.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4545     19.04%     51.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               11526     48.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           23877                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.682791                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         511                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                13                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               11                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9163                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 888                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   21103                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            25056                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2516                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 97856                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     57                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                      901                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                208212                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  68695                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              101750                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     19751                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    100                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    100                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   259                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     3896                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1399                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           109316                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            350                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       374                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        78859                       # The number of ROB reads
system.cpu.rob.rob_writes                      137055                       # The number of ROB writes
system.cpu.timesIdled                              12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           67                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            135                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           29                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            60                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     10022400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 31                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               27                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            31                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           91                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           91                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     91                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                31                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      31    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  31                       # Request fanout histogram
system.membus.reqLayer2.occupancy               27202                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy              66198                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     10022400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  67                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            18                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                80                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             68                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           91                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     202                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                31                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 99                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.030303                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.172292                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       96     96.97%     96.97% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      3.03%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   99                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               44400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                69192                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               36000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        10022400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     10022400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          467                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              467                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          467                       # number of overall hits
system.cpu.icache.overall_hits::total             467                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           44                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             44                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           44                       # number of overall misses
system.cpu.icache.overall_misses::total            44                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1486800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1486800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1486800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1486800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          511                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          511                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          511                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          511                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.086106                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.086106                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.086106                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.086106                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33790.909091                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33790.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33790.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33790.909091                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           31                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           31                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1138400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1138400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1138400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1138400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.060665                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.060665                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.060665                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.060665                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 36722.580645                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36722.580645                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 36722.580645                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36722.580645                       # average overall mshr miss latency
system.cpu.icache.replacements                     30                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          467                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             467                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           44                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            44                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1486800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1486800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.086106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.086106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33790.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33790.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           31                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1138400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1138400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.060665                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.060665                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36722.580645                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36722.580645                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     10022400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     10022400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 745                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                30                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.833333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              1052                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             1052                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     10022400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     10022400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     10022400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         9763                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9763                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9763                       # number of overall hits
system.cpu.dcache.overall_hits::total            9763                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           76                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             76                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           76                       # number of overall misses
system.cpu.dcache.overall_misses::total            76                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2939200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2939200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2939200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2939200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         9839                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         9839                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         9839                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         9839                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007724                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007724                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007724                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007724                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38673.684211                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38673.684211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38673.684211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38673.684211                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           64                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           64                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           16                       # number of writebacks
system.cpu.dcache.writebacks::total                16                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           45                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           45                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           31                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           31                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            6                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1227200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1227200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1227200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       172392                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1399592                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003151                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003151                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003151                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003761                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39587.096774                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39587.096774                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39587.096774                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        28732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37826.810811                       # average overall mshr miss latency
system.cpu.dcache.replacements                     37                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         8941                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8941                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           76                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            76                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2939200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2939200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         9017                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         9017                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008429                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008429                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38673.684211                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38673.684211                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1227200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1227200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39587.096774                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39587.096774                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          822                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          822                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            6                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            6                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       172392                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       172392                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        28732                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total        28732                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     10022400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     10022400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                8630                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                37                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            233.243243                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   818.420658                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   205.579342                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.799239                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.200761                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          206                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          818                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          591                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.201172                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             19715                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            19715                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     10022400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              15                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              17                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  36                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             15                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             17                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                 36                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            16                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                32                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           16                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           14                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            2                       # number of overall misses
system.l2cache.overall_misses::total               32                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst       976400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1045600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       133198                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2155198                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst       976400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1045600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       133198                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2155198                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           31                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           31                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              68                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           31                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           31                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            6                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             68                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.516129                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.451613                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.470588                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.516129                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.451613                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.470588                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        61025                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 74685.714286                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        66599                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67349.937500                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        61025                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 74685.714286                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        66599                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67349.937500                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           16                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           16                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       856400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       933600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       117198                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1907198                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       856400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       933600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       117198                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1907198                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.516129                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.451613                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.470588                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.516129                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.451613                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.470588                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        53525                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 66685.714286                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        58599                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59599.937500                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        53525                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 66685.714286                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        58599                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59599.937500                       # average overall mshr miss latency
system.l2cache.replacements                        31                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           16                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           16                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           16                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           16                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           17                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           36                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           16                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           32                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst       976400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1045600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       133198                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2155198                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           68                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.516129                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.451613                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.470588                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        61025                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 74685.714286                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        66599                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67349.937500                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           16                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           32                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       856400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       933600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       117198                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1907198                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.516129                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.451613                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.470588                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        53525                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66685.714286                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        58599                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59599.937500                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     10022400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     10022400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    106                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   31                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.419355                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           38                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1056.424849                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1856.562779                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1011.966116                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   133.046256                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009277                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.257916                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.453262                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.247062                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032482                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1145                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2951                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           30                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1111                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          346                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2522                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.279541                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.720459                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1111                       # Number of tag accesses
system.l2cache.tags.data_accesses                1111                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     10022400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst             960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                1984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total            960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               15                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   31                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           95785441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           89399745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     12771392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              197956577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      95785441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          95785441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        12771392                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              12771392                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        12771392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          95785441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          89399745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     12771392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             210727969                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1191648800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                8839430                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412988                       # Number of bytes of host memory used
host_op_rate                                 15693199                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.26                       # Real time elapsed on the host
host_tick_rate                              107941495                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2327194                       # Number of instructions simulated
sim_ops                                       4132804                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    28428400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 8310                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1038                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7943                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2612                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8310                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5698                       # Number of indirect misses.
system.cpu.branchPred.lookups                    8927                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     386                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          877                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     31080                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    20345                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1061                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4924                       # Number of branches committed
system.cpu.commit.bw_lim_events                  7470                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           20997                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                22602                       # Number of instructions committed
system.cpu.commit.committedOps                  46223                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        43269                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.068271                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.570243                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        27084     62.59%     62.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3559      8.23%     70.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2684      6.20%     77.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2472      5.71%     82.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         7470     17.26%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        43269                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2804                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  227                       # Number of function calls committed.
system.cpu.commit.int_insts                     45024                       # Number of committed integer instructions.
system.cpu.commit.loads                          6507                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          302      0.65%      0.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            34611     74.88%     75.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              17      0.04%     75.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.49%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.31%     76.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.48%     76.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.23%     77.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             210      0.45%     77.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.67%     78.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.56%     78.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            99      0.21%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5657     12.24%     91.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2647      5.73%     96.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      1.84%     98.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      1.22%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             46223                       # Class of committed instruction
system.cpu.commit.refs                           9716                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       22602                       # Number of Instructions Simulated
system.cpu.committedOps                         46223                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.144456                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.144456                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          113                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          157                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          332                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            32                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 17459                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  75084                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11182                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     18254                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1069                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1370                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8562                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            85                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3996                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        8927                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4451                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         35108                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   394                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          40391                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           144                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2138                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.125607                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12981                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2998                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.568319                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              49334                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.670734                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.914694                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    27062     54.85%     54.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1095      2.22%     57.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1146      2.32%     59.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1087      2.20%     61.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    18944     38.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                49334                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      4193                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2556                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2986400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2986000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2986400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2986400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2986400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2986400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        57200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        57200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        46000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        46000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        46000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        46000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       146000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       143200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       141600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       144400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1301200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1306400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1304000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1305600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       24008800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           21737                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1310                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     5844                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.832759                       # Inst execution rate
system.cpu.iew.exec_refs                        12534                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3987                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   11168                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9574                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                201                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                30                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4562                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               67210                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8547                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1541                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 59185                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     34                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1069                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    79                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              387                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3069                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1353                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              8                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1159                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            151                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     68416                       # num instructions consuming a value
system.cpu.iew.wb_count                         58421                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.611991                       # average fanout of values written-back
system.cpu.iew.wb_producers                     41870                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.822009                       # insts written-back per cycle
system.cpu.iew.wb_sent                          58724                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    83985                       # number of integer regfile reads
system.cpu.int_regfile_writes                   46217                       # number of integer regfile writes
system.cpu.ipc                               0.318020                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.318020                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               704      1.16%      1.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 44793     73.77%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   18      0.03%     74.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   268      0.44%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 224      0.37%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.39%     76.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  149      0.25%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  388      0.64%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  438      0.72%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 297      0.49%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                166      0.27%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7673     12.64%     91.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3526      5.81%     96.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1213      2.00%     98.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            630      1.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  60723                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3797                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7656                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3598                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               6118                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  56222                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             163555                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        54823                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             82097                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      66901                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     60723                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 309                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           20997                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               428                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            181                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        27252                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         49334                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.230855                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.614524                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               28417     57.60%     57.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3599      7.30%     64.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3843      7.79%     72.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4462      9.04%     81.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                9013     18.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           49334                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.854399                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4477                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            58                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               190                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              231                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9574                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4562                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   25359                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            71071                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   12705                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 55954                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    368                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12139                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    250                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    26                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                183242                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  72404                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               85354                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     18566                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1222                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1069                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2235                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    29424                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              6078                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           105274                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2620                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                146                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2534                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            159                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       103019                       # The number of ROB reads
system.cpu.rob.rob_writes                      140548                       # The number of ROB writes
system.cpu.timesIdled                             252                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          767                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           50                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1534                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               50                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          374                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           777                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     28428400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                395                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           25                       # Transaction distribution
system.membus.trans_dist::CleanEvict              349                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 8                       # Transaction distribution
system.membus.trans_dist::ReadExResp                8                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           395                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        27392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        27392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   27392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               403                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     403    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 403                       # Request fanout histogram
system.membus.reqLayer2.occupancy              350843                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             869857                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     28428400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 753                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           118                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1062                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 14                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                14                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            753                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1401                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          900                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2301                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        25152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    55040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               413                       # Total snoops (count)
system.l2bus.snoopTraffic                        1600                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1180                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.043220                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.203439                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1129     95.68%     95.68% # Request fanout histogram
system.l2bus.snoop_fanout::1                       51      4.32%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1180                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              360000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               705947                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              560799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        28428400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     28428400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3867                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3867                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3867                       # number of overall hits
system.cpu.icache.overall_hits::total            3867                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          584                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            584                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          584                       # number of overall misses
system.cpu.icache.overall_misses::total           584                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24522000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24522000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24522000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24522000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4451                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4451                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4451                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4451                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.131206                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.131206                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.131206                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.131206                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41989.726027                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41989.726027                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41989.726027                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41989.726027                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          117                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          117                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          117                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          117                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          467                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          467                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          467                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          467                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18703600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18703600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18703600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18703600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.104920                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.104920                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.104920                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.104920                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40050.535332                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40050.535332                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40050.535332                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40050.535332                       # average overall mshr miss latency
system.cpu.icache.replacements                    467                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3867                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3867                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          584                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           584                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24522000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24522000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.131206                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.131206                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41989.726027                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41989.726027                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          117                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          117                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          467                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          467                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18703600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18703600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.104920                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.104920                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40050.535332                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40050.535332                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28428400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     28428400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               22823                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               723                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             31.567082                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9369                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9369                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     28428400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     28428400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     28428400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10875                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10875                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10875                       # number of overall hits
system.cpu.dcache.overall_hits::total           10875                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          486                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            486                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          486                       # number of overall misses
system.cpu.dcache.overall_misses::total           486                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19450400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19450400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19450400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19450400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        11361                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        11361                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        11361                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        11361                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042778                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042778                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042778                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042778                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40021.399177                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40021.399177                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40021.399177                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40021.399177                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          132                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          124                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           44                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          124                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                34                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           93                       # number of writebacks
system.cpu.dcache.writebacks::total                93                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          247                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          247                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          239                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           61                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          300                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9409600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9409600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9409600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3223137                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12632737                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021037                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021037                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021037                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026406                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39370.711297                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39370.711297                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39370.711297                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 52838.311475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42109.123333                       # average overall mshr miss latency
system.cpu.dcache.replacements                    300                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7675                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7675                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          472                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           472                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18817600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18817600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         8147                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8147                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057935                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057935                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39867.796610                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39867.796610                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          247                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          247                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          225                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          225                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8788000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8788000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39057.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39057.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3200                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3200                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       632800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       632800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3214                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3214                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004356                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004356                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        45200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        45200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       621600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       621600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004356                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004356                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        44400                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        44400                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           61                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           61                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3223137                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3223137                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 52838.311475                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 52838.311475                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28428400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     28428400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              154485                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1324                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            116.680514                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   819.997679                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   204.002321                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.800779                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.199221                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          184                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          840                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          549                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.179688                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             23022                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            23022                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     28428400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             230                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             119                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           15                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 364                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            230                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            119                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           15                       # number of overall hits
system.l2cache.overall_hits::total                364                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           237                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           120                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           46                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               403                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          237                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          120                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           46                       # number of overall misses
system.l2cache.overall_misses::total              403                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16205200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8118800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3062357                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     27386357                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16205200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8118800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3062357                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     27386357                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          467                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          239                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           61                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             767                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          467                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          239                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           61                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            767                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.507495                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.502092                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.754098                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.525424                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.507495                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.502092                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.754098                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.525424                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68376.371308                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67656.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66572.978261                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67956.220844                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68376.371308                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67656.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66572.978261                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67956.220844                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             25                       # number of writebacks
system.l2cache.writebacks::total                   25                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          237                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          120                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           46                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          403                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          237                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          120                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           46                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          403                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14309200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7158800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2694357                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     24162357                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14309200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7158800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2694357                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     24162357                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.507495                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.502092                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.754098                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.525424                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.507495                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.502092                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.754098                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.525424                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60376.371308                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59656.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58572.978261                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59956.220844                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60376.371308                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59656.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58572.978261                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59956.220844                       # average overall mshr miss latency
system.l2cache.replacements                       413                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           93                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           93                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           93                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           93                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           11                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            6                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                6                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            8                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              8                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       554400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       554400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           14                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.571429                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.571429                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        69300                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        69300                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            8                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            8                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       490400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       490400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.571429                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        61300                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        61300                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          230                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          113                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          358                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          237                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          112                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           46                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          395                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16205200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7564400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3062357                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     26831957                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          467                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          225                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           61                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          753                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.507495                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.497778                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.754098                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.524568                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68376.371308                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67539.285714                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66572.978261                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67929.005063                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          237                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          112                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           46                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          395                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14309200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6668400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2694357                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     23671957                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.507495                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.497778                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.754098                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.524568                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60376.371308                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59539.285714                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58572.978261                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59929.005063                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28428400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     28428400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14000                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4509                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.104901                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    41.371614                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1128.676890                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1809.628876                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   989.924356                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   126.398264                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010100                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.275556                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.441804                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.241681                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030859                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1066                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3030                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           52                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1003                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2450                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.260254                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.739746                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12677                       # Number of tag accesses
system.l2cache.tags.data_accesses               12677                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     28428400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2944                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               25792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15168                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15168                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1600                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1600                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              237                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              120                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           46                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  403                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            25                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  25                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          533550956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          270152383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    103558413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              907261752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     533550956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         533550956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        56281746                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              56281746                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        56281746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         533550956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         270152383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    103558413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             963543499                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
