INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/XILINX/vivado projects/Array_Multiplier_ap/Array_Multiplier_ap.srcs/sources_1/new/arr_mul_ap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arr_mul_ap
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XILINX/vivado projects/Array_Multiplier_ap/Array_Multiplier_ap.srcs/sim_1/new/arr_mul_ap_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arr_mul_ap_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XILINX/vivado projects/Array_Multiplier_ap/Array_Multiplier_ap.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
