// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "06/05/2019 03:30:18"

// 
// Device: Altera 5M2210ZF324I5 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Lab4_140L (
	rst,
	clk,
	bu_rx_data_rdy,
	bu_rx_data,
	L4_tx_data_rdy,
	L4_tx_data,
	L4_PrintBuf,
	L4_led);
input 	rst;
input 	clk;
input 	bu_rx_data_rdy;
input 	[7:0] bu_rx_data;
output 	L4_tx_data_rdy;
output 	[7:0] L4_tx_data;
output 	L4_PrintBuf;
output 	[4:0] L4_led;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab4_v.sdo");
// synopsys translate_on

wire \clk~combout ;
wire \scdp|pinst1|pValid~0_combout ;
wire \scdp|pinst1|pValid~1_combout ;
wire \bu_rx_data_rdy~combout ;
wire \scctrl|always1~0_combout ;
wire \rst~combout ;
wire \scdp|pinst1|pValid~2_combout ;
wire \dk|de_littlep~1_combout ;
wire \dk|de_littlep~0_combout ;
wire \dk|de_bigP~combout ;
wire \scctrl|cState.PTK~regout ;
wire \dk|de_littlep~combout ;
wire \scctrl|cState.PTLFSR~regout ;
wire \dk|WideAnd13~0_combout ;
wire \dk|WideAnd13~1_combout ;
wire \dk|de_cr~combout ;
wire \dk|de_bigL~combout ;
wire \scctrl|cState.LDK~regout ;
wire \dk|de_hex~0_combout ;
wire \dk|de_hex~1_combout ;
wire \dk|de_hex~2_combout ;
wire \scctrl|nKey~9_combout ;
wire \scctrl|WideOr14~1_combout ;
wire \scctrl|cKey.KOF~regout ;
wire \scctrl|Selector31~0_combout ;
wire \scctrl|cKey~14_combout ;
wire \scctrl|cKey.K3h~regout ;
wire \scctrl|cKey~16_combout ;
wire \scctrl|cKey~17_combout ;
wire \scctrl|cKey.K3l~regout ;
wire \scctrl|cKey.K2h~regout ;
wire \scctrl|cKey.K2l~regout ;
wire \scctrl|cKey.K1h~regout ;
wire \scctrl|cKey.K1l~regout ;
wire \scctrl|cKey.K0h~regout ;
wire \scctrl|cKey.K0l~regout ;
wire \scctrl|WideOr14~0_combout ;
wire \scctrl|cState~26_combout ;
wire \scctrl|cState.PTB~regout ;
wire \scctrl|cState.LDBYTE~regout ;
wire \scctrl|cState.LDEBIT~regout ;
wire \scctrl|cState.LDMSBIT~regout ;
wire \scctrl|cState.LDLSBIT~regout ;
wire \scctrl|nState~11_combout ;
wire \dk|de_bigE~1_combout ;
wire \dk|de_bigE~0_combout ;
wire \scctrl|Selector28~1_combout ;
wire \scctrl|cState.ENC~regout ;
wire \scctrl|Selector30~0_combout ;
wire \scctrl|Selector30~3_combout ;
wire \dk|de_bigD~combout ;
wire \dk|de_bigE~combout ;
wire \scctrl|Selector15~0_combout ;
wire \scctrl|cState~24_combout ;
wire \scctrl|cState.START~regout ;
wire \scctrl|Selector21~0_combout ;
wire \scctrl|cState.DEC~regout ;
wire \scctrl|Selector22~0_combout ;
wire \scctrl|cState.NB1~regout ;
wire \scctrl|cState.NB2~regout ;
wire \scctrl|Selector31~1_combout ;
wire \scdp|u2|q[2]~0_combout ;
wire \dk|de_bigP~0_combout ;
wire \scctrl|Selector30~1_combout ;
wire \scctrl|Selector38~0_combout ;
wire \scdp|u0|q~3_combout ;
wire \scdp|u1|q[3]~2_combout ;
wire \scdp|u1|q~3 ;
wire \scdp|k1l|q~0 ;
wire \scctrl|Selector13~0_combout ;
wire \scdp|lfsrInst|lfsr|q[16]~0_combout ;
wire \scdp|lfsrInst|lfsr|q[16]~1_combout ;
wire \scdp|u0|q[0]~2_combout ;
wire \scdp|u0|q~4 ;
wire \scdp|k1l|q~2 ;
wire \scdp|k0l|q[1]~0_combout ;
wire \scdp|comb~16 ;
wire \scdp|k0h|q[1]~0_combout ;
wire \scdp|comb~31_combout ;
wire \scdp|a2b|WideOr0~0_combout ;
wire \scdp|u0|q~0_combout ;
wire \scdp|u0|q~1 ;
wire \scdp|k0l|q~1 ;
wire \scdp|u1|q~0_combout ;
wire \scdp|u1|q~1_combout ;
wire \scdp|k1l|q~3 ;
wire \scdp|k2l|q[1]~0_combout ;
wire \scctrl|Selector35~0_combout ;
wire \scdp|comb~7_combout ;
wire \scdp|comb~40 ;
wire \scdp|comb~5_combout ;
wire \scdp|comb~6_combout ;
wire \scdp|comb~41_combout ;
wire \scctrl|Selector37~0_combout ;
wire \scdp|k1l|q[2]~1_combout ;
wire \scdp|comb~42 ;
wire \scdp|comb~4 ;
wire \scdp|comb~8_combout ;
wire \scdp|comb~17 ;
wire \scdp|comb~2_combout ;
wire \scdp|comb~19 ;
wire \scdp|comb~20_combout ;
wire \scdp|k1h|q[3]~0_combout ;
wire \scdp|comb~18_combout ;
wire \scdp|comb~9 ;
wire \scdp|comb~43_combout ;
wire \scdp|k3h|q[0]~0_combout ;
wire \scctrl|Selector32~0_combout ;
wire \scctrl|Selector34~0_combout ;
wire \scdp|comb~1_combout ;
wire \scdp|comb~21 ;
wire \scdp|comb~22_combout ;
wire \scdp|k2h|q[1]~0_combout ;
wire \scdp|comb~10 ;
wire \scdp|comb~0_combout ;
wire \scdp|comb~44 ;
wire \scdp|comb~45_combout ;
wire \scdp|comb~46 ;
wire \scdp|comb~47_combout ;
wire \scdp|k3l|q[2]~0_combout ;
wire \scdp|comb~11 ;
wire \scdp|comb~12_combout ;
wire \scdp|comb~23 ;
wire \scdp|comb~24_combout ;
wire \scdp|comb~13 ;
wire \scdp|comb~14 ;
wire \scdp|lfsrInst|after[0]~1_combout ;
wire \scdp|comb~39_combout ;
wire \scdp|lfsrInst|lfsr|q[0]~2 ;
wire \scdp|comb~3 ;
wire \scdp|lfsrInst|psrByte[4]~2_combout ;
wire \scdp|lfsrInst|after[0]~0_combout ;
wire \scdp|lfsrInst|psrByte[5]~4_combout ;
wire \scdp|b2a0|lowerTen~0_combout ;
wire \scdp|msBitsi|q[0]~0_combout ;
wire \scdp|L4_tx_data~6_combout ;
wire \scctrl|Selector28~0_combout ;
wire \scctrl|Selector28~2_combout ;
wire \scdp|comb~26 ;
wire \scdp|comb~27 ;
wire \scdp|comb~30 ;
wire \scdp|comb~32 ;
wire \scdp|comb~29 ;
wire \scdp|comb~33_combout ;
wire \scdp|comb~34 ;
wire \scdp|comb~35_combout ;
wire \scdp|comb~28 ;
wire \scdp|comb~36_combout ;
wire \scctrl|Selector33~0_combout ;
wire \scdp|comb~37_combout ;
wire \scdp|comb~38 ;
wire \scdp|comb~25 ;
wire \scdp|comb~15 ;
wire \scdp|b2A|lowerTen~combout ;
wire \scdp|L4_tx_data[0]~29_combout ;
wire \scdp|lfsrInst|psrByte[2]~1_combout ;
wire \scdp|lfsrInst|psrByte[3]~3_combout ;
wire \scdp|pinst0|pValid~5_combout ;
wire \scdp|pinst0|pValid~2_combout ;
wire \scdp|lfsrInst|psrByte[1]~5_combout ;
wire \scdp|lfsrInst|psrByte[0]~0_combout ;
wire \scdp|pinst0|pValid~3 ;
wire \scdp|pinst0|pValid~4_combout ;
wire \scdp|L4_tx_data[0]~28_combout ;
wire \scdp|b2a1|lowerTen~0_combout ;
wire \scdp|L4_tx_data[0]~7_combout ;
wire \scctrl|Selector28~3_combout ;
wire \scdp|comb~48 ;
wire \scdp|L4_tx_data[0]~8_combout ;
wire \scdp|L4_tx_data[0]~9_combout ;
wire \scdp|b2a0|asciiHex~0_combout ;
wire \scdp|b2a0|lowerTen~combout ;
wire \scdp|b2a1|asciiHex~0_combout ;
wire \scdp|b2a1|lowerTen~combout ;
wire \scdp|L4_tx_data[1]~10_combout ;
wire \scdp|L4_tx_data[0]~30_combout ;
wire \scdp|L4_tx_data[1]~11_combout ;
wire \scdp|L4_tx_data[1]~12_combout ;
wire \scdp|b2a0|asciiHex[2]~1_combout ;
wire \scdp|b2a1|asciiHex[2]~1_combout ;
wire \scdp|L4_tx_data[2]~13_combout ;
wire \scdp|L4_tx_data[2]~14_combout ;
wire \scdp|L4_tx_data[3]~15_combout ;
wire \scdp|L4_tx_data[2]~16_combout ;
wire \scdp|L4_tx_data[2]~17_combout ;
wire \scdp|L4_tx_data[3]~18_combout ;
wire \scdp|L4_tx_data[3]~19_combout ;
wire \scdp|L4_tx_data[3]~20_combout ;
wire \scdp|L4_tx_data[3]~21_combout ;
wire \scdp|L4_tx_data[4]~23_combout ;
wire \scdp|L4_tx_data[4]~22_combout ;
wire \scdp|L4_tx_data[4]~24_combout ;
wire \scdp|L4_tx_data[3]~25_combout ;
wire \scdp|L4_tx_data[5]~26_combout ;
wire \scdp|L4_tx_data[6]~27_combout ;
wire \scctrl|Selector30~2_combout ;
wire [3:0] \scdp|k0h|q ;
wire [7:0] \scdp|msBitsi|q ;
wire [7:0] \scdp|lsBitsi|q ;
wire [0:0] \scdp|rddataDV|q ;
wire [3:0] \scdp|k3l|q ;
wire [7:0] \bu_rx_data~combout ;
wire [30:0] \scdp|lfsrInst|lfsr|q ;
wire [3:0] \scdp|u1|q ;
wire [3:0] \scdp|k0l|q ;
wire [7:0] \scdp|e2dData ;
wire [3:0] \scdp|u0|q ;
wire [3:0] \scdp|k1l|q ;
wire [3:0] \scdp|k1h|q ;
wire [3:0] \scdp|k2l|q ;
wire [3:0] \scdp|k2h|q ;
wire [7:0] \scdp|L4_tx_data ;
wire [3:0] \scdp|k3h|q ;
wire [7:0] \scdp|u2|q ;
wire [7:0] \scdp|d2eData ;
wire [3:0] \scdp|rxdataD|q ;
wire [7:0] \scctrl|ldk|q ;


// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \bu_rx_data[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\bu_rx_data~combout [5]),
	.padio(bu_rx_data[5]));
// synopsys translate_off
defparam \bu_rx_data[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \bu_rx_data[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\bu_rx_data~combout [4]),
	.padio(bu_rx_data[4]));
// synopsys translate_off
defparam \bu_rx_data[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \bu_rx_data[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\bu_rx_data~combout [6]),
	.padio(bu_rx_data[6]));
// synopsys translate_off
defparam \bu_rx_data[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \bu_rx_data[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\bu_rx_data~combout [0]),
	.padio(bu_rx_data[0]));
// synopsys translate_off
defparam \bu_rx_data[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \bu_rx_data[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\bu_rx_data~combout [1]),
	.padio(bu_rx_data[1]));
// synopsys translate_off
defparam \bu_rx_data[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \bu_rx_data[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\bu_rx_data~combout [3]),
	.padio(bu_rx_data[3]));
// synopsys translate_off
defparam \bu_rx_data[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \bu_rx_data[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\bu_rx_data~combout [2]),
	.padio(bu_rx_data[2]));
// synopsys translate_off
defparam \bu_rx_data[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y12_N4
maxv_lcell \scdp|pinst1|pValid~0 (
// Equation(s):
// \scdp|pinst1|pValid~0_combout  = (((!\bu_rx_data~combout [2]) # (!\bu_rx_data~combout [3])) # (!\bu_rx_data~combout [1])) # (!\bu_rx_data~combout [0])

	.clk(gnd),
	.dataa(\bu_rx_data~combout [0]),
	.datab(\bu_rx_data~combout [1]),
	.datac(\bu_rx_data~combout [3]),
	.datad(\bu_rx_data~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|pinst1|pValid~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|pinst1|pValid~0 .lut_mask = "7fff";
defparam \scdp|pinst1|pValid~0 .operation_mode = "normal";
defparam \scdp|pinst1|pValid~0 .output_mode = "comb_only";
defparam \scdp|pinst1|pValid~0 .register_cascade_mode = "off";
defparam \scdp|pinst1|pValid~0 .sum_lutc_input = "datac";
defparam \scdp|pinst1|pValid~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N5
maxv_lcell \scdp|pinst1|pValid~1 (
// Equation(s):
// \scdp|pinst1|pValid~1_combout  = (\bu_rx_data~combout [5] & (((\scdp|pinst1|pValid~0_combout ) # (!\bu_rx_data~combout [6])) # (!\bu_rx_data~combout [4]))) # (!\bu_rx_data~combout [5] & (((\bu_rx_data~combout [6]))))

	.clk(gnd),
	.dataa(\bu_rx_data~combout [5]),
	.datab(\bu_rx_data~combout [4]),
	.datac(\bu_rx_data~combout [6]),
	.datad(\scdp|pinst1|pValid~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|pinst1|pValid~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|pinst1|pValid~1 .lut_mask = "fa7a";
defparam \scdp|pinst1|pValid~1 .operation_mode = "normal";
defparam \scdp|pinst1|pValid~1 .output_mode = "comb_only";
defparam \scdp|pinst1|pValid~1 .register_cascade_mode = "off";
defparam \scdp|pinst1|pValid~1 .sum_lutc_input = "datac";
defparam \scdp|pinst1|pValid~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \bu_rx_data[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\bu_rx_data~combout [7]),
	.padio(bu_rx_data[7]));
// synopsys translate_off
defparam \bu_rx_data[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \bu_rx_data_rdy~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\bu_rx_data_rdy~combout ),
	.padio(bu_rx_data_rdy));
// synopsys translate_off
defparam \bu_rx_data_rdy~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y11_N5
maxv_lcell \scctrl|always1~0 (
// Equation(s):
// \scctrl|always1~0_combout  = (\scdp|pinst1|pValid~1_combout  & (!\bu_rx_data~combout [7] & ((\bu_rx_data_rdy~combout ))))

	.clk(gnd),
	.dataa(\scdp|pinst1|pValid~1_combout ),
	.datab(\bu_rx_data~combout [7]),
	.datac(vcc),
	.datad(\bu_rx_data_rdy~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|always1~0 .lut_mask = "2200";
defparam \scctrl|always1~0 .operation_mode = "normal";
defparam \scctrl|always1~0 .output_mode = "comb_only";
defparam \scctrl|always1~0 .register_cascade_mode = "off";
defparam \scctrl|always1~0 .sum_lutc_input = "datac";
defparam \scctrl|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_F5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \rst~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst~combout ),
	.padio(rst));
// synopsys translate_off
defparam \rst~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y11_N4
maxv_lcell \scdp|pinst1|pValid~2 (
// Equation(s):
// \scdp|pinst1|pValid~2_combout  = (\scdp|pinst1|pValid~1_combout  & (((!\bu_rx_data~combout [7]))))

	.clk(gnd),
	.dataa(\scdp|pinst1|pValid~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\bu_rx_data~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|pinst1|pValid~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|pinst1|pValid~2 .lut_mask = "00aa";
defparam \scdp|pinst1|pValid~2 .operation_mode = "normal";
defparam \scdp|pinst1|pValid~2 .output_mode = "comb_only";
defparam \scdp|pinst1|pValid~2 .register_cascade_mode = "off";
defparam \scdp|pinst1|pValid~2 .sum_lutc_input = "datac";
defparam \scdp|pinst1|pValid~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N6
maxv_lcell \dk|de_littlep~1 (
// Equation(s):
// \dk|de_littlep~1_combout  = ((\bu_rx_data~combout [4] & (!\bu_rx_data~combout [3] & !\bu_rx_data~combout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\bu_rx_data~combout [4]),
	.datac(\bu_rx_data~combout [3]),
	.datad(\bu_rx_data~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dk|de_littlep~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dk|de_littlep~1 .lut_mask = "000c";
defparam \dk|de_littlep~1 .operation_mode = "normal";
defparam \dk|de_littlep~1 .output_mode = "comb_only";
defparam \dk|de_littlep~1 .register_cascade_mode = "off";
defparam \dk|de_littlep~1 .sum_lutc_input = "datac";
defparam \dk|de_littlep~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N9
maxv_lcell \dk|de_littlep~0 (
// Equation(s):
// \dk|de_littlep~0_combout  = (!\bu_rx_data~combout [0] & (!\bu_rx_data~combout [7] & (\bu_rx_data~combout [6] & \bu_rx_data_rdy~combout )))

	.clk(gnd),
	.dataa(\bu_rx_data~combout [0]),
	.datab(\bu_rx_data~combout [7]),
	.datac(\bu_rx_data~combout [6]),
	.datad(\bu_rx_data_rdy~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dk|de_littlep~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dk|de_littlep~0 .lut_mask = "1000";
defparam \dk|de_littlep~0 .operation_mode = "normal";
defparam \dk|de_littlep~0 .output_mode = "comb_only";
defparam \dk|de_littlep~0 .register_cascade_mode = "off";
defparam \dk|de_littlep~0 .sum_lutc_input = "datac";
defparam \dk|de_littlep~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N8
maxv_lcell \dk|de_bigP (
// Equation(s):
// \dk|de_bigP~combout  = (\dk|de_littlep~1_combout  & (!\bu_rx_data~combout [1] & (!\bu_rx_data~combout [5] & \dk|de_littlep~0_combout )))

	.clk(gnd),
	.dataa(\dk|de_littlep~1_combout ),
	.datab(\bu_rx_data~combout [1]),
	.datac(\bu_rx_data~combout [5]),
	.datad(\dk|de_littlep~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dk|de_bigP~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dk|de_bigP .lut_mask = "0200";
defparam \dk|de_bigP .operation_mode = "normal";
defparam \dk|de_bigP .output_mode = "comb_only";
defparam \dk|de_bigP .register_cascade_mode = "off";
defparam \dk|de_bigP .sum_lutc_input = "datac";
defparam \dk|de_bigP .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N0
maxv_lcell \scctrl|cState.PTK (
// Equation(s):
// \scctrl|cState.PTK~regout  = DFFEAS((\scctrl|cState.START~regout  & (((!\scctrl|cKey.K0l~regout  & \scctrl|cState.PTK~regout )))) # (!\scctrl|cState.START~regout  & ((\dk|de_bigP~combout ) # ((!\scctrl|cKey.K0l~regout  & \scctrl|cState.PTK~regout )))), 
// GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scctrl|cState.START~regout ),
	.datab(\dk|de_bigP~combout ),
	.datac(\scctrl|cKey.K0l~regout ),
	.datad(\scctrl|cState.PTK~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|cState.PTK~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cState.PTK .lut_mask = "4f44";
defparam \scctrl|cState.PTK .operation_mode = "normal";
defparam \scctrl|cState.PTK .output_mode = "reg_only";
defparam \scctrl|cState.PTK .register_cascade_mode = "off";
defparam \scctrl|cState.PTK .sum_lutc_input = "datac";
defparam \scctrl|cState.PTK .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y12_N0
maxv_lcell \dk|de_littlep (
// Equation(s):
// \dk|de_littlep~combout  = (\dk|de_littlep~1_combout  & (!\bu_rx_data~combout [1] & (\bu_rx_data~combout [5] & \dk|de_littlep~0_combout )))

	.clk(gnd),
	.dataa(\dk|de_littlep~1_combout ),
	.datab(\bu_rx_data~combout [1]),
	.datac(\bu_rx_data~combout [5]),
	.datad(\dk|de_littlep~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dk|de_littlep~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dk|de_littlep .lut_mask = "2000";
defparam \dk|de_littlep .operation_mode = "normal";
defparam \dk|de_littlep .output_mode = "comb_only";
defparam \dk|de_littlep .register_cascade_mode = "off";
defparam \dk|de_littlep .sum_lutc_input = "datac";
defparam \dk|de_littlep .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N3
maxv_lcell \scctrl|cState.PTLFSR (
// Equation(s):
// \scctrl|cState.PTLFSR~regout  = DFFEAS((\scctrl|cState.START~regout  & (((\scctrl|cState.PTLFSR~regout  & !\scctrl|cKey.K0l~regout )))) # (!\scctrl|cState.START~regout  & ((\dk|de_littlep~combout ) # ((\scctrl|cState.PTLFSR~regout  & 
// !\scctrl|cKey.K0l~regout )))), GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scctrl|cState.START~regout ),
	.datab(\dk|de_littlep~combout ),
	.datac(\scctrl|cState.PTLFSR~regout ),
	.datad(\scctrl|cKey.K0l~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|cState.PTLFSR~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cState.PTLFSR .lut_mask = "44f4";
defparam \scctrl|cState.PTLFSR .operation_mode = "normal";
defparam \scctrl|cState.PTLFSR .output_mode = "reg_only";
defparam \scctrl|cState.PTLFSR .register_cascade_mode = "off";
defparam \scctrl|cState.PTLFSR .sum_lutc_input = "datac";
defparam \scctrl|cState.PTLFSR .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y12_N1
maxv_lcell \dk|WideAnd13~0 (
// Equation(s):
// \dk|WideAnd13~0_combout  = (\bu_rx_data~combout [3] & (!\bu_rx_data~combout [4] & (\bu_rx_data~combout [2] & !\bu_rx_data~combout [5])))

	.clk(gnd),
	.dataa(\bu_rx_data~combout [3]),
	.datab(\bu_rx_data~combout [4]),
	.datac(\bu_rx_data~combout [2]),
	.datad(\bu_rx_data~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dk|WideAnd13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dk|WideAnd13~0 .lut_mask = "0020";
defparam \dk|WideAnd13~0 .operation_mode = "normal";
defparam \dk|WideAnd13~0 .output_mode = "comb_only";
defparam \dk|WideAnd13~0 .register_cascade_mode = "off";
defparam \dk|WideAnd13~0 .sum_lutc_input = "datac";
defparam \dk|WideAnd13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y12_N6
maxv_lcell \dk|WideAnd13~1 (
// Equation(s):
// \dk|WideAnd13~1_combout  = (!\bu_rx_data~combout [1] & (\bu_rx_data~combout [0] & (!\bu_rx_data~combout [7] & !\bu_rx_data~combout [6])))

	.clk(gnd),
	.dataa(\bu_rx_data~combout [1]),
	.datab(\bu_rx_data~combout [0]),
	.datac(\bu_rx_data~combout [7]),
	.datad(\bu_rx_data~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dk|WideAnd13~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dk|WideAnd13~1 .lut_mask = "0004";
defparam \dk|WideAnd13~1 .operation_mode = "normal";
defparam \dk|WideAnd13~1 .output_mode = "comb_only";
defparam \dk|WideAnd13~1 .register_cascade_mode = "off";
defparam \dk|WideAnd13~1 .sum_lutc_input = "datac";
defparam \dk|WideAnd13~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y12_N0
maxv_lcell \dk|de_cr (
// Equation(s):
// \dk|de_cr~combout  = (\dk|WideAnd13~0_combout  & (((\dk|WideAnd13~1_combout  & \bu_rx_data_rdy~combout ))))

	.clk(gnd),
	.dataa(\dk|WideAnd13~0_combout ),
	.datab(vcc),
	.datac(\dk|WideAnd13~1_combout ),
	.datad(\bu_rx_data_rdy~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dk|de_cr~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dk|de_cr .lut_mask = "a000";
defparam \dk|de_cr .operation_mode = "normal";
defparam \dk|de_cr .output_mode = "comb_only";
defparam \dk|de_cr .register_cascade_mode = "off";
defparam \dk|de_cr .sum_lutc_input = "datac";
defparam \dk|de_cr .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y12_N8
maxv_lcell \dk|de_bigL (
// Equation(s):
// \dk|de_bigL~combout  = (\dk|WideAnd13~0_combout  & (((\dk|de_littlep~0_combout  & !\bu_rx_data~combout [1]))))

	.clk(gnd),
	.dataa(\dk|WideAnd13~0_combout ),
	.datab(vcc),
	.datac(\dk|de_littlep~0_combout ),
	.datad(\bu_rx_data~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dk|de_bigL~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dk|de_bigL .lut_mask = "00a0";
defparam \dk|de_bigL .operation_mode = "normal";
defparam \dk|de_bigL .output_mode = "comb_only";
defparam \dk|de_bigL .register_cascade_mode = "off";
defparam \dk|de_bigL .sum_lutc_input = "datac";
defparam \dk|de_bigL .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N5
maxv_lcell \scctrl|cState.LDK (
// Equation(s):
// \scctrl|cState.LDK~regout  = DFFEAS((\scctrl|cState.LDK~regout  & (((!\scctrl|cState.START~regout  & \dk|de_bigL~combout )) # (!\dk|de_cr~combout ))) # (!\scctrl|cState.LDK~regout  & (!\scctrl|cState.START~regout  & ((\dk|de_bigL~combout )))), 
// GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scctrl|cState.LDK~regout ),
	.datab(\scctrl|cState.START~regout ),
	.datac(\dk|de_cr~combout ),
	.datad(\dk|de_bigL~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|cState.LDK~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cState.LDK .lut_mask = "3b0a";
defparam \scctrl|cState.LDK .operation_mode = "normal";
defparam \scctrl|cState.LDK .output_mode = "reg_only";
defparam \scctrl|cState.LDK .register_cascade_mode = "off";
defparam \scctrl|cState.LDK .sum_lutc_input = "datac";
defparam \scctrl|cState.LDK .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y12_N3
maxv_lcell \dk|de_hex~0 (
// Equation(s):
// \dk|de_hex~0_combout  = ((\bu_rx_data~combout [1] & ((!\bu_rx_data~combout [2]) # (!\bu_rx_data~combout [0]))) # (!\bu_rx_data~combout [1] & ((\bu_rx_data~combout [0]) # (\bu_rx_data~combout [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\bu_rx_data~combout [1]),
	.datac(\bu_rx_data~combout [0]),
	.datad(\bu_rx_data~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dk|de_hex~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dk|de_hex~0 .lut_mask = "3ffc";
defparam \dk|de_hex~0 .operation_mode = "normal";
defparam \dk|de_hex~0 .output_mode = "comb_only";
defparam \dk|de_hex~0 .register_cascade_mode = "off";
defparam \dk|de_hex~0 .sum_lutc_input = "datac";
defparam \dk|de_hex~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N7
maxv_lcell \dk|de_hex~1 (
// Equation(s):
// \dk|de_hex~1_combout  = (\bu_rx_data~combout [4] & (((!\bu_rx_data~combout [6])))) # (!\bu_rx_data~combout [4] & (!\bu_rx_data~combout [3] & (\bu_rx_data~combout [6] & \dk|de_hex~0_combout )))

	.clk(gnd),
	.dataa(\bu_rx_data~combout [3]),
	.datab(\bu_rx_data~combout [4]),
	.datac(\bu_rx_data~combout [6]),
	.datad(\dk|de_hex~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dk|de_hex~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dk|de_hex~1 .lut_mask = "1c0c";
defparam \dk|de_hex~1 .operation_mode = "normal";
defparam \dk|de_hex~1 .output_mode = "comb_only";
defparam \dk|de_hex~1 .register_cascade_mode = "off";
defparam \dk|de_hex~1 .sum_lutc_input = "datac";
defparam \dk|de_hex~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y11_N8
maxv_lcell \dk|de_hex~2 (
// Equation(s):
// \dk|de_hex~2_combout  = (\dk|de_hex~1_combout  & (\bu_rx_data_rdy~combout  & (\bu_rx_data~combout [5] & !\bu_rx_data~combout [7])))

	.clk(gnd),
	.dataa(\dk|de_hex~1_combout ),
	.datab(\bu_rx_data_rdy~combout ),
	.datac(\bu_rx_data~combout [5]),
	.datad(\bu_rx_data~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dk|de_hex~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dk|de_hex~2 .lut_mask = "0080";
defparam \dk|de_hex~2 .operation_mode = "normal";
defparam \dk|de_hex~2 .output_mode = "comb_only";
defparam \dk|de_hex~2 .register_cascade_mode = "off";
defparam \dk|de_hex~2 .sum_lutc_input = "datac";
defparam \dk|de_hex~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N7
maxv_lcell \scctrl|nKey~9 (
// Equation(s):
// \scctrl|nKey~9_combout  = (\dk|de_hex~2_combout  & (((\scctrl|cKey.K0l~regout ))))

	.clk(gnd),
	.dataa(\dk|de_hex~2_combout ),
	.datab(vcc),
	.datac(\scctrl|cKey.K0l~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|nKey~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|nKey~9 .lut_mask = "a0a0";
defparam \scctrl|nKey~9 .operation_mode = "normal";
defparam \scctrl|nKey~9 .output_mode = "comb_only";
defparam \scctrl|nKey~9 .register_cascade_mode = "off";
defparam \scctrl|nKey~9 .sum_lutc_input = "datac";
defparam \scctrl|nKey~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N5
maxv_lcell \scctrl|WideOr14~1 (
// Equation(s):
// \scctrl|WideOr14~1_combout  = (\scctrl|cState.PTLFSR~regout ) # (((\scctrl|cState.LDK~regout ) # (\scctrl|cState.PTK~regout )) # (!\scctrl|cState.START~regout ))

	.clk(gnd),
	.dataa(\scctrl|cState.PTLFSR~regout ),
	.datab(\scctrl|cState.START~regout ),
	.datac(\scctrl|cState.LDK~regout ),
	.datad(\scctrl|cState.PTK~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|WideOr14~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|WideOr14~1 .lut_mask = "fffb";
defparam \scctrl|WideOr14~1 .operation_mode = "normal";
defparam \scctrl|WideOr14~1 .output_mode = "comb_only";
defparam \scctrl|WideOr14~1 .register_cascade_mode = "off";
defparam \scctrl|WideOr14~1 .sum_lutc_input = "datac";
defparam \scctrl|WideOr14~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N6
maxv_lcell \scctrl|cKey.KOF (
// Equation(s):
// \scctrl|cKey.KOF~regout  = DFFEAS((\scctrl|cKey.KOF~regout  & ((\scctrl|cState.LDK~regout ) # ((!\scctrl|WideOr14~1_combout )))) # (!\scctrl|cKey.KOF~regout  & (\scctrl|cState.LDK~regout  & (\scctrl|nKey~9_combout ))), GLOBAL(\clk~combout ), VCC, , , , , 
// \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scctrl|cKey.KOF~regout ),
	.datab(\scctrl|cState.LDK~regout ),
	.datac(\scctrl|nKey~9_combout ),
	.datad(\scctrl|WideOr14~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|cKey.KOF~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cKey.KOF .lut_mask = "c8ea";
defparam \scctrl|cKey.KOF .operation_mode = "normal";
defparam \scctrl|cKey.KOF .output_mode = "reg_only";
defparam \scctrl|cKey.KOF .register_cascade_mode = "off";
defparam \scctrl|cKey.KOF .sum_lutc_input = "datac";
defparam \scctrl|cKey.KOF .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y11_N5
maxv_lcell \scctrl|Selector31~0 (
// Equation(s):
// \scctrl|Selector31~0_combout  = ((!\scctrl|cKey.KOF~regout  & ((\scctrl|cState.PTK~regout ) # (\scctrl|cState.PTLFSR~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\scctrl|cState.PTK~regout ),
	.datac(\scctrl|cState.PTLFSR~regout ),
	.datad(\scctrl|cKey.KOF~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|Selector31~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|Selector31~0 .lut_mask = "00fc";
defparam \scctrl|Selector31~0 .operation_mode = "normal";
defparam \scctrl|Selector31~0 .output_mode = "comb_only";
defparam \scctrl|Selector31~0 .register_cascade_mode = "off";
defparam \scctrl|Selector31~0 .sum_lutc_input = "datac";
defparam \scctrl|Selector31~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N4
maxv_lcell \scctrl|cKey~14 (
// Equation(s):
// \scctrl|cKey~14_combout  = (\scctrl|cKey.K3h~regout  & (!\scctrl|cState.LDK~regout  & ((\scctrl|WideOr14~1_combout )))) # (!\scctrl|cKey.K3h~regout  & (((!\dk|de_hex~2_combout )) # (!\scctrl|cState.LDK~regout )))

	.clk(gnd),
	.dataa(\scctrl|cKey.K3h~regout ),
	.datab(\scctrl|cState.LDK~regout ),
	.datac(\dk|de_hex~2_combout ),
	.datad(\scctrl|WideOr14~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|cKey~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cKey~14 .lut_mask = "3715";
defparam \scctrl|cKey~14 .operation_mode = "normal";
defparam \scctrl|cKey~14 .output_mode = "comb_only";
defparam \scctrl|cKey~14 .register_cascade_mode = "off";
defparam \scctrl|cKey~14 .sum_lutc_input = "datac";
defparam \scctrl|cKey~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N5
maxv_lcell \scctrl|cKey.K3h (
// Equation(s):
// \scctrl|cKey.K3h~regout  = DFFEAS((!\rst~combout  & (((!\scctrl|cKey.K0l~regout  & \scctrl|Selector31~0_combout )) # (!\scctrl|cKey~14_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\scctrl|cKey.K0l~regout ),
	.datab(\rst~combout ),
	.datac(\scctrl|Selector31~0_combout ),
	.datad(\scctrl|cKey~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|cKey.K3h~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cKey.K3h .lut_mask = "1033";
defparam \scctrl|cKey.K3h .operation_mode = "normal";
defparam \scctrl|cKey.K3h .output_mode = "reg_only";
defparam \scctrl|cKey.K3h .register_cascade_mode = "off";
defparam \scctrl|cKey.K3h .sum_lutc_input = "datac";
defparam \scctrl|cKey.K3h .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N4
maxv_lcell \scctrl|cKey~16 (
// Equation(s):
// \scctrl|cKey~16_combout  = (((!\rst~combout  & \scctrl|cState.START~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(\scctrl|cState.START~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|cKey~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cKey~16 .lut_mask = "0f00";
defparam \scctrl|cKey~16 .operation_mode = "normal";
defparam \scctrl|cKey~16 .output_mode = "comb_only";
defparam \scctrl|cKey~16 .register_cascade_mode = "off";
defparam \scctrl|cKey~16 .sum_lutc_input = "datac";
defparam \scctrl|cKey~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N7
maxv_lcell \scctrl|cKey~17 (
// Equation(s):
// \scctrl|cKey~17_combout  = (((!\dk|de_hex~2_combout  & \scctrl|cState.LDK~regout )) # (!\scctrl|WideOr14~1_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\dk|de_hex~2_combout ),
	.datac(\scctrl|WideOr14~1_combout ),
	.datad(\scctrl|cState.LDK~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|cKey~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cKey~17 .lut_mask = "3f0f";
defparam \scctrl|cKey~17 .operation_mode = "normal";
defparam \scctrl|cKey~17 .output_mode = "comb_only";
defparam \scctrl|cKey~17 .register_cascade_mode = "off";
defparam \scctrl|cKey~17 .sum_lutc_input = "datac";
defparam \scctrl|cKey~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N5
maxv_lcell \scctrl|cKey.K3l (
// Equation(s):
// \scctrl|cKey.K3l~regout  = DFFEAS((\scctrl|cKey~16_combout  & ((\scctrl|cKey~17_combout  & (\scctrl|cKey.K3l~regout )) # (!\scctrl|cKey~17_combout  & ((!\scctrl|cKey.K3h~regout ))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\scctrl|cKey.K3l~regout ),
	.datab(\scctrl|cKey.K3h~regout ),
	.datac(\scctrl|cKey~16_combout ),
	.datad(\scctrl|cKey~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|cKey.K3l~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cKey.K3l .lut_mask = "a030";
defparam \scctrl|cKey.K3l .operation_mode = "normal";
defparam \scctrl|cKey.K3l .output_mode = "reg_only";
defparam \scctrl|cKey.K3l .register_cascade_mode = "off";
defparam \scctrl|cKey.K3l .sum_lutc_input = "datac";
defparam \scctrl|cKey.K3l .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N2
maxv_lcell \scctrl|cKey.K2h (
// Equation(s):
// \scctrl|cKey.K2h~regout  = DFFEAS((\scctrl|cKey~16_combout  & ((\scctrl|cKey~17_combout  & ((\scctrl|cKey.K2h~regout ))) # (!\scctrl|cKey~17_combout  & (\scctrl|cKey.K3l~regout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\scctrl|cKey.K3l~regout ),
	.datab(\scctrl|cKey.K2h~regout ),
	.datac(\scctrl|cKey~17_combout ),
	.datad(\scctrl|cKey~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|cKey.K2h~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cKey.K2h .lut_mask = "ca00";
defparam \scctrl|cKey.K2h .operation_mode = "normal";
defparam \scctrl|cKey.K2h .output_mode = "reg_only";
defparam \scctrl|cKey.K2h .register_cascade_mode = "off";
defparam \scctrl|cKey.K2h .sum_lutc_input = "datac";
defparam \scctrl|cKey.K2h .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N9
maxv_lcell \scctrl|cKey.K2l (
// Equation(s):
// \scctrl|cKey.K2l~regout  = DFFEAS((\scctrl|cKey~16_combout  & ((\scctrl|cKey~17_combout  & ((\scctrl|cKey.K2l~regout ))) # (!\scctrl|cKey~17_combout  & (\scctrl|cKey.K2h~regout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\scctrl|cKey.K2h~regout ),
	.datab(\scctrl|cKey~16_combout ),
	.datac(\scctrl|cKey~17_combout ),
	.datad(\scctrl|cKey.K2l~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|cKey.K2l~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cKey.K2l .lut_mask = "c808";
defparam \scctrl|cKey.K2l .operation_mode = "normal";
defparam \scctrl|cKey.K2l .output_mode = "reg_only";
defparam \scctrl|cKey.K2l .register_cascade_mode = "off";
defparam \scctrl|cKey.K2l .sum_lutc_input = "datac";
defparam \scctrl|cKey.K2l .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N8
maxv_lcell \scctrl|cKey.K1h (
// Equation(s):
// \scctrl|cKey.K1h~regout  = DFFEAS((\scctrl|cKey~16_combout  & ((\scctrl|cKey~17_combout  & ((\scctrl|cKey.K1h~regout ))) # (!\scctrl|cKey~17_combout  & (\scctrl|cKey.K2l~regout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\scctrl|cKey.K2l~regout ),
	.datab(\scctrl|cKey.K1h~regout ),
	.datac(\scctrl|cKey~17_combout ),
	.datad(\scctrl|cKey~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|cKey.K1h~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cKey.K1h .lut_mask = "ca00";
defparam \scctrl|cKey.K1h .operation_mode = "normal";
defparam \scctrl|cKey.K1h .output_mode = "reg_only";
defparam \scctrl|cKey.K1h .register_cascade_mode = "off";
defparam \scctrl|cKey.K1h .sum_lutc_input = "datac";
defparam \scctrl|cKey.K1h .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N4
maxv_lcell \scctrl|cKey.K1l (
// Equation(s):
// \scctrl|cKey.K1l~regout  = DFFEAS((\scctrl|cKey~16_combout  & ((\scctrl|cKey~17_combout  & (\scctrl|cKey.K1l~regout )) # (!\scctrl|cKey~17_combout  & ((\scctrl|cKey.K1h~regout ))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\scctrl|cKey.K1l~regout ),
	.datab(\scctrl|cKey.K1h~regout ),
	.datac(\scctrl|cKey~17_combout ),
	.datad(\scctrl|cKey~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|cKey.K1l~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cKey.K1l .lut_mask = "ac00";
defparam \scctrl|cKey.K1l .operation_mode = "normal";
defparam \scctrl|cKey.K1l .output_mode = "reg_only";
defparam \scctrl|cKey.K1l .register_cascade_mode = "off";
defparam \scctrl|cKey.K1l .sum_lutc_input = "datac";
defparam \scctrl|cKey.K1l .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N1
maxv_lcell \scctrl|cKey.K0h (
// Equation(s):
// \scctrl|cKey.K0h~regout  = DFFEAS((\scctrl|cKey~16_combout  & ((\scctrl|cKey~17_combout  & ((\scctrl|cKey.K0h~regout ))) # (!\scctrl|cKey~17_combout  & (\scctrl|cKey.K1l~regout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\scctrl|cKey.K1l~regout ),
	.datab(\scctrl|cKey.K0h~regout ),
	.datac(\scctrl|cKey~17_combout ),
	.datad(\scctrl|cKey~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|cKey.K0h~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cKey.K0h .lut_mask = "ca00";
defparam \scctrl|cKey.K0h .operation_mode = "normal";
defparam \scctrl|cKey.K0h .output_mode = "reg_only";
defparam \scctrl|cKey.K0h .register_cascade_mode = "off";
defparam \scctrl|cKey.K0h .sum_lutc_input = "datac";
defparam \scctrl|cKey.K0h .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N6
maxv_lcell \scctrl|cKey.K0l (
// Equation(s):
// \scctrl|cKey.K0l~regout  = DFFEAS((\scctrl|cKey~16_combout  & ((\scctrl|cKey~17_combout  & (\scctrl|cKey.K0l~regout )) # (!\scctrl|cKey~17_combout  & ((\scctrl|cKey.K0h~regout ))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\scctrl|cKey.K0l~regout ),
	.datab(\scctrl|cKey.K0h~regout ),
	.datac(\scctrl|cKey~17_combout ),
	.datad(\scctrl|cKey~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|cKey.K0l~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cKey.K0l .lut_mask = "ac00";
defparam \scctrl|cKey.K0l .operation_mode = "normal";
defparam \scctrl|cKey.K0l .output_mode = "reg_only";
defparam \scctrl|cKey.K0l .register_cascade_mode = "off";
defparam \scctrl|cKey.K0l .sum_lutc_input = "datac";
defparam \scctrl|cKey.K0l .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N4
maxv_lcell \scctrl|WideOr14~0 (
// Equation(s):
// \scctrl|WideOr14~0_combout  = (((!\scctrl|cState.PTK~regout  & !\scctrl|cState.PTLFSR~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\scctrl|cState.PTK~regout ),
	.datad(\scctrl|cState.PTLFSR~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|WideOr14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|WideOr14~0 .lut_mask = "000f";
defparam \scctrl|WideOr14~0 .operation_mode = "normal";
defparam \scctrl|WideOr14~0 .output_mode = "comb_only";
defparam \scctrl|WideOr14~0 .register_cascade_mode = "off";
defparam \scctrl|WideOr14~0 .sum_lutc_input = "datac";
defparam \scctrl|WideOr14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N3
maxv_lcell \scctrl|cState~26 (
// Equation(s):
// \scctrl|cState~26_combout  = (\scctrl|cState.PTB~regout  & (((\scctrl|cKey.KOF~regout ))))

	.clk(gnd),
	.dataa(\scctrl|cState.PTB~regout ),
	.datab(vcc),
	.datac(\scctrl|cKey.KOF~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|cState~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cState~26 .lut_mask = "a0a0";
defparam \scctrl|cState~26 .operation_mode = "normal";
defparam \scctrl|cState~26 .output_mode = "comb_only";
defparam \scctrl|cState~26 .register_cascade_mode = "off";
defparam \scctrl|cState~26 .sum_lutc_input = "datac";
defparam \scctrl|cState~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N5
maxv_lcell \scctrl|cState.PTB (
// Equation(s):
// \scctrl|cState.PTB~regout  = DFFEAS((!\rst~combout  & (!\scctrl|WideOr14~0_combout  & ((\scctrl|cKey.K0l~regout ) # (\scctrl|cState~26_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(\scctrl|cKey.K0l~regout ),
	.datac(\scctrl|WideOr14~0_combout ),
	.datad(\scctrl|cState~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|cState.PTB~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cState.PTB .lut_mask = "0504";
defparam \scctrl|cState.PTB .operation_mode = "normal";
defparam \scctrl|cState.PTB .output_mode = "reg_only";
defparam \scctrl|cState.PTB .register_cascade_mode = "off";
defparam \scctrl|cState.PTB .sum_lutc_input = "datac";
defparam \scctrl|cState.PTB .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N0
maxv_lcell \scctrl|cState.LDBYTE (
// Equation(s):
// \scctrl|cState.LDBYTE~regout  = DFFEAS((!\rst~combout  & (((\scctrl|always1~0_combout  & \scctrl|cState.ENC~regout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(vcc),
	.datac(\scctrl|always1~0_combout ),
	.datad(\scctrl|cState.ENC~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|cState.LDBYTE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cState.LDBYTE .lut_mask = "5000";
defparam \scctrl|cState.LDBYTE .operation_mode = "normal";
defparam \scctrl|cState.LDBYTE .output_mode = "reg_only";
defparam \scctrl|cState.LDBYTE .register_cascade_mode = "off";
defparam \scctrl|cState.LDBYTE .sum_lutc_input = "datac";
defparam \scctrl|cState.LDBYTE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N5
maxv_lcell \scctrl|cState.LDEBIT (
// Equation(s):
// \scctrl|cState.LDEBIT~regout  = DFFEAS((((!\rst~combout  & \scctrl|cState.LDBYTE~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(\scctrl|cState.LDBYTE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|cState.LDEBIT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cState.LDEBIT .lut_mask = "0f00";
defparam \scctrl|cState.LDEBIT .operation_mode = "normal";
defparam \scctrl|cState.LDEBIT .output_mode = "reg_only";
defparam \scctrl|cState.LDEBIT .register_cascade_mode = "off";
defparam \scctrl|cState.LDEBIT .sum_lutc_input = "datac";
defparam \scctrl|cState.LDEBIT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N1
maxv_lcell \scctrl|cState.LDMSBIT (
// Equation(s):
// \scctrl|cState.LDMSBIT~regout  = DFFEAS((((!\rst~combout  & \scctrl|cState.LDEBIT~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(\scctrl|cState.LDEBIT~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|cState.LDMSBIT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cState.LDMSBIT .lut_mask = "0f00";
defparam \scctrl|cState.LDMSBIT .operation_mode = "normal";
defparam \scctrl|cState.LDMSBIT .output_mode = "reg_only";
defparam \scctrl|cState.LDMSBIT .register_cascade_mode = "off";
defparam \scctrl|cState.LDMSBIT .sum_lutc_input = "datac";
defparam \scctrl|cState.LDMSBIT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N5
maxv_lcell \scctrl|cState.LDLSBIT (
// Equation(s):
// \scctrl|cState.LDLSBIT~regout  = DFFEAS((((!\rst~combout  & \scctrl|cState.LDMSBIT~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(\scctrl|cState.LDMSBIT~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|cState.LDLSBIT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cState.LDLSBIT .lut_mask = "0f00";
defparam \scctrl|cState.LDLSBIT .operation_mode = "normal";
defparam \scctrl|cState.LDLSBIT .output_mode = "reg_only";
defparam \scctrl|cState.LDLSBIT .register_cascade_mode = "off";
defparam \scctrl|cState.LDLSBIT .sum_lutc_input = "datac";
defparam \scctrl|cState.LDLSBIT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y12_N9
maxv_lcell \scctrl|nState~11 (
// Equation(s):
// \scctrl|nState~11_combout  = (\bu_rx_data_rdy~combout  & ((\scdp|pinst1|pValid~2_combout ) # ((\dk|WideAnd13~1_combout  & \dk|WideAnd13~0_combout ))))

	.clk(gnd),
	.dataa(\scdp|pinst1|pValid~2_combout ),
	.datab(\dk|WideAnd13~1_combout ),
	.datac(\dk|WideAnd13~0_combout ),
	.datad(\bu_rx_data_rdy~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|nState~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|nState~11 .lut_mask = "ea00";
defparam \scctrl|nState~11 .operation_mode = "normal";
defparam \scctrl|nState~11 .output_mode = "comb_only";
defparam \scctrl|nState~11 .register_cascade_mode = "off";
defparam \scctrl|nState~11 .sum_lutc_input = "datac";
defparam \scctrl|nState~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N1
maxv_lcell \dk|de_bigE~1 (
// Equation(s):
// \dk|de_bigE~1_combout  = (\bu_rx_data~combout [2] & (!\bu_rx_data~combout [1] & (!\bu_rx_data~combout [5] & \bu_rx_data_rdy~combout )))

	.clk(gnd),
	.dataa(\bu_rx_data~combout [2]),
	.datab(\bu_rx_data~combout [1]),
	.datac(\bu_rx_data~combout [5]),
	.datad(\bu_rx_data_rdy~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dk|de_bigE~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dk|de_bigE~1 .lut_mask = "0200";
defparam \dk|de_bigE~1 .operation_mode = "normal";
defparam \dk|de_bigE~1 .output_mode = "comb_only";
defparam \dk|de_bigE~1 .register_cascade_mode = "off";
defparam \dk|de_bigE~1 .sum_lutc_input = "datac";
defparam \dk|de_bigE~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y12_N4
maxv_lcell \dk|de_bigE~0 (
// Equation(s):
// \dk|de_bigE~0_combout  = (!\bu_rx_data~combout [3] & (!\bu_rx_data~combout [7] & (!\bu_rx_data~combout [4] & \bu_rx_data~combout [6])))

	.clk(gnd),
	.dataa(\bu_rx_data~combout [3]),
	.datab(\bu_rx_data~combout [7]),
	.datac(\bu_rx_data~combout [4]),
	.datad(\bu_rx_data~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dk|de_bigE~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dk|de_bigE~0 .lut_mask = "0100";
defparam \dk|de_bigE~0 .operation_mode = "normal";
defparam \dk|de_bigE~0 .output_mode = "comb_only";
defparam \dk|de_bigE~0 .register_cascade_mode = "off";
defparam \dk|de_bigE~0 .sum_lutc_input = "datac";
defparam \dk|de_bigE~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y12_N3
maxv_lcell \scctrl|Selector28~1 (
// Equation(s):
// \scctrl|Selector28~1_combout  = (\dk|de_bigE~1_combout  & (\dk|de_bigE~0_combout  & (!\scctrl|cState.START~regout  & \bu_rx_data~combout [0])))

	.clk(gnd),
	.dataa(\dk|de_bigE~1_combout ),
	.datab(\dk|de_bigE~0_combout ),
	.datac(\scctrl|cState.START~regout ),
	.datad(\bu_rx_data~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|Selector28~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|Selector28~1 .lut_mask = "0800";
defparam \scctrl|Selector28~1 .operation_mode = "normal";
defparam \scctrl|Selector28~1 .output_mode = "comb_only";
defparam \scctrl|Selector28~1 .register_cascade_mode = "off";
defparam \scctrl|Selector28~1 .sum_lutc_input = "datac";
defparam \scctrl|Selector28~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N9
maxv_lcell \scctrl|cState.ENC (
// Equation(s):
// \scctrl|cState.ENC~regout  = DFFEAS((\scctrl|cState.LDLSBIT~regout ) # ((\scctrl|Selector28~1_combout ) # ((!\scctrl|nState~11_combout  & \scctrl|cState.ENC~regout ))), GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scctrl|cState.LDLSBIT~regout ),
	.datab(\scctrl|nState~11_combout ),
	.datac(\scctrl|cState.ENC~regout ),
	.datad(\scctrl|Selector28~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|cState.ENC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cState.ENC .lut_mask = "ffba";
defparam \scctrl|cState.ENC .operation_mode = "normal";
defparam \scctrl|cState.ENC .output_mode = "reg_only";
defparam \scctrl|cState.ENC .register_cascade_mode = "off";
defparam \scctrl|cState.ENC .sum_lutc_input = "datac";
defparam \scctrl|cState.ENC .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N3
maxv_lcell \scctrl|Selector30~0 (
// Equation(s):
// \scctrl|Selector30~0_combout  = (\dk|de_cr~combout  & ((\scctrl|cState.ENC~regout ) # ((\scctrl|cState.NB1~regout ) # (\scctrl|cState.DEC~regout ))))

	.clk(gnd),
	.dataa(\scctrl|cState.ENC~regout ),
	.datab(\dk|de_cr~combout ),
	.datac(\scctrl|cState.NB1~regout ),
	.datad(\scctrl|cState.DEC~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|Selector30~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|Selector30~0 .lut_mask = "ccc8";
defparam \scctrl|Selector30~0 .operation_mode = "normal";
defparam \scctrl|Selector30~0 .output_mode = "comb_only";
defparam \scctrl|Selector30~0 .register_cascade_mode = "off";
defparam \scctrl|Selector30~0 .sum_lutc_input = "datac";
defparam \scctrl|Selector30~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y12_N4
maxv_lcell \scctrl|Selector30~3 (
// Equation(s):
// \scctrl|Selector30~3_combout  = (\dk|WideAnd13~0_combout  & (\bu_rx_data_rdy~combout  & (\dk|WideAnd13~1_combout  & \scctrl|cState.LDK~regout )))

	.clk(gnd),
	.dataa(\dk|WideAnd13~0_combout ),
	.datab(\bu_rx_data_rdy~combout ),
	.datac(\dk|WideAnd13~1_combout ),
	.datad(\scctrl|cState.LDK~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|Selector30~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|Selector30~3 .lut_mask = "8000";
defparam \scctrl|Selector30~3 .operation_mode = "normal";
defparam \scctrl|Selector30~3 .output_mode = "comb_only";
defparam \scctrl|Selector30~3 .register_cascade_mode = "off";
defparam \scctrl|Selector30~3 .sum_lutc_input = "datac";
defparam \scctrl|Selector30~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y12_N2
maxv_lcell \dk|de_bigD (
// Equation(s):
// \dk|de_bigD~combout  = (\dk|de_bigE~1_combout  & (\dk|de_bigE~0_combout  & ((!\bu_rx_data~combout [0]))))

	.clk(gnd),
	.dataa(\dk|de_bigE~1_combout ),
	.datab(\dk|de_bigE~0_combout ),
	.datac(vcc),
	.datad(\bu_rx_data~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dk|de_bigD~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dk|de_bigD .lut_mask = "0088";
defparam \dk|de_bigD .operation_mode = "normal";
defparam \dk|de_bigD .output_mode = "comb_only";
defparam \dk|de_bigD .register_cascade_mode = "off";
defparam \dk|de_bigD .sum_lutc_input = "datac";
defparam \dk|de_bigD .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y12_N1
maxv_lcell \dk|de_bigE (
// Equation(s):
// \dk|de_bigE~combout  = (\dk|de_bigE~1_combout  & (\dk|de_bigE~0_combout  & ((\bu_rx_data~combout [0]))))

	.clk(gnd),
	.dataa(\dk|de_bigE~1_combout ),
	.datab(\dk|de_bigE~0_combout ),
	.datac(vcc),
	.datad(\bu_rx_data~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dk|de_bigE~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dk|de_bigE .lut_mask = "8800";
defparam \dk|de_bigE .operation_mode = "normal";
defparam \dk|de_bigE .output_mode = "comb_only";
defparam \dk|de_bigE .register_cascade_mode = "off";
defparam \dk|de_bigE .sum_lutc_input = "datac";
defparam \dk|de_bigE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y12_N6
maxv_lcell \scctrl|Selector15~0 (
// Equation(s):
// \scctrl|Selector15~0_combout  = (!\dk|de_littlep~combout  & (!\dk|de_bigD~combout  & (!\dk|de_bigE~combout  & !\scctrl|cState.START~regout )))

	.clk(gnd),
	.dataa(\dk|de_littlep~combout ),
	.datab(\dk|de_bigD~combout ),
	.datac(\dk|de_bigE~combout ),
	.datad(\scctrl|cState.START~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|Selector15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|Selector15~0 .lut_mask = "0001";
defparam \scctrl|Selector15~0 .operation_mode = "normal";
defparam \scctrl|Selector15~0 .output_mode = "comb_only";
defparam \scctrl|Selector15~0 .register_cascade_mode = "off";
defparam \scctrl|Selector15~0 .sum_lutc_input = "datac";
defparam \scctrl|Selector15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y12_N7
maxv_lcell \scctrl|cState~24 (
// Equation(s):
// \scctrl|cState~24_combout  = (\scctrl|Selector30~3_combout ) # ((!\dk|de_bigP~combout  & (!\dk|de_bigL~combout  & \scctrl|Selector15~0_combout )))

	.clk(gnd),
	.dataa(\dk|de_bigP~combout ),
	.datab(\dk|de_bigL~combout ),
	.datac(\scctrl|Selector30~3_combout ),
	.datad(\scctrl|Selector15~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|cState~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cState~24 .lut_mask = "f1f0";
defparam \scctrl|cState~24 .operation_mode = "normal";
defparam \scctrl|cState~24 .output_mode = "comb_only";
defparam \scctrl|cState~24 .register_cascade_mode = "off";
defparam \scctrl|cState~24 .sum_lutc_input = "datac";
defparam \scctrl|cState~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N7
maxv_lcell \scctrl|cState.START (
// Equation(s):
// \scctrl|cState.START~regout  = DFFEAS((!\scctrl|cState.PTB~regout  & (!\rst~combout  & (!\scctrl|Selector30~0_combout  & !\scctrl|cState~24_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\scctrl|cState.PTB~regout ),
	.datab(\rst~combout ),
	.datac(\scctrl|Selector30~0_combout ),
	.datad(\scctrl|cState~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|cState.START~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cState.START .lut_mask = "0001";
defparam \scctrl|cState.START .operation_mode = "normal";
defparam \scctrl|cState.START .output_mode = "reg_only";
defparam \scctrl|cState.START .register_cascade_mode = "off";
defparam \scctrl|cState.START .sum_lutc_input = "datac";
defparam \scctrl|cState.START .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y11_N1
maxv_lcell \scctrl|Selector21~0 (
// Equation(s):
// \scctrl|Selector21~0_combout  = (((!\scctrl|nState~11_combout  & \scctrl|cState.DEC~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\scctrl|nState~11_combout ),
	.datad(\scctrl|cState.DEC~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|Selector21~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|Selector21~0 .lut_mask = "0f00";
defparam \scctrl|Selector21~0 .operation_mode = "normal";
defparam \scctrl|Selector21~0 .output_mode = "comb_only";
defparam \scctrl|Selector21~0 .register_cascade_mode = "off";
defparam \scctrl|Selector21~0 .sum_lutc_input = "datac";
defparam \scctrl|Selector21~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y11_N2
maxv_lcell \scctrl|cState.DEC (
// Equation(s):
// \scctrl|cState.DEC~regout  = DFFEAS((\scctrl|cState.NB2~regout ) # ((\scctrl|Selector21~0_combout ) # ((!\scctrl|cState.START~regout  & \dk|de_bigD~combout ))), GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scctrl|cState.NB2~regout ),
	.datab(\scctrl|cState.START~regout ),
	.datac(\dk|de_bigD~combout ),
	.datad(\scctrl|Selector21~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|cState.DEC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cState.DEC .lut_mask = "ffba";
defparam \scctrl|cState.DEC .operation_mode = "normal";
defparam \scctrl|cState.DEC .output_mode = "reg_only";
defparam \scctrl|cState.DEC .register_cascade_mode = "off";
defparam \scctrl|cState.DEC .sum_lutc_input = "datac";
defparam \scctrl|cState.DEC .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N8
maxv_lcell \scctrl|Selector22~0 (
// Equation(s):
// \scctrl|Selector22~0_combout  = (((\scctrl|cState.NB1~regout  & !\scctrl|nState~11_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\scctrl|cState.NB1~regout ),
	.datad(\scctrl|nState~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|Selector22~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|Selector22~0 .lut_mask = "00f0";
defparam \scctrl|Selector22~0 .operation_mode = "normal";
defparam \scctrl|Selector22~0 .output_mode = "comb_only";
defparam \scctrl|Selector22~0 .register_cascade_mode = "off";
defparam \scctrl|Selector22~0 .sum_lutc_input = "datac";
defparam \scctrl|Selector22~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N4
maxv_lcell \scctrl|cState.NB1 (
// Equation(s):
// \scctrl|cState.NB1~regout  = DFFEAS((\scctrl|Selector22~0_combout ) # ((\scdp|pinst1|pValid~2_combout  & (\scctrl|cState.DEC~regout  & \bu_rx_data_rdy~combout ))), GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scdp|pinst1|pValid~2_combout ),
	.datab(\scctrl|cState.DEC~regout ),
	.datac(\bu_rx_data_rdy~combout ),
	.datad(\scctrl|Selector22~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|cState.NB1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cState.NB1 .lut_mask = "ff80";
defparam \scctrl|cState.NB1 .operation_mode = "normal";
defparam \scctrl|cState.NB1 .output_mode = "reg_only";
defparam \scctrl|cState.NB1 .register_cascade_mode = "off";
defparam \scctrl|cState.NB1 .sum_lutc_input = "datac";
defparam \scctrl|cState.NB1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y11_N3
maxv_lcell \scctrl|cState.NB2 (
// Equation(s):
// \scctrl|cState.NB2~regout  = DFFEAS((\scctrl|always1~0_combout  & (!\rst~combout  & ((\scctrl|cState.NB1~regout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\scctrl|always1~0_combout ),
	.datab(\rst~combout ),
	.datac(vcc),
	.datad(\scctrl|cState.NB1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|cState.NB2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|cState.NB2 .lut_mask = "2200";
defparam \scctrl|cState.NB2 .operation_mode = "normal";
defparam \scctrl|cState.NB2 .output_mode = "reg_only";
defparam \scctrl|cState.NB2 .register_cascade_mode = "off";
defparam \scctrl|cState.NB2 .sum_lutc_input = "datac";
defparam \scctrl|cState.NB2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N3
maxv_lcell \scctrl|Selector31~1 (
// Equation(s):
// \scctrl|Selector31~1_combout  = (\scctrl|cState.NB2~regout ) # ((\scctrl|cState.LDEBIT~regout ) # ((\scctrl|Selector31~0_combout ) # (\scctrl|cState.LDMSBIT~regout )))

	.clk(gnd),
	.dataa(\scctrl|cState.NB2~regout ),
	.datab(\scctrl|cState.LDEBIT~regout ),
	.datac(\scctrl|Selector31~0_combout ),
	.datad(\scctrl|cState.LDMSBIT~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|Selector31~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|Selector31~1 .lut_mask = "fffe";
defparam \scctrl|Selector31~1 .operation_mode = "normal";
defparam \scctrl|Selector31~1 .output_mode = "comb_only";
defparam \scctrl|Selector31~1 .register_cascade_mode = "off";
defparam \scctrl|Selector31~1 .sum_lutc_input = "datac";
defparam \scctrl|Selector31~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N4
maxv_lcell \scdp|u2|q[2]~0 (
// Equation(s):
// \scdp|u2|q[2]~0_combout  = ((\rst~combout ) # ((\scctrl|always1~0_combout  & \scctrl|cState.ENC~regout )))

	.clk(gnd),
	.dataa(\scctrl|always1~0_combout ),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(\scctrl|cState.ENC~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|u2|q[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|u2|q[2]~0 .lut_mask = "faf0";
defparam \scdp|u2|q[2]~0 .operation_mode = "normal";
defparam \scdp|u2|q[2]~0 .output_mode = "comb_only";
defparam \scdp|u2|q[2]~0 .register_cascade_mode = "off";
defparam \scdp|u2|q[2]~0 .sum_lutc_input = "datac";
defparam \scdp|u2|q[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y12_N2
maxv_lcell \scdp|u2|q[4] (
// Equation(s):
// \scdp|u2|q [4] = DFFEAS(((\bu_rx_data~combout [4] & (!\rst~combout ))), GLOBAL(\clk~combout ), VCC, , \scdp|u2|q[2]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\bu_rx_data~combout [4]),
	.datac(\rst~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scdp|u2|q[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|u2|q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|u2|q[4] .lut_mask = "0c0c";
defparam \scdp|u2|q[4] .operation_mode = "normal";
defparam \scdp|u2|q[4] .output_mode = "reg_only";
defparam \scdp|u2|q[4] .register_cascade_mode = "off";
defparam \scdp|u2|q[4] .sum_lutc_input = "datac";
defparam \scdp|u2|q[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N6
maxv_lcell \scdp|u2|q[7] (
// Equation(s):
// \scdp|u2|q [7] = DFFEAS(((!\rst~combout  & ((\bu_rx_data~combout [7])))), GLOBAL(\clk~combout ), VCC, , \scdp|u2|q[2]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(vcc),
	.datad(\bu_rx_data~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scdp|u2|q[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|u2|q [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|u2|q[7] .lut_mask = "3300";
defparam \scdp|u2|q[7] .operation_mode = "normal";
defparam \scdp|u2|q[7] .output_mode = "reg_only";
defparam \scdp|u2|q[7] .register_cascade_mode = "off";
defparam \scdp|u2|q[7] .sum_lutc_input = "datac";
defparam \scdp|u2|q[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N2
maxv_lcell \dk|de_bigP~0 (
// Equation(s):
// \dk|de_bigP~0_combout  = (!\bu_rx_data~combout [5] & (\bu_rx_data~combout [4] & (!\bu_rx_data~combout [3] & !\bu_rx_data~combout [2])))

	.clk(gnd),
	.dataa(\bu_rx_data~combout [5]),
	.datab(\bu_rx_data~combout [4]),
	.datac(\bu_rx_data~combout [3]),
	.datad(\bu_rx_data~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dk|de_bigP~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dk|de_bigP~0 .lut_mask = "0004";
defparam \dk|de_bigP~0 .operation_mode = "normal";
defparam \dk|de_bigP~0 .output_mode = "comb_only";
defparam \dk|de_bigP~0 .register_cascade_mode = "off";
defparam \dk|de_bigP~0 .sum_lutc_input = "datac";
defparam \dk|de_bigP~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N0
maxv_lcell \scctrl|Selector30~1 (
// Equation(s):
// \scctrl|Selector30~1_combout  = (\bu_rx_data~combout [1] & (\dk|de_littlep~0_combout  & (!\scctrl|cState.START~regout  & \dk|de_bigP~0_combout )))

	.clk(gnd),
	.dataa(\bu_rx_data~combout [1]),
	.datab(\dk|de_littlep~0_combout ),
	.datac(\scctrl|cState.START~regout ),
	.datad(\dk|de_bigP~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|Selector30~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|Selector30~1 .lut_mask = "0800";
defparam \scctrl|Selector30~1 .operation_mode = "normal";
defparam \scctrl|Selector30~1 .output_mode = "comb_only";
defparam \scctrl|Selector30~1 .register_cascade_mode = "off";
defparam \scctrl|Selector30~1 .sum_lutc_input = "datac";
defparam \scctrl|Selector30~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N9
maxv_lcell \scctrl|Selector38~0 (
// Equation(s):
// \scctrl|Selector38~0_combout  = ((\scctrl|cKey.K0h~regout  & ((\scctrl|cState.PTLFSR~regout ) # (\scctrl|cState.PTK~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\scctrl|cState.PTLFSR~regout ),
	.datac(\scctrl|cState.PTK~regout ),
	.datad(\scctrl|cKey.K0h~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|Selector38~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|Selector38~0 .lut_mask = "fc00";
defparam \scctrl|Selector38~0 .operation_mode = "normal";
defparam \scctrl|Selector38~0 .output_mode = "comb_only";
defparam \scctrl|Selector38~0 .register_cascade_mode = "off";
defparam \scctrl|Selector38~0 .sum_lutc_input = "datac";
defparam \scctrl|Selector38~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y12_N8
maxv_lcell \scdp|u0|q~3 (
// Equation(s):
// \scdp|u0|q~3_combout  = ((\bu_rx_data~combout [0] & (\dk|de_bigE~0_combout  & \bu_rx_data~combout [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\bu_rx_data~combout [0]),
	.datac(\dk|de_bigE~0_combout ),
	.datad(\bu_rx_data~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|u0|q~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|u0|q~3 .lut_mask = "c000";
defparam \scdp|u0|q~3 .operation_mode = "normal";
defparam \scdp|u0|q~3 .output_mode = "comb_only";
defparam \scdp|u0|q~3 .register_cascade_mode = "off";
defparam \scdp|u0|q~3 .sum_lutc_input = "datac";
defparam \scdp|u0|q~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y11_N9
maxv_lcell \scdp|u1|q[3]~2 (
// Equation(s):
// \scdp|u1|q[3]~2_combout  = ((\rst~combout ) # ((\scctrl|always1~0_combout  & \scctrl|cState.NB1~regout )))

	.clk(gnd),
	.dataa(\scctrl|always1~0_combout ),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(\scctrl|cState.NB1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|u1|q[3]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|u1|q[3]~2 .lut_mask = "faf0";
defparam \scdp|u1|q[3]~2 .operation_mode = "normal";
defparam \scdp|u1|q[3]~2 .output_mode = "comb_only";
defparam \scdp|u1|q[3]~2 .register_cascade_mode = "off";
defparam \scdp|u1|q[3]~2 .sum_lutc_input = "datac";
defparam \scdp|u1|q[3]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y11_N5
maxv_lcell \scdp|u1|q[2] (
// Equation(s):
// \scdp|u1|q~3  = (!\rst~combout  & ((\bu_rx_data~combout [2]) # ((\bu_rx_data~combout [1] & \scdp|u0|q~3_combout ))))
// \scdp|u1|q [2] = DFFEAS(\scdp|u1|q~3 , GLOBAL(\clk~combout ), VCC, , \scdp|u1|q[3]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\bu_rx_data~combout [1]),
	.datab(\scdp|u0|q~3_combout ),
	.datac(\bu_rx_data~combout [2]),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scdp|u1|q[3]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|u1|q~3 ),
	.regout(\scdp|u1|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|u1|q[2] .lut_mask = "00f8";
defparam \scdp|u1|q[2] .operation_mode = "normal";
defparam \scdp|u1|q[2] .output_mode = "reg_and_comb";
defparam \scdp|u1|q[2] .register_cascade_mode = "off";
defparam \scdp|u1|q[2] .sum_lutc_input = "datac";
defparam \scdp|u1|q[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N5
maxv_lcell \scdp|rxdataD|q[2] (
// Equation(s):
// \scdp|k1l|q~0  = (((E6_q[2] & !\rst~combout )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\scdp|u1|q~3 ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|k1l|q~0 ),
	.regout(\scdp|rxdataD|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|rxdataD|q[2] .lut_mask = "00f0";
defparam \scdp|rxdataD|q[2] .operation_mode = "normal";
defparam \scdp|rxdataD|q[2] .output_mode = "comb_only";
defparam \scdp|rxdataD|q[2] .register_cascade_mode = "off";
defparam \scdp|rxdataD|q[2] .sum_lutc_input = "qfbk";
defparam \scdp|rxdataD|q[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N1
maxv_lcell \scctrl|Selector13~0 (
// Equation(s):
// \scctrl|Selector13~0_combout  = ((\scctrl|cState.PTK~regout ) # ((!\scctrl|cState.START~regout  & \dk|de_bigP~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\scctrl|cState.START~regout ),
	.datac(\scctrl|cState.PTK~regout ),
	.datad(\dk|de_bigP~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|Selector13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|Selector13~0 .lut_mask = "f3f0";
defparam \scctrl|Selector13~0 .operation_mode = "normal";
defparam \scctrl|Selector13~0 .output_mode = "comb_only";
defparam \scctrl|Selector13~0 .register_cascade_mode = "off";
defparam \scctrl|Selector13~0 .sum_lutc_input = "datac";
defparam \scctrl|Selector13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N1
maxv_lcell \scdp|lfsrInst|lfsr|q[16]~0 (
// Equation(s):
// \scdp|lfsrInst|lfsr|q[16]~0_combout  = ((!\scctrl|Selector30~1_combout  & ((!\scctrl|cState.LDK~regout ) # (!\dk|de_cr~combout ))))

	.clk(gnd),
	.dataa(\dk|de_cr~combout ),
	.datab(vcc),
	.datac(\scctrl|cState.LDK~regout ),
	.datad(\scctrl|Selector30~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|lfsrInst|lfsr|q[16]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[16]~0 .lut_mask = "005f";
defparam \scdp|lfsrInst|lfsr|q[16]~0 .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[16]~0 .output_mode = "comb_only";
defparam \scdp|lfsrInst|lfsr|q[16]~0 .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[16]~0 .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[16]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N2
maxv_lcell \scdp|lfsrInst|lfsr|q[16]~1 (
// Equation(s):
// \scdp|lfsrInst|lfsr|q[16]~1_combout  = (\scdp|u2|q[2]~0_combout ) # (((\scctrl|always1~0_combout  & \scctrl|cState.NB1~regout )) # (!\scdp|lfsrInst|lfsr|q[16]~0_combout ))

	.clk(gnd),
	.dataa(\scctrl|always1~0_combout ),
	.datab(\scctrl|cState.NB1~regout ),
	.datac(\scdp|u2|q[2]~0_combout ),
	.datad(\scdp|lfsrInst|lfsr|q[16]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[16]~1 .lut_mask = "f8ff";
defparam \scdp|lfsrInst|lfsr|q[16]~1 .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[16]~1 .output_mode = "comb_only";
defparam \scdp|lfsrInst|lfsr|q[16]~1 .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[16]~1 .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[16]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y11_N7
maxv_lcell \scdp|u0|q[0]~2 (
// Equation(s):
// \scdp|u0|q[0]~2_combout  = ((\rst~combout ) # ((\scctrl|always1~0_combout  & \scctrl|cState.DEC~regout )))

	.clk(gnd),
	.dataa(\scctrl|always1~0_combout ),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(\scctrl|cState.DEC~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|u0|q[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|u0|q[0]~2 .lut_mask = "faf0";
defparam \scdp|u0|q[0]~2 .operation_mode = "normal";
defparam \scdp|u0|q[0]~2 .output_mode = "comb_only";
defparam \scdp|u0|q[0]~2 .register_cascade_mode = "off";
defparam \scdp|u0|q[0]~2 .sum_lutc_input = "datac";
defparam \scdp|u0|q[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y11_N1
maxv_lcell \scdp|u0|q[1] (
// Equation(s):
// \scdp|u0|q~4  = (!\rst~combout  & ((\bu_rx_data~combout [1] & ((\bu_rx_data~combout [2]) # (!\scdp|u0|q~3_combout ))) # (!\bu_rx_data~combout [1] & (\scdp|u0|q~3_combout ))))
// \scdp|u0|q [1] = DFFEAS(\scdp|u0|q~4 , GLOBAL(\clk~combout ), VCC, , \scdp|u0|q[0]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\bu_rx_data~combout [1]),
	.datab(\scdp|u0|q~3_combout ),
	.datac(\bu_rx_data~combout [2]),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scdp|u0|q[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|u0|q~4 ),
	.regout(\scdp|u0|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|u0|q[1] .lut_mask = "00e6";
defparam \scdp|u0|q[1] .operation_mode = "normal";
defparam \scdp|u0|q[1] .output_mode = "reg_and_comb";
defparam \scdp|u0|q[1] .register_cascade_mode = "off";
defparam \scdp|u0|q[1] .sum_lutc_input = "datac";
defparam \scdp|u0|q[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N2
maxv_lcell \scdp|rxdataD|q[1] (
// Equation(s):
// \scdp|k1l|q~2  = (((E6_q[1] & !\rst~combout )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\scdp|u0|q~4 ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|k1l|q~2 ),
	.regout(\scdp|rxdataD|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|rxdataD|q[1] .lut_mask = "00f0";
defparam \scdp|rxdataD|q[1] .operation_mode = "normal";
defparam \scdp|rxdataD|q[1] .output_mode = "comb_only";
defparam \scdp|rxdataD|q[1] .register_cascade_mode = "off";
defparam \scdp|rxdataD|q[1] .sum_lutc_input = "qfbk";
defparam \scdp|rxdataD|q[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N4
maxv_lcell \scctrl|ldk|q[0] (
// Equation(s):
// \scctrl|ldk|q [0] = DFFEAS((\scctrl|cState.LDK~regout  & (\dk|de_hex~2_combout  & (!\rst~combout  & \scctrl|cKey.K0l~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\scctrl|cState.LDK~regout ),
	.datab(\dk|de_hex~2_combout ),
	.datac(\rst~combout ),
	.datad(\scctrl|cKey.K0l~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|ldk|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|ldk|q[0] .lut_mask = "0800";
defparam \scctrl|ldk|q[0] .operation_mode = "normal";
defparam \scctrl|ldk|q[0] .output_mode = "reg_only";
defparam \scctrl|ldk|q[0] .register_cascade_mode = "off";
defparam \scctrl|ldk|q[0] .sum_lutc_input = "datac";
defparam \scctrl|ldk|q[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y11_N0
maxv_lcell \scdp|rddataDV|q[0] (
// Equation(s):
// \scdp|rddataDV|q [0] = DFFEAS((((!\rst~combout  & \bu_rx_data_rdy~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(\bu_rx_data_rdy~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|rddataDV|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|rddataDV|q[0] .lut_mask = "0f00";
defparam \scdp|rddataDV|q[0] .operation_mode = "normal";
defparam \scdp|rddataDV|q[0] .output_mode = "reg_only";
defparam \scdp|rddataDV|q[0] .register_cascade_mode = "off";
defparam \scdp|rddataDV|q[0] .sum_lutc_input = "datac";
defparam \scdp|rddataDV|q[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N6
maxv_lcell \scdp|k0l|q[1]~0 (
// Equation(s):
// \scdp|k0l|q[1]~0_combout  = ((\rst~combout ) # ((\scctrl|ldk|q [0] & \scdp|rddataDV|q [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\scctrl|ldk|q [0]),
	.datad(\scdp|rddataDV|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|k0l|q[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k0l|q[1]~0 .lut_mask = "fccc";
defparam \scdp|k0l|q[1]~0 .operation_mode = "normal";
defparam \scdp|k0l|q[1]~0 .output_mode = "comb_only";
defparam \scdp|k0l|q[1]~0 .register_cascade_mode = "off";
defparam \scdp|k0l|q[1]~0 .sum_lutc_input = "datac";
defparam \scdp|k0l|q[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N5
maxv_lcell \scdp|k0l|q[1] (
// Equation(s):
// \scdp|comb~16  = (\scctrl|Selector13~0_combout  & ((\scctrl|Selector38~0_combout ) # ((E8_q[1])))) # (!\scctrl|Selector13~0_combout  & (!\scctrl|Selector38~0_combout  & ((\scdp|lfsrInst|lfsr|q [1]))))
// \scdp|k0l|q [1] = DFFEAS(\scdp|comb~16 , GLOBAL(\clk~combout ), VCC, , \scdp|k0l|q[1]~0_combout , \scdp|k1l|q~2 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scctrl|Selector13~0_combout ),
	.datab(\scctrl|Selector38~0_combout ),
	.datac(\scdp|k1l|q~2 ),
	.datad(\scdp|lfsrInst|lfsr|q [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k0l|q[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~16 ),
	.regout(\scdp|k0l|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k0l|q[1] .lut_mask = "b9a8";
defparam \scdp|k0l|q[1] .operation_mode = "normal";
defparam \scdp|k0l|q[1] .output_mode = "reg_and_comb";
defparam \scdp|k0l|q[1] .register_cascade_mode = "off";
defparam \scdp|k0l|q[1] .sum_lutc_input = "qfbk";
defparam \scdp|k0l|q[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y11_N5
maxv_lcell \scctrl|ldk|q[1] (
// Equation(s):
// \scctrl|ldk|q [1] = DFFEAS((\scctrl|cKey.K0h~regout  & (!\rst~combout  & (\dk|de_hex~2_combout  & \scctrl|cState.LDK~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\scctrl|cKey.K0h~regout ),
	.datab(\rst~combout ),
	.datac(\dk|de_hex~2_combout ),
	.datad(\scctrl|cState.LDK~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|ldk|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|ldk|q[1] .lut_mask = "2000";
defparam \scctrl|ldk|q[1] .operation_mode = "normal";
defparam \scctrl|ldk|q[1] .output_mode = "reg_only";
defparam \scctrl|ldk|q[1] .register_cascade_mode = "off";
defparam \scctrl|ldk|q[1] .sum_lutc_input = "datac";
defparam \scctrl|ldk|q[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y11_N8
maxv_lcell \scdp|k0h|q[1]~0 (
// Equation(s):
// \scdp|k0h|q[1]~0_combout  = ((\rst~combout ) # ((\scctrl|ldk|q [1] & \scdp|rddataDV|q [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\scctrl|ldk|q [1]),
	.datad(\scdp|rddataDV|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|k0h|q[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k0h|q[1]~0 .lut_mask = "fccc";
defparam \scdp|k0h|q[1]~0 .operation_mode = "normal";
defparam \scdp|k0h|q[1]~0 .output_mode = "comb_only";
defparam \scdp|k0h|q[1]~0 .register_cascade_mode = "off";
defparam \scdp|k0h|q[1]~0 .sum_lutc_input = "datac";
defparam \scdp|k0h|q[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N8
maxv_lcell \scdp|k0h|q[1] (
// Equation(s):
// \scdp|comb~17  = (\scctrl|Selector38~0_combout  & ((\scdp|comb~16  & (E9_q[1])) # (!\scdp|comb~16  & ((\scdp|lfsrInst|lfsr|q [5]))))) # (!\scctrl|Selector38~0_combout  & (\scdp|comb~16 ))
// \scdp|k0h|q [1] = DFFEAS(\scdp|comb~17 , GLOBAL(\clk~combout ), VCC, , \scdp|k0h|q[1]~0_combout , \scdp|k1l|q~2 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scctrl|Selector38~0_combout ),
	.datab(\scdp|comb~16 ),
	.datac(\scdp|k1l|q~2 ),
	.datad(\scdp|lfsrInst|lfsr|q [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k0h|q[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~17 ),
	.regout(\scdp|k0h|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k0h|q[1] .lut_mask = "e6c4";
defparam \scdp|k0h|q[1] .operation_mode = "normal";
defparam \scdp|k0h|q[1] .output_mode = "reg_and_comb";
defparam \scdp|k0h|q[1] .register_cascade_mode = "off";
defparam \scdp|k0h|q[1] .sum_lutc_input = "qfbk";
defparam \scdp|k0h|q[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N6
maxv_lcell \scdp|comb~31 (
// Equation(s):
// \scdp|comb~31_combout  = (!\scctrl|cKey.K0h~regout  & (\scctrl|cKey.K0l~regout  & ((\scctrl|cState.PTK~regout ) # (\scctrl|cState.PTLFSR~regout ))))

	.clk(gnd),
	.dataa(\scctrl|cKey.K0h~regout ),
	.datab(\scctrl|cKey.K0l~regout ),
	.datac(\scctrl|cState.PTK~regout ),
	.datad(\scctrl|cState.PTLFSR~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|comb~31 .lut_mask = "4440";
defparam \scdp|comb~31 .operation_mode = "normal";
defparam \scdp|comb~31 .output_mode = "comb_only";
defparam \scdp|comb~31 .register_cascade_mode = "off";
defparam \scdp|comb~31 .sum_lutc_input = "datac";
defparam \scdp|comb~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y12_N9
maxv_lcell \scdp|a2b|WideOr0~0 (
// Equation(s):
// \scdp|a2b|WideOr0~0_combout  = (!\bu_rx_data~combout [4] & ((\bu_rx_data~combout [2] & ((!\bu_rx_data~combout [1]) # (!\bu_rx_data~combout [0]))) # (!\bu_rx_data~combout [2] & ((\bu_rx_data~combout [0]) # (\bu_rx_data~combout [1])))))

	.clk(gnd),
	.dataa(\bu_rx_data~combout [2]),
	.datab(\bu_rx_data~combout [0]),
	.datac(\bu_rx_data~combout [4]),
	.datad(\bu_rx_data~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|a2b|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|a2b|WideOr0~0 .lut_mask = "070e";
defparam \scdp|a2b|WideOr0~0 .operation_mode = "normal";
defparam \scdp|a2b|WideOr0~0 .output_mode = "comb_only";
defparam \scdp|a2b|WideOr0~0 .register_cascade_mode = "off";
defparam \scdp|a2b|WideOr0~0 .sum_lutc_input = "datac";
defparam \scdp|a2b|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y12_N7
maxv_lcell \scdp|u0|q~0 (
// Equation(s):
// \scdp|u0|q~0_combout  = (\bu_rx_data~combout [6] & (\scdp|a2b|WideOr0~0_combout  & (!\bu_rx_data~combout [7] & \bu_rx_data~combout [5])))

	.clk(gnd),
	.dataa(\bu_rx_data~combout [6]),
	.datab(\scdp|a2b|WideOr0~0_combout ),
	.datac(\bu_rx_data~combout [7]),
	.datad(\bu_rx_data~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|u0|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|u0|q~0 .lut_mask = "0800";
defparam \scdp|u0|q~0 .operation_mode = "normal";
defparam \scdp|u0|q~0 .output_mode = "comb_only";
defparam \scdp|u0|q~0 .register_cascade_mode = "off";
defparam \scdp|u0|q~0 .sum_lutc_input = "datac";
defparam \scdp|u0|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y11_N6
maxv_lcell \scdp|u1|q[3] (
// Equation(s):
// \scdp|u0|q~1  = ((!\rst~combout  & ((\bu_rx_data~combout [3]) # (\scdp|u0|q~0_combout ))))
// \scdp|u1|q [3] = DFFEAS(\scdp|u0|q~1 , GLOBAL(\clk~combout ), VCC, , \scdp|u1|q[3]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\bu_rx_data~combout [3]),
	.datad(\scdp|u0|q~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scdp|u1|q[3]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|u0|q~1 ),
	.regout(\scdp|u1|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|u1|q[3] .lut_mask = "3330";
defparam \scdp|u1|q[3] .operation_mode = "normal";
defparam \scdp|u1|q[3] .output_mode = "reg_and_comb";
defparam \scdp|u1|q[3] .register_cascade_mode = "off";
defparam \scdp|u1|q[3] .sum_lutc_input = "datac";
defparam \scdp|u1|q[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y11_N0
maxv_lcell \scdp|rxdataD|q[3] (
// Equation(s):
// \scdp|k0l|q~1  = (!\rst~combout  & (((E6_q[3]))))

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(vcc),
	.datac(\scdp|u0|q~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|k0l|q~1 ),
	.regout(\scdp|rxdataD|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|rxdataD|q[3] .lut_mask = "5050";
defparam \scdp|rxdataD|q[3] .operation_mode = "normal";
defparam \scdp|rxdataD|q[3] .output_mode = "comb_only";
defparam \scdp|rxdataD|q[3] .register_cascade_mode = "off";
defparam \scdp|rxdataD|q[3] .sum_lutc_input = "qfbk";
defparam \scdp|rxdataD|q[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N6
maxv_lcell \scdp|k0l|q[3] (
// Equation(s):
// \scdp|comb~32  = (\scdp|comb~31_combout  & ((\scctrl|Selector13~0_combout  & (E8_q[3])) # (!\scctrl|Selector13~0_combout  & ((\scdp|lfsrInst|lfsr|q [3])))))
// \scdp|k0l|q [3] = DFFEAS(\scdp|comb~32 , GLOBAL(\clk~combout ), VCC, , \scdp|k0l|q[1]~0_combout , \scdp|k0l|q~1 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scctrl|Selector13~0_combout ),
	.datab(\scdp|comb~31_combout ),
	.datac(\scdp|k0l|q~1 ),
	.datad(\scdp|lfsrInst|lfsr|q [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k0l|q[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~32 ),
	.regout(\scdp|k0l|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k0l|q[3] .lut_mask = "c480";
defparam \scdp|k0l|q[3] .operation_mode = "normal";
defparam \scdp|k0l|q[3] .output_mode = "reg_and_comb";
defparam \scdp|k0l|q[3] .register_cascade_mode = "off";
defparam \scdp|k0l|q[3] .sum_lutc_input = "qfbk";
defparam \scdp|k0l|q[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y10_N0
maxv_lcell \scdp|lfsrInst|lfsr|q[3] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [3] = DFFEAS((\scctrl|Selector30~1_combout  & (\scdp|k0l|q [3])) # (!\scctrl|Selector30~1_combout  & ((\scctrl|Selector30~3_combout  & (\scdp|k0l|q [3])) # (!\scctrl|Selector30~3_combout  & ((\scdp|lfsrInst|lfsr|q [2]))))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scctrl|Selector30~1_combout ),
	.datab(\scdp|k0l|q [3]),
	.datac(\scdp|lfsrInst|lfsr|q [2]),
	.datad(\scctrl|Selector30~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[3] .lut_mask = "ccd8";
defparam \scdp|lfsrInst|lfsr|q[3] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[3] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[3] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[3] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y12_N3
maxv_lcell \scdp|u1|q~0 (
// Equation(s):
// \scdp|u1|q~0_combout  = (\bu_rx_data~combout [5] & ((\bu_rx_data~combout [1] & ((!\bu_rx_data~combout [2]) # (!\bu_rx_data~combout [0]))) # (!\bu_rx_data~combout [1] & ((\bu_rx_data~combout [0]) # (\bu_rx_data~combout [2])))))

	.clk(gnd),
	.dataa(\bu_rx_data~combout [1]),
	.datab(\bu_rx_data~combout [0]),
	.datac(\bu_rx_data~combout [2]),
	.datad(\bu_rx_data~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|u1|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|u1|q~0 .lut_mask = "7e00";
defparam \scdp|u1|q~0 .operation_mode = "normal";
defparam \scdp|u1|q~0 .output_mode = "comb_only";
defparam \scdp|u1|q~0 .register_cascade_mode = "off";
defparam \scdp|u1|q~0 .sum_lutc_input = "datac";
defparam \scdp|u1|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y12_N5
maxv_lcell \scdp|u1|q~1 (
// Equation(s):
// \scdp|u1|q~1_combout  = (!\rst~combout  & (\bu_rx_data~combout [0] $ (((\dk|de_bigE~0_combout  & \scdp|u1|q~0_combout )))))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\bu_rx_data~combout [0]),
	.datac(\dk|de_bigE~0_combout ),
	.datad(\scdp|u1|q~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|u1|q~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|u1|q~1 .lut_mask = "1444";
defparam \scdp|u1|q~1 .operation_mode = "normal";
defparam \scdp|u1|q~1 .output_mode = "comb_only";
defparam \scdp|u1|q~1 .register_cascade_mode = "off";
defparam \scdp|u1|q~1 .sum_lutc_input = "datac";
defparam \scdp|u1|q~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y11_N4
maxv_lcell \scdp|rxdataD|q[0] (
// Equation(s):
// \scdp|k1l|q~3  = (!\rst~combout  & (((E6_q[0]))))

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(vcc),
	.datac(\scdp|u1|q~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|k1l|q~3 ),
	.regout(\scdp|rxdataD|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|rxdataD|q[0] .lut_mask = "5050";
defparam \scdp|rxdataD|q[0] .operation_mode = "normal";
defparam \scdp|rxdataD|q[0] .output_mode = "comb_only";
defparam \scdp|rxdataD|q[0] .register_cascade_mode = "off";
defparam \scdp|rxdataD|q[0] .sum_lutc_input = "qfbk";
defparam \scdp|rxdataD|q[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N7
maxv_lcell \scctrl|ldk|q[4] (
// Equation(s):
// \scctrl|ldk|q [4] = DFFEAS((\scctrl|cState.LDK~regout  & (!\rst~combout  & (\scctrl|cKey.K2l~regout  & \dk|de_hex~2_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\scctrl|cState.LDK~regout ),
	.datab(\rst~combout ),
	.datac(\scctrl|cKey.K2l~regout ),
	.datad(\dk|de_hex~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|ldk|q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|ldk|q[4] .lut_mask = "2000";
defparam \scctrl|ldk|q[4] .operation_mode = "normal";
defparam \scctrl|ldk|q[4] .output_mode = "reg_only";
defparam \scctrl|ldk|q[4] .register_cascade_mode = "off";
defparam \scctrl|ldk|q[4] .sum_lutc_input = "datac";
defparam \scctrl|ldk|q[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N3
maxv_lcell \scdp|k2l|q[1]~0 (
// Equation(s):
// \scdp|k2l|q[1]~0_combout  = ((\rst~combout ) # ((\scctrl|ldk|q [4] & \scdp|rddataDV|q [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\scctrl|ldk|q [4]),
	.datad(\scdp|rddataDV|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|k2l|q[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k2l|q[1]~0 .lut_mask = "fccc";
defparam \scdp|k2l|q[1]~0 .operation_mode = "normal";
defparam \scdp|k2l|q[1]~0 .output_mode = "comb_only";
defparam \scdp|k2l|q[1]~0 .register_cascade_mode = "off";
defparam \scdp|k2l|q[1]~0 .sum_lutc_input = "datac";
defparam \scdp|k2l|q[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N4
maxv_lcell \scdp|k2l|q[0] (
// Equation(s):
// \scdp|k2l|q [0] = DFFEAS((((\scdp|k1l|q~3 ))), GLOBAL(\clk~combout ), VCC, , \scdp|k2l|q[1]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\scdp|k1l|q~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scdp|k2l|q[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|k2l|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k2l|q[0] .lut_mask = "ff00";
defparam \scdp|k2l|q[0] .operation_mode = "normal";
defparam \scdp|k2l|q[0] .output_mode = "reg_only";
defparam \scdp|k2l|q[0] .register_cascade_mode = "off";
defparam \scdp|k2l|q[0] .sum_lutc_input = "datac";
defparam \scdp|k2l|q[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N0
maxv_lcell \scctrl|Selector35~0 (
// Equation(s):
// \scctrl|Selector35~0_combout  = ((\scctrl|cKey.K2l~regout  & ((\scctrl|cState.PTLFSR~regout ) # (\scctrl|cState.PTK~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\scctrl|cState.PTLFSR~regout ),
	.datac(\scctrl|cState.PTK~regout ),
	.datad(\scctrl|cKey.K2l~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|Selector35~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|Selector35~0 .lut_mask = "fc00";
defparam \scctrl|Selector35~0 .operation_mode = "normal";
defparam \scctrl|Selector35~0 .output_mode = "comb_only";
defparam \scctrl|Selector35~0 .register_cascade_mode = "off";
defparam \scctrl|Selector35~0 .sum_lutc_input = "datac";
defparam \scctrl|Selector35~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N1
maxv_lcell \scdp|comb~7 (
// Equation(s):
// \scdp|comb~7_combout  = (!\scctrl|WideOr14~0_combout  & ((\scctrl|cKey.K1l~regout  & ((\scctrl|Selector13~0_combout ))) # (!\scctrl|cKey.K1l~regout  & (\scctrl|cKey.K1h~regout ))))

	.clk(gnd),
	.dataa(\scctrl|cKey.K1l~regout ),
	.datab(\scctrl|cKey.K1h~regout ),
	.datac(\scctrl|WideOr14~0_combout ),
	.datad(\scctrl|Selector13~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|comb~7 .lut_mask = "0e04";
defparam \scdp|comb~7 .operation_mode = "normal";
defparam \scdp|comb~7 .output_mode = "comb_only";
defparam \scdp|comb~7 .register_cascade_mode = "off";
defparam \scdp|comb~7 .sum_lutc_input = "datac";
defparam \scdp|comb~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N2
maxv_lcell \scdp|k0h|q[0] (
// Equation(s):
// \scdp|comb~40  = (\scctrl|Selector38~0_combout  & ((\scdp|comb~39_combout  & ((E9_q[0]))) # (!\scdp|comb~39_combout  & (\scdp|lfsrInst|lfsr|q [4])))) # (!\scctrl|Selector38~0_combout  & (((\scdp|comb~39_combout ))))
// \scdp|k0h|q [0] = DFFEAS(\scdp|comb~40 , GLOBAL(\clk~combout ), VCC, , \scdp|k0h|q[1]~0_combout , \scdp|k1l|q~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scctrl|Selector38~0_combout ),
	.datab(\scdp|lfsrInst|lfsr|q [4]),
	.datac(\scdp|k1l|q~3 ),
	.datad(\scdp|comb~39_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k0h|q[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~40 ),
	.regout(\scdp|k0h|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k0h|q[0] .lut_mask = "f588";
defparam \scdp|k0h|q[0] .operation_mode = "normal";
defparam \scdp|k0h|q[0] .output_mode = "reg_and_comb";
defparam \scdp|k0h|q[0] .register_cascade_mode = "off";
defparam \scdp|k0h|q[0] .sum_lutc_input = "qfbk";
defparam \scdp|k0h|q[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N9
maxv_lcell \scdp|comb~5 (
// Equation(s):
// \scdp|comb~5_combout  = (((\scctrl|cKey.K0l~regout ) # (\scctrl|cKey.K0h~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\scctrl|cKey.K0l~regout ),
	.datad(\scctrl|cKey.K0h~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|comb~5 .lut_mask = "fff0";
defparam \scdp|comb~5 .operation_mode = "normal";
defparam \scdp|comb~5 .output_mode = "comb_only";
defparam \scdp|comb~5 .register_cascade_mode = "off";
defparam \scdp|comb~5 .sum_lutc_input = "datac";
defparam \scdp|comb~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N7
maxv_lcell \scdp|comb~6 (
// Equation(s):
// \scdp|comb~6_combout  = (!\scctrl|cKey.K1l~regout  & (!\scctrl|WideOr14~0_combout  & ((\scctrl|cKey.K1h~regout ) # (\scdp|comb~5_combout ))))

	.clk(gnd),
	.dataa(\scctrl|cKey.K1l~regout ),
	.datab(\scctrl|cKey.K1h~regout ),
	.datac(\scctrl|WideOr14~0_combout ),
	.datad(\scdp|comb~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|comb~6 .lut_mask = "0504";
defparam \scdp|comb~6 .operation_mode = "normal";
defparam \scdp|comb~6 .output_mode = "comb_only";
defparam \scdp|comb~6 .register_cascade_mode = "off";
defparam \scdp|comb~6 .sum_lutc_input = "datac";
defparam \scdp|comb~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y11_N1
maxv_lcell \scdp|comb~41 (
// Equation(s):
// \scdp|comb~41_combout  = (\scdp|comb~7_combout  & (((\scdp|lfsrInst|lfsr|q [12]) # (!\scdp|comb~6_combout )))) # (!\scdp|comb~7_combout  & (\scdp|comb~40  & ((\scdp|comb~6_combout ))))

	.clk(gnd),
	.dataa(\scdp|comb~7_combout ),
	.datab(\scdp|comb~40 ),
	.datac(\scdp|lfsrInst|lfsr|q [12]),
	.datad(\scdp|comb~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|comb~41 .lut_mask = "e4aa";
defparam \scdp|comb~41 .operation_mode = "normal";
defparam \scdp|comb~41 .output_mode = "comb_only";
defparam \scdp|comb~41 .register_cascade_mode = "off";
defparam \scdp|comb~41 .sum_lutc_input = "datac";
defparam \scdp|comb~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y11_N4
maxv_lcell \scctrl|Selector37~0 (
// Equation(s):
// \scctrl|Selector37~0_combout  = ((\scctrl|cKey.K1l~regout  & ((\scctrl|cState.PTLFSR~regout ) # (\scctrl|cState.PTK~regout ))))

	.clk(gnd),
	.dataa(\scctrl|cState.PTLFSR~regout ),
	.datab(vcc),
	.datac(\scctrl|cKey.K1l~regout ),
	.datad(\scctrl|cState.PTK~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|Selector37~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|Selector37~0 .lut_mask = "f0a0";
defparam \scctrl|Selector37~0 .operation_mode = "normal";
defparam \scctrl|Selector37~0 .output_mode = "comb_only";
defparam \scctrl|Selector37~0 .register_cascade_mode = "off";
defparam \scctrl|Selector37~0 .sum_lutc_input = "datac";
defparam \scctrl|Selector37~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y11_N1
maxv_lcell \scctrl|ldk|q[2] (
// Equation(s):
// \scctrl|ldk|q [2] = DFFEAS((\dk|de_hex~2_combout  & (!\rst~combout  & (\scctrl|cKey.K1l~regout  & \scctrl|cState.LDK~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\dk|de_hex~2_combout ),
	.datab(\rst~combout ),
	.datac(\scctrl|cKey.K1l~regout ),
	.datad(\scctrl|cState.LDK~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|ldk|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|ldk|q[2] .lut_mask = "2000";
defparam \scctrl|ldk|q[2] .operation_mode = "normal";
defparam \scctrl|ldk|q[2] .output_mode = "reg_only";
defparam \scctrl|ldk|q[2] .register_cascade_mode = "off";
defparam \scctrl|ldk|q[2] .sum_lutc_input = "datac";
defparam \scctrl|ldk|q[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y11_N6
maxv_lcell \scdp|k1l|q[2]~1 (
// Equation(s):
// \scdp|k1l|q[2]~1_combout  = ((\rst~combout ) # ((\scdp|rddataDV|q [0] & \scctrl|ldk|q [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\scdp|rddataDV|q [0]),
	.datad(\scctrl|ldk|q [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|k1l|q[2]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k1l|q[2]~1 .lut_mask = "fccc";
defparam \scdp|k1l|q[2]~1 .operation_mode = "normal";
defparam \scdp|k1l|q[2]~1 .output_mode = "comb_only";
defparam \scdp|k1l|q[2]~1 .register_cascade_mode = "off";
defparam \scdp|k1l|q[2]~1 .sum_lutc_input = "datac";
defparam \scdp|k1l|q[2]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y11_N8
maxv_lcell \scdp|k1l|q[0] (
// Equation(s):
// \scdp|comb~42  = (\scdp|comb~41_combout  & (((E10_q[0]) # (!\scctrl|Selector37~0_combout )))) # (!\scdp|comb~41_combout  & (\scdp|lfsrInst|lfsr|q [8] & ((\scctrl|Selector37~0_combout ))))
// \scdp|k1l|q [0] = DFFEAS(\scdp|comb~42 , GLOBAL(\clk~combout ), VCC, , \scdp|k1l|q[2]~1_combout , \scdp|k1l|q~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scdp|lfsrInst|lfsr|q [8]),
	.datab(\scdp|comb~41_combout ),
	.datac(\scdp|k1l|q~3 ),
	.datad(\scctrl|Selector37~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k1l|q[2]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~42 ),
	.regout(\scdp|k1l|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k1l|q[0] .lut_mask = "e2cc";
defparam \scdp|k1l|q[0] .operation_mode = "normal";
defparam \scdp|k1l|q[0] .output_mode = "reg_and_comb";
defparam \scdp|k1l|q[0] .register_cascade_mode = "off";
defparam \scdp|k1l|q[0] .sum_lutc_input = "qfbk";
defparam \scdp|k1l|q[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N9
maxv_lcell \scdp|lfsrInst|lfsr|q[8] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [8] = DFFEAS((\scctrl|Selector30~1_combout  & (\scdp|k1l|q [0])) # (!\scctrl|Selector30~1_combout  & ((\scctrl|Selector30~3_combout  & (\scdp|k1l|q [0])) # (!\scctrl|Selector30~3_combout  & ((\scdp|lfsrInst|lfsr|q [7]))))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scctrl|Selector30~1_combout ),
	.datab(\scdp|k1l|q [0]),
	.datac(\scdp|lfsrInst|lfsr|q [7]),
	.datad(\scctrl|Selector30~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[8] .lut_mask = "ccd8";
defparam \scdp|lfsrInst|lfsr|q[8] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[8] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[8] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[8] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N9
maxv_lcell \scdp|k0h|q[2] (
// Equation(s):
// \scdp|comb~4  = (\scctrl|Selector38~0_combout  & ((\scdp|comb~3  & ((E9_q[2]))) # (!\scdp|comb~3  & (\scdp|lfsrInst|lfsr|q [6])))) # (!\scctrl|Selector38~0_combout  & (((\scdp|comb~3 ))))
// \scdp|k0h|q [2] = DFFEAS(\scdp|comb~4 , GLOBAL(\clk~combout ), VCC, , \scdp|k0h|q[1]~0_combout , \scdp|k1l|q~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scctrl|Selector38~0_combout ),
	.datab(\scdp|lfsrInst|lfsr|q [6]),
	.datac(\scdp|k1l|q~0 ),
	.datad(\scdp|comb~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k0h|q[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~4 ),
	.regout(\scdp|k0h|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k0h|q[2] .lut_mask = "f588";
defparam \scdp|k0h|q[2] .operation_mode = "normal";
defparam \scdp|k0h|q[2] .output_mode = "reg_and_comb";
defparam \scdp|k0h|q[2] .register_cascade_mode = "off";
defparam \scdp|k0h|q[2] .sum_lutc_input = "qfbk";
defparam \scdp|k0h|q[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y11_N2
maxv_lcell \scdp|comb~8 (
// Equation(s):
// \scdp|comb~8_combout  = (\scdp|comb~7_combout  & (((\scdp|lfsrInst|lfsr|q [14]) # (!\scdp|comb~6_combout )))) # (!\scdp|comb~7_combout  & (\scdp|comb~4  & ((\scdp|comb~6_combout ))))

	.clk(gnd),
	.dataa(\scdp|comb~7_combout ),
	.datab(\scdp|comb~4 ),
	.datac(\scdp|lfsrInst|lfsr|q [14]),
	.datad(\scdp|comb~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|comb~8 .lut_mask = "e4aa";
defparam \scdp|comb~8 .operation_mode = "normal";
defparam \scdp|comb~8 .output_mode = "comb_only";
defparam \scdp|comb~8 .register_cascade_mode = "off";
defparam \scdp|comb~8 .sum_lutc_input = "datac";
defparam \scdp|comb~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y11_N3
maxv_lcell \scdp|k1l|q[2] (
// Equation(s):
// \scdp|comb~9  = (\scctrl|Selector37~0_combout  & ((\scdp|comb~8_combout  & ((E10_q[2]))) # (!\scdp|comb~8_combout  & (\scdp|lfsrInst|lfsr|q [10])))) # (!\scctrl|Selector37~0_combout  & (((\scdp|comb~8_combout ))))
// \scdp|k1l|q [2] = DFFEAS(\scdp|comb~9 , GLOBAL(\clk~combout ), VCC, , \scdp|k1l|q[2]~1_combout , \scdp|k1l|q~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scdp|lfsrInst|lfsr|q [10]),
	.datab(\scctrl|Selector37~0_combout ),
	.datac(\scdp|k1l|q~0 ),
	.datad(\scdp|comb~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k1l|q[2]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~9 ),
	.regout(\scdp|k1l|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k1l|q[2] .lut_mask = "f388";
defparam \scdp|k1l|q[2] .operation_mode = "normal";
defparam \scdp|k1l|q[2] .output_mode = "reg_and_comb";
defparam \scdp|k1l|q[2] .register_cascade_mode = "off";
defparam \scdp|k1l|q[2] .sum_lutc_input = "qfbk";
defparam \scdp|k1l|q[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N0
maxv_lcell \scdp|comb~2 (
// Equation(s):
// \scdp|comb~2_combout  = (!\scctrl|WideOr14~0_combout  & (\scctrl|Selector13~0_combout  & ((\scctrl|cKey.K2l~regout ) # (\scctrl|cKey.K1h~regout ))))

	.clk(gnd),
	.dataa(\scctrl|cKey.K2l~regout ),
	.datab(\scctrl|cKey.K1h~regout ),
	.datac(\scctrl|WideOr14~0_combout ),
	.datad(\scctrl|Selector13~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|comb~2 .lut_mask = "0e00";
defparam \scdp|comb~2 .operation_mode = "normal";
defparam \scdp|comb~2 .output_mode = "comb_only";
defparam \scdp|comb~2 .register_cascade_mode = "off";
defparam \scdp|comb~2 .sum_lutc_input = "datac";
defparam \scdp|comb~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N8
maxv_lcell \scdp|k2l|q[1] (
// Equation(s):
// \scdp|k2l|q [1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \scdp|k2l|q[1]~0_combout , \scdp|k1l|q~2 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\scdp|k1l|q~2 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k2l|q[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|k2l|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k2l|q[1] .lut_mask = "0000";
defparam \scdp|k2l|q[1] .operation_mode = "normal";
defparam \scdp|k2l|q[1] .output_mode = "reg_only";
defparam \scdp|k2l|q[1] .register_cascade_mode = "off";
defparam \scdp|k2l|q[1] .sum_lutc_input = "datac";
defparam \scdp|k2l|q[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N1
maxv_lcell \scdp|lfsrInst|lfsr|q[17] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [17] = DFFEAS((\scctrl|Selector30~3_combout  & (((\scdp|k2l|q [1])))) # (!\scctrl|Selector30~3_combout  & ((\scctrl|Selector30~1_combout  & ((\scdp|k2l|q [1]))) # (!\scctrl|Selector30~1_combout  & (\scdp|lfsrInst|lfsr|q [16])))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scdp|lfsrInst|lfsr|q [16]),
	.datab(\scdp|k2l|q [1]),
	.datac(\scctrl|Selector30~3_combout ),
	.datad(\scctrl|Selector30~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[17] .lut_mask = "ccca";
defparam \scdp|lfsrInst|lfsr|q[17] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[17] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[17] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[17] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y11_N5
maxv_lcell \scdp|k1l|q[1] (
// Equation(s):
// \scdp|comb~19  = (\scdp|comb~18_combout  & (((E10_q[1])) # (!\scctrl|Selector37~0_combout ))) # (!\scdp|comb~18_combout  & (\scctrl|Selector37~0_combout  & ((\scdp|lfsrInst|lfsr|q [9]))))
// \scdp|k1l|q [1] = DFFEAS(\scdp|comb~19 , GLOBAL(\clk~combout ), VCC, , \scdp|k1l|q[2]~1_combout , \scdp|k1l|q~2 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scdp|comb~18_combout ),
	.datab(\scctrl|Selector37~0_combout ),
	.datac(\scdp|k1l|q~2 ),
	.datad(\scdp|lfsrInst|lfsr|q [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k1l|q[2]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~19 ),
	.regout(\scdp|k1l|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k1l|q[1] .lut_mask = "e6a2";
defparam \scdp|k1l|q[1] .operation_mode = "normal";
defparam \scdp|k1l|q[1] .output_mode = "reg_and_comb";
defparam \scdp|k1l|q[1] .register_cascade_mode = "off";
defparam \scdp|k1l|q[1] .sum_lutc_input = "qfbk";
defparam \scdp|k1l|q[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N1
maxv_lcell \scdp|comb~20 (
// Equation(s):
// \scdp|comb~20_combout  = (\scctrl|Selector35~0_combout  & ((\scdp|lfsrInst|lfsr|q [17]) # ((\scdp|comb~2_combout )))) # (!\scctrl|Selector35~0_combout  & (((\scdp|comb~19  & !\scdp|comb~2_combout ))))

	.clk(gnd),
	.dataa(\scctrl|Selector35~0_combout ),
	.datab(\scdp|lfsrInst|lfsr|q [17]),
	.datac(\scdp|comb~19 ),
	.datad(\scdp|comb~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|comb~20 .lut_mask = "aad8";
defparam \scdp|comb~20 .operation_mode = "normal";
defparam \scdp|comb~20 .output_mode = "comb_only";
defparam \scdp|comb~20 .register_cascade_mode = "off";
defparam \scdp|comb~20 .sum_lutc_input = "datac";
defparam \scdp|comb~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y11_N4
maxv_lcell \scctrl|ldk|q[3] (
// Equation(s):
// \scctrl|ldk|q [3] = DFFEAS((\scctrl|cKey.K1h~regout  & (!\rst~combout  & (\dk|de_hex~2_combout  & \scctrl|cState.LDK~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\scctrl|cKey.K1h~regout ),
	.datab(\rst~combout ),
	.datac(\dk|de_hex~2_combout ),
	.datad(\scctrl|cState.LDK~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|ldk|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|ldk|q[3] .lut_mask = "2000";
defparam \scctrl|ldk|q[3] .operation_mode = "normal";
defparam \scctrl|ldk|q[3] .output_mode = "reg_only";
defparam \scctrl|ldk|q[3] .register_cascade_mode = "off";
defparam \scctrl|ldk|q[3] .sum_lutc_input = "datac";
defparam \scctrl|ldk|q[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y11_N9
maxv_lcell \scdp|k1h|q[3]~0 (
// Equation(s):
// \scdp|k1h|q[3]~0_combout  = ((\rst~combout ) # ((\scdp|rddataDV|q [0] & \scctrl|ldk|q [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\scdp|rddataDV|q [0]),
	.datad(\scctrl|ldk|q [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|k1h|q[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k1h|q[3]~0 .lut_mask = "fccc";
defparam \scdp|k1h|q[3]~0 .operation_mode = "normal";
defparam \scdp|k1h|q[3]~0 .output_mode = "comb_only";
defparam \scdp|k1h|q[3]~0 .register_cascade_mode = "off";
defparam \scdp|k1h|q[3]~0 .sum_lutc_input = "datac";
defparam \scdp|k1h|q[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N7
maxv_lcell \scdp|k1h|q[1] (
// Equation(s):
// \scdp|comb~21  = (\scdp|comb~2_combout  & ((\scdp|comb~20_combout  & (\scdp|k2l|q [1])) # (!\scdp|comb~20_combout  & ((E11_q[1]))))) # (!\scdp|comb~2_combout  & (((\scdp|comb~20_combout ))))
// \scdp|k1h|q [1] = DFFEAS(\scdp|comb~21 , GLOBAL(\clk~combout ), VCC, , \scdp|k1h|q[3]~0_combout , \scdp|k1l|q~2 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scdp|comb~2_combout ),
	.datab(\scdp|k2l|q [1]),
	.datac(\scdp|k1l|q~2 ),
	.datad(\scdp|comb~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k1h|q[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~21 ),
	.regout(\scdp|k1h|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k1h|q[1] .lut_mask = "dda0";
defparam \scdp|k1h|q[1] .operation_mode = "normal";
defparam \scdp|k1h|q[1] .output_mode = "reg_and_comb";
defparam \scdp|k1h|q[1] .register_cascade_mode = "off";
defparam \scdp|k1h|q[1] .sum_lutc_input = "qfbk";
defparam \scdp|k1h|q[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N4
maxv_lcell \scdp|lfsrInst|lfsr|q[13] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [13] = DFFEAS((\scctrl|Selector30~3_combout  & (\scdp|k1h|q [1])) # (!\scctrl|Selector30~3_combout  & ((\scctrl|Selector30~1_combout  & (\scdp|k1h|q [1])) # (!\scctrl|Selector30~1_combout  & ((\scdp|lfsrInst|lfsr|q [12]))))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scdp|k1h|q [1]),
	.datab(\scdp|lfsrInst|lfsr|q [12]),
	.datac(\scctrl|Selector30~3_combout ),
	.datad(\scctrl|Selector30~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[13] .lut_mask = "aaac";
defparam \scdp|lfsrInst|lfsr|q[13] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[13] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[13] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[13] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y11_N6
maxv_lcell \scdp|comb~18 (
// Equation(s):
// \scdp|comb~18_combout  = (\scdp|comb~7_combout  & (((\scdp|lfsrInst|lfsr|q [13]) # (!\scdp|comb~6_combout )))) # (!\scdp|comb~7_combout  & (\scdp|comb~17  & ((\scdp|comb~6_combout ))))

	.clk(gnd),
	.dataa(\scdp|comb~7_combout ),
	.datab(\scdp|comb~17 ),
	.datac(\scdp|lfsrInst|lfsr|q [13]),
	.datad(\scdp|comb~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|comb~18 .lut_mask = "e4aa";
defparam \scdp|comb~18 .operation_mode = "normal";
defparam \scdp|comb~18 .output_mode = "comb_only";
defparam \scdp|comb~18 .register_cascade_mode = "off";
defparam \scdp|comb~18 .sum_lutc_input = "datac";
defparam \scdp|comb~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N7
maxv_lcell \scdp|lfsrInst|lfsr|q[9] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [9] = DFFEAS((\scctrl|Selector30~1_combout  & (((\scdp|k1l|q [1])))) # (!\scctrl|Selector30~1_combout  & ((\scctrl|Selector30~3_combout  & ((\scdp|k1l|q [1]))) # (!\scctrl|Selector30~3_combout  & (\scdp|lfsrInst|lfsr|q [8])))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scdp|lfsrInst|lfsr|q [8]),
	.datab(\scctrl|Selector30~1_combout ),
	.datac(\scctrl|Selector30~3_combout ),
	.datad(\scdp|k1l|q [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[9] .lut_mask = "fe02";
defparam \scdp|lfsrInst|lfsr|q[9] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[9] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[9] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[9] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N2
maxv_lcell \scdp|lfsrInst|lfsr|q[10] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [10] = DFFEAS((\scctrl|Selector30~1_combout  & (\scdp|k1l|q [2])) # (!\scctrl|Selector30~1_combout  & ((\scctrl|Selector30~3_combout  & (\scdp|k1l|q [2])) # (!\scctrl|Selector30~3_combout  & ((\scdp|lfsrInst|lfsr|q [9]))))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scdp|k1l|q [2]),
	.datab(\scdp|lfsrInst|lfsr|q [9]),
	.datac(\scctrl|Selector30~1_combout ),
	.datad(\scctrl|Selector30~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[10] .lut_mask = "aaac";
defparam \scdp|lfsrInst|lfsr|q[10] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[10] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[10] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[10] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N2
maxv_lcell \scdp|k1h|q[2] (
// Equation(s):
// \scdp|comb~10  = (\scctrl|Selector35~0_combout  & (((\scdp|comb~2_combout )))) # (!\scctrl|Selector35~0_combout  & ((\scdp|comb~2_combout  & ((E11_q[2]))) # (!\scdp|comb~2_combout  & (\scdp|comb~9 ))))
// \scdp|k1h|q [2] = DFFEAS(\scdp|comb~10 , GLOBAL(\clk~combout ), VCC, , \scdp|k1h|q[3]~0_combout , \scdp|k1l|q~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scctrl|Selector35~0_combout ),
	.datab(\scdp|comb~9 ),
	.datac(\scdp|k1l|q~0 ),
	.datad(\scdp|comb~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k1h|q[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~10 ),
	.regout(\scdp|k1h|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k1h|q[2] .lut_mask = "fa44";
defparam \scdp|k1h|q[2] .operation_mode = "normal";
defparam \scdp|k1h|q[2] .output_mode = "reg_and_comb";
defparam \scdp|k1h|q[2] .register_cascade_mode = "off";
defparam \scdp|k1h|q[2] .sum_lutc_input = "qfbk";
defparam \scdp|k1h|q[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N3
maxv_lcell \scdp|lfsrInst|lfsr|q[14] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [14] = DFFEAS((\scctrl|Selector30~1_combout  & (\scdp|k1h|q [2])) # (!\scctrl|Selector30~1_combout  & ((\scctrl|Selector30~3_combout  & (\scdp|k1h|q [2])) # (!\scctrl|Selector30~3_combout  & ((\scdp|lfsrInst|lfsr|q [13]))))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scdp|k1h|q [2]),
	.datab(\scdp|lfsrInst|lfsr|q [13]),
	.datac(\scctrl|Selector30~1_combout ),
	.datad(\scctrl|Selector30~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[14] .lut_mask = "aaac";
defparam \scdp|lfsrInst|lfsr|q[14] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[14] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[14] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[14] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N6
maxv_lcell \scdp|k1h|q[3] (
// Equation(s):
// \scdp|comb~34  = ((\scctrl|Selector13~0_combout  & (E11_q[3])) # (!\scctrl|Selector13~0_combout  & ((\scdp|lfsrInst|lfsr|q [15]))))
// \scdp|k1h|q [3] = DFFEAS(\scdp|comb~34 , GLOBAL(\clk~combout ), VCC, , \scdp|k1h|q[3]~0_combout , \scdp|k0l|q~1 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\scctrl|Selector13~0_combout ),
	.datac(\scdp|k0l|q~1 ),
	.datad(\scdp|lfsrInst|lfsr|q [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k1h|q[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~34 ),
	.regout(\scdp|k1h|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k1h|q[3] .lut_mask = "f3c0";
defparam \scdp|k1h|q[3] .operation_mode = "normal";
defparam \scdp|k1h|q[3] .output_mode = "reg_and_comb";
defparam \scdp|k1h|q[3] .register_cascade_mode = "off";
defparam \scdp|k1h|q[3] .sum_lutc_input = "qfbk";
defparam \scdp|k1h|q[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N7
maxv_lcell \scdp|lfsrInst|lfsr|q[15] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [15] = DFFEAS((\scctrl|Selector30~1_combout  & (((\scdp|k1h|q [3])))) # (!\scctrl|Selector30~1_combout  & ((\scctrl|Selector30~3_combout  & ((\scdp|k1h|q [3]))) # (!\scctrl|Selector30~3_combout  & (\scdp|lfsrInst|lfsr|q [14])))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scctrl|Selector30~1_combout ),
	.datab(\scdp|lfsrInst|lfsr|q [14]),
	.datac(\scctrl|Selector30~3_combout ),
	.datad(\scdp|k1h|q [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[15] .lut_mask = "fe04";
defparam \scdp|lfsrInst|lfsr|q[15] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[15] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[15] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[15] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N5
maxv_lcell \scdp|lfsrInst|lfsr|q[16] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [16] = DFFEAS((\scctrl|Selector30~3_combout  & (\scdp|k2l|q [0])) # (!\scctrl|Selector30~3_combout  & ((\scctrl|Selector30~1_combout  & (\scdp|k2l|q [0])) # (!\scctrl|Selector30~1_combout  & ((\scdp|lfsrInst|lfsr|q [15]))))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scdp|k2l|q [0]),
	.datab(\scdp|lfsrInst|lfsr|q [15]),
	.datac(\scctrl|Selector30~3_combout ),
	.datad(\scctrl|Selector30~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[16] .lut_mask = "aaac";
defparam \scdp|lfsrInst|lfsr|q[16] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[16] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[16] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[16] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N9
maxv_lcell \scdp|comb~43 (
// Equation(s):
// \scdp|comb~43_combout  = (\scctrl|Selector35~0_combout  & (((\scdp|lfsrInst|lfsr|q [16]) # (\scdp|comb~2_combout )))) # (!\scctrl|Selector35~0_combout  & (\scdp|comb~42  & ((!\scdp|comb~2_combout ))))

	.clk(gnd),
	.dataa(\scctrl|Selector35~0_combout ),
	.datab(\scdp|comb~42 ),
	.datac(\scdp|lfsrInst|lfsr|q [16]),
	.datad(\scdp|comb~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|comb~43 .lut_mask = "aae4";
defparam \scdp|comb~43 .operation_mode = "normal";
defparam \scdp|comb~43 .output_mode = "comb_only";
defparam \scdp|comb~43 .register_cascade_mode = "off";
defparam \scdp|comb~43 .sum_lutc_input = "datac";
defparam \scdp|comb~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N0
maxv_lcell \scdp|k1h|q[0] (
// Equation(s):
// \scdp|comb~44  = (\scdp|comb~43_combout  & ((\scdp|k2l|q [0]) # ((!\scdp|comb~2_combout )))) # (!\scdp|comb~43_combout  & (((E11_q[0] & \scdp|comb~2_combout ))))
// \scdp|k1h|q [0] = DFFEAS(\scdp|comb~44 , GLOBAL(\clk~combout ), VCC, , \scdp|k1h|q[3]~0_combout , \scdp|k1l|q~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scdp|k2l|q [0]),
	.datab(\scdp|comb~43_combout ),
	.datac(\scdp|k1l|q~3 ),
	.datad(\scdp|comb~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k1h|q[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~44 ),
	.regout(\scdp|k1h|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k1h|q[0] .lut_mask = "b8cc";
defparam \scdp|k1h|q[0] .operation_mode = "normal";
defparam \scdp|k1h|q[0] .output_mode = "reg_and_comb";
defparam \scdp|k1h|q[0] .register_cascade_mode = "off";
defparam \scdp|k1h|q[0] .sum_lutc_input = "qfbk";
defparam \scdp|k1h|q[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y11_N7
maxv_lcell \scdp|k1l|q[3] (
// Equation(s):
// \scdp|comb~29  = ((\scctrl|Selector13~0_combout  & ((E10_q[3]))) # (!\scctrl|Selector13~0_combout  & (\scdp|lfsrInst|lfsr|q [11])))
// \scdp|k1l|q [3] = DFFEAS(\scdp|comb~29 , GLOBAL(\clk~combout ), VCC, , \scdp|k1l|q[2]~1_combout , \scdp|k0l|q~1 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\scdp|lfsrInst|lfsr|q [11]),
	.datac(\scdp|k0l|q~1 ),
	.datad(\scctrl|Selector13~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k1l|q[2]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~29 ),
	.regout(\scdp|k1l|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k1l|q[3] .lut_mask = "f0cc";
defparam \scdp|k1l|q[3] .operation_mode = "normal";
defparam \scdp|k1l|q[3] .output_mode = "reg_and_comb";
defparam \scdp|k1l|q[3] .register_cascade_mode = "off";
defparam \scdp|k1l|q[3] .sum_lutc_input = "qfbk";
defparam \scdp|k1l|q[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y10_N4
maxv_lcell \scdp|lfsrInst|lfsr|q[11] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [11] = DFFEAS((\scctrl|Selector30~1_combout  & (((\scdp|k1l|q [3])))) # (!\scctrl|Selector30~1_combout  & ((\scctrl|Selector30~3_combout  & ((\scdp|k1l|q [3]))) # (!\scctrl|Selector30~3_combout  & (\scdp|lfsrInst|lfsr|q [10])))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scdp|lfsrInst|lfsr|q [10]),
	.datab(\scctrl|Selector30~1_combout ),
	.datac(\scdp|k1l|q [3]),
	.datad(\scctrl|Selector30~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[11] .lut_mask = "f0e2";
defparam \scdp|lfsrInst|lfsr|q[11] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[11] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[11] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[11] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N8
maxv_lcell \scdp|lfsrInst|lfsr|q[12] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [12] = DFFEAS((\scctrl|Selector30~1_combout  & (\scdp|k1h|q [0])) # (!\scctrl|Selector30~1_combout  & ((\scctrl|Selector30~3_combout  & (\scdp|k1h|q [0])) # (!\scctrl|Selector30~3_combout  & ((\scdp|lfsrInst|lfsr|q [11]))))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scdp|k1h|q [0]),
	.datab(\scctrl|Selector30~1_combout ),
	.datac(\scctrl|Selector30~3_combout ),
	.datad(\scdp|lfsrInst|lfsr|q [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[12] .lut_mask = "aba8";
defparam \scdp|lfsrInst|lfsr|q[12] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[12] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[12] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[12] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y11_N0
maxv_lcell \scctrl|ldk|q[7] (
// Equation(s):
// \scctrl|ldk|q [7] = DFFEAS((\dk|de_hex~2_combout  & (!\rst~combout  & (!\scctrl|cKey.K3h~regout  & \scctrl|cState.LDK~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\dk|de_hex~2_combout ),
	.datab(\rst~combout ),
	.datac(\scctrl|cKey.K3h~regout ),
	.datad(\scctrl|cState.LDK~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|ldk|q [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|ldk|q[7] .lut_mask = "0200";
defparam \scctrl|ldk|q[7] .operation_mode = "normal";
defparam \scctrl|ldk|q[7] .output_mode = "reg_only";
defparam \scctrl|ldk|q[7] .register_cascade_mode = "off";
defparam \scctrl|ldk|q[7] .sum_lutc_input = "datac";
defparam \scctrl|ldk|q[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y11_N3
maxv_lcell \scdp|k3h|q[0]~0 (
// Equation(s):
// \scdp|k3h|q[0]~0_combout  = ((\rst~combout ) # ((\scctrl|ldk|q [7] & \scdp|rddataDV|q [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\scctrl|ldk|q [7]),
	.datad(\scdp|rddataDV|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|k3h|q[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k3h|q[0]~0 .lut_mask = "fccc";
defparam \scdp|k3h|q[0]~0 .operation_mode = "normal";
defparam \scdp|k3h|q[0]~0 .output_mode = "comb_only";
defparam \scdp|k3h|q[0]~0 .register_cascade_mode = "off";
defparam \scdp|k3h|q[0]~0 .sum_lutc_input = "datac";
defparam \scdp|k3h|q[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y11_N2
maxv_lcell \scdp|k3h|q[1] (
// Equation(s):
// \scdp|k3h|q [1] = DFFEAS((((\scdp|k1l|q~2 ))), GLOBAL(\clk~combout ), VCC, , \scdp|k3h|q[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\scdp|k1l|q~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scdp|k3h|q[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|k3h|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k3h|q[1] .lut_mask = "ff00";
defparam \scdp|k3h|q[1] .operation_mode = "normal";
defparam \scdp|k3h|q[1] .output_mode = "reg_only";
defparam \scdp|k3h|q[1] .register_cascade_mode = "off";
defparam \scdp|k3h|q[1] .sum_lutc_input = "datac";
defparam \scdp|k3h|q[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y11_N6
maxv_lcell \scdp|k3h|q[0] (
// Equation(s):
// \scdp|k3h|q [0] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \scdp|k3h|q[0]~0_combout , \scdp|k1l|q~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\scdp|k1l|q~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k3h|q[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|k3h|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k3h|q[0] .lut_mask = "0000";
defparam \scdp|k3h|q[0] .operation_mode = "normal";
defparam \scdp|k3h|q[0] .output_mode = "reg_only";
defparam \scdp|k3h|q[0] .register_cascade_mode = "off";
defparam \scdp|k3h|q[0] .sum_lutc_input = "datac";
defparam \scdp|k3h|q[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y11_N9
maxv_lcell \scctrl|Selector32~0 (
// Equation(s):
// \scctrl|Selector32~0_combout  = ((!\scctrl|cKey.K3h~regout  & ((\scctrl|cState.PTLFSR~regout ) # (\scctrl|cState.PTK~regout ))))

	.clk(gnd),
	.dataa(\scctrl|cState.PTLFSR~regout ),
	.datab(vcc),
	.datac(\scctrl|cKey.K3h~regout ),
	.datad(\scctrl|cState.PTK~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|Selector32~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|Selector32~0 .lut_mask = "0f0a";
defparam \scctrl|Selector32~0 .operation_mode = "normal";
defparam \scctrl|Selector32~0 .output_mode = "comb_only";
defparam \scctrl|Selector32~0 .register_cascade_mode = "off";
defparam \scctrl|Selector32~0 .sum_lutc_input = "datac";
defparam \scctrl|Selector32~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N8
maxv_lcell \scctrl|Selector34~0 (
// Equation(s):
// \scctrl|Selector34~0_combout  = (\scctrl|cKey.K2h~regout  & (((\scctrl|cState.PTK~regout ) # (\scctrl|cState.PTLFSR~regout ))))

	.clk(gnd),
	.dataa(\scctrl|cKey.K2h~regout ),
	.datab(vcc),
	.datac(\scctrl|cState.PTK~regout ),
	.datad(\scctrl|cState.PTLFSR~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|Selector34~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|Selector34~0 .lut_mask = "aaa0";
defparam \scctrl|Selector34~0 .operation_mode = "normal";
defparam \scctrl|Selector34~0 .output_mode = "comb_only";
defparam \scctrl|Selector34~0 .register_cascade_mode = "off";
defparam \scctrl|Selector34~0 .sum_lutc_input = "datac";
defparam \scctrl|Selector34~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N1
maxv_lcell \scdp|comb~1 (
// Equation(s):
// \scdp|comb~1_combout  = (!\scctrl|WideOr14~0_combout  & ((\scctrl|cKey.K2h~regout  & (\scctrl|Selector13~0_combout )) # (!\scctrl|cKey.K2h~regout  & ((\scctrl|cKey.K3l~regout )))))

	.clk(gnd),
	.dataa(\scctrl|cKey.K2h~regout ),
	.datab(\scctrl|WideOr14~0_combout ),
	.datac(\scctrl|Selector13~0_combout ),
	.datad(\scctrl|cKey.K3l~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|comb~1 .lut_mask = "3120";
defparam \scdp|comb~1 .operation_mode = "normal";
defparam \scdp|comb~1 .output_mode = "comb_only";
defparam \scdp|comb~1 .register_cascade_mode = "off";
defparam \scdp|comb~1 .sum_lutc_input = "datac";
defparam \scdp|comb~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxv_lcell \scdp|comb~22 (
// Equation(s):
// \scdp|comb~22_combout  = (\scdp|comb~1_combout  & (((\scdp|lfsrInst|lfsr|q [25]) # (\scctrl|Selector34~0_combout )))) # (!\scdp|comb~1_combout  & (\scdp|comb~21  & ((!\scctrl|Selector34~0_combout ))))

	.clk(gnd),
	.dataa(\scdp|comb~1_combout ),
	.datab(\scdp|comb~21 ),
	.datac(\scdp|lfsrInst|lfsr|q [25]),
	.datad(\scctrl|Selector34~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|comb~22 .lut_mask = "aae4";
defparam \scdp|comb~22 .operation_mode = "normal";
defparam \scdp|comb~22 .output_mode = "comb_only";
defparam \scdp|comb~22 .register_cascade_mode = "off";
defparam \scdp|comb~22 .sum_lutc_input = "datac";
defparam \scdp|comb~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N8
maxv_lcell \scctrl|ldk|q[5] (
// Equation(s):
// \scctrl|ldk|q [5] = DFFEAS((\scctrl|cState.LDK~regout  & (\dk|de_hex~2_combout  & (!\rst~combout  & \scctrl|cKey.K2h~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\scctrl|cState.LDK~regout ),
	.datab(\dk|de_hex~2_combout ),
	.datac(\rst~combout ),
	.datad(\scctrl|cKey.K2h~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|ldk|q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|ldk|q[5] .lut_mask = "0800";
defparam \scctrl|ldk|q[5] .operation_mode = "normal";
defparam \scctrl|ldk|q[5] .output_mode = "reg_only";
defparam \scctrl|ldk|q[5] .register_cascade_mode = "off";
defparam \scctrl|ldk|q[5] .sum_lutc_input = "datac";
defparam \scctrl|ldk|q[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N9
maxv_lcell \scdp|k2h|q[1]~0 (
// Equation(s):
// \scdp|k2h|q[1]~0_combout  = (\rst~combout ) # ((\scctrl|ldk|q [5] & ((\scdp|rddataDV|q [0]))))

	.clk(gnd),
	.dataa(\scctrl|ldk|q [5]),
	.datab(\rst~combout ),
	.datac(vcc),
	.datad(\scdp|rddataDV|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|k2h|q[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k2h|q[1]~0 .lut_mask = "eecc";
defparam \scdp|k2h|q[1]~0 .operation_mode = "normal";
defparam \scdp|k2h|q[1]~0 .output_mode = "comb_only";
defparam \scdp|k2h|q[1]~0 .register_cascade_mode = "off";
defparam \scdp|k2h|q[1]~0 .sum_lutc_input = "datac";
defparam \scdp|k2h|q[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N7
maxv_lcell \scdp|k2h|q[1] (
// Equation(s):
// \scdp|comb~23  = (\scctrl|Selector34~0_combout  & ((\scdp|comb~22_combout  & (E13_q[1])) # (!\scdp|comb~22_combout  & ((\scdp|lfsrInst|lfsr|q [21]))))) # (!\scctrl|Selector34~0_combout  & (\scdp|comb~22_combout ))
// \scdp|k2h|q [1] = DFFEAS(\scdp|comb~23 , GLOBAL(\clk~combout ), VCC, , \scdp|k2h|q[1]~0_combout , \scdp|k1l|q~2 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scctrl|Selector34~0_combout ),
	.datab(\scdp|comb~22_combout ),
	.datac(\scdp|k1l|q~2 ),
	.datad(\scdp|lfsrInst|lfsr|q [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k2h|q[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~23 ),
	.regout(\scdp|k2h|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k2h|q[1] .lut_mask = "e6c4";
defparam \scdp|k2h|q[1] .operation_mode = "normal";
defparam \scdp|k2h|q[1] .output_mode = "reg_and_comb";
defparam \scdp|k2h|q[1] .register_cascade_mode = "off";
defparam \scdp|k2h|q[1] .sum_lutc_input = "qfbk";
defparam \scdp|k2h|q[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N3
maxv_lcell \scdp|k2l|q[3] (
// Equation(s):
// \scdp|comb~28  = ((\scctrl|Selector13~0_combout  & (E12_q[3])) # (!\scctrl|Selector13~0_combout  & ((\scdp|lfsrInst|lfsr|q [19]))))
// \scdp|k2l|q [3] = DFFEAS(\scdp|comb~28 , GLOBAL(\clk~combout ), VCC, , \scdp|k2l|q[1]~0_combout , \scdp|k0l|q~1 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\scctrl|Selector13~0_combout ),
	.datac(\scdp|k0l|q~1 ),
	.datad(\scdp|lfsrInst|lfsr|q [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k2l|q[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~28 ),
	.regout(\scdp|k2l|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k2l|q[3] .lut_mask = "f3c0";
defparam \scdp|k2l|q[3] .operation_mode = "normal";
defparam \scdp|k2l|q[3] .output_mode = "reg_and_comb";
defparam \scdp|k2l|q[3] .register_cascade_mode = "off";
defparam \scdp|k2l|q[3] .sum_lutc_input = "qfbk";
defparam \scdp|k2l|q[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N5
maxv_lcell \scdp|k2l|q[2] (
// Equation(s):
// \scdp|comb~11  = (\scctrl|Selector35~0_combout  & ((\scdp|comb~10  & ((E12_q[2]))) # (!\scdp|comb~10  & (\scdp|lfsrInst|lfsr|q [18])))) # (!\scctrl|Selector35~0_combout  & (((\scdp|comb~10 ))))
// \scdp|k2l|q [2] = DFFEAS(\scdp|comb~11 , GLOBAL(\clk~combout ), VCC, , \scdp|k2l|q[1]~0_combout , \scdp|k1l|q~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scctrl|Selector35~0_combout ),
	.datab(\scdp|lfsrInst|lfsr|q [18]),
	.datac(\scdp|k1l|q~0 ),
	.datad(\scdp|comb~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k2l|q[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~11 ),
	.regout(\scdp|k2l|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k2l|q[2] .lut_mask = "f588";
defparam \scdp|k2l|q[2] .operation_mode = "normal";
defparam \scdp|k2l|q[2] .output_mode = "reg_and_comb";
defparam \scdp|k2l|q[2] .register_cascade_mode = "off";
defparam \scdp|k2l|q[2] .sum_lutc_input = "qfbk";
defparam \scdp|k2l|q[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N5
maxv_lcell \scdp|lfsrInst|lfsr|q[18] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [18] = DFFEAS((\scctrl|Selector30~1_combout  & (((\scdp|k2l|q [2])))) # (!\scctrl|Selector30~1_combout  & ((\scctrl|Selector30~3_combout  & ((\scdp|k2l|q [2]))) # (!\scctrl|Selector30~3_combout  & (\scdp|lfsrInst|lfsr|q [17])))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scdp|lfsrInst|lfsr|q [17]),
	.datab(\scdp|k2l|q [2]),
	.datac(\scctrl|Selector30~1_combout ),
	.datad(\scctrl|Selector30~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[18] .lut_mask = "ccca";
defparam \scdp|lfsrInst|lfsr|q[18] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[18] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[18] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[18] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y10_N8
maxv_lcell \scdp|lfsrInst|lfsr|q[19] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [19] = DFFEAS((\scctrl|Selector30~1_combout  & (\scdp|k2l|q [3])) # (!\scctrl|Selector30~1_combout  & ((\scctrl|Selector30~3_combout  & (\scdp|k2l|q [3])) # (!\scctrl|Selector30~3_combout  & ((\scdp|lfsrInst|lfsr|q [18]))))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scdp|k2l|q [3]),
	.datab(\scctrl|Selector30~1_combout ),
	.datac(\scdp|lfsrInst|lfsr|q [18]),
	.datad(\scctrl|Selector30~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[19] .lut_mask = "aab8";
defparam \scdp|lfsrInst|lfsr|q[19] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[19] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[19] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[19] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N7
maxv_lcell \scdp|comb~0 (
// Equation(s):
// \scdp|comb~0_combout  = (\scctrl|Selector13~0_combout  & (!\scctrl|WideOr14~0_combout  & ((\scctrl|cKey.K3l~regout ) # (!\scctrl|cKey.K3h~regout ))))

	.clk(gnd),
	.dataa(\scctrl|Selector13~0_combout ),
	.datab(\scctrl|WideOr14~0_combout ),
	.datac(\scctrl|cKey.K3l~regout ),
	.datad(\scctrl|cKey.K3h~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|comb~0 .lut_mask = "2022";
defparam \scdp|comb~0 .operation_mode = "normal";
defparam \scdp|comb~0 .output_mode = "comb_only";
defparam \scdp|comb~0 .register_cascade_mode = "off";
defparam \scdp|comb~0 .sum_lutc_input = "datac";
defparam \scdp|comb~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N4
maxv_lcell \scdp|comb~45 (
// Equation(s):
// \scdp|comb~45_combout  = (\scdp|comb~1_combout  & (\scctrl|Selector34~0_combout )) # (!\scdp|comb~1_combout  & ((\scctrl|Selector34~0_combout  & ((\scdp|lfsrInst|lfsr|q [20]))) # (!\scctrl|Selector34~0_combout  & (\scdp|comb~44 ))))

	.clk(gnd),
	.dataa(\scdp|comb~1_combout ),
	.datab(\scctrl|Selector34~0_combout ),
	.datac(\scdp|comb~44 ),
	.datad(\scdp|lfsrInst|lfsr|q [20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|comb~45 .lut_mask = "dc98";
defparam \scdp|comb~45 .operation_mode = "normal";
defparam \scdp|comb~45 .output_mode = "comb_only";
defparam \scdp|comb~45 .register_cascade_mode = "off";
defparam \scdp|comb~45 .sum_lutc_input = "datac";
defparam \scdp|comb~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N2
maxv_lcell \scdp|k2h|q[0] (
// Equation(s):
// \scdp|comb~46  = (\scdp|comb~45_combout  & (((E13_q[0]) # (!\scdp|comb~1_combout )))) # (!\scdp|comb~45_combout  & (\scdp|lfsrInst|lfsr|q [24] & ((\scdp|comb~1_combout ))))
// \scdp|k2h|q [0] = DFFEAS(\scdp|comb~46 , GLOBAL(\clk~combout ), VCC, , \scdp|k2h|q[1]~0_combout , \scdp|k1l|q~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scdp|lfsrInst|lfsr|q [24]),
	.datab(\scdp|comb~45_combout ),
	.datac(\scdp|k1l|q~3 ),
	.datad(\scdp|comb~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k2h|q[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~46 ),
	.regout(\scdp|k2h|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k2h|q[0] .lut_mask = "e2cc";
defparam \scdp|k2h|q[0] .operation_mode = "normal";
defparam \scdp|k2h|q[0] .output_mode = "reg_and_comb";
defparam \scdp|k2h|q[0] .register_cascade_mode = "off";
defparam \scdp|k2h|q[0] .sum_lutc_input = "qfbk";
defparam \scdp|k2h|q[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N0
maxv_lcell \scdp|comb~47 (
// Equation(s):
// \scdp|comb~47_combout  = (\scdp|comb~0_combout  & (((\scctrl|Selector32~0_combout )))) # (!\scdp|comb~0_combout  & ((\scctrl|Selector32~0_combout  & ((\scdp|lfsrInst|lfsr|q [28]))) # (!\scctrl|Selector32~0_combout  & (\scdp|comb~46 ))))

	.clk(gnd),
	.dataa(\scdp|comb~0_combout ),
	.datab(\scdp|comb~46 ),
	.datac(\scdp|lfsrInst|lfsr|q [28]),
	.datad(\scctrl|Selector32~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|comb~47 .lut_mask = "fa44";
defparam \scdp|comb~47 .operation_mode = "normal";
defparam \scdp|comb~47 .output_mode = "comb_only";
defparam \scdp|comb~47 .register_cascade_mode = "off";
defparam \scdp|comb~47 .sum_lutc_input = "datac";
defparam \scdp|comb~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N1
maxv_lcell \scctrl|ldk|q[6] (
// Equation(s):
// \scctrl|ldk|q [6] = DFFEAS((\dk|de_hex~2_combout  & (!\rst~combout  & (\scctrl|cKey.K3l~regout  & \scctrl|cState.LDK~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\dk|de_hex~2_combout ),
	.datab(\rst~combout ),
	.datac(\scctrl|cKey.K3l~regout ),
	.datad(\scctrl|cState.LDK~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scctrl|ldk|q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|ldk|q[6] .lut_mask = "2000";
defparam \scctrl|ldk|q[6] .operation_mode = "normal";
defparam \scctrl|ldk|q[6] .output_mode = "reg_only";
defparam \scctrl|ldk|q[6] .register_cascade_mode = "off";
defparam \scctrl|ldk|q[6] .sum_lutc_input = "datac";
defparam \scctrl|ldk|q[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N3
maxv_lcell \scdp|k3l|q[2]~0 (
// Equation(s):
// \scdp|k3l|q[2]~0_combout  = ((\rst~combout ) # ((\scdp|rddataDV|q [0] & \scctrl|ldk|q [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\scdp|rddataDV|q [0]),
	.datad(\scctrl|ldk|q [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|k3l|q[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k3l|q[2]~0 .lut_mask = "fccc";
defparam \scdp|k3l|q[2]~0 .operation_mode = "normal";
defparam \scdp|k3l|q[2]~0 .output_mode = "comb_only";
defparam \scdp|k3l|q[2]~0 .register_cascade_mode = "off";
defparam \scdp|k3l|q[2]~0 .sum_lutc_input = "datac";
defparam \scdp|k3l|q[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N2
maxv_lcell \scdp|k3l|q[0] (
// Equation(s):
// \scdp|comb~48  = (\scdp|comb~47_combout  & (((\scdp|k3h|q [0])) # (!\scdp|comb~0_combout ))) # (!\scdp|comb~47_combout  & (\scdp|comb~0_combout  & (E14_q[0])))
// \scdp|k3l|q [0] = DFFEAS(\scdp|comb~48 , GLOBAL(\clk~combout ), VCC, , \scdp|k3l|q[2]~0_combout , \scdp|k1l|q~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scdp|comb~47_combout ),
	.datab(\scdp|comb~0_combout ),
	.datac(\scdp|k1l|q~3 ),
	.datad(\scdp|k3h|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k3l|q[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~48 ),
	.regout(\scdp|k3l|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k3l|q[0] .lut_mask = "ea62";
defparam \scdp|k3l|q[0] .operation_mode = "normal";
defparam \scdp|k3l|q[0] .output_mode = "reg_and_comb";
defparam \scdp|k3l|q[0] .register_cascade_mode = "off";
defparam \scdp|k3l|q[0] .sum_lutc_input = "qfbk";
defparam \scdp|k3l|q[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N6
maxv_lcell \scdp|comb~12 (
// Equation(s):
// \scdp|comb~12_combout  = (\scdp|comb~1_combout  & (((\scctrl|Selector34~0_combout )))) # (!\scdp|comb~1_combout  & ((\scctrl|Selector34~0_combout  & ((\scdp|lfsrInst|lfsr|q [22]))) # (!\scctrl|Selector34~0_combout  & (\scdp|comb~11 ))))

	.clk(gnd),
	.dataa(\scdp|comb~1_combout ),
	.datab(\scdp|comb~11 ),
	.datac(\scctrl|Selector34~0_combout ),
	.datad(\scdp|lfsrInst|lfsr|q [22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|comb~12 .lut_mask = "f4a4";
defparam \scdp|comb~12 .operation_mode = "normal";
defparam \scdp|comb~12 .output_mode = "comb_only";
defparam \scdp|comb~12 .register_cascade_mode = "off";
defparam \scdp|comb~12 .sum_lutc_input = "datac";
defparam \scdp|comb~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N0
maxv_lcell \scdp|k2h|q[2] (
// Equation(s):
// \scdp|comb~13  = (\scdp|comb~12_combout  & (((E13_q[2]) # (!\scdp|comb~1_combout )))) # (!\scdp|comb~12_combout  & (\scdp|lfsrInst|lfsr|q [26] & ((\scdp|comb~1_combout ))))
// \scdp|k2h|q [2] = DFFEAS(\scdp|comb~13 , GLOBAL(\clk~combout ), VCC, , \scdp|k2h|q[1]~0_combout , \scdp|k1l|q~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scdp|comb~12_combout ),
	.datab(\scdp|lfsrInst|lfsr|q [26]),
	.datac(\scdp|k1l|q~0 ),
	.datad(\scdp|comb~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k2h|q[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~13 ),
	.regout(\scdp|k2h|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k2h|q[2] .lut_mask = "e4aa";
defparam \scdp|k2h|q[2] .operation_mode = "normal";
defparam \scdp|k2h|q[2] .output_mode = "reg_and_comb";
defparam \scdp|k2h|q[2] .register_cascade_mode = "off";
defparam \scdp|k2h|q[2] .sum_lutc_input = "qfbk";
defparam \scdp|k2h|q[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y8_N8
maxv_lcell \scdp|lfsrInst|lfsr|q[22] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [22] = DFFEAS((\scctrl|Selector30~1_combout  & (((\scdp|k2h|q [2])))) # (!\scctrl|Selector30~1_combout  & ((\scctrl|Selector30~3_combout  & ((\scdp|k2h|q [2]))) # (!\scctrl|Selector30~3_combout  & (\scdp|lfsrInst|lfsr|q [21])))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scctrl|Selector30~1_combout ),
	.datab(\scdp|lfsrInst|lfsr|q [21]),
	.datac(\scdp|k2h|q [2]),
	.datad(\scctrl|Selector30~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[22] .lut_mask = "f0e4";
defparam \scdp|lfsrInst|lfsr|q[22] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[22] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[22] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[22] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N5
maxv_lcell \scdp|k2h|q[3] (
// Equation(s):
// \scdp|comb~27  = (\scctrl|Selector34~0_combout  & ((\scctrl|Selector13~0_combout  & (E13_q[3])) # (!\scctrl|Selector13~0_combout  & ((\scdp|lfsrInst|lfsr|q [23])))))
// \scdp|k2h|q [3] = DFFEAS(\scdp|comb~27 , GLOBAL(\clk~combout ), VCC, , \scdp|k2h|q[1]~0_combout , \scdp|k0l|q~1 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scctrl|Selector34~0_combout ),
	.datab(\scctrl|Selector13~0_combout ),
	.datac(\scdp|k0l|q~1 ),
	.datad(\scdp|lfsrInst|lfsr|q [23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k2h|q[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~27 ),
	.regout(\scdp|k2h|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k2h|q[3] .lut_mask = "a280";
defparam \scdp|k2h|q[3] .operation_mode = "normal";
defparam \scdp|k2h|q[3] .output_mode = "reg_and_comb";
defparam \scdp|k2h|q[3] .register_cascade_mode = "off";
defparam \scdp|k2h|q[3] .sum_lutc_input = "qfbk";
defparam \scdp|k2h|q[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N6
maxv_lcell \scdp|lfsrInst|lfsr|q[23] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [23] = DFFEAS((\scctrl|Selector30~3_combout  & (((\scdp|k2h|q [3])))) # (!\scctrl|Selector30~3_combout  & ((\scctrl|Selector30~1_combout  & ((\scdp|k2h|q [3]))) # (!\scctrl|Selector30~1_combout  & (\scdp|lfsrInst|lfsr|q [22])))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scdp|lfsrInst|lfsr|q [22]),
	.datab(\scdp|k2h|q [3]),
	.datac(\scctrl|Selector30~3_combout ),
	.datad(\scctrl|Selector30~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[23] .lut_mask = "ccca";
defparam \scdp|lfsrInst|lfsr|q[23] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[23] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[23] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[23] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N6
maxv_lcell \scdp|lfsrInst|lfsr|q[24] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [24] = DFFEAS((\scctrl|Selector30~1_combout  & (\scdp|k3l|q [0])) # (!\scctrl|Selector30~1_combout  & ((\scctrl|Selector30~3_combout  & (\scdp|k3l|q [0])) # (!\scctrl|Selector30~3_combout  & ((\scdp|lfsrInst|lfsr|q [23]))))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scctrl|Selector30~1_combout ),
	.datab(\scdp|k3l|q [0]),
	.datac(\scdp|lfsrInst|lfsr|q [23]),
	.datad(\scctrl|Selector30~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[24] .lut_mask = "ccd8";
defparam \scdp|lfsrInst|lfsr|q[24] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[24] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[24] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[24] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N2
maxv_lcell \scdp|lfsrInst|lfsr|q[20] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [20] = DFFEAS((\scctrl|Selector30~3_combout  & (((\scdp|k2h|q [0])))) # (!\scctrl|Selector30~3_combout  & ((\scctrl|Selector30~1_combout  & ((\scdp|k2h|q [0]))) # (!\scctrl|Selector30~1_combout  & (\scdp|lfsrInst|lfsr|q [19])))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scdp|lfsrInst|lfsr|q [19]),
	.datab(\scdp|k2h|q [0]),
	.datac(\scctrl|Selector30~3_combout ),
	.datad(\scctrl|Selector30~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[20] .lut_mask = "ccca";
defparam \scdp|lfsrInst|lfsr|q[20] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[20] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[20] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[20] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N9
maxv_lcell \scdp|lfsrInst|lfsr|q[21] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [21] = DFFEAS((\scctrl|Selector30~3_combout  & (\scdp|k2h|q [1])) # (!\scctrl|Selector30~3_combout  & ((\scctrl|Selector30~1_combout  & (\scdp|k2h|q [1])) # (!\scctrl|Selector30~1_combout  & ((\scdp|lfsrInst|lfsr|q [20]))))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scdp|k2h|q [1]),
	.datab(\scdp|lfsrInst|lfsr|q [20]),
	.datac(\scctrl|Selector30~3_combout ),
	.datad(\scctrl|Selector30~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[21] .lut_mask = "aaac";
defparam \scdp|lfsrInst|lfsr|q[21] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[21] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[21] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[21] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N3
maxv_lcell \scdp|comb~24 (
// Equation(s):
// \scdp|comb~24_combout  = (\scctrl|Selector32~0_combout  & ((\scdp|lfsrInst|lfsr|q [29]) # ((\scdp|comb~0_combout )))) # (!\scctrl|Selector32~0_combout  & (((\scdp|comb~23  & !\scdp|comb~0_combout ))))

	.clk(gnd),
	.dataa(\scdp|lfsrInst|lfsr|q [29]),
	.datab(\scctrl|Selector32~0_combout ),
	.datac(\scdp|comb~23 ),
	.datad(\scdp|comb~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|comb~24 .lut_mask = "ccb8";
defparam \scdp|comb~24 .operation_mode = "normal";
defparam \scdp|comb~24 .output_mode = "comb_only";
defparam \scdp|comb~24 .register_cascade_mode = "off";
defparam \scdp|comb~24 .sum_lutc_input = "datac";
defparam \scdp|comb~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N6
maxv_lcell \scdp|k3l|q[1] (
// Equation(s):
// \scdp|comb~25  = (\scdp|comb~24_combout  & (((\scdp|k3h|q [1])) # (!\scdp|comb~0_combout ))) # (!\scdp|comb~24_combout  & (\scdp|comb~0_combout  & (E14_q[1])))
// \scdp|k3l|q [1] = DFFEAS(\scdp|comb~25 , GLOBAL(\clk~combout ), VCC, , \scdp|k3l|q[2]~0_combout , \scdp|k1l|q~2 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scdp|comb~24_combout ),
	.datab(\scdp|comb~0_combout ),
	.datac(\scdp|k1l|q~2 ),
	.datad(\scdp|k3h|q [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k3l|q[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~25 ),
	.regout(\scdp|k3l|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k3l|q[1] .lut_mask = "ea62";
defparam \scdp|k3l|q[1] .operation_mode = "normal";
defparam \scdp|k3l|q[1] .output_mode = "reg_and_comb";
defparam \scdp|k3l|q[1] .register_cascade_mode = "off";
defparam \scdp|k3l|q[1] .sum_lutc_input = "qfbk";
defparam \scdp|k3l|q[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N0
maxv_lcell \scdp|lfsrInst|lfsr|q[25] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [25] = DFFEAS((\scctrl|Selector30~3_combout  & (\scdp|k3l|q [1])) # (!\scctrl|Selector30~3_combout  & ((\scctrl|Selector30~1_combout  & (\scdp|k3l|q [1])) # (!\scctrl|Selector30~1_combout  & ((\scdp|lfsrInst|lfsr|q [24]))))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scdp|k3l|q [1]),
	.datab(\scdp|lfsrInst|lfsr|q [24]),
	.datac(\scctrl|Selector30~3_combout ),
	.datad(\scctrl|Selector30~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[25] .lut_mask = "aaac";
defparam \scdp|lfsrInst|lfsr|q[25] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[25] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[25] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[25] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N8
maxv_lcell \scdp|k3l|q[2] (
// Equation(s):
// \scdp|comb~14  = (\scdp|comb~0_combout  & (((E14_q[2]) # (\scctrl|Selector32~0_combout )))) # (!\scdp|comb~0_combout  & (\scdp|comb~13  & ((!\scctrl|Selector32~0_combout ))))
// \scdp|k3l|q [2] = DFFEAS(\scdp|comb~14 , GLOBAL(\clk~combout ), VCC, , \scdp|k3l|q[2]~0_combout , \scdp|k1l|q~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scdp|comb~13 ),
	.datab(\scdp|comb~0_combout ),
	.datac(\scdp|k1l|q~0 ),
	.datad(\scctrl|Selector32~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k3l|q[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~14 ),
	.regout(\scdp|k3l|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k3l|q[2] .lut_mask = "cce2";
defparam \scdp|k3l|q[2] .operation_mode = "normal";
defparam \scdp|k3l|q[2] .output_mode = "reg_and_comb";
defparam \scdp|k3l|q[2] .register_cascade_mode = "off";
defparam \scdp|k3l|q[2] .sum_lutc_input = "qfbk";
defparam \scdp|k3l|q[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N6
maxv_lcell \scdp|lfsrInst|lfsr|q[26] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [26] = DFFEAS((\scctrl|Selector30~1_combout  & (((\scdp|k3l|q [2])))) # (!\scctrl|Selector30~1_combout  & ((\scctrl|Selector30~3_combout  & ((\scdp|k3l|q [2]))) # (!\scctrl|Selector30~3_combout  & (\scdp|lfsrInst|lfsr|q [25])))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scdp|lfsrInst|lfsr|q [25]),
	.datab(\scdp|k3l|q [2]),
	.datac(\scctrl|Selector30~1_combout ),
	.datad(\scctrl|Selector30~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[26] .lut_mask = "ccca";
defparam \scdp|lfsrInst|lfsr|q[26] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[26] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[26] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[26] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N0
maxv_lcell \scdp|k3l|q[3] (
// Equation(s):
// \scdp|comb~26  = (\scctrl|Selector13~0_combout  & (((E14_q[3])))) # (!\scctrl|Selector13~0_combout  & (((\scdp|lfsrInst|lfsr|q [27]))))
// \scdp|k3l|q [3] = DFFEAS(\scdp|comb~26 , GLOBAL(\clk~combout ), VCC, , \scdp|k3l|q[2]~0_combout , \scdp|k0l|q~1 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scctrl|Selector13~0_combout ),
	.datab(vcc),
	.datac(\scdp|k0l|q~1 ),
	.datad(\scdp|lfsrInst|lfsr|q [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k3l|q[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~26 ),
	.regout(\scdp|k3l|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k3l|q[3] .lut_mask = "f5a0";
defparam \scdp|k3l|q[3] .operation_mode = "normal";
defparam \scdp|k3l|q[3] .output_mode = "reg_and_comb";
defparam \scdp|k3l|q[3] .register_cascade_mode = "off";
defparam \scdp|k3l|q[3] .sum_lutc_input = "qfbk";
defparam \scdp|k3l|q[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y10_N7
maxv_lcell \scdp|lfsrInst|lfsr|q[27] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [27] = DFFEAS((\scctrl|Selector30~1_combout  & (((\scdp|k3l|q [3])))) # (!\scctrl|Selector30~1_combout  & ((\scctrl|Selector30~3_combout  & ((\scdp|k3l|q [3]))) # (!\scctrl|Selector30~3_combout  & (\scdp|lfsrInst|lfsr|q [26])))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scctrl|Selector30~1_combout ),
	.datab(\scdp|lfsrInst|lfsr|q [26]),
	.datac(\scdp|k3l|q [3]),
	.datad(\scctrl|Selector30~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[27] .lut_mask = "f0e4";
defparam \scdp|lfsrInst|lfsr|q[27] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[27] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[27] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[27] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N8
maxv_lcell \scdp|lfsrInst|lfsr|q[28] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [28] = DFFEAS((\scctrl|Selector30~1_combout  & (\scdp|k3h|q [0])) # (!\scctrl|Selector30~1_combout  & ((\scctrl|Selector30~3_combout  & (\scdp|k3h|q [0])) # (!\scctrl|Selector30~3_combout  & ((\scdp|lfsrInst|lfsr|q [27]))))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scdp|k3h|q [0]),
	.datab(\scdp|lfsrInst|lfsr|q [27]),
	.datac(\scctrl|Selector30~1_combout ),
	.datad(\scctrl|Selector30~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[28] .lut_mask = "aaac";
defparam \scdp|lfsrInst|lfsr|q[28] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[28] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[28] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[28] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N0
maxv_lcell \scdp|lfsrInst|lfsr|q[29] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [29] = DFFEAS((\scctrl|Selector30~1_combout  & (\scdp|k3h|q [1])) # (!\scctrl|Selector30~1_combout  & ((\scctrl|Selector30~3_combout  & (\scdp|k3h|q [1])) # (!\scctrl|Selector30~3_combout  & ((\scdp|lfsrInst|lfsr|q [28]))))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scctrl|Selector30~1_combout ),
	.datab(\scdp|k3h|q [1]),
	.datac(\scctrl|Selector30~3_combout ),
	.datad(\scdp|lfsrInst|lfsr|q [28]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[29] .lut_mask = "cdc8";
defparam \scdp|lfsrInst|lfsr|q[29] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[29] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[29] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[29] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y11_N7
maxv_lcell \scdp|k3h|q[2] (
// Equation(s):
// \scdp|comb~15  = (\scctrl|Selector32~0_combout  & ((\scdp|comb~14  & ((E15_q[2]))) # (!\scdp|comb~14  & (\scdp|lfsrInst|lfsr|q [30])))) # (!\scctrl|Selector32~0_combout  & (((\scdp|comb~14 ))))
// \scdp|k3h|q [2] = DFFEAS(\scdp|comb~15 , GLOBAL(\clk~combout ), VCC, , \scdp|k3h|q[0]~0_combout , \scdp|k1l|q~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scdp|lfsrInst|lfsr|q [30]),
	.datab(\scctrl|Selector32~0_combout ),
	.datac(\scdp|k1l|q~0 ),
	.datad(\scdp|comb~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k3h|q[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~15 ),
	.regout(\scdp|k3h|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k3h|q[2] .lut_mask = "f388";
defparam \scdp|k3h|q[2] .operation_mode = "normal";
defparam \scdp|k3h|q[2] .output_mode = "reg_and_comb";
defparam \scdp|k3h|q[2] .register_cascade_mode = "off";
defparam \scdp|k3h|q[2] .sum_lutc_input = "qfbk";
defparam \scdp|k3h|q[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y8_N0
maxv_lcell \scdp|lfsrInst|lfsr|q[30] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [30] = DFFEAS((\scctrl|Selector30~1_combout  & (((\scdp|k3h|q [2])))) # (!\scctrl|Selector30~1_combout  & ((\scctrl|Selector30~3_combout  & ((\scdp|k3h|q [2]))) # (!\scctrl|Selector30~3_combout  & (\scdp|lfsrInst|lfsr|q [29])))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scdp|lfsrInst|lfsr|q [29]),
	.datab(\scdp|k3h|q [2]),
	.datac(\scctrl|Selector30~1_combout ),
	.datad(\scctrl|Selector30~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[30] .lut_mask = "ccca";
defparam \scdp|lfsrInst|lfsr|q[30] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[30] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[30] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[30] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N6
maxv_lcell \scdp|lfsrInst|after[0]~1 (
// Equation(s):
// \scdp|lfsrInst|after[0]~1_combout  = \scdp|lfsrInst|lfsr|q [12] $ (\scdp|lfsrInst|lfsr|q [2] $ (\scdp|lfsrInst|lfsr|q [30] $ (\scdp|lfsrInst|lfsr|q [6])))

	.clk(gnd),
	.dataa(\scdp|lfsrInst|lfsr|q [12]),
	.datab(\scdp|lfsrInst|lfsr|q [2]),
	.datac(\scdp|lfsrInst|lfsr|q [30]),
	.datad(\scdp|lfsrInst|lfsr|q [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|lfsrInst|after[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|after[0]~1 .lut_mask = "6996";
defparam \scdp|lfsrInst|after[0]~1 .operation_mode = "normal";
defparam \scdp|lfsrInst|after[0]~1 .output_mode = "comb_only";
defparam \scdp|lfsrInst|after[0]~1 .register_cascade_mode = "off";
defparam \scdp|lfsrInst|after[0]~1 .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|after[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N8
maxv_lcell \scdp|k0l|q[0] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q[0]~2  = (\scdp|lfsrInst|lfsr|q[16]~0_combout  & (\scdp|lfsrInst|lfsr|q [5] $ ((\scdp|lfsrInst|after[0]~1_combout )))) # (!\scdp|lfsrInst|lfsr|q[16]~0_combout  & (((E8_q[0]))))
// \scdp|k0l|q [0] = DFFEAS(\scdp|lfsrInst|lfsr|q[0]~2 , GLOBAL(\clk~combout ), VCC, , \scdp|k0l|q[1]~0_combout , \scdp|k1l|q~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scdp|lfsrInst|lfsr|q [5]),
	.datab(\scdp|lfsrInst|after[0]~1_combout ),
	.datac(\scdp|k1l|q~3 ),
	.datad(\scdp|lfsrInst|lfsr|q[16]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k0l|q[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|lfsrInst|lfsr|q[0]~2 ),
	.regout(\scdp|k0l|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k0l|q[0] .lut_mask = "66f0";
defparam \scdp|k0l|q[0] .operation_mode = "normal";
defparam \scdp|k0l|q[0] .output_mode = "reg_and_comb";
defparam \scdp|k0l|q[0] .register_cascade_mode = "off";
defparam \scdp|k0l|q[0] .sum_lutc_input = "qfbk";
defparam \scdp|k0l|q[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N1
maxv_lcell \scdp|comb~39 (
// Equation(s):
// \scdp|comb~39_combout  = (\scctrl|Selector38~0_combout  & (((\scctrl|Selector13~0_combout )))) # (!\scctrl|Selector38~0_combout  & ((\scctrl|Selector13~0_combout  & ((\scdp|k0l|q [0]))) # (!\scctrl|Selector13~0_combout  & (\scdp|lfsrInst|lfsr|q [0]))))

	.clk(gnd),
	.dataa(\scdp|lfsrInst|lfsr|q [0]),
	.datab(\scctrl|Selector38~0_combout ),
	.datac(\scctrl|Selector13~0_combout ),
	.datad(\scdp|k0l|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|comb~39 .lut_mask = "f2c2";
defparam \scdp|comb~39 .operation_mode = "normal";
defparam \scdp|comb~39 .output_mode = "comb_only";
defparam \scdp|comb~39 .register_cascade_mode = "off";
defparam \scdp|comb~39 .sum_lutc_input = "datac";
defparam \scdp|comb~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N3
maxv_lcell \scdp|lfsrInst|lfsr|q[4] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [4] = DFFEAS((\scctrl|Selector30~1_combout  & (((\scdp|k0h|q [0])))) # (!\scctrl|Selector30~1_combout  & ((\scctrl|Selector30~3_combout  & ((\scdp|k0h|q [0]))) # (!\scctrl|Selector30~3_combout  & (\scdp|lfsrInst|lfsr|q [3])))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scctrl|Selector30~1_combout ),
	.datab(\scdp|lfsrInst|lfsr|q [3]),
	.datac(\scctrl|Selector30~3_combout ),
	.datad(\scdp|k0h|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[4] .lut_mask = "fe04";
defparam \scdp|lfsrInst|lfsr|q[4] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[4] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[4] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[4] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y10_N5
maxv_lcell \scdp|lfsrInst|lfsr|q[5] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [5] = DFFEAS((\scctrl|Selector30~1_combout  & (\scdp|k0h|q [1])) # (!\scctrl|Selector30~1_combout  & ((\scctrl|Selector30~3_combout  & (\scdp|k0h|q [1])) # (!\scctrl|Selector30~3_combout  & ((\scdp|lfsrInst|lfsr|q [4]))))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scctrl|Selector30~1_combout ),
	.datab(\scdp|k0h|q [1]),
	.datac(\scdp|lfsrInst|lfsr|q [4]),
	.datad(\scctrl|Selector30~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[5] .lut_mask = "ccd8";
defparam \scdp|lfsrInst|lfsr|q[5] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[5] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[5] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[5] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N9
maxv_lcell \scdp|lfsrInst|lfsr|q[0] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [0] = DFFEAS((\scdp|lfsrInst|lfsr|q[16]~1_combout  & (((!\rst~combout  & \scdp|lfsrInst|lfsr|q[0]~2 )))) # (!\scdp|lfsrInst|lfsr|q[16]~1_combout  & (\scdp|lfsrInst|lfsr|q [0])), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\scdp|lfsrInst|lfsr|q [0]),
	.datab(\rst~combout ),
	.datac(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.datad(\scdp|lfsrInst|lfsr|q[0]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[0] .lut_mask = "3a0a";
defparam \scdp|lfsrInst|lfsr|q[0] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[0] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[0] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[0] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N5
maxv_lcell \scdp|lfsrInst|lfsr|q[1] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [1] = DFFEAS((\scctrl|Selector30~3_combout  & (((\scdp|k0l|q [1])))) # (!\scctrl|Selector30~3_combout  & ((\scctrl|Selector30~1_combout  & ((\scdp|k0l|q [1]))) # (!\scctrl|Selector30~1_combout  & (\scdp|lfsrInst|lfsr|q [0])))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scdp|lfsrInst|lfsr|q [0]),
	.datab(\scdp|k0l|q [1]),
	.datac(\scctrl|Selector30~3_combout ),
	.datad(\scctrl|Selector30~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[1] .lut_mask = "ccca";
defparam \scdp|lfsrInst|lfsr|q[1] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[1] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[1] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[1] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N3
maxv_lcell \scdp|k0l|q[2] (
// Equation(s):
// \scdp|comb~3  = (\scctrl|Selector13~0_combout  & (((E8_q[2]) # (\scctrl|Selector38~0_combout )))) # (!\scctrl|Selector13~0_combout  & (\scdp|lfsrInst|lfsr|q [2] & ((!\scctrl|Selector38~0_combout ))))
// \scdp|k0l|q [2] = DFFEAS(\scdp|comb~3 , GLOBAL(\clk~combout ), VCC, , \scdp|k0l|q[1]~0_combout , \scdp|k1l|q~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scctrl|Selector13~0_combout ),
	.datab(\scdp|lfsrInst|lfsr|q [2]),
	.datac(\scdp|k1l|q~0 ),
	.datad(\scctrl|Selector38~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k0l|q[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~3 ),
	.regout(\scdp|k0l|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k0l|q[2] .lut_mask = "aae4";
defparam \scdp|k0l|q[2] .operation_mode = "normal";
defparam \scdp|k0l|q[2] .output_mode = "reg_and_comb";
defparam \scdp|k0l|q[2] .register_cascade_mode = "off";
defparam \scdp|k0l|q[2] .sum_lutc_input = "qfbk";
defparam \scdp|k0l|q[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N4
maxv_lcell \scdp|lfsrInst|lfsr|q[2] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [2] = DFFEAS((\scctrl|Selector30~1_combout  & (((\scdp|k0l|q [2])))) # (!\scctrl|Selector30~1_combout  & ((\scctrl|Selector30~3_combout  & ((\scdp|k0l|q [2]))) # (!\scctrl|Selector30~3_combout  & (\scdp|lfsrInst|lfsr|q [1])))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scdp|lfsrInst|lfsr|q [1]),
	.datab(\scdp|k0l|q [2]),
	.datac(\scctrl|Selector30~1_combout ),
	.datad(\scctrl|Selector30~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[2] .lut_mask = "ccca";
defparam \scdp|lfsrInst|lfsr|q[2] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[2] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[2] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[2] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y8_N2
maxv_lcell \scdp|lfsrInst|lfsr|q[6] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [6] = DFFEAS((\scctrl|Selector30~1_combout  & (\scdp|k0h|q [2])) # (!\scctrl|Selector30~1_combout  & ((\scctrl|Selector30~3_combout  & (\scdp|k0h|q [2])) # (!\scctrl|Selector30~3_combout  & ((\scdp|lfsrInst|lfsr|q [5]))))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scctrl|Selector30~1_combout ),
	.datab(\scdp|k0h|q [2]),
	.datac(\scdp|lfsrInst|lfsr|q [5]),
	.datad(\scctrl|Selector30~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[6] .lut_mask = "ccd8";
defparam \scdp|lfsrInst|lfsr|q[6] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[6] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[6] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[6] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N7
maxv_lcell \scdp|k0h|q[3] (
// Equation(s):
// \scdp|comb~30  = (\scctrl|Selector38~0_combout  & ((\scctrl|Selector13~0_combout  & (E9_q[3])) # (!\scctrl|Selector13~0_combout  & ((\scdp|lfsrInst|lfsr|q [7])))))
// \scdp|k0h|q [3] = DFFEAS(\scdp|comb~30 , GLOBAL(\clk~combout ), VCC, , \scdp|k0h|q[1]~0_combout , \scdp|k0l|q~1 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scctrl|Selector13~0_combout ),
	.datab(\scctrl|Selector38~0_combout ),
	.datac(\scdp|k0l|q~1 ),
	.datad(\scdp|lfsrInst|lfsr|q [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k0h|q[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~30 ),
	.regout(\scdp|k0h|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k0h|q[3] .lut_mask = "c480";
defparam \scdp|k0h|q[3] .operation_mode = "normal";
defparam \scdp|k0h|q[3] .output_mode = "reg_and_comb";
defparam \scdp|k0h|q[3] .register_cascade_mode = "off";
defparam \scdp|k0h|q[3] .sum_lutc_input = "qfbk";
defparam \scdp|k0h|q[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N2
maxv_lcell \scdp|lfsrInst|lfsr|q[7] (
// Equation(s):
// \scdp|lfsrInst|lfsr|q [7] = DFFEAS((\scctrl|Selector30~1_combout  & (((\scdp|k0h|q [3])))) # (!\scctrl|Selector30~1_combout  & ((\scctrl|Selector30~3_combout  & ((\scdp|k0h|q [3]))) # (!\scctrl|Selector30~3_combout  & (\scdp|lfsrInst|lfsr|q [6])))), 
// GLOBAL(\clk~combout ), VCC, , \scdp|lfsrInst|lfsr|q[16]~1_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scdp|lfsrInst|lfsr|q [6]),
	.datab(\scctrl|Selector30~1_combout ),
	.datac(\scdp|k0h|q [3]),
	.datad(\scctrl|Selector30~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|lfsrInst|lfsr|q[16]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lfsrInst|lfsr|q [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|lfsr|q[7] .lut_mask = "f0e2";
defparam \scdp|lfsrInst|lfsr|q[7] .operation_mode = "normal";
defparam \scdp|lfsrInst|lfsr|q[7] .output_mode = "reg_only";
defparam \scdp|lfsrInst|lfsr|q[7] .register_cascade_mode = "off";
defparam \scdp|lfsrInst|lfsr|q[7] .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|lfsr|q[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y10_N3
maxv_lcell \scdp|d2eData[7] (
// Equation(s):
// \scdp|d2eData [7] = \scdp|u2|q [7] $ (\scdp|lfsrInst|lfsr|q [7] $ (\scdp|lfsrInst|lfsr|q [23] $ (\scdp|lfsrInst|lfsr|q [15])))

	.clk(gnd),
	.dataa(\scdp|u2|q [7]),
	.datab(\scdp|lfsrInst|lfsr|q [7]),
	.datac(\scdp|lfsrInst|lfsr|q [23]),
	.datad(\scdp|lfsrInst|lfsr|q [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|d2eData [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|d2eData[7] .lut_mask = "6996";
defparam \scdp|d2eData[7] .operation_mode = "normal";
defparam \scdp|d2eData[7] .output_mode = "comb_only";
defparam \scdp|d2eData[7] .register_cascade_mode = "off";
defparam \scdp|d2eData[7] .sum_lutc_input = "datac";
defparam \scdp|d2eData[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N9
maxv_lcell \scdp|lfsrInst|psrByte[4]~2 (
// Equation(s):
// \scdp|lfsrInst|psrByte[4]~2_combout  = \scdp|lfsrInst|lfsr|q [12] $ (\scdp|lfsrInst|lfsr|q [20] $ (\scdp|lfsrInst|lfsr|q [4] $ (\scdp|lfsrInst|lfsr|q [28])))

	.clk(gnd),
	.dataa(\scdp|lfsrInst|lfsr|q [12]),
	.datab(\scdp|lfsrInst|lfsr|q [20]),
	.datac(\scdp|lfsrInst|lfsr|q [4]),
	.datad(\scdp|lfsrInst|lfsr|q [28]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|lfsrInst|psrByte[4]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|psrByte[4]~2 .lut_mask = "6996";
defparam \scdp|lfsrInst|psrByte[4]~2 .operation_mode = "normal";
defparam \scdp|lfsrInst|psrByte[4]~2 .output_mode = "comb_only";
defparam \scdp|lfsrInst|psrByte[4]~2 .register_cascade_mode = "off";
defparam \scdp|lfsrInst|psrByte[4]~2 .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|psrByte[4]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N1
maxv_lcell \scdp|u2|q[5] (
// Equation(s):
// \scdp|u2|q [5] = DFFEAS(((!\rst~combout  & ((\bu_rx_data~combout [5])))), GLOBAL(\clk~combout ), VCC, , \scdp|u2|q[2]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(vcc),
	.datad(\bu_rx_data~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scdp|u2|q[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|u2|q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|u2|q[5] .lut_mask = "3300";
defparam \scdp|u2|q[5] .operation_mode = "normal";
defparam \scdp|u2|q[5] .output_mode = "reg_only";
defparam \scdp|u2|q[5] .register_cascade_mode = "off";
defparam \scdp|u2|q[5] .sum_lutc_input = "datac";
defparam \scdp|u2|q[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N4
maxv_lcell \scdp|u2|q[6] (
// Equation(s):
// \scdp|u2|q [6] = DFFEAS((!\rst~combout  & (((\bu_rx_data~combout [6])))), GLOBAL(\clk~combout ), VCC, , \scdp|u2|q[2]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\bu_rx_data~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scdp|u2|q[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|u2|q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|u2|q[6] .lut_mask = "5500";
defparam \scdp|u2|q[6] .operation_mode = "normal";
defparam \scdp|u2|q[6] .output_mode = "reg_only";
defparam \scdp|u2|q[6] .register_cascade_mode = "off";
defparam \scdp|u2|q[6] .sum_lutc_input = "datac";
defparam \scdp|u2|q[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N5
maxv_lcell \scdp|lfsrInst|after[0]~0 (
// Equation(s):
// \scdp|lfsrInst|after[0]~0_combout  = ((\scdp|lfsrInst|lfsr|q [30] $ (\scdp|lfsrInst|lfsr|q [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\scdp|lfsrInst|lfsr|q [30]),
	.datad(\scdp|lfsrInst|lfsr|q [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|lfsrInst|after[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|after[0]~0 .lut_mask = "0ff0";
defparam \scdp|lfsrInst|after[0]~0 .operation_mode = "normal";
defparam \scdp|lfsrInst|after[0]~0 .output_mode = "comb_only";
defparam \scdp|lfsrInst|after[0]~0 .register_cascade_mode = "off";
defparam \scdp|lfsrInst|after[0]~0 .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|after[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N6
maxv_lcell \scdp|d2eData[6] (
// Equation(s):
// \scdp|d2eData [6] = \scdp|u2|q [6] $ (\scdp|lfsrInst|lfsr|q [22] $ (\scdp|lfsrInst|lfsr|q [14] $ (\scdp|lfsrInst|after[0]~0_combout )))

	.clk(gnd),
	.dataa(\scdp|u2|q [6]),
	.datab(\scdp|lfsrInst|lfsr|q [22]),
	.datac(\scdp|lfsrInst|lfsr|q [14]),
	.datad(\scdp|lfsrInst|after[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|d2eData [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|d2eData[6] .lut_mask = "6996";
defparam \scdp|d2eData[6] .operation_mode = "normal";
defparam \scdp|d2eData[6] .output_mode = "comb_only";
defparam \scdp|d2eData[6] .register_cascade_mode = "off";
defparam \scdp|d2eData[6] .sum_lutc_input = "datac";
defparam \scdp|d2eData[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N8
maxv_lcell \scdp|lfsrInst|psrByte[5]~4 (
// Equation(s):
// \scdp|lfsrInst|psrByte[5]~4_combout  = \scdp|lfsrInst|lfsr|q [13] $ (\scdp|lfsrInst|lfsr|q [21] $ (\scdp|lfsrInst|lfsr|q [29] $ (\scdp|lfsrInst|lfsr|q [5])))

	.clk(gnd),
	.dataa(\scdp|lfsrInst|lfsr|q [13]),
	.datab(\scdp|lfsrInst|lfsr|q [21]),
	.datac(\scdp|lfsrInst|lfsr|q [29]),
	.datad(\scdp|lfsrInst|lfsr|q [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|lfsrInst|psrByte[5]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|psrByte[5]~4 .lut_mask = "6996";
defparam \scdp|lfsrInst|psrByte[5]~4 .operation_mode = "normal";
defparam \scdp|lfsrInst|psrByte[5]~4 .output_mode = "comb_only";
defparam \scdp|lfsrInst|psrByte[5]~4 .register_cascade_mode = "off";
defparam \scdp|lfsrInst|psrByte[5]~4 .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|psrByte[5]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N8
maxv_lcell \scdp|b2a0|lowerTen~0 (
// Equation(s):
// \scdp|b2a0|lowerTen~0_combout  = ((\scdp|d2eData [6]) # (\scdp|u2|q [5] $ (\scdp|lfsrInst|psrByte[5]~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\scdp|u2|q [5]),
	.datac(\scdp|d2eData [6]),
	.datad(\scdp|lfsrInst|psrByte[5]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|b2a0|lowerTen~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|b2a0|lowerTen~0 .lut_mask = "f3fc";
defparam \scdp|b2a0|lowerTen~0 .operation_mode = "normal";
defparam \scdp|b2a0|lowerTen~0 .output_mode = "comb_only";
defparam \scdp|b2a0|lowerTen~0 .register_cascade_mode = "off";
defparam \scdp|b2a0|lowerTen~0 .sum_lutc_input = "datac";
defparam \scdp|b2a0|lowerTen~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N5
maxv_lcell \scdp|msBitsi|q[0]~0 (
// Equation(s):
// \scdp|msBitsi|q[0]~0_combout  = ((\rst~combout ) # ((\scctrl|cState.LDBYTE~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(vcc),
	.datad(\scctrl|cState.LDBYTE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|msBitsi|q[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|msBitsi|q[0]~0 .lut_mask = "ffcc";
defparam \scdp|msBitsi|q[0]~0 .operation_mode = "normal";
defparam \scdp|msBitsi|q[0]~0 .output_mode = "comb_only";
defparam \scdp|msBitsi|q[0]~0 .register_cascade_mode = "off";
defparam \scdp|msBitsi|q[0]~0 .sum_lutc_input = "datac";
defparam \scdp|msBitsi|q[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N1
maxv_lcell \scdp|msBitsi|q[0] (
// Equation(s):
// \scdp|msBitsi|q [0] = DFFEAS(\scdp|u2|q [4] $ (\scdp|lfsrInst|psrByte[4]~2_combout  $ (((!\scdp|d2eData [7] & \scdp|b2a0|lowerTen~0_combout )))), GLOBAL(\clk~combout ), VCC, , \scdp|msBitsi|q[0]~0_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scdp|u2|q [4]),
	.datab(\scdp|d2eData [7]),
	.datac(\scdp|lfsrInst|psrByte[4]~2_combout ),
	.datad(\scdp|b2a0|lowerTen~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|msBitsi|q[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|msBitsi|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|msBitsi|q[0] .lut_mask = "695a";
defparam \scdp|msBitsi|q[0] .operation_mode = "normal";
defparam \scdp|msBitsi|q[0] .output_mode = "reg_only";
defparam \scdp|msBitsi|q[0] .register_cascade_mode = "off";
defparam \scdp|msBitsi|q[0] .sum_lutc_input = "datac";
defparam \scdp|msBitsi|q[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N7
maxv_lcell \scdp|L4_tx_data~6 (
// Equation(s):
// \scdp|L4_tx_data~6_combout  = (\scctrl|Selector13~0_combout ) # ((\scctrl|cState.PTLFSR~regout ) # ((!\scctrl|cState.START~regout  & \dk|de_littlep~combout )))

	.clk(gnd),
	.dataa(\scctrl|Selector13~0_combout ),
	.datab(\scctrl|cState.START~regout ),
	.datac(\dk|de_littlep~combout ),
	.datad(\scctrl|cState.PTLFSR~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data~6 .lut_mask = "ffba";
defparam \scdp|L4_tx_data~6 .operation_mode = "normal";
defparam \scdp|L4_tx_data~6 .output_mode = "comb_only";
defparam \scdp|L4_tx_data~6 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data~6 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N9
maxv_lcell \scctrl|Selector28~0 (
// Equation(s):
// \scctrl|Selector28~0_combout  = (!\scctrl|cState.LDLSBIT~regout  & (((!\scctrl|cState.LDBYTE~regout  & !\scctrl|cState.LDMSBIT~regout ))))

	.clk(gnd),
	.dataa(\scctrl|cState.LDLSBIT~regout ),
	.datab(vcc),
	.datac(\scctrl|cState.LDBYTE~regout ),
	.datad(\scctrl|cState.LDMSBIT~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|Selector28~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|Selector28~0 .lut_mask = "0005";
defparam \scctrl|Selector28~0 .operation_mode = "normal";
defparam \scctrl|Selector28~0 .output_mode = "comb_only";
defparam \scctrl|Selector28~0 .register_cascade_mode = "off";
defparam \scctrl|Selector28~0 .sum_lutc_input = "datac";
defparam \scctrl|Selector28~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N6
maxv_lcell \scctrl|Selector28~2 (
// Equation(s):
// \scctrl|Selector28~2_combout  = (!\scctrl|Selector28~1_combout  & (\scctrl|Selector28~0_combout  & ((\dk|de_cr~combout ) # (!\scctrl|cState.ENC~regout ))))

	.clk(gnd),
	.dataa(\scctrl|Selector28~1_combout ),
	.datab(\scctrl|cState.ENC~regout ),
	.datac(\dk|de_cr~combout ),
	.datad(\scctrl|Selector28~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|Selector28~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|Selector28~2 .lut_mask = "5100";
defparam \scctrl|Selector28~2 .operation_mode = "normal";
defparam \scctrl|Selector28~2 .output_mode = "comb_only";
defparam \scctrl|Selector28~2 .register_cascade_mode = "off";
defparam \scctrl|Selector28~2 .sum_lutc_input = "datac";
defparam \scctrl|Selector28~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N0
maxv_lcell \scdp|comb~33 (
// Equation(s):
// \scdp|comb~33_combout  = (\scctrl|Selector37~0_combout  & (((\scdp|comb~29 )))) # (!\scctrl|Selector37~0_combout  & ((\scdp|comb~30 ) # ((\scdp|comb~32 ))))

	.clk(gnd),
	.dataa(\scctrl|Selector37~0_combout ),
	.datab(\scdp|comb~30 ),
	.datac(\scdp|comb~32 ),
	.datad(\scdp|comb~29 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|comb~33 .lut_mask = "fe54";
defparam \scdp|comb~33 .operation_mode = "normal";
defparam \scdp|comb~33 .output_mode = "comb_only";
defparam \scdp|comb~33 .register_cascade_mode = "off";
defparam \scdp|comb~33 .sum_lutc_input = "datac";
defparam \scdp|comb~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N5
maxv_lcell \scdp|comb~35 (
// Equation(s):
// \scdp|comb~35_combout  = (\scctrl|WideOr14~0_combout  & (\scdp|comb~33_combout )) # (!\scctrl|WideOr14~0_combout  & ((\scctrl|cKey.K1h~regout  & ((\scdp|comb~34 ))) # (!\scctrl|cKey.K1h~regout  & (\scdp|comb~33_combout ))))

	.clk(gnd),
	.dataa(\scctrl|WideOr14~0_combout ),
	.datab(\scdp|comb~33_combout ),
	.datac(\scdp|comb~34 ),
	.datad(\scctrl|cKey.K1h~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|comb~35 .lut_mask = "d8cc";
defparam \scdp|comb~35 .operation_mode = "normal";
defparam \scdp|comb~35 .output_mode = "comb_only";
defparam \scdp|comb~35 .register_cascade_mode = "off";
defparam \scdp|comb~35 .sum_lutc_input = "datac";
defparam \scdp|comb~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N9
maxv_lcell \scdp|comb~36 (
// Equation(s):
// \scdp|comb~36_combout  = (!\scctrl|Selector34~0_combout  & ((\scctrl|Selector35~0_combout  & ((\scdp|comb~28 ))) # (!\scctrl|Selector35~0_combout  & (\scdp|comb~35_combout ))))

	.clk(gnd),
	.dataa(\scctrl|Selector35~0_combout ),
	.datab(\scctrl|Selector34~0_combout ),
	.datac(\scdp|comb~35_combout ),
	.datad(\scdp|comb~28 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|comb~36 .lut_mask = "3210";
defparam \scdp|comb~36 .operation_mode = "normal";
defparam \scdp|comb~36 .output_mode = "comb_only";
defparam \scdp|comb~36 .register_cascade_mode = "off";
defparam \scdp|comb~36 .sum_lutc_input = "datac";
defparam \scdp|comb~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N2
maxv_lcell \scctrl|Selector33~0 (
// Equation(s):
// \scctrl|Selector33~0_combout  = ((\scctrl|cKey.K3l~regout  & ((\scctrl|cState.PTLFSR~regout ) # (\scctrl|cState.PTK~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\scctrl|cState.PTLFSR~regout ),
	.datac(\scctrl|cState.PTK~regout ),
	.datad(\scctrl|cKey.K3l~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|Selector33~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|Selector33~0 .lut_mask = "fc00";
defparam \scctrl|Selector33~0 .operation_mode = "normal";
defparam \scctrl|Selector33~0 .output_mode = "comb_only";
defparam \scctrl|Selector33~0 .register_cascade_mode = "off";
defparam \scctrl|Selector33~0 .sum_lutc_input = "datac";
defparam \scctrl|Selector33~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N5
maxv_lcell \scdp|comb~37 (
// Equation(s):
// \scdp|comb~37_combout  = (\scctrl|Selector33~0_combout  & (\scdp|comb~26 )) # (!\scctrl|Selector33~0_combout  & (((\scdp|comb~27 ) # (\scdp|comb~36_combout ))))

	.clk(gnd),
	.dataa(\scdp|comb~26 ),
	.datab(\scdp|comb~27 ),
	.datac(\scdp|comb~36_combout ),
	.datad(\scctrl|Selector33~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|comb~37 .lut_mask = "aafc";
defparam \scdp|comb~37 .operation_mode = "normal";
defparam \scdp|comb~37 .output_mode = "comb_only";
defparam \scdp|comb~37 .register_cascade_mode = "off";
defparam \scdp|comb~37 .sum_lutc_input = "datac";
defparam \scdp|comb~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y11_N9
maxv_lcell \scdp|k3h|q[3] (
// Equation(s):
// \scdp|comb~38  = (\scctrl|Selector32~0_combout  & (\scctrl|Selector13~0_combout  & (E15_q[3]))) # (!\scctrl|Selector32~0_combout  & (((\scdp|comb~37_combout ))))

	.clk(\clk~combout ),
	.dataa(\scctrl|Selector13~0_combout ),
	.datab(\scctrl|Selector32~0_combout ),
	.datac(\scdp|k0l|q~1 ),
	.datad(\scdp|comb~37_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|k3h|q[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|comb~38 ),
	.regout(\scdp|k3h|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|k3h|q[3] .lut_mask = "b380";
defparam \scdp|k3h|q[3] .operation_mode = "normal";
defparam \scdp|k3h|q[3] .output_mode = "comb_only";
defparam \scdp|k3h|q[3] .register_cascade_mode = "off";
defparam \scdp|k3h|q[3] .sum_lutc_input = "qfbk";
defparam \scdp|k3h|q[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y10_N5
maxv_lcell \scdp|b2A|lowerTen (
// Equation(s):
// \scdp|b2A|lowerTen~combout  = ((!\scdp|comb~25  & ((!\scdp|comb~15 )))) # (!\scdp|comb~38 )

	.clk(gnd),
	.dataa(\scdp|comb~38 ),
	.datab(\scdp|comb~25 ),
	.datac(vcc),
	.datad(\scdp|comb~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|b2A|lowerTen~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|b2A|lowerTen .lut_mask = "5577";
defparam \scdp|b2A|lowerTen .operation_mode = "normal";
defparam \scdp|b2A|lowerTen .output_mode = "comb_only";
defparam \scdp|b2A|lowerTen .register_cascade_mode = "off";
defparam \scdp|b2A|lowerTen .sum_lutc_input = "datac";
defparam \scdp|b2A|lowerTen .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y11_N0
maxv_lcell \scdp|L4_tx_data[0]~29 (
// Equation(s):
// \scdp|L4_tx_data[0]~29_combout  = ((\scctrl|cState.LDEBIT~regout ) # ((\scdp|b2A|lowerTen~combout  & \scdp|L4_tx_data~6_combout ))) # (!\scctrl|Selector28~2_combout )

	.clk(gnd),
	.dataa(\scctrl|Selector28~2_combout ),
	.datab(\scdp|b2A|lowerTen~combout ),
	.datac(\scdp|L4_tx_data~6_combout ),
	.datad(\scctrl|cState.LDEBIT~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data[0]~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[0]~29 .lut_mask = "ffd5";
defparam \scdp|L4_tx_data[0]~29 .operation_mode = "normal";
defparam \scdp|L4_tx_data[0]~29 .output_mode = "comb_only";
defparam \scdp|L4_tx_data[0]~29 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[0]~29 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[0]~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y11_N7
maxv_lcell \scdp|u0|q[2] (
// Equation(s):
// \scdp|e2dData [6] = \scdp|lfsrInst|after[0]~0_combout  $ (\scdp|lfsrInst|lfsr|q [22] $ (E1_q[2] $ (\scdp|lfsrInst|lfsr|q [14])))

	.clk(\clk~combout ),
	.dataa(\scdp|lfsrInst|after[0]~0_combout ),
	.datab(\scdp|lfsrInst|lfsr|q [22]),
	.datac(\scdp|u1|q~3 ),
	.datad(\scdp|lfsrInst|lfsr|q [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|u0|q[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|e2dData [6]),
	.regout(\scdp|u0|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|u0|q[2] .lut_mask = "6996";
defparam \scdp|u0|q[2] .operation_mode = "normal";
defparam \scdp|u0|q[2] .output_mode = "comb_only";
defparam \scdp|u0|q[2] .register_cascade_mode = "off";
defparam \scdp|u0|q[2] .sum_lutc_input = "qfbk";
defparam \scdp|u0|q[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y10_N2
maxv_lcell \scdp|e2dData[5] (
// Equation(s):
// \scdp|e2dData [5] = ((\scdp|u0|q [1] $ (\scdp|lfsrInst|psrByte[5]~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\scdp|u0|q [1]),
	.datad(\scdp|lfsrInst|psrByte[5]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|e2dData [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|e2dData[5] .lut_mask = "0ff0";
defparam \scdp|e2dData[5] .operation_mode = "normal";
defparam \scdp|e2dData[5] .output_mode = "comb_only";
defparam \scdp|e2dData[5] .register_cascade_mode = "off";
defparam \scdp|e2dData[5] .sum_lutc_input = "datac";
defparam \scdp|e2dData[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y11_N9
maxv_lcell \scdp|u0|q[0] (
// Equation(s):
// \scdp|e2dData [4] = ((E1_q[0] $ (\scdp|lfsrInst|psrByte[4]~2_combout )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\scdp|u1|q~1_combout ),
	.datad(\scdp|lfsrInst|psrByte[4]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|u0|q[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|e2dData [4]),
	.regout(\scdp|u0|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|u0|q[0] .lut_mask = "0ff0";
defparam \scdp|u0|q[0] .operation_mode = "normal";
defparam \scdp|u0|q[0] .output_mode = "comb_only";
defparam \scdp|u0|q[0] .register_cascade_mode = "off";
defparam \scdp|u0|q[0] .sum_lutc_input = "qfbk";
defparam \scdp|u0|q[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N0
maxv_lcell \scdp|lfsrInst|psrByte[2]~1 (
// Equation(s):
// \scdp|lfsrInst|psrByte[2]~1_combout  = \scdp|lfsrInst|lfsr|q [2] $ (\scdp|lfsrInst|lfsr|q [10] $ (\scdp|lfsrInst|lfsr|q [18] $ (\scdp|lfsrInst|lfsr|q [26])))

	.clk(gnd),
	.dataa(\scdp|lfsrInst|lfsr|q [2]),
	.datab(\scdp|lfsrInst|lfsr|q [10]),
	.datac(\scdp|lfsrInst|lfsr|q [18]),
	.datad(\scdp|lfsrInst|lfsr|q [26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|lfsrInst|psrByte[2]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|psrByte[2]~1 .lut_mask = "6996";
defparam \scdp|lfsrInst|psrByte[2]~1 .operation_mode = "normal";
defparam \scdp|lfsrInst|psrByte[2]~1 .output_mode = "comb_only";
defparam \scdp|lfsrInst|psrByte[2]~1 .register_cascade_mode = "off";
defparam \scdp|lfsrInst|psrByte[2]~1 .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|psrByte[2]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N9
maxv_lcell \scdp|lfsrInst|psrByte[3]~3 (
// Equation(s):
// \scdp|lfsrInst|psrByte[3]~3_combout  = \scdp|lfsrInst|lfsr|q [11] $ (\scdp|lfsrInst|lfsr|q [27] $ (\scdp|lfsrInst|lfsr|q [3] $ (\scdp|lfsrInst|lfsr|q [19])))

	.clk(gnd),
	.dataa(\scdp|lfsrInst|lfsr|q [11]),
	.datab(\scdp|lfsrInst|lfsr|q [27]),
	.datac(\scdp|lfsrInst|lfsr|q [3]),
	.datad(\scdp|lfsrInst|lfsr|q [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|lfsrInst|psrByte[3]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|psrByte[3]~3 .lut_mask = "6996";
defparam \scdp|lfsrInst|psrByte[3]~3 .operation_mode = "normal";
defparam \scdp|lfsrInst|psrByte[3]~3 .output_mode = "comb_only";
defparam \scdp|lfsrInst|psrByte[3]~3 .register_cascade_mode = "off";
defparam \scdp|lfsrInst|psrByte[3]~3 .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|psrByte[3]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N5
maxv_lcell \scdp|pinst0|pValid~5 (
// Equation(s):
// \scdp|pinst0|pValid~5_combout  = (\scdp|lfsrInst|psrByte[3]~3_combout  & (!\scdp|u1|q [3] & (\scdp|u0|q [1] $ (\scdp|lfsrInst|psrByte[5]~4_combout )))) # (!\scdp|lfsrInst|psrByte[3]~3_combout  & (\scdp|u1|q [3] & (\scdp|u0|q [1] $ 
// (\scdp|lfsrInst|psrByte[5]~4_combout ))))

	.clk(gnd),
	.dataa(\scdp|lfsrInst|psrByte[3]~3_combout ),
	.datab(\scdp|u1|q [3]),
	.datac(\scdp|u0|q [1]),
	.datad(\scdp|lfsrInst|psrByte[5]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|pinst0|pValid~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|pinst0|pValid~5 .lut_mask = "0660";
defparam \scdp|pinst0|pValid~5 .operation_mode = "normal";
defparam \scdp|pinst0|pValid~5 .output_mode = "comb_only";
defparam \scdp|pinst0|pValid~5 .register_cascade_mode = "off";
defparam \scdp|pinst0|pValid~5 .sum_lutc_input = "datac";
defparam \scdp|pinst0|pValid~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N0
maxv_lcell \scdp|pinst0|pValid~2 (
// Equation(s):
// \scdp|pinst0|pValid~2_combout  = ((\scdp|lfsrInst|psrByte[2]~1_combout  $ (!\scdp|u1|q [2])) # (!\scdp|pinst0|pValid~5_combout )) # (!\scdp|e2dData [4])

	.clk(gnd),
	.dataa(\scdp|e2dData [4]),
	.datab(\scdp|lfsrInst|psrByte[2]~1_combout ),
	.datac(\scdp|pinst0|pValid~5_combout ),
	.datad(\scdp|u1|q [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|pinst0|pValid~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|pinst0|pValid~2 .lut_mask = "df7f";
defparam \scdp|pinst0|pValid~2 .operation_mode = "normal";
defparam \scdp|pinst0|pValid~2 .output_mode = "comb_only";
defparam \scdp|pinst0|pValid~2 .register_cascade_mode = "off";
defparam \scdp|pinst0|pValid~2 .sum_lutc_input = "datac";
defparam \scdp|pinst0|pValid~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N3
maxv_lcell \scdp|lfsrInst|psrByte[1]~5 (
// Equation(s):
// \scdp|lfsrInst|psrByte[1]~5_combout  = \scdp|lfsrInst|lfsr|q [1] $ (\scdp|lfsrInst|lfsr|q [25] $ (\scdp|lfsrInst|lfsr|q [9] $ (\scdp|lfsrInst|lfsr|q [17])))

	.clk(gnd),
	.dataa(\scdp|lfsrInst|lfsr|q [1]),
	.datab(\scdp|lfsrInst|lfsr|q [25]),
	.datac(\scdp|lfsrInst|lfsr|q [9]),
	.datad(\scdp|lfsrInst|lfsr|q [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|lfsrInst|psrByte[1]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|psrByte[1]~5 .lut_mask = "6996";
defparam \scdp|lfsrInst|psrByte[1]~5 .operation_mode = "normal";
defparam \scdp|lfsrInst|psrByte[1]~5 .output_mode = "comb_only";
defparam \scdp|lfsrInst|psrByte[1]~5 .register_cascade_mode = "off";
defparam \scdp|lfsrInst|psrByte[1]~5 .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|psrByte[1]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N4
maxv_lcell \scdp|lfsrInst|psrByte[0]~0 (
// Equation(s):
// \scdp|lfsrInst|psrByte[0]~0_combout  = \scdp|lfsrInst|lfsr|q [16] $ (\scdp|lfsrInst|lfsr|q [0] $ (\scdp|lfsrInst|lfsr|q [8] $ (\scdp|lfsrInst|lfsr|q [24])))

	.clk(gnd),
	.dataa(\scdp|lfsrInst|lfsr|q [16]),
	.datab(\scdp|lfsrInst|lfsr|q [0]),
	.datac(\scdp|lfsrInst|lfsr|q [8]),
	.datad(\scdp|lfsrInst|lfsr|q [24]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|lfsrInst|psrByte[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lfsrInst|psrByte[0]~0 .lut_mask = "6996";
defparam \scdp|lfsrInst|psrByte[0]~0 .operation_mode = "normal";
defparam \scdp|lfsrInst|psrByte[0]~0 .output_mode = "comb_only";
defparam \scdp|lfsrInst|psrByte[0]~0 .register_cascade_mode = "off";
defparam \scdp|lfsrInst|psrByte[0]~0 .sum_lutc_input = "datac";
defparam \scdp|lfsrInst|psrByte[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y11_N8
maxv_lcell \scdp|u1|q[0] (
// Equation(s):
// \scdp|e2dData [0] = ((E2_q[0] $ (\scdp|lfsrInst|psrByte[0]~0_combout )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\scdp|u1|q~1_combout ),
	.datad(\scdp|lfsrInst|psrByte[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|u1|q[3]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|e2dData [0]),
	.regout(\scdp|u1|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|u1|q[0] .lut_mask = "0ff0";
defparam \scdp|u1|q[0] .operation_mode = "normal";
defparam \scdp|u1|q[0] .output_mode = "comb_only";
defparam \scdp|u1|q[0] .register_cascade_mode = "off";
defparam \scdp|u1|q[0] .sum_lutc_input = "qfbk";
defparam \scdp|u1|q[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y11_N0
maxv_lcell \scdp|u1|q[1] (
// Equation(s):
// \scdp|pinst0|pValid~3  = (\scdp|pinst0|pValid~2_combout ) # ((\scdp|lfsrInst|psrByte[1]~5_combout  $ (!E2_q[1])) # (!\scdp|e2dData [0]))
// \scdp|u1|q [1] = DFFEAS(\scdp|pinst0|pValid~3 , GLOBAL(\clk~combout ), VCC, , \scdp|u1|q[3]~2_combout , \scdp|u0|q~4 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\scdp|pinst0|pValid~2_combout ),
	.datab(\scdp|lfsrInst|psrByte[1]~5_combout ),
	.datac(\scdp|u0|q~4 ),
	.datad(\scdp|e2dData [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|u1|q[3]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|pinst0|pValid~3 ),
	.regout(\scdp|u1|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|u1|q[1] .lut_mask = "ebff";
defparam \scdp|u1|q[1] .operation_mode = "normal";
defparam \scdp|u1|q[1] .output_mode = "reg_and_comb";
defparam \scdp|u1|q[1] .register_cascade_mode = "off";
defparam \scdp|u1|q[1] .sum_lutc_input = "qfbk";
defparam \scdp|u1|q[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y11_N2
maxv_lcell \scdp|u0|q[3] (
// Equation(s):
// \scdp|e2dData [7] = \scdp|lfsrInst|lfsr|q [23] $ (\scdp|lfsrInst|lfsr|q [15] $ (E1_q[3] $ (\scdp|lfsrInst|lfsr|q [7])))

	.clk(\clk~combout ),
	.dataa(\scdp|lfsrInst|lfsr|q [23]),
	.datab(\scdp|lfsrInst|lfsr|q [15]),
	.datac(\scdp|u0|q~1 ),
	.datad(\scdp|lfsrInst|lfsr|q [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\scdp|u0|q[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|e2dData [7]),
	.regout(\scdp|u0|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|u0|q[3] .lut_mask = "6996";
defparam \scdp|u0|q[3] .operation_mode = "normal";
defparam \scdp|u0|q[3] .output_mode = "comb_only";
defparam \scdp|u0|q[3] .register_cascade_mode = "off";
defparam \scdp|u0|q[3] .sum_lutc_input = "qfbk";
defparam \scdp|u0|q[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y11_N3
maxv_lcell \scdp|pinst0|pValid~4 (
// Equation(s):
// \scdp|pinst0|pValid~4_combout  = (\scdp|e2dData [7] & ((\scdp|e2dData [6] & ((\scdp|pinst0|pValid~3 ))) # (!\scdp|e2dData [6] & (\scdp|e2dData [5]))))

	.clk(gnd),
	.dataa(\scdp|e2dData [6]),
	.datab(\scdp|e2dData [5]),
	.datac(\scdp|pinst0|pValid~3 ),
	.datad(\scdp|e2dData [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|pinst0|pValid~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|pinst0|pValid~4 .lut_mask = "e400";
defparam \scdp|pinst0|pValid~4 .operation_mode = "normal";
defparam \scdp|pinst0|pValid~4 .output_mode = "comb_only";
defparam \scdp|pinst0|pValid~4 .register_cascade_mode = "off";
defparam \scdp|pinst0|pValid~4 .sum_lutc_input = "datac";
defparam \scdp|pinst0|pValid~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y11_N5
maxv_lcell \scdp|L4_tx_data[0]~28 (
// Equation(s):
// \scdp|L4_tx_data[0]~28_combout  = ((\scctrl|cState.LDEBIT~regout ) # ((\scdp|pinst0|pValid~4_combout  & !\scdp|L4_tx_data~6_combout ))) # (!\scctrl|Selector28~2_combout )

	.clk(gnd),
	.dataa(\scctrl|Selector28~2_combout ),
	.datab(\scdp|pinst0|pValid~4_combout ),
	.datac(\scdp|L4_tx_data~6_combout ),
	.datad(\scctrl|cState.LDEBIT~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data[0]~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[0]~28 .lut_mask = "ff5d";
defparam \scdp|L4_tx_data[0]~28 .operation_mode = "normal";
defparam \scdp|L4_tx_data[0]~28 .output_mode = "comb_only";
defparam \scdp|L4_tx_data[0]~28 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[0]~28 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[0]~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y12_N0
maxv_lcell \scdp|u2|q[0] (
// Equation(s):
// \scdp|u2|q [0] = DFFEAS((((!\rst~combout  & \bu_rx_data~combout [0]))), GLOBAL(\clk~combout ), VCC, , \scdp|u2|q[2]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(\bu_rx_data~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scdp|u2|q[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|u2|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|u2|q[0] .lut_mask = "0f00";
defparam \scdp|u2|q[0] .operation_mode = "normal";
defparam \scdp|u2|q[0] .output_mode = "reg_only";
defparam \scdp|u2|q[0] .register_cascade_mode = "off";
defparam \scdp|u2|q[0] .sum_lutc_input = "datac";
defparam \scdp|u2|q[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N9
maxv_lcell \scdp|u2|q[3] (
// Equation(s):
// \scdp|u2|q [3] = DFFEAS((((!\rst~combout  & \bu_rx_data~combout [3]))), GLOBAL(\clk~combout ), VCC, , \scdp|u2|q[2]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(\bu_rx_data~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scdp|u2|q[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|u2|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|u2|q[3] .lut_mask = "0f00";
defparam \scdp|u2|q[3] .operation_mode = "normal";
defparam \scdp|u2|q[3] .output_mode = "reg_only";
defparam \scdp|u2|q[3] .register_cascade_mode = "off";
defparam \scdp|u2|q[3] .sum_lutc_input = "datac";
defparam \scdp|u2|q[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N7
maxv_lcell \scdp|d2eData[3] (
// Equation(s):
// \scdp|d2eData [3] = ((\scdp|u2|q [3] $ (\scdp|lfsrInst|psrByte[3]~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\scdp|u2|q [3]),
	.datad(\scdp|lfsrInst|psrByte[3]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|d2eData [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|d2eData[3] .lut_mask = "0ff0";
defparam \scdp|d2eData[3] .operation_mode = "normal";
defparam \scdp|d2eData[3] .output_mode = "comb_only";
defparam \scdp|d2eData[3] .register_cascade_mode = "off";
defparam \scdp|d2eData[3] .sum_lutc_input = "datac";
defparam \scdp|d2eData[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N2
maxv_lcell \scdp|u2|q[1] (
// Equation(s):
// \scdp|u2|q [1] = DFFEAS((((!\rst~combout  & \bu_rx_data~combout [1]))), GLOBAL(\clk~combout ), VCC, , \scdp|u2|q[2]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(\bu_rx_data~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scdp|u2|q[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|u2|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|u2|q[1] .lut_mask = "0f00";
defparam \scdp|u2|q[1] .operation_mode = "normal";
defparam \scdp|u2|q[1] .output_mode = "reg_only";
defparam \scdp|u2|q[1] .register_cascade_mode = "off";
defparam \scdp|u2|q[1] .sum_lutc_input = "datac";
defparam \scdp|u2|q[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y12_N2
maxv_lcell \scdp|u2|q[2] (
// Equation(s):
// \scdp|u2|q [2] = DFFEAS((\bu_rx_data~combout [2] & (((!\rst~combout )))), GLOBAL(\clk~combout ), VCC, , \scdp|u2|q[2]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\bu_rx_data~combout [2]),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scdp|u2|q[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|u2|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|u2|q[2] .lut_mask = "0a0a";
defparam \scdp|u2|q[2] .operation_mode = "normal";
defparam \scdp|u2|q[2] .output_mode = "reg_only";
defparam \scdp|u2|q[2] .register_cascade_mode = "off";
defparam \scdp|u2|q[2] .sum_lutc_input = "datac";
defparam \scdp|u2|q[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N1
maxv_lcell \scdp|b2a1|lowerTen~0 (
// Equation(s):
// \scdp|b2a1|lowerTen~0_combout  = (\scdp|lfsrInst|psrByte[1]~5_combout  & ((\scdp|u2|q [2] $ (\scdp|lfsrInst|psrByte[2]~1_combout )) # (!\scdp|u2|q [1]))) # (!\scdp|lfsrInst|psrByte[1]~5_combout  & ((\scdp|u2|q [1]) # (\scdp|u2|q [2] $ 
// (\scdp|lfsrInst|psrByte[2]~1_combout ))))

	.clk(gnd),
	.dataa(\scdp|lfsrInst|psrByte[1]~5_combout ),
	.datab(\scdp|u2|q [1]),
	.datac(\scdp|u2|q [2]),
	.datad(\scdp|lfsrInst|psrByte[2]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|b2a1|lowerTen~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|b2a1|lowerTen~0 .lut_mask = "6ff6";
defparam \scdp|b2a1|lowerTen~0 .operation_mode = "normal";
defparam \scdp|b2a1|lowerTen~0 .output_mode = "comb_only";
defparam \scdp|b2a1|lowerTen~0 .register_cascade_mode = "off";
defparam \scdp|b2a1|lowerTen~0 .sum_lutc_input = "datac";
defparam \scdp|b2a1|lowerTen~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N4
maxv_lcell \scdp|lsBitsi|q[0] (
// Equation(s):
// \scdp|lsBitsi|q [0] = DFFEAS(\scdp|u2|q [0] $ (\scdp|lfsrInst|psrByte[0]~0_combout  $ (((\scdp|d2eData [3] & \scdp|b2a1|lowerTen~0_combout )))), GLOBAL(\clk~combout ), VCC, , \scdp|msBitsi|q[0]~0_combout , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scdp|u2|q [0]),
	.datab(\scdp|lfsrInst|psrByte[0]~0_combout ),
	.datac(\scdp|d2eData [3]),
	.datad(\scdp|b2a1|lowerTen~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\scdp|msBitsi|q[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lsBitsi|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lsBitsi|q[0] .lut_mask = "9666";
defparam \scdp|lsBitsi|q[0] .operation_mode = "normal";
defparam \scdp|lsBitsi|q[0] .output_mode = "reg_only";
defparam \scdp|lsBitsi|q[0] .register_cascade_mode = "off";
defparam \scdp|lsBitsi|q[0] .sum_lutc_input = "datac";
defparam \scdp|lsBitsi|q[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y10_N0
maxv_lcell \scdp|L4_tx_data[0]~7 (
// Equation(s):
// \scdp|L4_tx_data[0]~7_combout  = (\scdp|L4_tx_data[0]~29_combout  & (\scdp|L4_tx_data[0]~28_combout  & (\scdp|lsBitsi|q [0]))) # (!\scdp|L4_tx_data[0]~29_combout  & (((\scdp|e2dData [0])) # (!\scdp|L4_tx_data[0]~28_combout )))

	.clk(gnd),
	.dataa(\scdp|L4_tx_data[0]~29_combout ),
	.datab(\scdp|L4_tx_data[0]~28_combout ),
	.datac(\scdp|lsBitsi|q [0]),
	.datad(\scdp|e2dData [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data[0]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[0]~7 .lut_mask = "d591";
defparam \scdp|L4_tx_data[0]~7 .operation_mode = "normal";
defparam \scdp|L4_tx_data[0]~7 .output_mode = "comb_only";
defparam \scdp|L4_tx_data[0]~7 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[0]~7 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[0]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y11_N4
maxv_lcell \scctrl|Selector28~3 (
// Equation(s):
// \scctrl|Selector28~3_combout  = (((\scctrl|cState.LDEBIT~regout ) # (!\scctrl|Selector28~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\scctrl|Selector28~2_combout ),
	.datad(\scctrl|cState.LDEBIT~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|Selector28~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|Selector28~3 .lut_mask = "ff0f";
defparam \scctrl|Selector28~3 .operation_mode = "normal";
defparam \scctrl|Selector28~3 .output_mode = "comb_only";
defparam \scctrl|Selector28~3 .register_cascade_mode = "off";
defparam \scctrl|Selector28~3 .sum_lutc_input = "datac";
defparam \scctrl|Selector28~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N3
maxv_lcell \scdp|L4_tx_data[0]~8 (
// Equation(s):
// \scdp|L4_tx_data[0]~8_combout  = \scdp|L4_tx_data[0]~7_combout  $ (((\scdp|L4_tx_data~6_combout  & (!\scctrl|Selector28~3_combout  & \scdp|comb~48 ))))

	.clk(gnd),
	.dataa(\scdp|L4_tx_data~6_combout ),
	.datab(\scdp|L4_tx_data[0]~7_combout ),
	.datac(\scctrl|Selector28~3_combout ),
	.datad(\scdp|comb~48 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data[0]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[0]~8 .lut_mask = "c6cc";
defparam \scdp|L4_tx_data[0]~8 .operation_mode = "normal";
defparam \scdp|L4_tx_data[0]~8 .output_mode = "comb_only";
defparam \scdp|L4_tx_data[0]~8 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[0]~8 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[0]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N7
maxv_lcell \scdp|L4_tx_data[0]~9 (
// Equation(s):
// \scdp|L4_tx_data[0]~9_combout  = ((\scctrl|cState.LDEBIT~regout  & (\scdp|msBitsi|q [0])) # (!\scctrl|cState.LDEBIT~regout  & ((\scdp|L4_tx_data[0]~8_combout ))))

	.clk(gnd),
	.dataa(\scdp|msBitsi|q [0]),
	.datab(\scdp|L4_tx_data[0]~8_combout ),
	.datac(vcc),
	.datad(\scctrl|cState.LDEBIT~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data[0]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[0]~9 .lut_mask = "aacc";
defparam \scdp|L4_tx_data[0]~9 .operation_mode = "normal";
defparam \scdp|L4_tx_data[0]~9 .output_mode = "comb_only";
defparam \scdp|L4_tx_data[0]~9 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[0]~9 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[0]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N1
maxv_lcell \scdp|d2eData[5] (
// Equation(s):
// \scdp|d2eData [5] = ((\scdp|u2|q [5] $ (\scdp|lfsrInst|psrByte[5]~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\scdp|u2|q [5]),
	.datad(\scdp|lfsrInst|psrByte[5]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|d2eData [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|d2eData[5] .lut_mask = "0ff0";
defparam \scdp|d2eData[5] .operation_mode = "normal";
defparam \scdp|d2eData[5] .output_mode = "comb_only";
defparam \scdp|d2eData[5] .register_cascade_mode = "off";
defparam \scdp|d2eData[5] .sum_lutc_input = "datac";
defparam \scdp|d2eData[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N1
maxv_lcell \scdp|b2a0|asciiHex~0 (
// Equation(s):
// \scdp|b2a0|asciiHex~0_combout  = \scdp|u2|q [4] $ (\scdp|lfsrInst|psrByte[4]~2_combout  $ (\scdp|lfsrInst|psrByte[5]~4_combout  $ (\scdp|u2|q [5])))

	.clk(gnd),
	.dataa(\scdp|u2|q [4]),
	.datab(\scdp|lfsrInst|psrByte[4]~2_combout ),
	.datac(\scdp|lfsrInst|psrByte[5]~4_combout ),
	.datad(\scdp|u2|q [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|b2a0|asciiHex~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|b2a0|asciiHex~0 .lut_mask = "6996";
defparam \scdp|b2a0|asciiHex~0 .operation_mode = "normal";
defparam \scdp|b2a0|asciiHex~0 .output_mode = "comb_only";
defparam \scdp|b2a0|asciiHex~0 .register_cascade_mode = "off";
defparam \scdp|b2a0|asciiHex~0 .sum_lutc_input = "datac";
defparam \scdp|b2a0|asciiHex~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N3
maxv_lcell \scdp|b2a0|lowerTen (
// Equation(s):
// \scdp|b2a0|lowerTen~combout  = (!\scdp|d2eData [7] & ((\scdp|d2eData [6]) # (\scdp|u2|q [5] $ (\scdp|lfsrInst|psrByte[5]~4_combout ))))

	.clk(gnd),
	.dataa(\scdp|u2|q [5]),
	.datab(\scdp|d2eData [7]),
	.datac(\scdp|lfsrInst|psrByte[5]~4_combout ),
	.datad(\scdp|d2eData [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|b2a0|lowerTen~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|b2a0|lowerTen .lut_mask = "3312";
defparam \scdp|b2a0|lowerTen .operation_mode = "normal";
defparam \scdp|b2a0|lowerTen .output_mode = "comb_only";
defparam \scdp|b2a0|lowerTen .register_cascade_mode = "off";
defparam \scdp|b2a0|lowerTen .sum_lutc_input = "datac";
defparam \scdp|b2a0|lowerTen .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N4
maxv_lcell \scdp|msBitsi|q[1] (
// Equation(s):
// \scdp|msBitsi|q [1] = DFFEAS(((\scdp|b2a0|lowerTen~combout  & ((!\scdp|b2a0|asciiHex~0_combout ))) # (!\scdp|b2a0|lowerTen~combout  & (\scdp|d2eData [5]))), GLOBAL(\clk~combout ), VCC, , , \scdp|msBitsi|q [1], , \rst~combout , 
// !\scctrl|cState.LDBYTE~regout )

	.clk(\clk~combout ),
	.dataa(\scdp|d2eData [5]),
	.datab(\scdp|b2a0|asciiHex~0_combout ),
	.datac(\scdp|msBitsi|q [1]),
	.datad(\scdp|b2a0|lowerTen~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(!\scctrl|cState.LDBYTE~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|msBitsi|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|msBitsi|q[1] .lut_mask = "33aa";
defparam \scdp|msBitsi|q[1] .operation_mode = "normal";
defparam \scdp|msBitsi|q[1] .output_mode = "reg_only";
defparam \scdp|msBitsi|q[1] .register_cascade_mode = "off";
defparam \scdp|msBitsi|q[1] .sum_lutc_input = "datac";
defparam \scdp|msBitsi|q[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N7
maxv_lcell \scdp|d2eData[1] (
// Equation(s):
// \scdp|d2eData [1] = (\scdp|u2|q [1] $ ((\scdp|lfsrInst|psrByte[1]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\scdp|u2|q [1]),
	.datac(\scdp|lfsrInst|psrByte[1]~5_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|d2eData [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|d2eData[1] .lut_mask = "3c3c";
defparam \scdp|d2eData[1] .operation_mode = "normal";
defparam \scdp|d2eData[1] .output_mode = "comb_only";
defparam \scdp|d2eData[1] .register_cascade_mode = "off";
defparam \scdp|d2eData[1] .sum_lutc_input = "datac";
defparam \scdp|d2eData[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N8
maxv_lcell \scdp|b2a1|asciiHex~0 (
// Equation(s):
// \scdp|b2a1|asciiHex~0_combout  = \scdp|lfsrInst|psrByte[1]~5_combout  $ (\scdp|u2|q [1] $ (\scdp|u2|q [0] $ (\scdp|lfsrInst|psrByte[0]~0_combout )))

	.clk(gnd),
	.dataa(\scdp|lfsrInst|psrByte[1]~5_combout ),
	.datab(\scdp|u2|q [1]),
	.datac(\scdp|u2|q [0]),
	.datad(\scdp|lfsrInst|psrByte[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|b2a1|asciiHex~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|b2a1|asciiHex~0 .lut_mask = "6996";
defparam \scdp|b2a1|asciiHex~0 .operation_mode = "normal";
defparam \scdp|b2a1|asciiHex~0 .output_mode = "comb_only";
defparam \scdp|b2a1|asciiHex~0 .register_cascade_mode = "off";
defparam \scdp|b2a1|asciiHex~0 .sum_lutc_input = "datac";
defparam \scdp|b2a1|asciiHex~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N7
maxv_lcell \scdp|b2a1|lowerTen (
// Equation(s):
// \scdp|b2a1|lowerTen~combout  = ((\scdp|b2a1|lowerTen~0_combout  & (\scdp|u2|q [3] $ (\scdp|lfsrInst|psrByte[3]~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\scdp|u2|q [3]),
	.datac(\scdp|lfsrInst|psrByte[3]~3_combout ),
	.datad(\scdp|b2a1|lowerTen~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|b2a1|lowerTen~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|b2a1|lowerTen .lut_mask = "3c00";
defparam \scdp|b2a1|lowerTen .operation_mode = "normal";
defparam \scdp|b2a1|lowerTen .output_mode = "comb_only";
defparam \scdp|b2a1|lowerTen .register_cascade_mode = "off";
defparam \scdp|b2a1|lowerTen .sum_lutc_input = "datac";
defparam \scdp|b2a1|lowerTen .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N8
maxv_lcell \scdp|lsBitsi|q[1] (
// Equation(s):
// \scdp|lsBitsi|q [1] = DFFEAS(((\scdp|b2a1|lowerTen~combout  & ((!\scdp|b2a1|asciiHex~0_combout ))) # (!\scdp|b2a1|lowerTen~combout  & (\scdp|d2eData [1]))), GLOBAL(\clk~combout ), VCC, , , \scdp|lsBitsi|q [1], , \rst~combout , 
// !\scctrl|cState.LDBYTE~regout )

	.clk(\clk~combout ),
	.dataa(\scdp|d2eData [1]),
	.datab(\scdp|b2a1|asciiHex~0_combout ),
	.datac(\scdp|lsBitsi|q [1]),
	.datad(\scdp|b2a1|lowerTen~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(!\scctrl|cState.LDBYTE~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lsBitsi|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lsBitsi|q[1] .lut_mask = "33aa";
defparam \scdp|lsBitsi|q[1] .operation_mode = "normal";
defparam \scdp|lsBitsi|q[1] .output_mode = "reg_only";
defparam \scdp|lsBitsi|q[1] .register_cascade_mode = "off";
defparam \scdp|lsBitsi|q[1] .sum_lutc_input = "datac";
defparam \scdp|lsBitsi|q[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y11_N4
maxv_lcell \scdp|e2dData[1] (
// Equation(s):
// \scdp|e2dData [1] = ((\scdp|lfsrInst|psrByte[1]~5_combout  $ (\scdp|u1|q [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\scdp|lfsrInst|psrByte[1]~5_combout ),
	.datad(\scdp|u1|q [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|e2dData [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|e2dData[1] .lut_mask = "0ff0";
defparam \scdp|e2dData[1] .operation_mode = "normal";
defparam \scdp|e2dData[1] .output_mode = "comb_only";
defparam \scdp|e2dData[1] .register_cascade_mode = "off";
defparam \scdp|e2dData[1] .sum_lutc_input = "datac";
defparam \scdp|e2dData[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N6
maxv_lcell \scdp|L4_tx_data[1]~10 (
// Equation(s):
// \scdp|L4_tx_data[1]~10_combout  = (\scdp|L4_tx_data[0]~28_combout  & ((\scdp|L4_tx_data[0]~29_combout  & (\scdp|lsBitsi|q [1])) # (!\scdp|L4_tx_data[0]~29_combout  & ((\scdp|e2dData [1]))))) # (!\scdp|L4_tx_data[0]~28_combout  & 
// (((!\scdp|L4_tx_data[0]~29_combout ))))

	.clk(gnd),
	.dataa(\scdp|lsBitsi|q [1]),
	.datab(\scdp|L4_tx_data[0]~28_combout ),
	.datac(\scdp|L4_tx_data[0]~29_combout ),
	.datad(\scdp|e2dData [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data[1]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[1]~10 .lut_mask = "8f83";
defparam \scdp|L4_tx_data[1]~10 .operation_mode = "normal";
defparam \scdp|L4_tx_data[1]~10 .output_mode = "comb_only";
defparam \scdp|L4_tx_data[1]~10 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[1]~10 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[1]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y11_N1
maxv_lcell \scdp|L4_tx_data[0]~30 (
// Equation(s):
// \scdp|L4_tx_data[0]~30_combout  = (\scctrl|Selector28~2_combout  & (!\scctrl|cState.LDEBIT~regout  & (\scdp|L4_tx_data~6_combout )))

	.clk(gnd),
	.dataa(\scctrl|Selector28~2_combout ),
	.datab(\scctrl|cState.LDEBIT~regout ),
	.datac(\scdp|L4_tx_data~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data[0]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[0]~30 .lut_mask = "2020";
defparam \scdp|L4_tx_data[0]~30 .operation_mode = "normal";
defparam \scdp|L4_tx_data[0]~30 .output_mode = "comb_only";
defparam \scdp|L4_tx_data[0]~30 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[0]~30 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[0]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N1
maxv_lcell \scdp|L4_tx_data[1]~11 (
// Equation(s):
// \scdp|L4_tx_data[1]~11_combout  = (\scdp|L4_tx_data[0]~30_combout  & (\scdp|comb~25  $ (((!\scdp|comb~48  & \scdp|L4_tx_data[1]~10_combout ))))) # (!\scdp|L4_tx_data[0]~30_combout  & (((\scdp|L4_tx_data[1]~10_combout ))))

	.clk(gnd),
	.dataa(\scdp|comb~48 ),
	.datab(\scdp|comb~25 ),
	.datac(\scdp|L4_tx_data[1]~10_combout ),
	.datad(\scdp|L4_tx_data[0]~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data[1]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[1]~11 .lut_mask = "9cf0";
defparam \scdp|L4_tx_data[1]~11 .operation_mode = "normal";
defparam \scdp|L4_tx_data[1]~11 .output_mode = "comb_only";
defparam \scdp|L4_tx_data[1]~11 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[1]~11 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[1]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N3
maxv_lcell \scdp|L4_tx_data[1]~12 (
// Equation(s):
// \scdp|L4_tx_data[1]~12_combout  = ((\scctrl|cState.LDEBIT~regout  & (\scdp|msBitsi|q [1])) # (!\scctrl|cState.LDEBIT~regout  & ((\scdp|L4_tx_data[1]~11_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\scctrl|cState.LDEBIT~regout ),
	.datac(\scdp|msBitsi|q [1]),
	.datad(\scdp|L4_tx_data[1]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data[1]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[1]~12 .lut_mask = "f3c0";
defparam \scdp|L4_tx_data[1]~12 .operation_mode = "normal";
defparam \scdp|L4_tx_data[1]~12 .output_mode = "comb_only";
defparam \scdp|L4_tx_data[1]~12 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[1]~12 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[1]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N6
maxv_lcell \scdp|b2a0|asciiHex[2]~1 (
// Equation(s):
// \scdp|b2a0|asciiHex[2]~1_combout  = (\scdp|d2eData [7]) # ((\scdp|d2eData [5]) # (\scdp|u2|q [4] $ (\scdp|lfsrInst|psrByte[4]~2_combout )))

	.clk(gnd),
	.dataa(\scdp|u2|q [4]),
	.datab(\scdp|d2eData [7]),
	.datac(\scdp|d2eData [5]),
	.datad(\scdp|lfsrInst|psrByte[4]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|b2a0|asciiHex[2]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|b2a0|asciiHex[2]~1 .lut_mask = "fdfe";
defparam \scdp|b2a0|asciiHex[2]~1 .operation_mode = "normal";
defparam \scdp|b2a0|asciiHex[2]~1 .output_mode = "comb_only";
defparam \scdp|b2a0|asciiHex[2]~1 .register_cascade_mode = "off";
defparam \scdp|b2a0|asciiHex[2]~1 .sum_lutc_input = "datac";
defparam \scdp|b2a0|asciiHex[2]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N7
maxv_lcell \scdp|msBitsi|q[2] (
// Equation(s):
// \scdp|msBitsi|q [2] = DFFEAS((\scctrl|cState.LDBYTE~regout  & (((\scdp|d2eData [6] & \scdp|b2a0|asciiHex[2]~1_combout )))) # (!\scctrl|cState.LDBYTE~regout  & (\scdp|msBitsi|q [2])), GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scctrl|cState.LDBYTE~regout ),
	.datab(\scdp|msBitsi|q [2]),
	.datac(\scdp|d2eData [6]),
	.datad(\scdp|b2a0|asciiHex[2]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|msBitsi|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|msBitsi|q[2] .lut_mask = "e444";
defparam \scdp|msBitsi|q[2] .operation_mode = "normal";
defparam \scdp|msBitsi|q[2] .output_mode = "reg_only";
defparam \scdp|msBitsi|q[2] .register_cascade_mode = "off";
defparam \scdp|msBitsi|q[2] .sum_lutc_input = "datac";
defparam \scdp|msBitsi|q[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y9_N6
maxv_lcell \scdp|d2eData[2] (
// Equation(s):
// \scdp|d2eData [2] = ((\scdp|u2|q [2] $ (\scdp|lfsrInst|psrByte[2]~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\scdp|u2|q [2]),
	.datad(\scdp|lfsrInst|psrByte[2]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|d2eData [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|d2eData[2] .lut_mask = "0ff0";
defparam \scdp|d2eData[2] .operation_mode = "normal";
defparam \scdp|d2eData[2] .output_mode = "comb_only";
defparam \scdp|d2eData[2] .register_cascade_mode = "off";
defparam \scdp|d2eData[2] .sum_lutc_input = "datac";
defparam \scdp|d2eData[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N8
maxv_lcell \scdp|b2a1|asciiHex[2]~1 (
// Equation(s):
// \scdp|b2a1|asciiHex[2]~1_combout  = (\scdp|d2eData [1]) # ((\scdp|u2|q [0] $ (\scdp|lfsrInst|psrByte[0]~0_combout )) # (!\scdp|d2eData [3]))

	.clk(gnd),
	.dataa(\scdp|u2|q [0]),
	.datab(\scdp|lfsrInst|psrByte[0]~0_combout ),
	.datac(\scdp|d2eData [1]),
	.datad(\scdp|d2eData [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|b2a1|asciiHex[2]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|b2a1|asciiHex[2]~1 .lut_mask = "f6ff";
defparam \scdp|b2a1|asciiHex[2]~1 .operation_mode = "normal";
defparam \scdp|b2a1|asciiHex[2]~1 .output_mode = "comb_only";
defparam \scdp|b2a1|asciiHex[2]~1 .register_cascade_mode = "off";
defparam \scdp|b2a1|asciiHex[2]~1 .sum_lutc_input = "datac";
defparam \scdp|b2a1|asciiHex[2]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N9
maxv_lcell \scdp|lsBitsi|q[2] (
// Equation(s):
// \scdp|lsBitsi|q [2] = DFFEAS((\scctrl|cState.LDBYTE~regout  & (((\scdp|d2eData [2] & \scdp|b2a1|asciiHex[2]~1_combout )))) # (!\scctrl|cState.LDBYTE~regout  & (\scdp|lsBitsi|q [2])), GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scctrl|cState.LDBYTE~regout ),
	.datab(\scdp|lsBitsi|q [2]),
	.datac(\scdp|d2eData [2]),
	.datad(\scdp|b2a1|asciiHex[2]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lsBitsi|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lsBitsi|q[2] .lut_mask = "e444";
defparam \scdp|lsBitsi|q[2] .operation_mode = "normal";
defparam \scdp|lsBitsi|q[2] .output_mode = "reg_only";
defparam \scdp|lsBitsi|q[2] .register_cascade_mode = "off";
defparam \scdp|lsBitsi|q[2] .sum_lutc_input = "datac";
defparam \scdp|lsBitsi|q[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N2
maxv_lcell \scdp|L4_tx_data[2]~13 (
// Equation(s):
// \scdp|L4_tx_data[2]~13_combout  = ((\scctrl|cState.LDEBIT~regout  & (\scdp|msBitsi|q [2])) # (!\scctrl|cState.LDEBIT~regout  & ((\scdp|lsBitsi|q [2]))))

	.clk(gnd),
	.dataa(\scdp|msBitsi|q [2]),
	.datab(vcc),
	.datac(\scdp|lsBitsi|q [2]),
	.datad(\scctrl|cState.LDEBIT~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data[2]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[2]~13 .lut_mask = "aaf0";
defparam \scdp|L4_tx_data[2]~13 .operation_mode = "normal";
defparam \scdp|L4_tx_data[2]~13 .output_mode = "comb_only";
defparam \scdp|L4_tx_data[2]~13 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[2]~13 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[2]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N1
maxv_lcell \scdp|L4_tx_data[2]~14 (
// Equation(s):
// \scdp|L4_tx_data[2]~14_combout  = (!\scdp|L4_tx_data~6_combout  & (\scdp|pinst0|pValid~4_combout  & (\scdp|u1|q [2] $ (\scdp|lfsrInst|psrByte[2]~1_combout ))))

	.clk(gnd),
	.dataa(\scdp|L4_tx_data~6_combout ),
	.datab(\scdp|u1|q [2]),
	.datac(\scdp|pinst0|pValid~4_combout ),
	.datad(\scdp|lfsrInst|psrByte[2]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data[2]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[2]~14 .lut_mask = "1040";
defparam \scdp|L4_tx_data[2]~14 .operation_mode = "normal";
defparam \scdp|L4_tx_data[2]~14 .output_mode = "comb_only";
defparam \scdp|L4_tx_data[2]~14 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[2]~14 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[2]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N8
maxv_lcell \scdp|L4_tx_data[3]~15 (
// Equation(s):
// \scdp|L4_tx_data[3]~15_combout  = (\scdp|comb~38  & (((!\scdp|comb~25 ))))

	.clk(gnd),
	.dataa(\scdp|comb~38 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\scdp|comb~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data[3]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[3]~15 .lut_mask = "00aa";
defparam \scdp|L4_tx_data[3]~15 .operation_mode = "normal";
defparam \scdp|L4_tx_data[3]~15 .output_mode = "comb_only";
defparam \scdp|L4_tx_data[3]~15 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[3]~15 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[3]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N9
maxv_lcell \scdp|L4_tx_data[2]~16 (
// Equation(s):
// \scdp|L4_tx_data[2]~16_combout  = (\scdp|comb~15  & (\scdp|L4_tx_data~6_combout  & ((\scdp|comb~48 ) # (!\scdp|L4_tx_data[3]~15_combout ))))

	.clk(gnd),
	.dataa(\scdp|comb~48 ),
	.datab(\scdp|comb~15 ),
	.datac(\scdp|L4_tx_data~6_combout ),
	.datad(\scdp|L4_tx_data[3]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data[2]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[2]~16 .lut_mask = "80c0";
defparam \scdp|L4_tx_data[2]~16 .operation_mode = "normal";
defparam \scdp|L4_tx_data[2]~16 .output_mode = "comb_only";
defparam \scdp|L4_tx_data[2]~16 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[2]~16 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[2]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N7
maxv_lcell \scdp|L4_tx_data[2]~17 (
// Equation(s):
// \scdp|L4_tx_data[2]~17_combout  = (\scctrl|Selector28~3_combout  & (\scdp|L4_tx_data[2]~13_combout )) # (!\scctrl|Selector28~3_combout  & (((\scdp|L4_tx_data[2]~14_combout ) # (\scdp|L4_tx_data[2]~16_combout ))))

	.clk(gnd),
	.dataa(\scctrl|Selector28~3_combout ),
	.datab(\scdp|L4_tx_data[2]~13_combout ),
	.datac(\scdp|L4_tx_data[2]~14_combout ),
	.datad(\scdp|L4_tx_data[2]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data[2]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[2]~17 .lut_mask = "ddd8";
defparam \scdp|L4_tx_data[2]~17 .operation_mode = "normal";
defparam \scdp|L4_tx_data[2]~17 .output_mode = "comb_only";
defparam \scdp|L4_tx_data[2]~17 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[2]~17 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N2
maxv_lcell \scdp|lsBitsi|q[3] (
// Equation(s):
// \scdp|lsBitsi|q [3] = DFFEAS((\scctrl|cState.LDBYTE~regout  & (((\scdp|d2eData [3] & !\scdp|b2a1|lowerTen~0_combout )))) # (!\scctrl|cState.LDBYTE~regout  & (\scdp|lsBitsi|q [3])), GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scctrl|cState.LDBYTE~regout ),
	.datab(\scdp|lsBitsi|q [3]),
	.datac(\scdp|d2eData [3]),
	.datad(\scdp|b2a1|lowerTen~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lsBitsi|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lsBitsi|q[3] .lut_mask = "44e4";
defparam \scdp|lsBitsi|q[3] .operation_mode = "normal";
defparam \scdp|lsBitsi|q[3] .output_mode = "reg_only";
defparam \scdp|lsBitsi|q[3] .register_cascade_mode = "off";
defparam \scdp|lsBitsi|q[3] .sum_lutc_input = "datac";
defparam \scdp|lsBitsi|q[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N9
maxv_lcell \scdp|msBitsi|q[3] (
// Equation(s):
// \scdp|msBitsi|q [3] = DFFEAS((\scctrl|cState.LDBYTE~regout  & (!\scdp|d2eData [7] & ((!\scdp|b2a0|lowerTen~0_combout )))) # (!\scctrl|cState.LDBYTE~regout  & (((\scdp|msBitsi|q [3])))), GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\scctrl|cState.LDBYTE~regout ),
	.datab(\scdp|d2eData [7]),
	.datac(\scdp|msBitsi|q [3]),
	.datad(\scdp|b2a0|lowerTen~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|msBitsi|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|msBitsi|q[3] .lut_mask = "5072";
defparam \scdp|msBitsi|q[3] .operation_mode = "normal";
defparam \scdp|msBitsi|q[3] .output_mode = "reg_only";
defparam \scdp|msBitsi|q[3] .register_cascade_mode = "off";
defparam \scdp|msBitsi|q[3] .sum_lutc_input = "datac";
defparam \scdp|msBitsi|q[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y9_N6
maxv_lcell \scdp|L4_tx_data[3]~18 (
// Equation(s):
// \scdp|L4_tx_data[3]~18_combout  = ((\scctrl|cState.LDEBIT~regout  & ((\scdp|msBitsi|q [3]))) # (!\scctrl|cState.LDEBIT~regout  & (\scdp|lsBitsi|q [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\scdp|lsBitsi|q [3]),
	.datac(\scdp|msBitsi|q [3]),
	.datad(\scctrl|cState.LDEBIT~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data[3]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[3]~18 .lut_mask = "f0cc";
defparam \scdp|L4_tx_data[3]~18 .operation_mode = "normal";
defparam \scdp|L4_tx_data[3]~18 .output_mode = "comb_only";
defparam \scdp|L4_tx_data[3]~18 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[3]~18 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[3]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N0
maxv_lcell \scdp|L4_tx_data[3]~19 (
// Equation(s):
// \scdp|L4_tx_data[3]~19_combout  = (\scdp|pinst0|pValid~4_combout  & (!\scdp|L4_tx_data~6_combout  & (\scdp|u1|q [3] $ (\scdp|lfsrInst|psrByte[3]~3_combout ))))

	.clk(gnd),
	.dataa(\scdp|u1|q [3]),
	.datab(\scdp|lfsrInst|psrByte[3]~3_combout ),
	.datac(\scdp|pinst0|pValid~4_combout ),
	.datad(\scdp|L4_tx_data~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data[3]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[3]~19 .lut_mask = "0060";
defparam \scdp|L4_tx_data[3]~19 .operation_mode = "normal";
defparam \scdp|L4_tx_data[3]~19 .output_mode = "comb_only";
defparam \scdp|L4_tx_data[3]~19 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[3]~19 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[3]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N2
maxv_lcell \scdp|L4_tx_data[3]~20 (
// Equation(s):
// \scdp|L4_tx_data[3]~20_combout  = (\scdp|comb~38  & (!\scdp|comb~15  & (\scdp|L4_tx_data~6_combout  & !\scdp|comb~25 )))

	.clk(gnd),
	.dataa(\scdp|comb~38 ),
	.datab(\scdp|comb~15 ),
	.datac(\scdp|L4_tx_data~6_combout ),
	.datad(\scdp|comb~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data[3]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[3]~20 .lut_mask = "0020";
defparam \scdp|L4_tx_data[3]~20 .operation_mode = "normal";
defparam \scdp|L4_tx_data[3]~20 .output_mode = "comb_only";
defparam \scdp|L4_tx_data[3]~20 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[3]~20 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[3]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N4
maxv_lcell \scdp|L4_tx_data[3]~21 (
// Equation(s):
// \scdp|L4_tx_data[3]~21_combout  = (\scctrl|Selector28~3_combout  & (\scdp|L4_tx_data[3]~18_combout )) # (!\scctrl|Selector28~3_combout  & (((\scdp|L4_tx_data[3]~19_combout ) # (\scdp|L4_tx_data[3]~20_combout ))))

	.clk(gnd),
	.dataa(\scdp|L4_tx_data[3]~18_combout ),
	.datab(\scdp|L4_tx_data[3]~19_combout ),
	.datac(\scctrl|Selector28~3_combout ),
	.datad(\scdp|L4_tx_data[3]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data[3]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[3]~21 .lut_mask = "afac";
defparam \scdp|L4_tx_data[3]~21 .operation_mode = "normal";
defparam \scdp|L4_tx_data[3]~21 .output_mode = "comb_only";
defparam \scdp|L4_tx_data[3]~21 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[3]~21 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[3]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N4
maxv_lcell \scdp|msBitsi|q[4] (
// Equation(s):
// \scdp|msBitsi|q [4] = DFFEAS((!\rst~combout  & ((\scdp|d2eData [7]) # ((!\scdp|d2eData [5] & !\scdp|d2eData [6])))), GLOBAL(\clk~combout ), VCC, , \scdp|msBitsi|q[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\scdp|d2eData [5]),
	.datab(\scdp|d2eData [7]),
	.datac(\rst~combout ),
	.datad(\scdp|d2eData [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scdp|msBitsi|q[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|msBitsi|q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|msBitsi|q[4] .lut_mask = "0c0d";
defparam \scdp|msBitsi|q[4] .operation_mode = "normal";
defparam \scdp|msBitsi|q[4] .output_mode = "reg_only";
defparam \scdp|msBitsi|q[4] .register_cascade_mode = "off";
defparam \scdp|msBitsi|q[4] .sum_lutc_input = "datac";
defparam \scdp|msBitsi|q[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N6
maxv_lcell \scdp|lsBitsi|q[4] (
// Equation(s):
// \scdp|lsBitsi|q [4] = DFFEAS((!\rst~combout  & ((\scdp|u2|q [3] $ (!\scdp|lfsrInst|psrByte[3]~3_combout )) # (!\scdp|b2a1|lowerTen~0_combout ))), GLOBAL(\clk~combout ), VCC, , \scdp|msBitsi|q[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\scdp|u2|q [3]),
	.datab(\rst~combout ),
	.datac(\scdp|b2a1|lowerTen~0_combout ),
	.datad(\scdp|lfsrInst|psrByte[3]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scdp|msBitsi|q[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lsBitsi|q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lsBitsi|q[4] .lut_mask = "2313";
defparam \scdp|lsBitsi|q[4] .operation_mode = "normal";
defparam \scdp|lsBitsi|q[4] .output_mode = "reg_only";
defparam \scdp|lsBitsi|q[4] .register_cascade_mode = "off";
defparam \scdp|lsBitsi|q[4] .sum_lutc_input = "datac";
defparam \scdp|lsBitsi|q[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y11_N3
maxv_lcell \scdp|L4_tx_data[4]~23 (
// Equation(s):
// \scdp|L4_tx_data[4]~23_combout  = (\scctrl|cState.LDEBIT~regout ) # ((\scctrl|Selector28~2_combout  & (\scdp|L4_tx_data~6_combout )))

	.clk(gnd),
	.dataa(\scctrl|Selector28~2_combout ),
	.datab(\scctrl|cState.LDEBIT~regout ),
	.datac(\scdp|L4_tx_data~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data[4]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[4]~23 .lut_mask = "ecec";
defparam \scdp|L4_tx_data[4]~23 .operation_mode = "normal";
defparam \scdp|L4_tx_data[4]~23 .output_mode = "comb_only";
defparam \scdp|L4_tx_data[4]~23 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[4]~23 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[4]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y11_N8
maxv_lcell \scdp|L4_tx_data[4]~22 (
// Equation(s):
// \scdp|L4_tx_data[4]~22_combout  = (\scctrl|Selector28~2_combout  & (!\scctrl|cState.LDEBIT~regout  & ((\scdp|pinst0|pValid~4_combout ) # (\scdp|L4_tx_data~6_combout ))))

	.clk(gnd),
	.dataa(\scctrl|Selector28~2_combout ),
	.datab(\scdp|pinst0|pValid~4_combout ),
	.datac(\scdp|L4_tx_data~6_combout ),
	.datad(\scctrl|cState.LDEBIT~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data[4]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[4]~22 .lut_mask = "00a8";
defparam \scdp|L4_tx_data[4]~22 .operation_mode = "normal";
defparam \scdp|L4_tx_data[4]~22 .output_mode = "comb_only";
defparam \scdp|L4_tx_data[4]~22 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[4]~22 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[4]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y11_N6
maxv_lcell \scdp|L4_tx_data[4]~24 (
// Equation(s):
// \scdp|L4_tx_data[4]~24_combout  = (\scdp|L4_tx_data[4]~23_combout  & ((\scdp|b2A|lowerTen~combout ) # ((!\scdp|L4_tx_data[4]~22_combout )))) # (!\scdp|L4_tx_data[4]~23_combout  & (((\scdp|e2dData [4] & \scdp|L4_tx_data[4]~22_combout ))))

	.clk(gnd),
	.dataa(\scdp|L4_tx_data[4]~23_combout ),
	.datab(\scdp|b2A|lowerTen~combout ),
	.datac(\scdp|e2dData [4]),
	.datad(\scdp|L4_tx_data[4]~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data[4]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[4]~24 .lut_mask = "d8aa";
defparam \scdp|L4_tx_data[4]~24 .operation_mode = "normal";
defparam \scdp|L4_tx_data[4]~24 .output_mode = "comb_only";
defparam \scdp|L4_tx_data[4]~24 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[4]~24 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[4]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y11_N7
maxv_lcell \scdp|L4_tx_data[4] (
// Equation(s):
// \scdp|L4_tx_data [4] = (\scctrl|Selector28~3_combout  & ((\scdp|L4_tx_data[4]~24_combout  & (\scdp|msBitsi|q [4])) # (!\scdp|L4_tx_data[4]~24_combout  & ((\scdp|lsBitsi|q [4]))))) # (!\scctrl|Selector28~3_combout  & (((\scdp|L4_tx_data[4]~24_combout ))))

	.clk(gnd),
	.dataa(\scctrl|Selector28~3_combout ),
	.datab(\scdp|msBitsi|q [4]),
	.datac(\scdp|lsBitsi|q [4]),
	.datad(\scdp|L4_tx_data[4]~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[4] .lut_mask = "dda0";
defparam \scdp|L4_tx_data[4] .operation_mode = "normal";
defparam \scdp|L4_tx_data[4] .output_mode = "comb_only";
defparam \scdp|L4_tx_data[4] .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[4] .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N8
maxv_lcell \scdp|lsBitsi|q[5] (
// Equation(s):
// \scdp|lsBitsi|q [5] = DFFEAS((((\scctrl|cState.LDBYTE~regout ) # (\scdp|lsBitsi|q [5]))), GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\scctrl|cState.LDBYTE~regout ),
	.datad(\scdp|lsBitsi|q [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lsBitsi|q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lsBitsi|q[5] .lut_mask = "fff0";
defparam \scdp|lsBitsi|q[5] .operation_mode = "normal";
defparam \scdp|lsBitsi|q[5] .output_mode = "reg_only";
defparam \scdp|lsBitsi|q[5] .register_cascade_mode = "off";
defparam \scdp|lsBitsi|q[5] .sum_lutc_input = "datac";
defparam \scdp|lsBitsi|q[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y11_N9
maxv_lcell \scdp|L4_tx_data[3]~25 (
// Equation(s):
// \scdp|L4_tx_data[3]~25_combout  = ((\scdp|pinst0|pValid~4_combout  & (!\scdp|L4_tx_data~6_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\scdp|pinst0|pValid~4_combout ),
	.datac(\scdp|L4_tx_data~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data[3]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[3]~25 .lut_mask = "0c0c";
defparam \scdp|L4_tx_data[3]~25 .operation_mode = "normal";
defparam \scdp|L4_tx_data[3]~25 .output_mode = "comb_only";
defparam \scdp|L4_tx_data[3]~25 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[3]~25 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[3]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N7
maxv_lcell \scdp|L4_tx_data[5]~26 (
// Equation(s):
// \scdp|L4_tx_data[5]~26_combout  = (\scctrl|Selector28~3_combout  & (\scdp|lsBitsi|q [5])) # (!\scctrl|Selector28~3_combout  & (((\scdp|e2dData [5]) # (!\scdp|L4_tx_data[3]~25_combout ))))

	.clk(gnd),
	.dataa(\scdp|lsBitsi|q [5]),
	.datab(\scdp|e2dData [5]),
	.datac(\scdp|L4_tx_data[3]~25_combout ),
	.datad(\scctrl|Selector28~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data[5]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[5]~26 .lut_mask = "aacf";
defparam \scdp|L4_tx_data[5]~26 .operation_mode = "normal";
defparam \scdp|L4_tx_data[5]~26 .output_mode = "comb_only";
defparam \scdp|L4_tx_data[5]~26 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[5]~26 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[5]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y11_N2
maxv_lcell \scdp|L4_tx_data[6]~27 (
// Equation(s):
// \scdp|L4_tx_data[6]~27_combout  = (\scdp|L4_tx_data[4]~23_combout  & (((!\scdp|L4_tx_data[4]~22_combout )) # (!\scdp|b2A|lowerTen~combout ))) # (!\scdp|L4_tx_data[4]~23_combout  & (((\scdp|e2dData [6] & \scdp|L4_tx_data[4]~22_combout ))))

	.clk(gnd),
	.dataa(\scdp|L4_tx_data[4]~23_combout ),
	.datab(\scdp|b2A|lowerTen~combout ),
	.datac(\scdp|e2dData [6]),
	.datad(\scdp|L4_tx_data[4]~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data[6]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[6]~27 .lut_mask = "72aa";
defparam \scdp|L4_tx_data[6]~27 .operation_mode = "normal";
defparam \scdp|L4_tx_data[6]~27 .output_mode = "comb_only";
defparam \scdp|L4_tx_data[6]~27 .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[6]~27 .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[6]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N3
maxv_lcell \scdp|lsBitsi|q[6] (
// Equation(s):
// \scdp|lsBitsi|q [6] = DFFEAS((!\rst~combout  & (\scdp|b2a1|lowerTen~0_combout  & (\scdp|u2|q [3] $ (\scdp|lfsrInst|psrByte[3]~3_combout )))), GLOBAL(\clk~combout ), VCC, , \scdp|msBitsi|q[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\scdp|u2|q [3]),
	.datab(\rst~combout ),
	.datac(\scdp|lfsrInst|psrByte[3]~3_combout ),
	.datad(\scdp|b2a1|lowerTen~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scdp|msBitsi|q[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|lsBitsi|q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|lsBitsi|q[6] .lut_mask = "1200";
defparam \scdp|lsBitsi|q[6] .operation_mode = "normal";
defparam \scdp|lsBitsi|q[6] .output_mode = "reg_only";
defparam \scdp|lsBitsi|q[6] .register_cascade_mode = "off";
defparam \scdp|lsBitsi|q[6] .sum_lutc_input = "datac";
defparam \scdp|lsBitsi|q[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N3
maxv_lcell \scdp|msBitsi|q[6] (
// Equation(s):
// \scdp|msBitsi|q [6] = DFFEAS((!\scdp|d2eData [7] & (!\rst~combout  & ((\scdp|d2eData [5]) # (\scdp|d2eData [6])))), GLOBAL(\clk~combout ), VCC, , \scdp|msBitsi|q[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\scdp|d2eData [5]),
	.datab(\scdp|d2eData [7]),
	.datac(\rst~combout ),
	.datad(\scdp|d2eData [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scdp|msBitsi|q[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\scdp|msBitsi|q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|msBitsi|q[6] .lut_mask = "0302";
defparam \scdp|msBitsi|q[6] .operation_mode = "normal";
defparam \scdp|msBitsi|q[6] .output_mode = "reg_only";
defparam \scdp|msBitsi|q[6] .register_cascade_mode = "off";
defparam \scdp|msBitsi|q[6] .sum_lutc_input = "datac";
defparam \scdp|msBitsi|q[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N2
maxv_lcell \scdp|L4_tx_data[6] (
// Equation(s):
// \scdp|L4_tx_data [6] = (\scdp|L4_tx_data[6]~27_combout  & (((\scdp|msBitsi|q [6])) # (!\scctrl|Selector28~3_combout ))) # (!\scdp|L4_tx_data[6]~27_combout  & (\scctrl|Selector28~3_combout  & (\scdp|lsBitsi|q [6])))

	.clk(gnd),
	.dataa(\scdp|L4_tx_data[6]~27_combout ),
	.datab(\scctrl|Selector28~3_combout ),
	.datac(\scdp|lsBitsi|q [6]),
	.datad(\scdp|msBitsi|q [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scdp|L4_tx_data [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scdp|L4_tx_data[6] .lut_mask = "ea62";
defparam \scdp|L4_tx_data[6] .operation_mode = "normal";
defparam \scdp|L4_tx_data[6] .output_mode = "comb_only";
defparam \scdp|L4_tx_data[6] .register_cascade_mode = "off";
defparam \scdp|L4_tx_data[6] .sum_lutc_input = "datac";
defparam \scdp|L4_tx_data[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N2
maxv_lcell \scctrl|Selector30~2 (
// Equation(s):
// \scctrl|Selector30~2_combout  = ((\scctrl|cState.PTB~regout ) # ((\scctrl|Selector30~0_combout ))) # (!\scdp|lfsrInst|lfsr|q[16]~0_combout )

	.clk(gnd),
	.dataa(\scdp|lfsrInst|lfsr|q[16]~0_combout ),
	.datab(\scctrl|cState.PTB~regout ),
	.datac(vcc),
	.datad(\scctrl|Selector30~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\scctrl|Selector30~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \scctrl|Selector30~2 .lut_mask = "ffdd";
defparam \scctrl|Selector30~2 .operation_mode = "normal";
defparam \scctrl|Selector30~2 .output_mode = "comb_only";
defparam \scctrl|Selector30~2 .register_cascade_mode = "off";
defparam \scctrl|Selector30~2 .sum_lutc_input = "datac";
defparam \scctrl|Selector30~2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \L4_tx_data_rdy~I (
	.datain(\scctrl|Selector31~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(L4_tx_data_rdy));
// synopsys translate_off
defparam \L4_tx_data_rdy~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \L4_tx_data[0]~I (
	.datain(\scdp|L4_tx_data[0]~9_combout ),
	.oe(vcc),
	.combout(),
	.padio(L4_tx_data[0]));
// synopsys translate_off
defparam \L4_tx_data[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \L4_tx_data[1]~I (
	.datain(\scdp|L4_tx_data[1]~12_combout ),
	.oe(vcc),
	.combout(),
	.padio(L4_tx_data[1]));
// synopsys translate_off
defparam \L4_tx_data[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \L4_tx_data[2]~I (
	.datain(\scdp|L4_tx_data[2]~17_combout ),
	.oe(vcc),
	.combout(),
	.padio(L4_tx_data[2]));
// synopsys translate_off
defparam \L4_tx_data[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \L4_tx_data[3]~I (
	.datain(\scdp|L4_tx_data[3]~21_combout ),
	.oe(vcc),
	.combout(),
	.padio(L4_tx_data[3]));
// synopsys translate_off
defparam \L4_tx_data[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \L4_tx_data[4]~I (
	.datain(\scdp|L4_tx_data [4]),
	.oe(vcc),
	.combout(),
	.padio(L4_tx_data[4]));
// synopsys translate_off
defparam \L4_tx_data[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \L4_tx_data[5]~I (
	.datain(\scdp|L4_tx_data[5]~26_combout ),
	.oe(vcc),
	.combout(),
	.padio(L4_tx_data[5]));
// synopsys translate_off
defparam \L4_tx_data[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \L4_tx_data[6]~I (
	.datain(\scdp|L4_tx_data [6]),
	.oe(vcc),
	.combout(),
	.padio(L4_tx_data[6]));
// synopsys translate_off
defparam \L4_tx_data[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \L4_tx_data[7]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(L4_tx_data[7]));
// synopsys translate_off
defparam \L4_tx_data[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \L4_PrintBuf~I (
	.datain(\scctrl|Selector30~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(L4_PrintBuf));
// synopsys translate_off
defparam \L4_PrintBuf~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \L4_led[0]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(L4_led[0]));
// synopsys translate_off
defparam \L4_led[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \L4_led[1]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(L4_led[1]));
// synopsys translate_off
defparam \L4_led[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \L4_led[2]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(L4_led[2]));
// synopsys translate_off
defparam \L4_led[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \L4_led[3]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(L4_led[3]));
// synopsys translate_off
defparam \L4_led[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \L4_led[4]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(L4_led[4]));
// synopsys translate_off
defparam \L4_led[4]~I .operation_mode = "output";
// synopsys translate_on

endmodule
