Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 70a058266d0a4cc3aefda377b9adff67 --incr --debug typical --relax --mt 2 -L work -L secureip --snapshot Eight_One_Mux_Bench_behav work.Eight_One_Mux_Bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture struct of entity work.Eight_Bit_Mux [\Eight_Bit_Mux(n=3)\]
Compiling architecture bench of entity work.eight_one_mux_bench
Built simulation snapshot Eight_One_Mux_Bench_behav
