
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//eqn_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401218 <.init>:
  401218:	stp	x29, x30, [sp, #-16]!
  40121c:	mov	x29, sp
  401220:	bl	401eac <printf@plt+0x98c>
  401224:	ldp	x29, x30, [sp], #16
  401228:	ret

Disassembly of section .plt:

0000000000401230 <_Znam@plt-0x20>:
  401230:	stp	x16, x30, [sp, #-16]!
  401234:	adrp	x16, 431000 <_ZdlPvm@@Base+0x1fbf8>
  401238:	ldr	x17, [x16, #4088]
  40123c:	add	x16, x16, #0xff8
  401240:	br	x17
  401244:	nop
  401248:	nop
  40124c:	nop

0000000000401250 <_Znam@plt>:
  401250:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401254:	ldr	x17, [x16]
  401258:	add	x16, x16, #0x0
  40125c:	br	x17

0000000000401260 <fputs@plt>:
  401260:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401264:	ldr	x17, [x16, #8]
  401268:	add	x16, x16, #0x8
  40126c:	br	x17

0000000000401270 <memcpy@plt>:
  401270:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401274:	ldr	x17, [x16, #16]
  401278:	add	x16, x16, #0x10
  40127c:	br	x17

0000000000401280 <puts@plt>:
  401280:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401284:	ldr	x17, [x16, #24]
  401288:	add	x16, x16, #0x18
  40128c:	br	x17

0000000000401290 <strlen@plt>:
  401290:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401294:	ldr	x17, [x16, #32]
  401298:	add	x16, x16, #0x20
  40129c:	br	x17

00000000004012a0 <fprintf@plt>:
  4012a0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4012a4:	ldr	x17, [x16, #40]
  4012a8:	add	x16, x16, #0x28
  4012ac:	br	x17

00000000004012b0 <putc@plt>:
  4012b0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4012b4:	ldr	x17, [x16, #48]
  4012b8:	add	x16, x16, #0x30
  4012bc:	br	x17

00000000004012c0 <fclose@plt>:
  4012c0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4012c4:	ldr	x17, [x16, #56]
  4012c8:	add	x16, x16, #0x38
  4012cc:	br	x17

00000000004012d0 <memcmp@plt>:
  4012d0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4012d4:	ldr	x17, [x16, #64]
  4012d8:	add	x16, x16, #0x40
  4012dc:	br	x17

00000000004012e0 <strtol@plt>:
  4012e0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4012e4:	ldr	x17, [x16, #72]
  4012e8:	add	x16, x16, #0x48
  4012ec:	br	x17

00000000004012f0 <free@plt>:
  4012f0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4012f4:	ldr	x17, [x16, #80]
  4012f8:	add	x16, x16, #0x50
  4012fc:	br	x17

0000000000401300 <strchr@plt>:
  401300:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401304:	ldr	x17, [x16, #88]
  401308:	add	x16, x16, #0x58
  40130c:	br	x17

0000000000401310 <_exit@plt>:
  401310:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401314:	ldr	x17, [x16, #96]
  401318:	add	x16, x16, #0x60
  40131c:	br	x17

0000000000401320 <strerror@plt>:
  401320:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401324:	ldr	x17, [x16, #104]
  401328:	add	x16, x16, #0x68
  40132c:	br	x17

0000000000401330 <strcpy@plt>:
  401330:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401334:	ldr	x17, [x16, #112]
  401338:	add	x16, x16, #0x70
  40133c:	br	x17

0000000000401340 <sprintf@plt>:
  401340:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401344:	ldr	x17, [x16, #120]
  401348:	add	x16, x16, #0x78
  40134c:	br	x17

0000000000401350 <putchar@plt>:
  401350:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401354:	ldr	x17, [x16, #128]
  401358:	add	x16, x16, #0x80
  40135c:	br	x17

0000000000401360 <__libc_start_main@plt>:
  401360:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401364:	ldr	x17, [x16, #136]
  401368:	add	x16, x16, #0x88
  40136c:	br	x17

0000000000401370 <memchr@plt>:
  401370:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401374:	ldr	x17, [x16, #144]
  401378:	add	x16, x16, #0x90
  40137c:	br	x17

0000000000401380 <getc@plt>:
  401380:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401384:	ldr	x17, [x16, #152]
  401388:	add	x16, x16, #0x98
  40138c:	br	x17

0000000000401390 <strncmp@plt>:
  401390:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401394:	ldr	x17, [x16, #160]
  401398:	add	x16, x16, #0xa0
  40139c:	br	x17

00000000004013a0 <fputc@plt>:
  4013a0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4013a4:	ldr	x17, [x16, #168]
  4013a8:	add	x16, x16, #0xa8
  4013ac:	br	x17

00000000004013b0 <__ctype_b_loc@plt>:
  4013b0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4013b4:	ldr	x17, [x16, #176]
  4013b8:	add	x16, x16, #0xb0
  4013bc:	br	x17

00000000004013c0 <__isoc99_sscanf@plt>:
  4013c0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4013c4:	ldr	x17, [x16, #184]
  4013c8:	add	x16, x16, #0xb8
  4013cc:	br	x17

00000000004013d0 <__cxa_atexit@plt>:
  4013d0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4013d4:	ldr	x17, [x16, #192]
  4013d8:	add	x16, x16, #0xc0
  4013dc:	br	x17

00000000004013e0 <fflush@plt>:
  4013e0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4013e4:	ldr	x17, [x16, #200]
  4013e8:	add	x16, x16, #0xc8
  4013ec:	br	x17

00000000004013f0 <_ZdaPv@plt>:
  4013f0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4013f4:	ldr	x17, [x16, #208]
  4013f8:	add	x16, x16, #0xd0
  4013fc:	br	x17

0000000000401400 <__errno_location@plt>:
  401400:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401404:	ldr	x17, [x16, #216]
  401408:	add	x16, x16, #0xd8
  40140c:	br	x17

0000000000401410 <fopen@plt>:
  401410:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401414:	ldr	x17, [x16, #224]
  401418:	add	x16, x16, #0xe0
  40141c:	br	x17

0000000000401420 <__cxa_throw_bad_array_new_length@plt>:
  401420:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401424:	ldr	x17, [x16, #232]
  401428:	add	x16, x16, #0xe8
  40142c:	br	x17

0000000000401430 <strcmp@plt>:
  401430:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401434:	ldr	x17, [x16, #240]
  401438:	add	x16, x16, #0xf0
  40143c:	br	x17

0000000000401440 <write@plt>:
  401440:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401444:	ldr	x17, [x16, #248]
  401448:	add	x16, x16, #0xf8
  40144c:	br	x17

0000000000401450 <malloc@plt>:
  401450:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401454:	ldr	x17, [x16, #256]
  401458:	add	x16, x16, #0x100
  40145c:	br	x17

0000000000401460 <abort@plt>:
  401460:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401464:	ldr	x17, [x16, #264]
  401468:	add	x16, x16, #0x108
  40146c:	br	x17

0000000000401470 <getenv@plt>:
  401470:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401474:	ldr	x17, [x16, #272]
  401478:	add	x16, x16, #0x110
  40147c:	br	x17

0000000000401480 <__gxx_personality_v0@plt>:
  401480:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16, #280]
  401488:	add	x16, x16, #0x118
  40148c:	br	x17

0000000000401490 <exit@plt>:
  401490:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #288]
  401498:	add	x16, x16, #0x120
  40149c:	br	x17

00000000004014a0 <fwrite@plt>:
  4014a0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #296]
  4014a8:	add	x16, x16, #0x128
  4014ac:	br	x17

00000000004014b0 <_Unwind_Resume@plt>:
  4014b0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4014b4:	ldr	x17, [x16, #304]
  4014b8:	add	x16, x16, #0x130
  4014bc:	br	x17

00000000004014c0 <ferror@plt>:
  4014c0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4014c4:	ldr	x17, [x16, #312]
  4014c8:	add	x16, x16, #0x138
  4014cc:	br	x17

00000000004014d0 <stpcpy@plt>:
  4014d0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4014d4:	ldr	x17, [x16, #320]
  4014d8:	add	x16, x16, #0x140
  4014dc:	br	x17

00000000004014e0 <__gmon_start__@plt>:
  4014e0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4014e4:	ldr	x17, [x16, #328]
  4014e8:	add	x16, x16, #0x148
  4014ec:	br	x17

00000000004014f0 <__cxa_pure_virtual@plt>:
  4014f0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4014f4:	ldr	x17, [x16, #336]
  4014f8:	add	x16, x16, #0x150
  4014fc:	br	x17

0000000000401500 <setbuf@plt>:
  401500:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401504:	ldr	x17, [x16, #344]
  401508:	add	x16, x16, #0x158
  40150c:	br	x17

0000000000401510 <strcat@plt>:
  401510:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401514:	ldr	x17, [x16, #352]
  401518:	add	x16, x16, #0x160
  40151c:	br	x17

0000000000401520 <printf@plt>:
  401520:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401524:	ldr	x17, [x16, #360]
  401528:	add	x16, x16, #0x168
  40152c:	br	x17

Disassembly of section .text:

0000000000401530 <_Znwm@@Base-0xfe70>:
  401530:	stp	x29, x30, [sp, #-128]!
  401534:	mov	x29, sp
  401538:	stp	x27, x28, [sp, #80]
  40153c:	adrp	x27, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401540:	stp	x19, x20, [sp, #16]
  401544:	mov	w20, w0
  401548:	mov	x19, x1
  40154c:	ldr	x0, [x27, #3432]
  401550:	stp	x25, x26, [sp, #64]
  401554:	adrp	x26, 437000 <stderr@@GLIBC_2.17+0x3298>
  401558:	ldr	x1, [x1]
  40155c:	adrp	x25, 412000 <_ZdlPvm@@Base+0xbf8>
  401560:	str	x1, [x26, #696]
  401564:	add	x25, x25, #0xb10
  401568:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40156c:	add	x1, x1, #0xdb0
  401570:	stp	x21, x22, [sp, #32]
  401574:	adrp	x22, 412000 <_ZdlPvm@@Base+0xbf8>
  401578:	adrp	x21, 412000 <_ZdlPvm@@Base+0xbf8>
  40157c:	add	x22, x22, #0xd80
  401580:	add	x21, x21, #0xad8
  401584:	stp	x23, x24, [sp, #48]
  401588:	adrp	x23, 437000 <stderr@@GLIBC_2.17+0x3298>
  40158c:	mov	w24, #0x1                   	// #1
  401590:	add	x23, x23, #0x1f8
  401594:	bl	401500 <setbuf@plt>
  401598:	mov	x3, x22
  40159c:	mov	x2, x21
  4015a0:	mov	x1, x19
  4015a4:	mov	w0, w20
  4015a8:	mov	x4, #0x0                   	// #0
  4015ac:	bl	411010 <printf@plt+0xfaf0>
  4015b0:	cmn	w0, #0x1
  4015b4:	b.eq	4017a0 <printf@plt+0x280>  // b.none
  4015b8:	cmp	w0, #0x64
  4015bc:	b.eq	401948 <printf@plt+0x428>  // b.none
  4015c0:	b.le	401600 <printf@plt+0xe0>
  4015c4:	cmp	w0, #0x72
  4015c8:	b.eq	401938 <printf@plt+0x418>  // b.none
  4015cc:	b.le	4016a0 <printf@plt+0x180>
  4015d0:	cmp	w0, #0x76
  4015d4:	b.eq	40191c <printf@plt+0x3fc>  // b.none
  4015d8:	cmp	w0, #0x100
  4015dc:	b.ne	401660 <printf@plt+0x140>  // b.any
  4015e0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4015e4:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  4015e8:	ldr	x2, [x26, #696]
  4015ec:	add	x1, x1, #0xa90
  4015f0:	ldr	x0, [x0, #3424]
  4015f4:	bl	4012a0 <fprintf@plt>
  4015f8:	mov	w0, #0x0                   	// #0
  4015fc:	bl	401490 <exit@plt>
  401600:	cmp	w0, #0x4d
  401604:	b.eq	401904 <printf@plt+0x3e4>  // b.none
  401608:	b.le	401728 <printf@plt+0x208>
  40160c:	cmp	w0, #0x52
  401610:	b.eq	40177c <printf@plt+0x25c>  // b.none
  401614:	cmp	w0, #0x54
  401618:	b.ne	401710 <printf@plt+0x1f0>  // b.any
  40161c:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x3298>
  401620:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  401624:	add	x1, x1, #0xb50
  401628:	ldr	x28, [x0, #720]
  40162c:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401630:	str	x28, [x0, #3112]
  401634:	mov	x0, x28
  401638:	bl	401430 <strcmp@plt>
  40163c:	cbnz	w0, 401870 <printf@plt+0x350>
  401640:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401644:	mov	w2, #0x1                   	// #1
  401648:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40164c:	add	x0, x0, #0xbc0
  401650:	str	w2, [x1, #3476]
  401654:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401658:	str	x0, [x1, #3112]
  40165c:	b	401598 <printf@plt+0x78>
  401660:	cmp	w0, #0x73
  401664:	b.ne	401768 <printf@plt+0x248>  // b.any
  401668:	adrp	x28, 437000 <stderr@@GLIBC_2.17+0x3298>
  40166c:	ldr	x0, [x28, #720]
  401670:	bl	405e90 <printf@plt+0x4970>
  401674:	cbnz	w0, 401598 <printf@plt+0x78>
  401678:	ldr	x1, [x28, #720]
  40167c:	add	x0, sp, #0x70
  401680:	bl	40fd70 <printf@plt+0xe850>
  401684:	mov	x3, x23
  401688:	mov	x2, x23
  40168c:	add	x1, sp, #0x70
  401690:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  401694:	add	x0, x0, #0xb70
  401698:	bl	4101c8 <printf@plt+0xeca8>
  40169c:	b	401598 <printf@plt+0x78>
  4016a0:	cmp	w0, #0x6d
  4016a4:	b.eq	4018c8 <printf@plt+0x3a8>  // b.none
  4016a8:	cmp	w0, #0x70
  4016ac:	b.ne	4016f8 <printf@plt+0x1d8>  // b.any
  4016b0:	adrp	x28, 437000 <stderr@@GLIBC_2.17+0x3298>
  4016b4:	add	x2, sp, #0x60
  4016b8:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  4016bc:	add	x1, x1, #0xb88
  4016c0:	ldr	x0, [x28, #720]
  4016c4:	bl	4013c0 <__isoc99_sscanf@plt>
  4016c8:	cmp	w0, #0x1
  4016cc:	b.eq	4019b8 <printf@plt+0x498>  // b.none
  4016d0:	ldr	x1, [x28, #720]
  4016d4:	add	x0, sp, #0x70
  4016d8:	bl	40fd70 <printf@plt+0xe850>
  4016dc:	mov	x3, x23
  4016e0:	mov	x2, x23
  4016e4:	add	x1, sp, #0x70
  4016e8:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  4016ec:	add	x0, x0, #0xb90
  4016f0:	bl	4101c8 <printf@plt+0xeca8>
  4016f4:	b	401598 <printf@plt+0x78>
  4016f8:	cmp	w0, #0x66
  4016fc:	b.ne	401768 <printf@plt+0x248>  // b.any
  401700:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x3298>
  401704:	ldr	x0, [x0, #720]
  401708:	bl	405ff0 <printf@plt+0x4ad0>
  40170c:	b	401598 <printf@plt+0x78>
  401710:	cmp	w0, #0x4e
  401714:	b.ne	401768 <printf@plt+0x248>  // b.any
  401718:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40171c:	mov	w1, #0x1                   	// #1
  401720:	str	w1, [x0, #3468]
  401724:	b	401598 <printf@plt+0x78>
  401728:	cmp	w0, #0x43
  40172c:	b.eq	4018f4 <printf@plt+0x3d4>  // b.none
  401730:	cmp	w0, #0x44
  401734:	b.ne	401760 <printf@plt+0x240>  // b.any
  401738:	mov	x1, x23
  40173c:	mov	x3, x23
  401740:	mov	x2, x23
  401744:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  401748:	add	x0, x0, #0xba0
  40174c:	bl	4101f8 <printf@plt+0xecd8>
  401750:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401754:	mov	w1, #0x1                   	// #1
  401758:	str	w1, [x0, #3488]
  40175c:	b	401598 <printf@plt+0x78>
  401760:	cmp	w0, #0x3f
  401764:	b.eq	401b0c <printf@plt+0x5ec>  // b.none
  401768:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  40176c:	mov	w0, #0x178                 	// #376
  401770:	add	x1, x1, #0xbd8
  401774:	bl	40fa08 <printf@plt+0xe4e8>
  401778:	b	401598 <printf@plt+0x78>
  40177c:	mov	x3, x22
  401780:	mov	x2, x21
  401784:	mov	x1, x19
  401788:	mov	w0, w20
  40178c:	mov	x4, #0x0                   	// #0
  401790:	mov	w24, #0x0                   	// #0
  401794:	bl	411010 <printf@plt+0xfaf0>
  401798:	cmn	w0, #0x1
  40179c:	b.ne	4015b8 <printf@plt+0x98>  // b.any
  4017a0:	adrp	x21, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4017a4:	ldr	x0, [x21, #3112]
  4017a8:	bl	403268 <printf@plt+0x1d48>
  4017ac:	bl	409428 <printf@plt+0x7f08>
  4017b0:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  4017b4:	add	x0, x0, #0xbf8
  4017b8:	bl	401280 <puts@plt>
  4017bc:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4017c0:	ldr	w0, [x0, #3448]
  4017c4:	cbz	w0, 401a80 <printf@plt+0x560>
  4017c8:	cbnz	w24, 401ad0 <printf@plt+0x5b0>
  4017cc:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4017d0:	ldr	w0, [x0, #3120]
  4017d4:	cmp	w0, w20
  4017d8:	b.ge	4019d8 <printf@plt+0x4b8>  // b.tcont
  4017dc:	sxtw	x22, w0
  4017e0:	mvn	w23, w0
  4017e4:	add	w23, w23, w20
  4017e8:	add	x20, x22, #0x1
  4017ec:	adrp	x25, 413000 <_ZdlPvm@@Base+0x1bf8>
  4017f0:	add	x23, x23, x20
  4017f4:	add	x25, x25, #0xd30
  4017f8:	adrp	x26, 437000 <stderr@@GLIBC_2.17+0x3298>
  4017fc:	b	40182c <printf@plt+0x30c>
  401800:	ldrb	w0, [x21, #1]
  401804:	cbnz	w0, 40183c <printf@plt+0x31c>
  401808:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40180c:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  401810:	add	x1, x1, #0xd40
  401814:	ldr	x0, [x0, #3416]
  401818:	bl	4021c0 <printf@plt+0xca0>
  40181c:	cmp	x23, x20
  401820:	mov	x22, x20
  401824:	b.eq	4019ec <printf@plt+0x4cc>  // b.none
  401828:	add	x20, x20, #0x1
  40182c:	ldr	x21, [x19, x22, lsl #3]
  401830:	ldrb	w0, [x21]
  401834:	cmp	w0, #0x2d
  401838:	b.eq	401800 <printf@plt+0x2e0>  // b.none
  40183c:	bl	401400 <__errno_location@plt>
  401840:	mov	x24, x0
  401844:	mov	x1, x25
  401848:	mov	x0, x21
  40184c:	str	wzr, [x24]
  401850:	bl	401410 <fopen@plt>
  401854:	mov	x21, x0
  401858:	ldr	x1, [x19, x22, lsl #3]
  40185c:	cbz	x0, 401a48 <printf@plt+0x528>
  401860:	bl	4021c0 <printf@plt+0xca0>
  401864:	mov	x0, x21
  401868:	bl	4012c0 <fclose@plt>
  40186c:	b	40181c <printf@plt+0x2fc>
  401870:	adrp	x3, 412000 <_ZdlPvm@@Base+0xbf8>
  401874:	add	x3, x3, #0xb58
  401878:	mov	x1, x3
  40187c:	mov	x0, x28
  401880:	bl	401430 <strcmp@plt>
  401884:	cbz	w0, 4019c4 <printf@plt+0x4a4>
  401888:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  40188c:	mov	x0, x28
  401890:	add	x1, x1, #0xb60
  401894:	bl	401430 <strcmp@plt>
  401898:	cbnz	w0, 401598 <printf@plt+0x78>
  40189c:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4018a0:	add	x2, x1, #0xd78
  4018a4:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4018a8:	adrp	x3, 412000 <_ZdlPvm@@Base+0xbf8>
  4018ac:	mov	w24, #0x0                   	// #0
  4018b0:	add	x3, x3, #0xb58
  4018b4:	str	x3, [x0, #3112]
  4018b8:	mov	w0, #0x1                   	// #1
  4018bc:	str	w0, [x1, #3448]
  4018c0:	str	w0, [x2, #32]
  4018c4:	b	401598 <printf@plt+0x78>
  4018c8:	adrp	x28, 437000 <stderr@@GLIBC_2.17+0x3298>
  4018cc:	add	x2, sp, #0x60
  4018d0:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  4018d4:	add	x1, x1, #0xb88
  4018d8:	ldr	x0, [x28, #720]
  4018dc:	bl	4013c0 <__isoc99_sscanf@plt>
  4018e0:	cmp	w0, #0x1
  4018e4:	b.ne	4016d0 <printf@plt+0x1b0>  // b.any
  4018e8:	ldr	w0, [sp, #96]
  4018ec:	bl	4061e0 <printf@plt+0x4cc0>
  4018f0:	b	401598 <printf@plt+0x78>
  4018f4:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4018f8:	mov	w1, #0x1                   	// #1
  4018fc:	str	w1, [x0, #3452]
  401900:	b	401598 <printf@plt+0x78>
  401904:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x3298>
  401908:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x3298>
  40190c:	add	x0, x0, #0x2a8
  401910:	ldr	x1, [x1, #720]
  401914:	bl	4116e8 <_ZdlPvm@@Base+0x2e0>
  401918:	b	401598 <printf@plt+0x78>
  40191c:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401920:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  401924:	add	x0, x0, #0xaf0
  401928:	ldr	x1, [x1, #3392]
  40192c:	bl	401520 <printf@plt>
  401930:	mov	w0, #0x0                   	// #0
  401934:	bl	401490 <exit@plt>
  401938:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40193c:	mov	w1, #0x1                   	// #1
  401940:	str	w1, [x0, #3484]
  401944:	b	401598 <printf@plt+0x78>
  401948:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x3298>
  40194c:	ldr	x0, [x0, #720]
  401950:	ldrb	w1, [x0]
  401954:	cbz	w1, 4019a0 <printf@plt+0x480>
  401958:	ldrb	w0, [x0, #1]
  40195c:	cbz	w0, 4019a0 <printf@plt+0x480>
  401960:	adrp	x2, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401964:	add	x2, x2, #0xc40
  401968:	ldrb	w3, [x2, w1, sxtw]
  40196c:	cbnz	w3, 40197c <printf@plt+0x45c>
  401970:	ldrb	w2, [x2, w0, sxtw]
  401974:	cbz	w2, 401abc <printf@plt+0x59c>
  401978:	mov	w1, w0
  40197c:	add	x0, sp, #0x70
  401980:	bl	40fdb8 <printf@plt+0xe898>
  401984:	mov	x3, x23
  401988:	mov	x2, x23
  40198c:	add	x1, sp, #0x70
  401990:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  401994:	add	x0, x0, #0xb38
  401998:	bl	4101c8 <printf@plt+0xeca8>
  40199c:	b	401598 <printf@plt+0x78>
  4019a0:	mov	x3, x23
  4019a4:	mov	x2, x23
  4019a8:	mov	x1, x23
  4019ac:	mov	x0, x25
  4019b0:	bl	4101c8 <printf@plt+0xeca8>
  4019b4:	b	401598 <printf@plt+0x78>
  4019b8:	ldr	w0, [sp, #96]
  4019bc:	bl	405f80 <printf@plt+0x4a60>
  4019c0:	b	401598 <printf@plt+0x78>
  4019c4:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4019c8:	mov	w1, #0x1                   	// #1
  4019cc:	mov	w24, #0x0                   	// #0
  4019d0:	str	w1, [x0, #3448]
  4019d4:	b	401598 <printf@plt+0x78>
  4019d8:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4019dc:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  4019e0:	add	x1, x1, #0xd40
  4019e4:	ldr	x0, [x0, #3416]
  4019e8:	bl	4021c0 <printf@plt+0xca0>
  4019ec:	adrp	x19, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4019f0:	ldr	x0, [x19, #3424]
  4019f4:	bl	4014c0 <ferror@plt>
  4019f8:	cbnz	w0, 401a28 <printf@plt+0x508>
  4019fc:	ldr	x0, [x19, #3424]
  401a00:	bl	4013e0 <fflush@plt>
  401a04:	tbnz	w0, #31, 401a28 <printf@plt+0x508>
  401a08:	mov	w0, #0x0                   	// #0
  401a0c:	ldp	x19, x20, [sp, #16]
  401a10:	ldp	x21, x22, [sp, #32]
  401a14:	ldp	x23, x24, [sp, #48]
  401a18:	ldp	x25, x26, [sp, #64]
  401a1c:	ldp	x27, x28, [sp, #80]
  401a20:	ldp	x29, x30, [sp], #128
  401a24:	ret
  401a28:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  401a2c:	add	x3, x3, #0x1f8
  401a30:	mov	x2, x3
  401a34:	mov	x1, x3
  401a38:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  401a3c:	add	x0, x0, #0xd60
  401a40:	bl	410228 <printf@plt+0xed08>
  401a44:	b	401a08 <printf@plt+0x4e8>
  401a48:	add	x0, sp, #0x60
  401a4c:	bl	40fd70 <printf@plt+0xe850>
  401a50:	ldr	w0, [x24]
  401a54:	bl	401320 <strerror@plt>
  401a58:	mov	x1, x0
  401a5c:	add	x0, sp, #0x70
  401a60:	bl	40fd70 <printf@plt+0xe850>
  401a64:	add	x3, x26, #0x1f8
  401a68:	add	x2, sp, #0x70
  401a6c:	add	x1, sp, #0x60
  401a70:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  401a74:	add	x0, x0, #0xd48
  401a78:	bl	410228 <printf@plt+0xed08>
  401a7c:	b	40181c <printf@plt+0x2fc>
  401a80:	ldr	x2, [x26, #696]
  401a84:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  401a88:	ldr	x1, [x21, #3112]
  401a8c:	add	x0, x0, #0xc18
  401a90:	bl	401520 <printf@plt>
  401a94:	ldr	x1, [x21, #3112]
  401a98:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  401a9c:	ldr	x2, [x26, #696]
  401aa0:	add	x0, x0, #0xc78
  401aa4:	bl	401520 <printf@plt>
  401aa8:	ldr	x1, [x21, #3112]
  401aac:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  401ab0:	add	x0, x0, #0xcd0
  401ab4:	bl	401520 <printf@plt>
  401ab8:	b	4017c8 <printf@plt+0x2a8>
  401abc:	adrp	x2, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401ac0:	add	x2, x2, #0xd78
  401ac4:	strb	w1, [x2, #8]
  401ac8:	strb	w0, [x2, #24]
  401acc:	b	401598 <printf@plt+0x78>
  401ad0:	add	x2, sp, #0x70
  401ad4:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  401ad8:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x3298>
  401adc:	add	x1, x1, #0xd38
  401ae0:	add	x0, x0, #0x2a8
  401ae4:	bl	4117f8 <_ZdlPvm@@Base+0x3f0>
  401ae8:	mov	x21, x0
  401aec:	cbz	x0, 4017cc <printf@plt+0x2ac>
  401af0:	ldr	x1, [sp, #112]
  401af4:	bl	4021c0 <printf@plt+0xca0>
  401af8:	mov	x0, x21
  401afc:	bl	4012c0 <fclose@plt>
  401b00:	ldr	x0, [sp, #112]
  401b04:	bl	4012f0 <free@plt>
  401b08:	b	4017cc <printf@plt+0x2ac>
  401b0c:	ldr	x2, [x26, #696]
  401b10:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  401b14:	ldr	x0, [x27, #3432]
  401b18:	add	x1, x1, #0xa90
  401b1c:	bl	4012a0 <fprintf@plt>
  401b20:	mov	w0, #0x1                   	// #1
  401b24:	bl	401490 <exit@plt>
  401b28:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401b2c:	add	x0, x0, #0xd78
  401b30:	add	x0, x0, #0x30
  401b34:	b	40fd30 <printf@plt+0xe810>
  401b38:	stp	x29, x30, [sp, #-64]!
  401b3c:	mov	x29, sp
  401b40:	stp	x19, x20, [sp, #16]
  401b44:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x1298>
  401b48:	add	x19, x19, #0xdb0
  401b4c:	add	x0, x19, #0x78
  401b50:	stp	x21, x22, [sp, #32]
  401b54:	add	x21, x19, #0x40
  401b58:	str	x23, [sp, #48]
  401b5c:	bl	40fd30 <printf@plt+0xe810>
  401b60:	mov	x0, x21
  401b64:	adrp	x20, 432000 <_Znam@GLIBCXX_3.4>
  401b68:	bl	402d98 <printf@plt+0x1878>
  401b6c:	add	x20, x20, #0x178
  401b70:	mov	x1, x21
  401b74:	mov	x2, x20
  401b78:	add	x23, x19, #0x60
  401b7c:	adrp	x0, 402000 <printf@plt+0xae0>
  401b80:	add	x0, x0, #0xa20
  401b84:	bl	4013d0 <__cxa_atexit@plt>
  401b88:	mov	x0, x23
  401b8c:	bl	411d88 <_ZdlPvm@@Base+0x980>
  401b90:	adrp	x0, 411000 <printf@plt+0xfae0>
  401b94:	mov	x22, x19
  401b98:	mov	x1, x23
  401b9c:	mov	x2, x20
  401ba0:	add	x0, x0, #0xf50
  401ba4:	mov	x21, #0x3                   	// #3
  401ba8:	bl	4013d0 <__cxa_atexit@plt>
  401bac:	mov	x0, x22
  401bb0:	bl	411d88 <_ZdlPvm@@Base+0x980>
  401bb4:	sub	x21, x21, #0x1
  401bb8:	add	x22, x22, #0x10
  401bbc:	cmn	x21, #0x1
  401bc0:	b.ne	401bac <printf@plt+0x68c>  // b.any
  401bc4:	mov	x2, x20
  401bc8:	adrp	x0, 402000 <printf@plt+0xae0>
  401bcc:	ldp	x19, x20, [sp, #16]
  401bd0:	add	x0, x0, #0xb88
  401bd4:	ldp	x21, x22, [sp, #32]
  401bd8:	mov	x1, #0x0                   	// #0
  401bdc:	ldr	x23, [sp, #48]
  401be0:	ldp	x29, x30, [sp], #64
  401be4:	b	4013d0 <__cxa_atexit@plt>
  401be8:	mov	x20, #0x3                   	// #3
  401bec:	sub	x20, x20, x21
  401bf0:	mov	x21, x0
  401bf4:	add	x20, x19, x20, lsl #4
  401bf8:	cmp	x20, x19
  401bfc:	b.ne	401c08 <printf@plt+0x6e8>  // b.any
  401c00:	mov	x0, x21
  401c04:	bl	4014b0 <_Unwind_Resume@plt>
  401c08:	sub	x20, x20, #0x10
  401c0c:	mov	x0, x20
  401c10:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  401c14:	b	401bf8 <printf@plt+0x6d8>
  401c18:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x1298>
  401c1c:	add	x0, x0, #0xe30
  401c20:	add	x0, x0, #0x30
  401c24:	b	40fd30 <printf@plt+0xe810>
  401c28:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x1298>
  401c2c:	add	x0, x0, #0xe70
  401c30:	b	40fd30 <printf@plt+0xe810>
  401c34:	nop
  401c38:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x1298>
  401c3c:	add	x0, x0, #0xe78
  401c40:	b	40fd30 <printf@plt+0xe810>
  401c44:	nop
  401c48:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x1298>
  401c4c:	add	x0, x0, #0xe80
  401c50:	b	40fd30 <printf@plt+0xe810>
  401c54:	nop
  401c58:	stp	x29, x30, [sp, #-32]!
  401c5c:	mov	x29, sp
  401c60:	str	x19, [sp, #16]
  401c64:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x1298>
  401c68:	add	x19, x19, #0xe88
  401c6c:	add	x0, x19, #0x810
  401c70:	bl	40fd30 <printf@plt+0xe810>
  401c74:	mov	x0, x19
  401c78:	add	x1, x19, #0x800
  401c7c:	nop
  401c80:	stp	wzr, wzr, [x0]
  401c84:	add	x0, x0, #0x8
  401c88:	cmp	x1, x0
  401c8c:	b.ne	401c80 <printf@plt+0x760>  // b.any
  401c90:	add	x19, x19, #0x800
  401c94:	mov	x0, x19
  401c98:	bl	408de0 <printf@plt+0x78c0>
  401c9c:	mov	x1, x19
  401ca0:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  401ca4:	ldr	x19, [sp, #16]
  401ca8:	add	x2, x2, #0x178
  401cac:	ldp	x29, x30, [sp], #32
  401cb0:	adrp	x0, 408000 <printf@plt+0x6ae0>
  401cb4:	add	x0, x0, #0x840
  401cb8:	b	4013d0 <__cxa_atexit@plt>
  401cbc:	nop
  401cc0:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x2298>
  401cc4:	add	x0, x0, #0x6a0
  401cc8:	b	40fd30 <printf@plt+0xe810>
  401ccc:	nop
  401cd0:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x2298>
  401cd4:	add	x0, x0, #0x6a8
  401cd8:	b	40fd30 <printf@plt+0xe810>
  401cdc:	nop
  401ce0:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x2298>
  401ce4:	add	x0, x0, #0x6b0
  401ce8:	b	40fd30 <printf@plt+0xe810>
  401cec:	nop
  401cf0:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x2298>
  401cf4:	add	x0, x0, #0x6b8
  401cf8:	b	40fd30 <printf@plt+0xe810>
  401cfc:	nop
  401d00:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x2298>
  401d04:	add	x0, x0, #0x6c0
  401d08:	b	40fd30 <printf@plt+0xe810>
  401d0c:	nop
  401d10:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x2298>
  401d14:	add	x0, x0, #0x6c8
  401d18:	b	40fd30 <printf@plt+0xe810>
  401d1c:	nop
  401d20:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x2298>
  401d24:	add	x0, x0, #0x6d0
  401d28:	b	40fd30 <printf@plt+0xe810>
  401d2c:	nop
  401d30:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x2298>
  401d34:	ldr	w0, [x0, #1768]
  401d38:	cbnz	w0, 401d40 <printf@plt+0x820>
  401d3c:	b	40fa68 <printf@plt+0xe548>
  401d40:	ret
  401d44:	nop
  401d48:	stp	x29, x30, [sp, #-16]!
  401d4c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  401d50:	add	x0, x0, #0xde0
  401d54:	mov	x29, sp
  401d58:	bl	401470 <getenv@plt>
  401d5c:	cbz	x0, 401d68 <printf@plt+0x848>
  401d60:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401d64:	str	x0, [x1, #3112]
  401d68:	ldp	x29, x30, [sp], #16
  401d6c:	ret
  401d70:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x3298>
  401d74:	str	wzr, [x0, #504]
  401d78:	ret
  401d7c:	nop
  401d80:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x3298>
  401d84:	add	x0, x0, #0x280
  401d88:	b	40fd30 <printf@plt+0xe810>
  401d8c:	nop
  401d90:	stp	x29, x30, [sp, #-64]!
  401d94:	mov	w4, #0x1                   	// #1
  401d98:	mov	w3, w4
  401d9c:	mov	x29, sp
  401da0:	stp	x19, x20, [sp, #16]
  401da4:	adrp	x19, 437000 <stderr@@GLIBC_2.17+0x3298>
  401da8:	add	x19, x19, #0x288
  401dac:	stp	x21, x22, [sp, #32]
  401db0:	adrp	x22, 41b000 <_ZdlPvm@@Base+0x9bf8>
  401db4:	add	x22, x22, #0xd0
  401db8:	stp	x23, x24, [sp, #48]
  401dbc:	adrp	x23, 41b000 <_ZdlPvm@@Base+0x9bf8>
  401dc0:	add	x23, x23, #0x78
  401dc4:	mov	x2, x23
  401dc8:	mov	x1, x22
  401dcc:	mov	x0, x19
  401dd0:	adrp	x21, 432000 <_Znam@GLIBCXX_3.4>
  401dd4:	bl	411530 <_ZdlPvm@@Base+0x128>
  401dd8:	add	x21, x21, #0x178
  401ddc:	adrp	x20, 411000 <printf@plt+0xfae0>
  401de0:	add	x20, x20, #0x6d8
  401de4:	mov	x1, x19
  401de8:	mov	x2, x21
  401dec:	mov	x0, x20
  401df0:	bl	4013d0 <__cxa_atexit@plt>
  401df4:	add	x24, x19, #0x10
  401df8:	mov	w4, #0x0                   	// #0
  401dfc:	mov	w3, #0x1                   	// #1
  401e00:	mov	x0, x24
  401e04:	mov	x2, x23
  401e08:	mov	x1, x22
  401e0c:	bl	411530 <_ZdlPvm@@Base+0x128>
  401e10:	add	x19, x19, #0x20
  401e14:	mov	x2, x21
  401e18:	mov	x1, x24
  401e1c:	mov	x0, x20
  401e20:	bl	4013d0 <__cxa_atexit@plt>
  401e24:	mov	x2, x23
  401e28:	mov	x1, x22
  401e2c:	mov	x0, x19
  401e30:	mov	w4, #0x0                   	// #0
  401e34:	mov	w3, #0x0                   	// #0
  401e38:	bl	411530 <_ZdlPvm@@Base+0x128>
  401e3c:	mov	x2, x21
  401e40:	mov	x1, x19
  401e44:	mov	x0, x20
  401e48:	ldp	x19, x20, [sp, #16]
  401e4c:	ldp	x21, x22, [sp, #32]
  401e50:	ldp	x23, x24, [sp, #48]
  401e54:	ldp	x29, x30, [sp], #64
  401e58:	b	4013d0 <__cxa_atexit@plt>
  401e5c:	mov	x29, #0x0                   	// #0
  401e60:	mov	x30, #0x0                   	// #0
  401e64:	mov	x5, x0
  401e68:	ldr	x1, [sp]
  401e6c:	add	x2, sp, #0x8
  401e70:	mov	x6, sp
  401e74:	movz	x0, #0x0, lsl #48
  401e78:	movk	x0, #0x0, lsl #32
  401e7c:	movk	x0, #0x40, lsl #16
  401e80:	movk	x0, #0x1530
  401e84:	movz	x3, #0x0, lsl #48
  401e88:	movk	x3, #0x0, lsl #32
  401e8c:	movk	x3, #0x41, lsl #16
  401e90:	movk	x3, #0x2900
  401e94:	movz	x4, #0x0, lsl #48
  401e98:	movk	x4, #0x0, lsl #32
  401e9c:	movk	x4, #0x41, lsl #16
  401ea0:	movk	x4, #0x2980
  401ea4:	bl	401360 <__libc_start_main@plt>
  401ea8:	bl	401460 <abort@plt>
  401eac:	adrp	x0, 431000 <_ZdlPvm@@Base+0x1fbf8>
  401eb0:	ldr	x0, [x0, #4064]
  401eb4:	cbz	x0, 401ebc <printf@plt+0x99c>
  401eb8:	b	4014e0 <__gmon_start__@plt>
  401ebc:	ret
  401ec0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401ec4:	add	x0, x0, #0xd58
  401ec8:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401ecc:	add	x1, x1, #0xd58
  401ed0:	cmp	x1, x0
  401ed4:	b.eq	401eec <printf@plt+0x9cc>  // b.none
  401ed8:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  401edc:	ldr	x1, [x1, #2464]
  401ee0:	cbz	x1, 401eec <printf@plt+0x9cc>
  401ee4:	mov	x16, x1
  401ee8:	br	x16
  401eec:	ret
  401ef0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401ef4:	add	x0, x0, #0xd58
  401ef8:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401efc:	add	x1, x1, #0xd58
  401f00:	sub	x1, x1, x0
  401f04:	lsr	x2, x1, #63
  401f08:	add	x1, x2, x1, asr #3
  401f0c:	cmp	xzr, x1, asr #1
  401f10:	asr	x1, x1, #1
  401f14:	b.eq	401f2c <printf@plt+0xa0c>  // b.none
  401f18:	adrp	x2, 412000 <_ZdlPvm@@Base+0xbf8>
  401f1c:	ldr	x2, [x2, #2472]
  401f20:	cbz	x2, 401f2c <printf@plt+0xa0c>
  401f24:	mov	x16, x2
  401f28:	br	x16
  401f2c:	ret
  401f30:	stp	x29, x30, [sp, #-32]!
  401f34:	mov	x29, sp
  401f38:	str	x19, [sp, #16]
  401f3c:	adrp	x19, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401f40:	ldrb	w0, [x19, #3440]
  401f44:	cbnz	w0, 401f54 <printf@plt+0xa34>
  401f48:	bl	401ec0 <printf@plt+0x9a0>
  401f4c:	mov	w0, #0x1                   	// #1
  401f50:	strb	w0, [x19, #3440]
  401f54:	ldr	x19, [sp, #16]
  401f58:	ldp	x29, x30, [sp], #32
  401f5c:	ret
  401f60:	b	401ef0 <printf@plt+0x9d0>
  401f64:	nop
  401f68:	ldrb	w2, [x0]
  401f6c:	cbz	w2, 401f90 <printf@plt+0xa70>
  401f70:	cmp	w2, w1
  401f74:	b.eq	401f94 <printf@plt+0xa74>  // b.none
  401f78:	cmp	w2, #0x5c
  401f7c:	add	x3, x0, #0x1
  401f80:	ldrb	w2, [x0, #1]
  401f84:	b.eq	401fb0 <printf@plt+0xa90>  // b.none
  401f88:	mov	x0, x3
  401f8c:	cbnz	w2, 401f70 <printf@plt+0xa50>
  401f90:	mov	x0, #0x0                   	// #0
  401f94:	ret
  401f98:	cmp	w1, #0x5c
  401f9c:	b.eq	4020bc <printf@plt+0xb9c>  // b.none
  401fa0:	ldrb	w2, [x3, #1]
  401fa4:	mov	x0, x3
  401fa8:	add	x3, x3, #0x1
  401fac:	nop
  401fb0:	cmp	w2, #0x5c
  401fb4:	b.eq	401f98 <printf@plt+0xa78>  // b.none
  401fb8:	b.hi	401fd8 <printf@plt+0xab8>  // b.pmore
  401fbc:	cbz	w2, 401f90 <printf@plt+0xa70>
  401fc0:	cmp	w2, #0x2a
  401fc4:	b.eq	401fec <printf@plt+0xacc>  // b.none
  401fc8:	ldrb	w2, [x0, #2]
  401fcc:	add	x0, x0, #0x2
  401fd0:	cbnz	w2, 401f70 <printf@plt+0xa50>
  401fd4:	b	401f90 <printf@plt+0xa70>
  401fd8:	cmp	w2, #0x6b
  401fdc:	b.eq	401fec <printf@plt+0xacc>  // b.none
  401fe0:	b.ls	402040 <printf@plt+0xb20>  // b.plast
  401fe4:	cmp	w2, #0x6e
  401fe8:	b.ne	401fc8 <printf@plt+0xaa8>  // b.any
  401fec:	ldrb	w2, [x0, #2]
  401ff0:	add	x4, x0, #0x2
  401ff4:	cmp	w2, #0x5b
  401ff8:	b.eq	40202c <printf@plt+0xb0c>  // b.none
  401ffc:	b.hi	402054 <printf@plt+0xb34>  // b.pmore
  402000:	cbz	w2, 401f90 <printf@plt+0xa70>
  402004:	cmp	w2, #0x28
  402008:	b.ne	402074 <printf@plt+0xb54>  // b.any
  40200c:	ldrb	w2, [x0, #3]
  402010:	cmp	w2, #0x5c
  402014:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402018:	b.ne	402080 <printf@plt+0xb60>  // b.any
  40201c:	add	x0, x0, #0x3
  402020:	cbnz	w2, 401f70 <printf@plt+0xa50>
  402024:	b	401f90 <printf@plt+0xa70>
  402028:	b.eq	40209c <printf@plt+0xb7c>  // b.none
  40202c:	mov	x2, x4
  402030:	ldrb	w0, [x4, #1]!
  402034:	cmp	w0, #0x5d
  402038:	cbnz	w0, 402028 <printf@plt+0xb08>
  40203c:	b	401f90 <printf@plt+0xa70>
  402040:	sub	w2, w2, #0x66
  402044:	and	w2, w2, #0xff
  402048:	cmp	w2, #0x1
  40204c:	b.hi	401fc8 <printf@plt+0xaa8>  // b.pmore
  402050:	b	401fec <printf@plt+0xacc>
  402054:	cmp	w2, #0x5c
  402058:	b.ne	402074 <printf@plt+0xb54>  // b.any
  40205c:	cmp	w1, #0x5c
  402060:	b.eq	4020c4 <printf@plt+0xba4>  // b.none
  402064:	ldrb	w2, [x0, #3]
  402068:	add	x3, x0, #0x3
  40206c:	mov	x0, x4
  402070:	b	401fb0 <printf@plt+0xa90>
  402074:	ldrb	w2, [x0, #3]
  402078:	add	x0, x0, #0x3
  40207c:	b	402020 <printf@plt+0xb00>
  402080:	ldrb	w2, [x0, #4]
  402084:	cmp	w2, #0x5c
  402088:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40208c:	b.ne	4020ac <printf@plt+0xb8c>  // b.any
  402090:	add	x0, x0, #0x4
  402094:	cbnz	w2, 401f70 <printf@plt+0xa50>
  402098:	b	401f90 <printf@plt+0xa70>
  40209c:	add	x0, x2, #0x2
  4020a0:	ldrb	w2, [x2, #2]
  4020a4:	cbnz	w2, 401f70 <printf@plt+0xa50>
  4020a8:	b	401f90 <printf@plt+0xa70>
  4020ac:	ldrb	w2, [x0, #5]
  4020b0:	add	x0, x0, #0x5
  4020b4:	cbnz	w2, 401f70 <printf@plt+0xa50>
  4020b8:	b	401f90 <printf@plt+0xa70>
  4020bc:	mov	x0, x3
  4020c0:	ret
  4020c4:	mov	x0, x4
  4020c8:	ret
  4020cc:	nop
  4020d0:	stp	x29, x30, [sp, #-80]!
  4020d4:	mov	x29, sp
  4020d8:	stp	x19, x20, [sp, #16]
  4020dc:	mov	x20, x1
  4020e0:	stp	x21, x22, [sp, #32]
  4020e4:	mov	x22, x0
  4020e8:	mov	x0, x1
  4020ec:	stp	x23, x24, [sp, #48]
  4020f0:	adrp	x23, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4020f4:	adrp	x24, 437000 <stderr@@GLIBC_2.17+0x3298>
  4020f8:	add	x23, x23, #0xc40
  4020fc:	add	x24, x24, #0x1f8
  402100:	bl	4125d0 <_ZdlPvm@@Base+0x11c8>
  402104:	b	40213c <printf@plt+0xc1c>
  402108:	ldrb	w2, [x23, w19, sxtw]
  40210c:	mov	w1, w0
  402110:	add	x0, sp, #0x40
  402114:	cbz	w2, 402158 <printf@plt+0xc38>
  402118:	bl	40fd98 <printf@plt+0xe878>
  40211c:	mov	x3, x24
  402120:	mov	x2, x24
  402124:	add	x1, sp, #0x40
  402128:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  40212c:	add	x0, x0, #0x9b0
  402130:	bl	4101c8 <printf@plt+0xeca8>
  402134:	cmp	w19, #0xa
  402138:	b.eq	40217c <printf@plt+0xc5c>  // b.none
  40213c:	mov	x0, x22
  402140:	bl	401380 <getc@plt>
  402144:	mov	w19, w0
  402148:	cmn	w0, #0x1
  40214c:	b.eq	40217c <printf@plt+0xc5c>  // b.none
  402150:	and	w21, w0, #0xff
  402154:	tbz	w0, #31, 402108 <printf@plt+0xbe8>
  402158:	ldp	w1, w0, [x20, #8]
  40215c:	cmp	w1, w0
  402160:	b.ge	4021ac <printf@plt+0xc8c>  // b.tcont
  402164:	ldr	x2, [x20]
  402168:	add	w3, w1, #0x1
  40216c:	str	w3, [x20, #8]
  402170:	cmp	w19, #0xa
  402174:	strb	w21, [x2, w1, sxtw]
  402178:	b.ne	40213c <printf@plt+0xc1c>  // b.any
  40217c:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x3298>
  402180:	ldr	w0, [x20, #8]
  402184:	ldp	x19, x20, [sp, #16]
  402188:	cmp	w0, #0x0
  40218c:	ldr	w1, [x2, #644]
  402190:	cset	w0, gt
  402194:	ldp	x21, x22, [sp, #32]
  402198:	add	w1, w1, #0x1
  40219c:	str	w1, [x2, #644]
  4021a0:	ldp	x23, x24, [sp, #48]
  4021a4:	ldp	x29, x30, [sp], #80
  4021a8:	ret
  4021ac:	mov	x0, x20
  4021b0:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  4021b4:	ldr	w1, [x20, #8]
  4021b8:	b	402164 <printf@plt+0xc44>
  4021bc:	nop
  4021c0:	stp	x29, x30, [sp, #-192]!
  4021c4:	mov	x29, sp
  4021c8:	stp	x19, x20, [sp, #16]
  4021cc:	mov	x19, x1
  4021d0:	stp	x21, x22, [sp, #32]
  4021d4:	mov	x22, x0
  4021d8:	add	x0, sp, #0x60
  4021dc:	stp	x23, x24, [sp, #48]
  4021e0:	stp	x25, x26, [sp, #64]
  4021e4:	str	x27, [sp, #80]
  4021e8:	bl	411d88 <_ZdlPvm@@Base+0x980>
  4021ec:	add	x0, sp, #0x70
  4021f0:	bl	411d88 <_ZdlPvm@@Base+0x980>
  4021f4:	mov	x1, x19
  4021f8:	add	x0, sp, #0x80
  4021fc:	bl	411e18 <_ZdlPvm@@Base+0xa10>
  402200:	ldp	w1, w0, [sp, #136]
  402204:	cmp	w0, w1
  402208:	b.le	40275c <printf@plt+0x123c>
  40220c:	ldr	x2, [sp, #128]
  402210:	add	w0, w1, #0x1
  402214:	str	w0, [sp, #136]
  402218:	add	x0, sp, #0x80
  40221c:	strb	wzr, [x2, w1, sxtw]
  402220:	bl	411368 <printf@plt+0xfe48>
  402224:	adrp	x26, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402228:	adrp	x25, 437000 <stderr@@GLIBC_2.17+0x3298>
  40222c:	ldr	x1, [sp, #128]
  402230:	str	x1, [x25, #528]
  402234:	ldr	w0, [x26, #3448]
  402238:	cbz	w0, 40274c <printf@plt+0x122c>
  40223c:	adrp	x24, 437000 <stderr@@GLIBC_2.17+0x3298>
  402240:	str	wzr, [x24, #644]
  402244:	nop
  402248:	add	x1, sp, #0x60
  40224c:	mov	x0, x22
  402250:	bl	4020d0 <printf@plt+0xbb0>
  402254:	cbz	w0, 40258c <printf@plt+0x106c>
  402258:	ldr	w0, [sp, #104]
  40225c:	cmp	w0, #0x3
  402260:	b.le	4022b8 <printf@plt+0xd98>
  402264:	ldr	x0, [sp, #96]
  402268:	adrp	x19, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40226c:	add	x19, x19, #0xd78
  402270:	ldrb	w1, [x0]
  402274:	cmp	w1, #0x2e
  402278:	b.eq	4022a4 <printf@plt+0xd84>  // b.none
  40227c:	ldrb	w1, [x19, #8]
  402280:	cbz	w1, 402290 <printf@plt+0xd70>
  402284:	add	x0, sp, #0x60
  402288:	bl	4125d8 <_ZdlPvm@@Base+0x11d0>
  40228c:	tbz	w0, #31, 4022c4 <printf@plt+0xda4>
  402290:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402294:	add	x0, sp, #0x60
  402298:	ldr	x1, [x1, #3424]
  40229c:	bl	4127b8 <_ZdlPvm@@Base+0x13b0>
  4022a0:	b	402248 <printf@plt+0xd28>
  4022a4:	ldrb	w1, [x0, #1]
  4022a8:	cmp	w1, #0x6c
  4022ac:	b.eq	4026d8 <printf@plt+0x11b8>  // b.none
  4022b0:	cmp	w1, #0x45
  4022b4:	b.eq	402614 <printf@plt+0x10f4>  // b.none
  4022b8:	adrp	x19, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4022bc:	add	x19, x19, #0xd78
  4022c0:	b	40227c <printf@plt+0xd5c>
  4022c4:	ldp	w0, w1, [sp, #104]
  4022c8:	cmp	w0, w1
  4022cc:	b.ge	402604 <printf@plt+0x10e4>  // b.tcont
  4022d0:	ldr	x1, [sp, #96]
  4022d4:	add	w2, w0, #0x1
  4022d8:	str	w2, [sp, #104]
  4022dc:	strb	wzr, [x1, w0, sxtw]
  4022e0:	ldr	w0, [sp, #104]
  4022e4:	cmp	w0, #0x0
  4022e8:	b.gt	4022fc <printf@plt+0xddc>
  4022ec:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  4022f0:	mov	w0, #0x62                  	// #98
  4022f4:	add	x1, x1, #0xa18
  4022f8:	bl	40fa08 <printf@plt+0xe4e8>
  4022fc:	ldrb	w1, [x19, #8]
  402300:	ldr	x27, [sp, #96]
  402304:	mov	x0, x27
  402308:	bl	401f68 <printf@plt+0xa48>
  40230c:	mov	x20, x0
  402310:	cbz	x0, 40276c <printf@plt+0x124c>
  402314:	bl	4060b0 <printf@plt+0x4b90>
  402318:	mov	w0, #0x1                   	// #1
  40231c:	str	w0, [x19, #16]
  402320:	ldr	w0, [x19, #20]
  402324:	cbz	w0, 402340 <printf@plt+0xe20>
  402328:	ldrb	w23, [x19, #24]
  40232c:	add	x21, x20, #0x1
  402330:	mov	x0, x21
  402334:	mov	w1, w23
  402338:	bl	401300 <strchr@plt>
  40233c:	cbz	x0, 4025c8 <printf@plt+0x10a8>
  402340:	ldr	w23, [x24, #644]
  402344:	mov	x0, x27
  402348:	strb	wzr, [x20]
  40234c:	bl	406150 <printf@plt+0x4c30>
  402350:	add	x20, x20, #0x1
  402354:	add	x0, sp, #0x70
  402358:	bl	4125d0 <_ZdlPvm@@Base+0x11c8>
  40235c:	ldrb	w1, [x19, #24]
  402360:	mov	x0, x20
  402364:	adrp	x27, 412000 <_ZdlPvm@@Base+0xbf8>
  402368:	add	x27, x27, #0xa48
  40236c:	bl	401300 <strchr@plt>
  402370:	mov	x21, x0
  402374:	cbnz	x0, 4023e4 <printf@plt+0xec4>
  402378:	mov	x1, x20
  40237c:	add	x0, sp, #0x70
  402380:	bl	412138 <_ZdlPvm@@Base+0xd30>
  402384:	add	x1, sp, #0x60
  402388:	mov	x0, x22
  40238c:	bl	4020d0 <printf@plt+0xbb0>
  402390:	cbz	w0, 4024c0 <printf@plt+0xfa0>
  402394:	ldp	w1, w0, [sp, #104]
  402398:	cmp	w1, w0
  40239c:	b.ge	4024b0 <printf@plt+0xf90>  // b.tcont
  4023a0:	ldr	x0, [sp, #96]
  4023a4:	add	w2, w1, #0x1
  4023a8:	str	w2, [sp, #104]
  4023ac:	strb	wzr, [x0, w1, sxtw]
  4023b0:	ldr	w0, [sp, #104]
  4023b4:	cmp	w0, #0x0
  4023b8:	b.gt	4023cc <printf@plt+0xeac>
  4023bc:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  4023c0:	mov	w0, #0x62                  	// #98
  4023c4:	add	x1, x1, #0xa18
  4023c8:	bl	40fa08 <printf@plt+0xe4e8>
  4023cc:	ldrb	w1, [x19, #24]
  4023d0:	ldr	x20, [sp, #96]
  4023d4:	mov	x0, x20
  4023d8:	bl	401300 <strchr@plt>
  4023dc:	mov	x21, x0
  4023e0:	cbz	x0, 402378 <printf@plt+0xe58>
  4023e4:	strb	wzr, [x0]
  4023e8:	mov	x1, x20
  4023ec:	add	x0, sp, #0x70
  4023f0:	bl	412138 <_ZdlPvm@@Base+0xd30>
  4023f4:	ldp	w0, w1, [sp, #120]
  4023f8:	add	x27, x21, #0x1
  4023fc:	cmp	w0, w1
  402400:	b.ge	402558 <printf@plt+0x1038>  // b.tcont
  402404:	ldr	x1, [sp, #112]
  402408:	add	w2, w0, #0x1
  40240c:	str	w2, [sp, #120]
  402410:	strb	wzr, [x1, w0, sxtw]
  402414:	ldr	w0, [x19]
  402418:	cbnz	w0, 402424 <printf@plt+0xf04>
  40241c:	ldr	w0, [x19, #28]
  402420:	cbnz	w0, 402568 <printf@plt+0x1048>
  402424:	ldr	x1, [x25, #528]
  402428:	mov	w2, w23
  40242c:	ldr	x0, [sp, #112]
  402430:	bl	403b28 <printf@plt+0x2608>
  402434:	bl	40ecc0 <printf@plt+0xd7a0>
  402438:	ldr	w0, [x19]
  40243c:	cbnz	w0, 402520 <printf@plt+0x1000>
  402440:	ldr	w0, [x19, #28]
  402444:	cbnz	w0, 4024fc <printf@plt+0xfdc>
  402448:	ldr	w0, [x19, #32]
  40244c:	cbnz	w0, 402538 <printf@plt+0x1018>
  402450:	ldrb	w1, [x19, #8]
  402454:	mov	x0, x27
  402458:	bl	401f68 <printf@plt+0xa48>
  40245c:	mov	x20, x0
  402460:	cbnz	x0, 402320 <printf@plt+0xe00>
  402464:	mov	x0, x27
  402468:	mov	w1, #0xa                   	// #10
  40246c:	bl	401300 <strchr@plt>
  402470:	cbz	x0, 402478 <printf@plt+0xf58>
  402474:	strb	wzr, [x0]
  402478:	mov	x0, x27
  40247c:	bl	406150 <printf@plt+0x4c30>
  402480:	bl	406130 <printf@plt+0x4c10>
  402484:	ldr	w0, [x19]
  402488:	cbz	w0, 4026c4 <printf@plt+0x11a4>
  40248c:	bl	4060f0 <printf@plt+0x4bd0>
  402490:	ldr	w0, [x19]
  402494:	cbnz	w0, 402248 <printf@plt+0xd28>
  402498:	ldr	w1, [x24, #644]
  40249c:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  4024a0:	add	x0, x0, #0xa10
  4024a4:	add	w1, w1, #0x1
  4024a8:	bl	401520 <printf@plt>
  4024ac:	b	402248 <printf@plt+0xd28>
  4024b0:	add	x0, sp, #0x60
  4024b4:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  4024b8:	ldr	w1, [sp, #104]
  4024bc:	b	4023a0 <printf@plt+0xe80>
  4024c0:	ldrb	w1, [x19, #8]
  4024c4:	add	x0, sp, #0xb0
  4024c8:	bl	40fdb8 <printf@plt+0xe898>
  4024cc:	mov	w1, w23
  4024d0:	add	x0, sp, #0xa0
  4024d4:	bl	40fd98 <printf@plt+0xe878>
  4024d8:	ldrb	w1, [x19, #24]
  4024dc:	add	x0, sp, #0x90
  4024e0:	bl	40fdb8 <printf@plt+0xe898>
  4024e4:	add	x3, sp, #0x90
  4024e8:	add	x2, sp, #0xa0
  4024ec:	add	x1, sp, #0xb0
  4024f0:	mov	x0, x27
  4024f4:	bl	410228 <printf@plt+0xed08>
  4024f8:	b	402394 <printf@plt+0xe74>
  4024fc:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  402500:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  402504:	add	x1, x1, #0xa78
  402508:	add	x0, x0, #0xa80
  40250c:	bl	401520 <printf@plt>
  402510:	bl	4110a0 <printf@plt+0xfb80>
  402514:	mov	w0, #0xa                   	// #10
  402518:	bl	401350 <putchar@plt>
  40251c:	ldr	w0, [x19]
  402520:	cmp	w0, #0x1
  402524:	b.ne	402448 <printf@plt+0xf28>  // b.any
  402528:	mov	w0, #0xa                   	// #10
  40252c:	bl	401350 <putchar@plt>
  402530:	ldr	w0, [x19, #32]
  402534:	cbz	w0, 402450 <printf@plt+0xf30>
  402538:	ldrb	w0, [x21, #1]
  40253c:	cmp	w0, #0x20
  402540:	b.ne	402450 <printf@plt+0xf30>  // b.any
  402544:	nop
  402548:	ldrb	w0, [x27, #1]!
  40254c:	cmp	w0, #0x20
  402550:	b.eq	402548 <printf@plt+0x1028>  // b.none
  402554:	b	402450 <printf@plt+0xf30>
  402558:	add	x0, sp, #0x70
  40255c:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  402560:	ldr	w0, [sp, #120]
  402564:	b	402404 <printf@plt+0xee4>
  402568:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  40256c:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  402570:	add	x1, x1, #0xa78
  402574:	add	x0, x0, #0xa80
  402578:	bl	401520 <printf@plt>
  40257c:	bl	411050 <printf@plt+0xfb30>
  402580:	mov	w0, #0xa                   	// #10
  402584:	bl	401350 <putchar@plt>
  402588:	b	402424 <printf@plt+0xf04>
  40258c:	add	x0, sp, #0x80
  402590:	str	xzr, [x25, #528]
  402594:	str	wzr, [x24, #644]
  402598:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  40259c:	add	x0, sp, #0x70
  4025a0:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  4025a4:	add	x0, sp, #0x60
  4025a8:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  4025ac:	ldp	x19, x20, [sp, #16]
  4025b0:	ldp	x21, x22, [sp, #32]
  4025b4:	ldp	x23, x24, [sp, #48]
  4025b8:	ldp	x25, x26, [sp, #64]
  4025bc:	ldr	x27, [sp, #80]
  4025c0:	ldp	x29, x30, [sp], #192
  4025c4:	ret
  4025c8:	mov	w1, w23
  4025cc:	add	x0, sp, #0xb0
  4025d0:	bl	40fdb8 <printf@plt+0xe898>
  4025d4:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  4025d8:	add	x3, x3, #0x1f8
  4025dc:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  4025e0:	mov	x2, x3
  4025e4:	add	x1, sp, #0xb0
  4025e8:	add	x0, x0, #0xa38
  4025ec:	bl	4101c8 <printf@plt+0xeca8>
  4025f0:	mov	x0, x21
  4025f4:	mov	w1, #0xa                   	// #10
  4025f8:	bl	401300 <strchr@plt>
  4025fc:	cbnz	x0, 402474 <printf@plt+0xf54>
  402600:	b	402478 <printf@plt+0xf58>
  402604:	add	x0, sp, #0x60
  402608:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  40260c:	ldr	w0, [sp, #104]
  402610:	b	4022d0 <printf@plt+0xdb0>
  402614:	ldrb	w1, [x0, #2]
  402618:	cmp	w1, #0x51
  40261c:	b.ne	40227c <printf@plt+0xd5c>  // b.any
  402620:	ldrb	w0, [x0, #3]
  402624:	cmp	w0, #0x20
  402628:	b.eq	40263c <printf@plt+0x111c>  // b.none
  40262c:	cmp	w0, #0xa
  402630:	b.eq	40263c <printf@plt+0x111c>  // b.none
  402634:	ldr	w0, [x19, #4]
  402638:	cbz	w0, 40227c <printf@plt+0xd5c>
  40263c:	adrp	x23, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402640:	add	x0, sp, #0x60
  402644:	ldr	x1, [x23, #3424]
  402648:	bl	4127b8 <_ZdlPvm@@Base+0x13b0>
  40264c:	ldr	w27, [x24, #644]
  402650:	add	x0, sp, #0x70
  402654:	add	w27, w27, #0x1
  402658:	bl	4125d0 <_ZdlPvm@@Base+0x11c8>
  40265c:	adrp	x19, 437000 <stderr@@GLIBC_2.17+0x3298>
  402660:	adrp	x20, 412000 <_ZdlPvm@@Base+0xbf8>
  402664:	add	x19, x19, #0x1f8
  402668:	add	x20, x20, #0x9e8
  40266c:	adrp	x21, 412000 <_ZdlPvm@@Base+0xbf8>
  402670:	b	40269c <printf@plt+0x117c>
  402674:	ldr	w0, [sp, #104]
  402678:	cmp	w0, #0x2
  40267c:	b.le	402690 <printf@plt+0x1170>
  402680:	ldr	x1, [sp, #96]
  402684:	ldrb	w2, [x1]
  402688:	cmp	w2, #0x2e
  40268c:	b.eq	402780 <printf@plt+0x1260>  // b.none
  402690:	add	x1, sp, #0x60
  402694:	add	x0, sp, #0x70
  402698:	bl	4121b8 <_ZdlPvm@@Base+0xdb0>
  40269c:	add	x1, sp, #0x60
  4026a0:	mov	x0, x22
  4026a4:	bl	4020d0 <printf@plt+0xbb0>
  4026a8:	cbnz	w0, 402674 <printf@plt+0x1154>
  4026ac:	mov	x3, x19
  4026b0:	mov	x2, x19
  4026b4:	mov	x1, x19
  4026b8:	mov	x0, x20
  4026bc:	bl	410228 <printf@plt+0xed08>
  4026c0:	b	402674 <printf@plt+0x1154>
  4026c4:	ldr	w1, [x24, #644]
  4026c8:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  4026cc:	add	x0, x0, #0xa10
  4026d0:	bl	401520 <printf@plt>
  4026d4:	b	40248c <printf@plt+0xf6c>
  4026d8:	ldrb	w1, [x0, #2]
  4026dc:	cmp	w1, #0x66
  4026e0:	b.ne	4022b8 <printf@plt+0xd98>  // b.any
  4026e4:	ldrb	w0, [x0, #3]
  4026e8:	cmp	w0, #0x20
  4026ec:	b.eq	402700 <printf@plt+0x11e0>  // b.none
  4026f0:	cmp	w0, #0xa
  4026f4:	b.eq	402700 <printf@plt+0x11e0>  // b.none
  4026f8:	ldr	w0, [x19, #4]
  4026fc:	cbz	w0, 4022b8 <printf@plt+0xd98>
  402700:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402704:	add	x0, sp, #0x60
  402708:	ldr	x1, [x1, #3424]
  40270c:	bl	4127b8 <_ZdlPvm@@Base+0x13b0>
  402710:	ldp	w0, w1, [sp, #104]
  402714:	cmp	w0, w1
  402718:	b.ge	4028a8 <printf@plt+0x1388>  // b.tcont
  40271c:	ldr	x1, [sp, #96]
  402720:	add	w2, w0, #0x1
  402724:	str	w2, [sp, #104]
  402728:	strb	wzr, [x1, w0, sxtw]
  40272c:	ldr	x0, [sp, #96]
  402730:	add	x0, x0, #0x3
  402734:	bl	4111c8 <printf@plt+0xfca8>
  402738:	cbz	w0, 402248 <printf@plt+0xd28>
  40273c:	ldr	w0, [x24, #644]
  402740:	sub	w0, w0, #0x1
  402744:	str	w0, [x24, #644]
  402748:	b	402248 <printf@plt+0xd28>
  40274c:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  402750:	add	x0, x0, #0x9d8
  402754:	bl	401520 <printf@plt>
  402758:	b	40223c <printf@plt+0xd1c>
  40275c:	add	x0, sp, #0x80
  402760:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  402764:	ldr	w1, [sp, #136]
  402768:	b	40220c <printf@plt+0xcec>
  40276c:	ldr	w1, [sp, #104]
  402770:	add	x0, sp, #0x60
  402774:	sub	w1, w1, #0x1
  402778:	bl	412558 <_ZdlPvm@@Base+0x1150>
  40277c:	b	402290 <printf@plt+0xd70>
  402780:	ldrb	w2, [x1, #1]
  402784:	cmp	w2, #0x45
  402788:	b.ne	402690 <printf@plt+0x1170>  // b.any
  40278c:	ldrb	w2, [x1, #2]
  402790:	cmp	w2, #0x4e
  402794:	b.eq	4027dc <printf@plt+0x12bc>  // b.none
  402798:	cmp	w2, #0x51
  40279c:	b.ne	402690 <printf@plt+0x1170>  // b.any
  4027a0:	cmp	w0, #0x3
  4027a4:	b.eq	402690 <printf@plt+0x1170>  // b.none
  4027a8:	ldrb	w0, [x1, #3]
  4027ac:	cmp	w0, #0x20
  4027b0:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  4027b4:	b.eq	4027c4 <printf@plt+0x12a4>  // b.none
  4027b8:	add	x0, x26, #0xd78
  4027bc:	ldr	w0, [x0, #4]
  4027c0:	cbz	w0, 402690 <printf@plt+0x1170>
  4027c4:	mov	x3, x19
  4027c8:	mov	x2, x19
  4027cc:	mov	x1, x19
  4027d0:	add	x0, x21, #0xa00
  4027d4:	bl	410228 <printf@plt+0xed08>
  4027d8:	b	402690 <printf@plt+0x1170>
  4027dc:	cmp	w0, #0x3
  4027e0:	b.eq	402804 <printf@plt+0x12e4>  // b.none
  4027e4:	ldrb	w0, [x1, #3]
  4027e8:	cmp	w0, #0x20
  4027ec:	b.eq	402804 <printf@plt+0x12e4>  // b.none
  4027f0:	cmp	w0, #0xa
  4027f4:	b.eq	402804 <printf@plt+0x12e4>  // b.none
  4027f8:	add	x0, x26, #0xd78
  4027fc:	ldr	w0, [x0, #4]
  402800:	cbz	w0, 402690 <printf@plt+0x1170>
  402804:	ldp	w0, w1, [sp, #120]
  402808:	cmp	w0, w1
  40280c:	b.ge	402898 <printf@plt+0x1378>  // b.tcont
  402810:	ldr	x1, [sp, #112]
  402814:	add	w2, w0, #0x1
  402818:	str	w2, [sp, #120]
  40281c:	strb	wzr, [x1, w0, sxtw]
  402820:	bl	4060b0 <printf@plt+0x4b90>
  402824:	ldr	x1, [x25, #528]
  402828:	mov	w2, w27
  40282c:	ldr	x0, [sp, #112]
  402830:	bl	403b28 <printf@plt+0x2608>
  402834:	add	x19, x26, #0xd78
  402838:	stp	wzr, wzr, [x19, #12]
  40283c:	bl	40ecc0 <printf@plt+0xd7a0>
  402840:	bl	406130 <printf@plt+0x4c10>
  402844:	ldr	w1, [x19, #12]
  402848:	ldr	w0, [x26, #3448]
  40284c:	cbz	w1, 402874 <printf@plt+0x1354>
  402850:	cmp	w0, #0x1
  402854:	b.eq	4028b8 <printf@plt+0x1398>  // b.none
  402858:	ldr	w1, [x24, #644]
  40285c:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  402860:	add	x0, x0, #0xa10
  402864:	sub	w1, w1, #0x1
  402868:	bl	401520 <printf@plt>
  40286c:	bl	4060f0 <printf@plt+0x4bd0>
  402870:	ldr	w0, [x26, #3448]
  402874:	cbnz	w0, 402888 <printf@plt+0x1368>
  402878:	ldr	w1, [x24, #644]
  40287c:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  402880:	add	x0, x0, #0xa10
  402884:	bl	401520 <printf@plt>
  402888:	ldr	x1, [x23, #3424]
  40288c:	add	x0, sp, #0x60
  402890:	bl	4127b8 <_ZdlPvm@@Base+0x13b0>
  402894:	b	402248 <printf@plt+0xd28>
  402898:	add	x0, sp, #0x70
  40289c:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  4028a0:	ldr	w0, [sp, #120]
  4028a4:	b	402810 <printf@plt+0x12f0>
  4028a8:	add	x0, sp, #0x60
  4028ac:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  4028b0:	ldr	w0, [sp, #104]
  4028b4:	b	40271c <printf@plt+0x11fc>
  4028b8:	ldr	x1, [x23, #3424]
  4028bc:	mov	w0, #0xa                   	// #10
  4028c0:	bl	4012b0 <putc@plt>
  4028c4:	ldr	w0, [x26, #3448]
  4028c8:	b	402874 <printf@plt+0x1354>
  4028cc:	mov	x19, x0
  4028d0:	add	x0, sp, #0x80
  4028d4:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  4028d8:	add	x0, sp, #0x70
  4028dc:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  4028e0:	add	x0, sp, #0x60
  4028e4:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  4028e8:	mov	x0, x19
  4028ec:	bl	4014b0 <_Unwind_Resume@plt>
  4028f0:	mov	x19, x0
  4028f4:	b	4028d8 <printf@plt+0x13b8>
  4028f8:	mov	x19, x0
  4028fc:	b	4028e0 <printf@plt+0x13c0>
  402900:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x3298>
  402904:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  402908:	add	x1, x1, #0xa90
  40290c:	ldr	x2, [x2, #696]
  402910:	b	4012a0 <fprintf@plt>
  402914:	nop
  402918:	mov	w0, #0x0                   	// #0
  40291c:	ret
  402920:	mov	x3, x0
  402924:	mov	w0, #0x1                   	// #1
  402928:	ldr	x4, [x3, #24]
  40292c:	str	x4, [x1]
  402930:	ldr	w1, [x3, #32]
  402934:	str	w1, [x2]
  402938:	ret
  40293c:	nop
  402940:	ldr	x1, [x0, #24]
  402944:	cbz	x1, 402960 <printf@plt+0x1440>
  402948:	ldrb	w2, [x1]
  40294c:	cbz	w2, 402960 <printf@plt+0x1440>
  402950:	add	x2, x1, #0x1
  402954:	str	x2, [x0, #24]
  402958:	ldrb	w0, [x1]
  40295c:	ret
  402960:	mov	w0, #0xffffffff            	// #-1
  402964:	ret
  402968:	ldr	x0, [x0, #24]
  40296c:	cbz	x0, 402980 <printf@plt+0x1460>
  402970:	ldrb	w0, [x0]
  402974:	cmp	w0, #0x0
  402978:	csinv	w0, w0, wzr, ne  // ne = any
  40297c:	ret
  402980:	mov	w0, #0xffffffff            	// #-1
  402984:	ret
  402988:	mov	x1, x0
  40298c:	ldr	x0, [x0, #24]
  402990:	cbz	x0, 4029c4 <printf@plt+0x14a4>
  402994:	ldrb	w2, [x0]
  402998:	cbz	w2, 4029c4 <printf@plt+0x14a4>
  40299c:	add	x2, x0, #0x1
  4029a0:	str	x2, [x1, #24]
  4029a4:	ldrb	w0, [x0]
  4029a8:	cmp	w0, #0xa
  4029ac:	b.eq	4029b4 <printf@plt+0x1494>  // b.none
  4029b0:	ret
  4029b4:	ldr	w2, [x1, #40]
  4029b8:	add	w2, w2, #0x1
  4029bc:	str	w2, [x1, #40]
  4029c0:	ret
  4029c4:	mov	w0, #0xffffffff            	// #-1
  4029c8:	ret
  4029cc:	nop
  4029d0:	mov	x3, x0
  4029d4:	mov	w0, #0x1                   	// #1
  4029d8:	ldr	x4, [x3, #32]
  4029dc:	str	x4, [x1]
  4029e0:	ldr	w1, [x3, #40]
  4029e4:	str	w1, [x2]
  4029e8:	ret
  4029ec:	nop
  4029f0:	ldr	x0, [x0, #16]
  4029f4:	b	4012f0 <free@plt>
  4029f8:	stp	x29, x30, [sp, #-32]!
  4029fc:	mov	x29, sp
  402a00:	str	x19, [sp, #16]
  402a04:	mov	x19, x0
  402a08:	ldr	x0, [x0, #32]
  402a0c:	bl	4012f0 <free@plt>
  402a10:	ldr	x0, [x19, #16]
  402a14:	ldr	x19, [sp, #16]
  402a18:	ldp	x29, x30, [sp], #32
  402a1c:	b	4012f0 <free@plt>
  402a20:	stp	x29, x30, [sp, #-32]!
  402a24:	mov	x29, sp
  402a28:	stp	x19, x20, [sp, #16]
  402a2c:	mov	x20, x0
  402a30:	ldr	w0, [x0, #8]
  402a34:	cbz	w0, 402a60 <printf@plt+0x1540>
  402a38:	mov	w19, #0x0                   	// #0
  402a3c:	nop
  402a40:	ldr	x1, [x20]
  402a44:	ubfiz	x0, x19, #4, #32
  402a48:	add	w19, w19, #0x1
  402a4c:	ldr	x0, [x1, x0]
  402a50:	bl	4012f0 <free@plt>
  402a54:	ldr	w0, [x20, #8]
  402a58:	cmp	w0, w19
  402a5c:	b.hi	402a40 <printf@plt+0x1520>  // b.pmore
  402a60:	ldr	x0, [x20]
  402a64:	cbz	x0, 402a74 <printf@plt+0x1554>
  402a68:	ldp	x19, x20, [sp, #16]
  402a6c:	ldp	x29, x30, [sp], #32
  402a70:	b	4013f0 <_ZdaPv@plt>
  402a74:	ldp	x19, x20, [sp, #16]
  402a78:	ldp	x29, x30, [sp], #32
  402a7c:	ret
  402a80:	stp	x29, x30, [sp, #-48]!
  402a84:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2bf8>
  402a88:	add	x1, x1, #0x98
  402a8c:	mov	x29, sp
  402a90:	stp	x19, x20, [sp, #16]
  402a94:	mov	x20, x0
  402a98:	str	x1, [x0]
  402a9c:	ldr	w1, [x0, #40]
  402aa0:	cmp	w1, #0x0
  402aa4:	b.le	402ad8 <printf@plt+0x15b8>
  402aa8:	str	x21, [sp, #32]
  402aac:	add	x21, x0, #0x30
  402ab0:	mov	x19, #0x0                   	// #0
  402ab4:	nop
  402ab8:	ldr	x0, [x21, x19, lsl #3]
  402abc:	add	x19, x19, #0x1
  402ac0:	cbz	x0, 402acc <printf@plt+0x15ac>
  402ac4:	bl	4013f0 <_ZdaPv@plt>
  402ac8:	ldr	w1, [x20, #40]
  402acc:	cmp	w1, w19
  402ad0:	b.gt	402ab8 <printf@plt+0x1598>
  402ad4:	ldr	x21, [sp, #32]
  402ad8:	ldr	x0, [x20, #16]
  402adc:	cbz	x0, 402aec <printf@plt+0x15cc>
  402ae0:	ldp	x19, x20, [sp, #16]
  402ae4:	ldp	x29, x30, [sp], #48
  402ae8:	b	4013f0 <_ZdaPv@plt>
  402aec:	ldp	x19, x20, [sp, #16]
  402af0:	ldp	x29, x30, [sp], #48
  402af4:	ret
  402af8:	stp	x29, x30, [sp, #-32]!
  402afc:	mov	x29, sp
  402b00:	str	x19, [sp, #16]
  402b04:	mov	x19, x0
  402b08:	ldr	x0, [x0, #16]
  402b0c:	bl	4012f0 <free@plt>
  402b10:	mov	x0, x19
  402b14:	mov	x1, #0x20                  	// #32
  402b18:	ldr	x19, [sp, #16]
  402b1c:	ldp	x29, x30, [sp], #32
  402b20:	b	411408 <_ZdlPvm@@Base>
  402b24:	nop
  402b28:	stp	x29, x30, [sp, #-32]!
  402b2c:	mov	x29, sp
  402b30:	str	x19, [sp, #16]
  402b34:	mov	x19, x0
  402b38:	ldr	x0, [x0, #32]
  402b3c:	bl	4012f0 <free@plt>
  402b40:	ldr	x0, [x19, #16]
  402b44:	bl	4012f0 <free@plt>
  402b48:	mov	x0, x19
  402b4c:	mov	x1, #0x30                  	// #48
  402b50:	ldr	x19, [sp, #16]
  402b54:	ldp	x29, x30, [sp], #32
  402b58:	b	411408 <_ZdlPvm@@Base>
  402b5c:	nop
  402b60:	stp	x29, x30, [sp, #-32]!
  402b64:	mov	x29, sp
  402b68:	str	x19, [sp, #16]
  402b6c:	mov	x19, x0
  402b70:	bl	402a80 <printf@plt+0x1560>
  402b74:	mov	x0, x19
  402b78:	mov	x1, #0x78                  	// #120
  402b7c:	ldr	x19, [sp, #16]
  402b80:	ldp	x29, x30, [sp], #32
  402b84:	b	411408 <_ZdlPvm@@Base>
  402b88:	stp	x29, x30, [sp, #-32]!
  402b8c:	mov	x29, sp
  402b90:	stp	x19, x20, [sp, #16]
  402b94:	adrp	x20, 435000 <stderr@@GLIBC_2.17+0x1298>
  402b98:	add	x20, x20, #0xdb0
  402b9c:	add	x19, x20, #0x40
  402ba0:	sub	x19, x19, #0x10
  402ba4:	mov	x0, x19
  402ba8:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  402bac:	cmp	x19, x20
  402bb0:	b.ne	402ba0 <printf@plt+0x1680>  // b.any
  402bb4:	ldp	x19, x20, [sp, #16]
  402bb8:	ldp	x29, x30, [sp], #32
  402bbc:	ret
  402bc0:	stp	x29, x30, [sp, #-32]!
  402bc4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1bf8>
  402bc8:	add	x1, x1, #0xff0
  402bcc:	mov	x29, sp
  402bd0:	str	x19, [sp, #16]
  402bd4:	mov	x19, x0
  402bd8:	ldr	x0, [x0, #24]
  402bdc:	str	x1, [x19]
  402be0:	cbz	x0, 402be8 <printf@plt+0x16c8>
  402be4:	bl	4013f0 <_ZdaPv@plt>
  402be8:	ldr	x0, [x19, #16]
  402bec:	bl	4012c0 <fclose@plt>
  402bf0:	add	x0, x19, #0x28
  402bf4:	ldr	x19, [sp, #16]
  402bf8:	ldp	x29, x30, [sp], #32
  402bfc:	b	411f50 <_ZdlPvm@@Base+0xb48>
  402c00:	stp	x29, x30, [sp, #-32]!
  402c04:	mov	x29, sp
  402c08:	str	x19, [sp, #16]
  402c0c:	mov	x19, x0
  402c10:	bl	402bc0 <printf@plt+0x16a0>
  402c14:	mov	x0, x19
  402c18:	mov	x1, #0x40                  	// #64
  402c1c:	ldr	x19, [sp, #16]
  402c20:	ldp	x29, x30, [sp], #32
  402c24:	b	411408 <_ZdlPvm@@Base>
  402c28:	ldr	x1, [x0, #32]
  402c2c:	cbz	x1, 402c4c <printf@plt+0x172c>
  402c30:	ldrb	w2, [x1]
  402c34:	cbz	w2, 402c48 <printf@plt+0x1728>
  402c38:	add	x2, x1, #0x1
  402c3c:	str	x2, [x0, #32]
  402c40:	ldrb	w0, [x1]
  402c44:	ret
  402c48:	str	xzr, [x0, #32]
  402c4c:	ldr	x4, [x0, #24]
  402c50:	cbz	x4, 402cc4 <printf@plt+0x17a4>
  402c54:	ldrb	w3, [x4]
  402c58:	sub	w1, w3, #0xe
  402c5c:	and	w1, w1, #0xff
  402c60:	cmp	w1, #0x8
  402c64:	b.hi	402cb0 <printf@plt+0x1790>  // b.pmore
  402c68:	ldr	w5, [x0, #40]
  402c6c:	add	x2, x4, #0x1
  402c70:	str	x2, [x0, #24]
  402c74:	mov	x4, x2
  402c78:	ldurb	w1, [x2, #-1]
  402c7c:	sub	w1, w1, #0xe
  402c80:	cmp	w1, w5
  402c84:	b.ge	402c9c <printf@plt+0x177c>  // b.tcont
  402c88:	add	x1, x0, w1, sxtw #3
  402c8c:	ldr	x1, [x1, #48]
  402c90:	cbz	x1, 402c9c <printf@plt+0x177c>
  402c94:	ldrb	w3, [x1]
  402c98:	cbnz	w3, 402c38 <printf@plt+0x1718>
  402c9c:	ldrb	w3, [x2], #1
  402ca0:	sub	w1, w3, #0xe
  402ca4:	and	w1, w1, #0xff
  402ca8:	cmp	w1, #0x8
  402cac:	b.ls	402c70 <printf@plt+0x1750>  // b.plast
  402cb0:	cbz	w3, 402cc4 <printf@plt+0x17a4>
  402cb4:	add	x1, x4, #0x1
  402cb8:	str	x1, [x0, #24]
  402cbc:	ldrb	w0, [x4]
  402cc0:	ret
  402cc4:	mov	w0, #0xffffffff            	// #-1
  402cc8:	ret
  402ccc:	nop
  402cd0:	ldr	x1, [x0, #32]
  402cd4:	cbz	x1, 402ce4 <printf@plt+0x17c4>
  402cd8:	ldrb	w3, [x1]
  402cdc:	cbnz	w3, 402d48 <printf@plt+0x1828>
  402ce0:	str	xzr, [x0, #32]
  402ce4:	ldr	x2, [x0, #24]
  402ce8:	cbz	x2, 402d5c <printf@plt+0x183c>
  402cec:	ldrb	w3, [x2]
  402cf0:	sub	w1, w3, #0xe
  402cf4:	and	w1, w1, #0xff
  402cf8:	cmp	w1, #0x8
  402cfc:	b.hi	402d44 <printf@plt+0x1824>  // b.pmore
  402d00:	ldr	w4, [x0, #40]
  402d04:	add	x2, x2, #0x1
  402d08:	str	x2, [x0, #24]
  402d0c:	ldurb	w1, [x2, #-1]
  402d10:	sub	w1, w1, #0xe
  402d14:	cmp	w1, w4
  402d18:	b.ge	402d30 <printf@plt+0x1810>  // b.tcont
  402d1c:	add	x1, x0, w1, sxtw #3
  402d20:	ldr	x1, [x1, #48]
  402d24:	cbz	x1, 402d30 <printf@plt+0x1810>
  402d28:	ldrb	w3, [x1]
  402d2c:	cbnz	w3, 402d50 <printf@plt+0x1830>
  402d30:	ldrb	w3, [x2], #1
  402d34:	sub	w1, w3, #0xe
  402d38:	and	w1, w1, #0xff
  402d3c:	cmp	w1, #0x8
  402d40:	b.ls	402d08 <printf@plt+0x17e8>  // b.plast
  402d44:	cbz	w3, 402d5c <printf@plt+0x183c>
  402d48:	mov	w0, w3
  402d4c:	ret
  402d50:	str	x1, [x0, #32]
  402d54:	ldrb	w0, [x1]
  402d58:	ret
  402d5c:	mov	w0, #0xffffffff            	// #-1
  402d60:	ret
  402d64:	nop
  402d68:	mov	w1, #0x1                   	// #1
  402d6c:	strh	w1, [x0]
  402d70:	str	xzr, [x0, #8]
  402d74:	ret
  402d78:	ldrb	w1, [x0]
  402d7c:	cbnz	w1, 402d84 <printf@plt+0x1864>
  402d80:	ret
  402d84:	ldr	x0, [x0, #8]
  402d88:	b	4012f0 <free@plt>
  402d8c:	nop
  402d90:	stp	xzr, xzr, [x0]
  402d94:	ret
  402d98:	stp	x29, x30, [sp, #-32]!
  402d9c:	mov	w1, #0x11                  	// #17
  402da0:	mov	x29, sp
  402da4:	str	x19, [sp, #16]
  402da8:	mov	x19, x0
  402dac:	mov	x0, #0x110                 	// #272
  402db0:	str	w1, [x19, #8]
  402db4:	bl	401250 <_Znam@plt>
  402db8:	mov	x1, x0
  402dbc:	add	x2, x0, #0x110
  402dc0:	stp	xzr, xzr, [x1]
  402dc4:	add	x1, x1, #0x10
  402dc8:	cmp	x2, x1
  402dcc:	b.ne	402dc0 <printf@plt+0x18a0>  // b.any
  402dd0:	str	x0, [x19]
  402dd4:	str	wzr, [x19, #12]
  402dd8:	ldr	x19, [sp, #16]
  402ddc:	ldp	x29, x30, [sp], #32
  402de0:	ret
  402de4:	nop
  402de8:	stp	x29, x30, [sp, #-96]!
  402dec:	mov	x29, sp
  402df0:	stp	x19, x20, [sp, #16]
  402df4:	mov	x20, x1
  402df8:	stp	x21, x22, [sp, #32]
  402dfc:	mov	x21, x0
  402e00:	mov	x22, x2
  402e04:	stp	x23, x24, [sp, #48]
  402e08:	stp	x25, x26, [sp, #64]
  402e0c:	stp	x27, x28, [sp, #80]
  402e10:	cbz	x1, 402f18 <printf@plt+0x19f8>
  402e14:	mov	x0, x20
  402e18:	bl	411418 <_ZdlPvm@@Base+0x10>
  402e1c:	ldr	w26, [x21, #8]
  402e20:	mov	x25, x0
  402e24:	ldr	x27, [x21]
  402e28:	mov	w1, w26
  402e2c:	udiv	x0, x0, x1
  402e30:	msub	x0, x0, x1, x25
  402e34:	mov	w19, w0
  402e38:	lsl	x0, x0, #4
  402e3c:	add	x24, x27, x0
  402e40:	ldr	x23, [x27, x0]
  402e44:	cbz	x23, 402ea4 <printf@plt+0x1984>
  402e48:	sub	w28, w26, #0x1
  402e4c:	b	402e64 <printf@plt+0x1944>
  402e50:	lsl	x3, x3, #4
  402e54:	csel	w19, w1, w28, ne  // ne = any
  402e58:	add	x24, x27, x3
  402e5c:	ldr	x23, [x27, x3]
  402e60:	cbz	x23, 402ea4 <printf@plt+0x1984>
  402e64:	mov	x1, x20
  402e68:	mov	x0, x23
  402e6c:	bl	401430 <strcmp@plt>
  402e70:	sub	w1, w19, #0x1
  402e74:	cmp	w19, #0x0
  402e78:	csel	w3, w1, w28, ne  // ne = any
  402e7c:	cbnz	w0, 402e50 <printf@plt+0x1930>
  402e80:	str	x22, [x24, #8]
  402e84:	mov	x0, x23
  402e88:	ldp	x19, x20, [sp, #16]
  402e8c:	ldp	x21, x22, [sp, #32]
  402e90:	ldp	x23, x24, [sp, #48]
  402e94:	ldp	x25, x26, [sp, #64]
  402e98:	ldp	x27, x28, [sp, #80]
  402e9c:	ldp	x29, x30, [sp], #96
  402ea0:	ret
  402ea4:	cbz	x22, 40306c <printf@plt+0x1b4c>
  402ea8:	ldr	w0, [x21, #12]
  402eac:	ubfiz	x19, x19, #4, #32
  402eb0:	cmp	w26, w0, lsl #2
  402eb4:	b.ls	402f2c <printf@plt+0x1a0c>  // b.plast
  402eb8:	mov	x0, x20
  402ebc:	bl	401290 <strlen@plt>
  402ec0:	add	x23, x0, #0x1
  402ec4:	mov	x0, x23
  402ec8:	bl	401450 <malloc@plt>
  402ecc:	mov	x2, x23
  402ed0:	mov	x1, x20
  402ed4:	mov	x23, x0
  402ed8:	bl	401270 <memcpy@plt>
  402edc:	ldr	x1, [x21]
  402ee0:	ldr	w0, [x21, #12]
  402ee4:	add	x2, x1, x19
  402ee8:	str	x23, [x1, x19]
  402eec:	add	w0, w0, #0x1
  402ef0:	ldp	x19, x20, [sp, #16]
  402ef4:	str	x22, [x2, #8]
  402ef8:	str	w0, [x21, #12]
  402efc:	mov	x0, x23
  402f00:	ldp	x21, x22, [sp, #32]
  402f04:	ldp	x23, x24, [sp, #48]
  402f08:	ldp	x25, x26, [sp, #64]
  402f0c:	ldp	x27, x28, [sp, #80]
  402f10:	ldp	x29, x30, [sp], #96
  402f14:	ret
  402f18:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  402f1c:	mov	w0, #0x36                  	// #54
  402f20:	add	x1, x1, #0xde0
  402f24:	bl	40fa08 <printf@plt+0xe4e8>
  402f28:	b	402e14 <printf@plt+0x18f4>
  402f2c:	mov	w0, w26
  402f30:	bl	4114a0 <_ZdlPvm@@Base+0x98>
  402f34:	str	w0, [x21, #8]
  402f38:	ubfiz	x19, x0, #4, #32
  402f3c:	mov	w23, w0
  402f40:	mov	x0, x19
  402f44:	bl	401250 <_Znam@plt>
  402f48:	add	x2, x19, x0
  402f4c:	mov	x1, x0
  402f50:	cbz	x23, 402f68 <printf@plt+0x1a48>
  402f54:	nop
  402f58:	stp	xzr, xzr, [x1]
  402f5c:	add	x1, x1, #0x10
  402f60:	cmp	x2, x1
  402f64:	b.ne	402f58 <printf@plt+0x1a38>  // b.any
  402f68:	str	x0, [x21]
  402f6c:	cbz	w26, 403018 <printf@plt+0x1af8>
  402f70:	sub	w26, w26, #0x1
  402f74:	add	x19, x27, #0x10
  402f78:	mov	x23, x27
  402f7c:	add	x19, x19, w26, uxtw #4
  402f80:	b	402f94 <printf@plt+0x1a74>
  402f84:	bl	4012f0 <free@plt>
  402f88:	add	x23, x23, #0x10
  402f8c:	cmp	x19, x23
  402f90:	b.eq	403014 <printf@plt+0x1af4>  // b.none
  402f94:	ldr	x0, [x23]
  402f98:	cbz	x0, 402f88 <printf@plt+0x1a68>
  402f9c:	ldr	x1, [x23, #8]
  402fa0:	cbz	x1, 402f84 <printf@plt+0x1a64>
  402fa4:	bl	411418 <_ZdlPvm@@Base+0x10>
  402fa8:	ldr	w2, [x21, #8]
  402fac:	ldr	x3, [x21]
  402fb0:	mov	w4, w2
  402fb4:	udiv	x1, x0, x4
  402fb8:	msub	x1, x1, x4, x0
  402fbc:	mov	w0, w1
  402fc0:	lsl	x1, x1, #4
  402fc4:	add	x4, x3, x1
  402fc8:	ldr	x1, [x3, x1]
  402fcc:	cbz	x1, 402ff8 <printf@plt+0x1ad8>
  402fd0:	sub	w2, w2, #0x1
  402fd4:	nop
  402fd8:	cmp	w0, #0x0
  402fdc:	sub	w0, w0, #0x1
  402fe0:	csel	w1, w0, w2, ne  // ne = any
  402fe4:	csel	w0, w0, w2, ne  // ne = any
  402fe8:	lsl	x1, x1, #4
  402fec:	add	x4, x3, x1
  402ff0:	ldr	x1, [x3, x1]
  402ff4:	cbnz	x1, 402fd8 <printf@plt+0x1ab8>
  402ff8:	ldr	x0, [x23]
  402ffc:	str	x0, [x4]
  403000:	ldr	x0, [x23, #8]
  403004:	str	x0, [x4, #8]
  403008:	add	x23, x23, #0x10
  40300c:	cmp	x19, x23
  403010:	b.ne	402f94 <printf@plt+0x1a74>  // b.any
  403014:	ldr	x0, [x21]
  403018:	ldr	w2, [x21, #8]
  40301c:	mov	w19, w2
  403020:	udiv	x3, x25, x19
  403024:	msub	x19, x3, x19, x25
  403028:	mov	w1, w19
  40302c:	lsl	x19, x19, #4
  403030:	ldr	x3, [x0, x19]
  403034:	cbz	x3, 40305c <printf@plt+0x1b3c>
  403038:	sub	w2, w2, #0x1
  40303c:	nop
  403040:	cmp	w1, #0x0
  403044:	sub	w1, w1, #0x1
  403048:	csel	w19, w1, w2, ne  // ne = any
  40304c:	csel	w1, w1, w2, ne  // ne = any
  403050:	lsl	x19, x19, #4
  403054:	ldr	x3, [x0, x19]
  403058:	cbnz	x3, 403040 <printf@plt+0x1b20>
  40305c:	cbz	x27, 402eb8 <printf@plt+0x1998>
  403060:	mov	x0, x27
  403064:	bl	4013f0 <_ZdaPv@plt>
  403068:	b	402eb8 <printf@plt+0x1998>
  40306c:	mov	x23, #0x0                   	// #0
  403070:	b	402e84 <printf@plt+0x1964>
  403074:	nop
  403078:	stp	x29, x30, [sp, #-64]!
  40307c:	mov	x29, sp
  403080:	stp	x19, x20, [sp, #16]
  403084:	mov	x19, x0
  403088:	stp	x21, x22, [sp, #32]
  40308c:	mov	x22, x1
  403090:	str	x23, [sp, #48]
  403094:	cbz	x1, 403114 <printf@plt+0x1bf4>
  403098:	mov	x0, x22
  40309c:	bl	411418 <_ZdlPvm@@Base+0x10>
  4030a0:	ldr	w20, [x19, #8]
  4030a4:	ldr	x21, [x19]
  4030a8:	mov	w2, w20
  4030ac:	udiv	x1, x0, x2
  4030b0:	msub	x0, x1, x2, x0
  4030b4:	mov	w19, w0
  4030b8:	lsl	x0, x0, #4
  4030bc:	add	x23, x21, x0
  4030c0:	ldr	x0, [x21, x0]
  4030c4:	cbz	x0, 403100 <printf@plt+0x1be0>
  4030c8:	sub	w20, w20, #0x1
  4030cc:	b	4030e4 <printf@plt+0x1bc4>
  4030d0:	lsl	x0, x2, #4
  4030d4:	csel	w19, w3, w20, ne  // ne = any
  4030d8:	add	x23, x21, x0
  4030dc:	ldr	x0, [x21, x0]
  4030e0:	cbz	x0, 403100 <printf@plt+0x1be0>
  4030e4:	mov	x1, x22
  4030e8:	bl	401430 <strcmp@plt>
  4030ec:	sub	w3, w19, #0x1
  4030f0:	cmp	w19, #0x0
  4030f4:	csel	w2, w3, w20, ne  // ne = any
  4030f8:	cbnz	w0, 4030d0 <printf@plt+0x1bb0>
  4030fc:	ldr	x0, [x23, #8]
  403100:	ldp	x19, x20, [sp, #16]
  403104:	ldp	x21, x22, [sp, #32]
  403108:	ldr	x23, [sp, #48]
  40310c:	ldp	x29, x30, [sp], #64
  403110:	ret
  403114:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  403118:	mov	w0, #0x36                  	// #54
  40311c:	add	x1, x1, #0xde0
  403120:	bl	40fa08 <printf@plt+0xe4e8>
  403124:	b	403098 <printf@plt+0x1b78>
  403128:	stp	x29, x30, [sp, #-80]!
  40312c:	mov	x29, sp
  403130:	stp	x21, x22, [sp, #32]
  403134:	ldr	x22, [x1]
  403138:	stp	x19, x20, [sp, #16]
  40313c:	mov	x19, x0
  403140:	stp	x23, x24, [sp, #48]
  403144:	mov	x24, x1
  403148:	str	x25, [sp, #64]
  40314c:	cbz	x22, 4031dc <printf@plt+0x1cbc>
  403150:	mov	x0, x22
  403154:	bl	411418 <_ZdlPvm@@Base+0x10>
  403158:	ldr	w21, [x19, #8]
  40315c:	ldr	x25, [x19]
  403160:	mov	w2, w21
  403164:	udiv	x1, x0, x2
  403168:	msub	x0, x1, x2, x0
  40316c:	mov	w20, w0
  403170:	lsl	x0, x0, #4
  403174:	add	x23, x25, x0
  403178:	ldr	x19, [x25, x0]
  40317c:	cbz	x19, 4031c0 <printf@plt+0x1ca0>
  403180:	sub	w21, w21, #0x1
  403184:	b	40319c <printf@plt+0x1c7c>
  403188:	lsl	x0, x2, #4
  40318c:	csel	w20, w3, w21, ne  // ne = any
  403190:	add	x23, x25, x0
  403194:	ldr	x19, [x25, x0]
  403198:	cbz	x19, 4031c0 <printf@plt+0x1ca0>
  40319c:	mov	x1, x22
  4031a0:	mov	x0, x19
  4031a4:	bl	401430 <strcmp@plt>
  4031a8:	sub	w3, w20, #0x1
  4031ac:	cmp	w20, #0x0
  4031b0:	csel	w2, w3, w21, ne  // ne = any
  4031b4:	cbnz	w0, 403188 <printf@plt+0x1c68>
  4031b8:	str	x19, [x24]
  4031bc:	ldr	x19, [x23, #8]
  4031c0:	mov	x0, x19
  4031c4:	ldp	x19, x20, [sp, #16]
  4031c8:	ldp	x21, x22, [sp, #32]
  4031cc:	ldp	x23, x24, [sp, #48]
  4031d0:	ldr	x25, [sp, #64]
  4031d4:	ldp	x29, x30, [sp], #80
  4031d8:	ret
  4031dc:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  4031e0:	mov	w0, #0x36                  	// #54
  4031e4:	add	x1, x1, #0xde0
  4031e8:	bl	40fa08 <printf@plt+0xe4e8>
  4031ec:	b	403150 <printf@plt+0x1c30>
  4031f0:	str	x1, [x0]
  4031f4:	str	wzr, [x0, #8]
  4031f8:	ret
  4031fc:	nop
  403200:	ldr	w3, [x0, #8]
  403204:	mov	x6, x0
  403208:	ldr	x0, [x0]
  40320c:	ubfiz	x5, x3, #4, #32
  403210:	ldr	x4, [x0]
  403214:	ldr	w0, [x0, #8]
  403218:	add	x4, x4, x5
  40321c:	cmp	w3, w0
  403220:	b.cc	403234 <printf@plt+0x1d14>  // b.lo, b.ul, b.last
  403224:	b	40325c <printf@plt+0x1d3c>
  403228:	str	w3, [x6, #8]
  40322c:	add	x4, x4, #0x10
  403230:	b.eq	40325c <printf@plt+0x1d3c>  // b.none
  403234:	ldr	x5, [x4]
  403238:	add	w3, w3, #0x1
  40323c:	cmp	w0, w3
  403240:	cbz	x5, 403228 <printf@plt+0x1d08>
  403244:	str	x5, [x1]
  403248:	mov	w0, #0x1                   	// #1
  40324c:	ldr	x1, [x4, #8]
  403250:	str	x1, [x2]
  403254:	str	w3, [x6, #8]
  403258:	ret
  40325c:	mov	w0, #0x0                   	// #0
  403260:	ret
  403264:	nop
  403268:	stp	x29, x30, [sp, #-80]!
  40326c:	mov	x29, sp
  403270:	stp	x21, x22, [sp, #32]
  403274:	adrp	x22, 414000 <_ZdlPvm@@Base+0x2bf8>
  403278:	add	x22, x22, #0xc0
  40327c:	stp	x23, x24, [sp, #48]
  403280:	adrp	x23, 435000 <stderr@@GLIBC_2.17+0x1298>
  403284:	add	x23, x23, #0xdb0
  403288:	mov	x24, x0
  40328c:	add	x21, x22, #0x390
  403290:	stp	x19, x20, [sp, #16]
  403294:	mov	x19, x22
  403298:	mov	x20, #0x1                   	// #1
  40329c:	stp	x25, x26, [sp, #64]
  4032a0:	add	x25, x23, #0x40
  4032a4:	nop
  4032a8:	mov	x0, #0x18                  	// #24
  4032ac:	bl	401250 <_Znam@plt>
  4032b0:	mov	x3, x0
  4032b4:	ldr	w4, [x19, #8]
  4032b8:	add	x2, x3, #0x8
  4032bc:	ldr	x1, [x19], #16
  4032c0:	str	xzr, [x2, #8]
  4032c4:	str	x20, [x3]
  4032c8:	mov	x0, x25
  4032cc:	strh	wzr, [x3, #8]
  4032d0:	str	w4, [x2, #8]
  4032d4:	bl	402de8 <printf@plt+0x18c8>
  4032d8:	cmp	x21, x19
  4032dc:	b.ne	4032a8 <printf@plt+0x1d88>  // b.any
  4032e0:	add	x20, x22, #0x390
  4032e4:	add	x26, x22, #0xac0
  4032e8:	mov	x21, #0x1                   	// #1
  4032ec:	nop
  4032f0:	mov	x0, #0x18                  	// #24
  4032f4:	bl	401250 <_Znam@plt>
  4032f8:	mov	x1, x0
  4032fc:	mov	x19, x0
  403300:	ldr	x0, [x20, #8]
  403304:	str	x21, [x1]
  403308:	strh	w21, [x19, #8]!
  40330c:	str	xzr, [x19, #8]
  403310:	bl	412858 <_ZdlPvm@@Base+0x1450>
  403314:	mov	x3, x0
  403318:	ldr	x1, [x20], #16
  40331c:	strb	w21, [x19, #1]
  403320:	str	x3, [x19, #8]
  403324:	mov	x2, x19
  403328:	mov	x0, x25
  40332c:	bl	402de8 <printf@plt+0x18c8>
  403330:	cmp	x20, x26
  403334:	b.ne	4032f0 <printf@plt+0x1dd0>  // b.any
  403338:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40333c:	ldr	w0, [x0, #3448]
  403340:	cbnz	w0, 4033f0 <printf@plt+0x1ed0>
  403344:	add	x20, x22, #0xac0
  403348:	add	x22, x22, #0xbc0
  40334c:	mov	x21, #0x1                   	// #1
  403350:	mov	x0, #0x18                  	// #24
  403354:	bl	401250 <_Znam@plt>
  403358:	mov	x1, x0
  40335c:	mov	x19, x0
  403360:	ldr	x0, [x20, #8]
  403364:	str	x21, [x1]
  403368:	strh	w21, [x19, #8]!
  40336c:	str	xzr, [x19, #8]
  403370:	bl	412858 <_ZdlPvm@@Base+0x1450>
  403374:	mov	x3, x0
  403378:	ldr	x1, [x20], #16
  40337c:	strb	w21, [x19, #1]
  403380:	str	x3, [x19, #8]
  403384:	mov	x2, x19
  403388:	mov	x0, x25
  40338c:	bl	402de8 <printf@plt+0x18c8>
  403390:	cmp	x20, x22
  403394:	b.ne	403350 <printf@plt+0x1e30>  // b.any
  403398:	mov	x0, #0x18                  	// #24
  40339c:	bl	401250 <_Znam@plt>
  4033a0:	mov	x1, x0
  4033a4:	mov	x2, #0x1                   	// #1
  4033a8:	mov	x19, x1
  4033ac:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  4033b0:	add	x0, x0, #0xdf8
  4033b4:	str	x2, [x1]
  4033b8:	strh	w2, [x19, #8]!
  4033bc:	str	xzr, [x19, #8]
  4033c0:	bl	412858 <_ZdlPvm@@Base+0x1450>
  4033c4:	mov	x3, x0
  4033c8:	mov	x1, x24
  4033cc:	add	x0, x23, #0x40
  4033d0:	ldp	x21, x22, [sp, #32]
  4033d4:	mov	x2, x19
  4033d8:	ldp	x23, x24, [sp, #48]
  4033dc:	ldp	x25, x26, [sp, #64]
  4033e0:	str	x3, [x19, #8]
  4033e4:	ldp	x19, x20, [sp, #16]
  4033e8:	ldp	x29, x30, [sp], #80
  4033ec:	b	402de8 <printf@plt+0x18c8>
  4033f0:	cmp	w0, #0x1
  4033f4:	b.ne	403398 <printf@plt+0x1e78>  // b.any
  4033f8:	add	x20, x22, #0xbc0
  4033fc:	add	x22, x22, #0xc70
  403400:	mov	x21, #0x1                   	// #1
  403404:	mov	x0, #0x18                  	// #24
  403408:	bl	401250 <_Znam@plt>
  40340c:	mov	x1, x0
  403410:	mov	x19, x0
  403414:	ldr	x0, [x20, #8]
  403418:	str	x21, [x1]
  40341c:	strh	w21, [x19, #8]!
  403420:	str	xzr, [x19, #8]
  403424:	bl	412858 <_ZdlPvm@@Base+0x1450>
  403428:	mov	x3, x0
  40342c:	ldr	x1, [x20], #16
  403430:	strb	w21, [x19, #1]
  403434:	str	x3, [x19, #8]
  403438:	mov	x2, x19
  40343c:	mov	x0, x25
  403440:	bl	402de8 <printf@plt+0x18c8>
  403444:	cmp	x20, x22
  403448:	b.ne	403404 <printf@plt+0x1ee4>  // b.any
  40344c:	b	403398 <printf@plt+0x1e78>
  403450:	adrp	x2, 413000 <_ZdlPvm@@Base+0x1bf8>
  403454:	add	x2, x2, #0xfb8
  403458:	stp	x2, x1, [x0]
  40345c:	ret
  403460:	ret
  403464:	nop
  403468:	mov	x1, #0x10                  	// #16
  40346c:	b	411408 <_ZdlPvm@@Base>
  403470:	stp	x29, x30, [sp, #-48]!
  403474:	mov	x29, sp
  403478:	stp	x19, x20, [sp, #16]
  40347c:	mov	x19, x0
  403480:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  403484:	stp	x21, x22, [sp, #32]
  403488:	add	x0, x0, #0xff0
  40348c:	add	x22, x19, #0x28
  403490:	stp	x0, x3, [x19]
  403494:	mov	x21, x1
  403498:	mov	x20, x2
  40349c:	str	wzr, [x19, #32]
  4034a0:	mov	x0, x22
  4034a4:	bl	411d88 <_ZdlPvm@@Base+0x980>
  4034a8:	str	x21, [x19, #16]
  4034ac:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4034b0:	add	x0, x0, #0x2f0
  4034b4:	str	x0, [x19, #56]
  4034b8:	mov	x0, x20
  4034bc:	bl	412858 <_ZdlPvm@@Base+0x1450>
  4034c0:	ldp	x21, x22, [sp, #32]
  4034c4:	str	x0, [x19, #24]
  4034c8:	ldp	x19, x20, [sp, #16]
  4034cc:	ldp	x29, x30, [sp], #48
  4034d0:	ret
  4034d4:	mov	x19, x0
  4034d8:	mov	x0, x22
  4034dc:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  4034e0:	mov	x0, x19
  4034e4:	bl	4014b0 <_Unwind_Resume@plt>
  4034e8:	stp	x29, x30, [sp, #-32]!
  4034ec:	adrp	x3, 414000 <_ZdlPvm@@Base+0x2bf8>
  4034f0:	add	x3, x3, #0x28
  4034f4:	mov	x29, sp
  4034f8:	str	x19, [sp, #16]
  4034fc:	mov	x19, x0
  403500:	mov	x0, x1
  403504:	stp	x3, x2, [x19]
  403508:	bl	412858 <_ZdlPvm@@Base+0x1450>
  40350c:	stp	x0, x0, [x19, #16]
  403510:	ldr	x19, [sp, #16]
  403514:	ldp	x29, x30, [sp], #32
  403518:	ret
  40351c:	nop
  403520:	stp	x29, x30, [sp, #-48]!
  403524:	adrp	x5, 414000 <_ZdlPvm@@Base+0x2bf8>
  403528:	add	x5, x5, #0x28
  40352c:	mov	x29, sp
  403530:	stp	x19, x20, [sp, #16]
  403534:	mov	x19, x0
  403538:	mov	w20, w3
  40353c:	str	x21, [sp, #32]
  403540:	mov	x0, x1
  403544:	stp	x5, x4, [x19]
  403548:	mov	x21, x2
  40354c:	bl	412858 <_ZdlPvm@@Base+0x1450>
  403550:	mov	x1, x0
  403554:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  403558:	add	x0, x0, #0x60
  40355c:	str	x0, [x19]
  403560:	mov	x0, x21
  403564:	stp	x1, x1, [x19, #16]
  403568:	str	w20, [x19, #40]
  40356c:	bl	412858 <_ZdlPvm@@Base+0x1450>
  403570:	ldr	x21, [sp, #32]
  403574:	str	x0, [x19, #32]
  403578:	ldp	x19, x20, [sp, #16]
  40357c:	ldp	x29, x30, [sp], #48
  403580:	ret
  403584:	mov	x1, x0
  403588:	ldr	x0, [x19, #16]
  40358c:	mov	x19, x1
  403590:	bl	4012f0 <free@plt>
  403594:	mov	x0, x19
  403598:	bl	4014b0 <_Unwind_Resume@plt>
  40359c:	nop
  4035a0:	stp	x29, x30, [sp, #-32]!
  4035a4:	cmp	w2, #0x0
  4035a8:	mov	x29, sp
  4035ac:	str	x19, [sp, #16]
  4035b0:	mov	x19, x0
  4035b4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  4035b8:	add	x0, x0, #0x98
  4035bc:	stp	x0, x4, [x19]
  4035c0:	mov	x0, x1
  4035c4:	str	xzr, [x19, #32]
  4035c8:	str	w2, [x19, #40]
  4035cc:	b.le	4035ec <printf@plt+0x20cc>
  4035d0:	add	x6, x19, #0x30
  4035d4:	mov	x4, #0x0                   	// #0
  4035d8:	ldr	x5, [x3, x4, lsl #3]
  4035dc:	str	x5, [x6, x4, lsl #3]
  4035e0:	add	x4, x4, #0x1
  4035e4:	cmp	w2, w4
  4035e8:	b.gt	4035d8 <printf@plt+0x20b8>
  4035ec:	bl	412858 <_ZdlPvm@@Base+0x1450>
  4035f0:	ldrb	w1, [x0]
  4035f4:	stp	x0, x0, [x19, #16]
  4035f8:	cbz	w1, 4036b0 <printf@plt+0x2190>
  4035fc:	mov	w5, #0x0                   	// #0
  403600:	mov	w6, #0x0                   	// #0
  403604:	mov	x7, #0x0                   	// #0
  403608:	mov	x4, #0x0                   	// #0
  40360c:	nop
  403610:	add	w2, w6, #0x1
  403614:	cmp	w1, #0x24
  403618:	add	x3, x0, x4
  40361c:	sxtw	x8, w2
  403620:	b.eq	403654 <printf@plt+0x2134>  // b.none
  403624:	strb	w1, [x3]
  403628:	add	w5, w5, #0x1
  40362c:	mov	x7, x8
  403630:	mov	w6, w2
  403634:	ldrb	w1, [x0, w2, sxtw]
  403638:	sxtw	x4, w5
  40363c:	add	x3, x0, x4
  403640:	cbnz	w1, 403610 <printf@plt+0x20f0>
  403644:	strb	wzr, [x3]
  403648:	ldr	x19, [sp, #16]
  40364c:	ldp	x29, x30, [sp], #32
  403650:	ret
  403654:	add	x7, x0, x7
  403658:	ldrb	w9, [x7, #1]
  40365c:	sub	w7, w9, #0x30
  403660:	and	w7, w7, #0xff
  403664:	cmp	w7, #0x9
  403668:	b.hi	403624 <printf@plt+0x2104>  // b.pmore
  40366c:	ldrb	w1, [x0, w2, sxtw]
  403670:	add	w6, w6, #0x2
  403674:	cmp	w9, #0x30
  403678:	b.eq	4036a0 <printf@plt+0x2180>  // b.none
  40367c:	sub	w1, w1, #0x23
  403680:	strb	w1, [x3]
  403684:	add	w5, w5, #0x1
  403688:	sxtw	x7, w6
  40368c:	ldrb	w1, [x0, w6, sxtw]
  403690:	sxtw	x4, w5
  403694:	add	x3, x0, x4
  403698:	cbnz	w1, 403610 <printf@plt+0x20f0>
  40369c:	b	403644 <printf@plt+0x2124>
  4036a0:	mov	w6, w2
  4036a4:	mov	x7, x8
  4036a8:	cbnz	w1, 403610 <printf@plt+0x20f0>
  4036ac:	b	403644 <printf@plt+0x2124>
  4036b0:	mov	x3, x0
  4036b4:	strb	wzr, [x3]
  4036b8:	ldr	x19, [sp, #16]
  4036bc:	ldp	x29, x30, [sp], #32
  4036c0:	ret
  4036c4:	nop
  4036c8:	stp	x29, x30, [sp, #-32]!
  4036cc:	mov	x29, sp
  4036d0:	str	x19, [sp, #16]
  4036d4:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x1298>
  4036d8:	add	x19, x19, #0xdb0
  4036dc:	ldr	x0, [x19, #80]
  4036e0:	cbz	x0, 403728 <printf@plt+0x2208>
  4036e4:	ldr	x1, [x0]
  4036e8:	ldr	x1, [x1, #16]
  4036ec:	blr	x1
  4036f0:	cmn	w0, #0x1
  4036f4:	b.eq	403704 <printf@plt+0x21e4>  // b.none
  4036f8:	ldr	x19, [sp, #16]
  4036fc:	ldp	x29, x30, [sp], #32
  403700:	ret
  403704:	ldr	x0, [x19, #80]
  403708:	ldp	x1, x2, [x0]
  40370c:	str	x2, [x19, #80]
  403710:	ldr	x1, [x1, #8]
  403714:	blr	x1
  403718:	mov	w0, #0xa                   	// #10
  40371c:	ldr	x19, [sp, #16]
  403720:	ldp	x29, x30, [sp], #32
  403724:	ret
  403728:	mov	w0, #0xffffffff            	// #-1
  40372c:	b	4036f8 <printf@plt+0x21d8>
  403730:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x1298>
  403734:	ldr	x0, [x0, #3584]
  403738:	cbz	x0, 403764 <printf@plt+0x2244>
  40373c:	stp	x29, x30, [sp, #-16]!
  403740:	mov	x29, sp
  403744:	ldr	x1, [x0]
  403748:	ldr	x1, [x1, #24]
  40374c:	blr	x1
  403750:	cmn	w0, #0x1
  403754:	mov	w1, #0xa                   	// #10
  403758:	csel	w0, w0, w1, ne  // ne = any
  40375c:	ldp	x29, x30, [sp], #16
  403760:	ret
  403764:	mov	w0, #0xffffffff            	// #-1
  403768:	ret
  40376c:	nop
  403770:	stp	x29, x30, [sp, #-48]!
  403774:	adrp	x2, 435000 <stderr@@GLIBC_2.17+0x1298>
  403778:	mov	x29, sp
  40377c:	stp	x19, x20, [sp, #16]
  403780:	ldr	x19, [x2, #3584]
  403784:	cbz	x19, 4037d4 <printf@plt+0x22b4>
  403788:	mov	x20, x1
  40378c:	str	x21, [sp, #32]
  403790:	mov	x21, x0
  403794:	b	4037a0 <printf@plt+0x2280>
  403798:	ldr	x19, [x19, #8]
  40379c:	cbz	x19, 4037d0 <printf@plt+0x22b0>
  4037a0:	ldr	x3, [x19]
  4037a4:	mov	x2, x20
  4037a8:	mov	x1, x21
  4037ac:	mov	x0, x19
  4037b0:	ldr	x3, [x3, #32]
  4037b4:	blr	x3
  4037b8:	cbz	w0, 403798 <printf@plt+0x2278>
  4037bc:	mov	w0, #0x1                   	// #1
  4037c0:	ldp	x19, x20, [sp, #16]
  4037c4:	ldr	x21, [sp, #32]
  4037c8:	ldp	x29, x30, [sp], #48
  4037cc:	ret
  4037d0:	ldr	x21, [sp, #32]
  4037d4:	mov	w0, #0x0                   	// #0
  4037d8:	ldp	x19, x20, [sp, #16]
  4037dc:	ldp	x29, x30, [sp], #48
  4037e0:	ret
  4037e4:	nop
  4037e8:	stp	x29, x30, [sp, #-32]!
  4037ec:	mov	x29, sp
  4037f0:	stp	x19, x20, [sp, #16]
  4037f4:	adrp	x20, 415000 <_ZdlPvm@@Base+0x3bf8>
  4037f8:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x1298>
  4037fc:	add	x20, x20, #0x2f0
  403800:	add	x19, x19, #0xdb0
  403804:	mov	x1, x20
  403808:	mov	x0, x19
  40380c:	bl	411fc8 <_ZdlPvm@@Base+0xbc0>
  403810:	mov	x1, x20
  403814:	add	x0, x19, #0x10
  403818:	bl	411fc8 <_ZdlPvm@@Base+0xbc0>
  40381c:	mov	x1, x20
  403820:	add	x0, x19, #0x20
  403824:	bl	411fc8 <_ZdlPvm@@Base+0xbc0>
  403828:	mov	x1, x20
  40382c:	add	x0, x19, #0x30
  403830:	bl	411fc8 <_ZdlPvm@@Base+0xbc0>
  403834:	str	wzr, [x19, #88]
  403838:	ldp	x19, x20, [sp, #16]
  40383c:	ldp	x29, x30, [sp], #32
  403840:	ret
  403844:	nop
  403848:	stp	x29, x30, [sp, #-48]!
  40384c:	mov	x1, #0x1                   	// #1
  403850:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  403854:	mov	x29, sp
  403858:	stp	x21, x22, [sp, #32]
  40385c:	adrp	x21, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403860:	adrp	x22, 435000 <stderr@@GLIBC_2.17+0x1298>
  403864:	ldr	x3, [x21, #3432]
  403868:	add	x22, x22, #0xdb0
  40386c:	stp	x19, x20, [sp, #16]
  403870:	add	x0, x0, #0xe00
  403874:	mov	x2, #0xd                   	// #13
  403878:	ldr	w19, [x22, #88]
  40387c:	bl	4014a0 <fwrite@plt>
  403880:	ldr	w1, [x22, #88]
  403884:	add	w0, w19, #0x1
  403888:	negs	w20, w0
  40388c:	and	w0, w0, #0x3
  403890:	and	w20, w20, #0x3
  403894:	csneg	w20, w0, w20, mi  // mi = first
  403898:	cmp	w20, w1
  40389c:	b.eq	403948 <printf@plt+0x2428>  // b.none
  4038a0:	ldr	x1, [x21, #3432]
  4038a4:	b	4038ac <printf@plt+0x238c>
  4038a8:	mov	w20, w0
  4038ac:	add	x0, x22, w19, sxtw #4
  4038b0:	ldr	w2, [x0, #8]
  4038b4:	cmp	w2, #0x0
  4038b8:	b.le	4038d0 <printf@plt+0x23b0>
  4038bc:	bl	4127b8 <_ZdlPvm@@Base+0x13b0>
  4038c0:	ldr	x1, [x21, #3432]
  4038c4:	mov	w0, #0x20                  	// #32
  4038c8:	bl	4012b0 <putc@plt>
  4038cc:	ldr	x1, [x21, #3432]
  4038d0:	add	w0, w20, #0x1
  4038d4:	negs	w2, w0
  4038d8:	ldr	w4, [x22, #88]
  4038dc:	and	w0, w0, #0x3
  4038e0:	and	w2, w2, #0x3
  4038e4:	csneg	w0, w0, w2, mi  // mi = first
  4038e8:	mov	w19, w20
  4038ec:	cmp	w4, w0
  4038f0:	b.ne	4038a8 <printf@plt+0x2388>  // b.any
  4038f4:	mov	x3, x1
  4038f8:	mov	x2, #0x4                   	// #4
  4038fc:	mov	x1, #0x1                   	// #1
  403900:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  403904:	add	x0, x0, #0xe10
  403908:	bl	4014a0 <fwrite@plt>
  40390c:	ldr	x1, [x21, #3432]
  403910:	add	x0, x22, w20, sxtw #4
  403914:	bl	4127b8 <_ZdlPvm@@Base+0x13b0>
  403918:	ldr	x3, [x21, #3432]
  40391c:	mov	x2, #0x4                   	// #4
  403920:	mov	x1, #0x1                   	// #1
  403924:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  403928:	add	x0, x0, #0xe18
  40392c:	bl	4014a0 <fwrite@plt>
  403930:	ldr	x1, [x21, #3432]
  403934:	mov	w0, #0xa                   	// #10
  403938:	ldp	x19, x20, [sp, #16]
  40393c:	ldp	x21, x22, [sp, #32]
  403940:	ldp	x29, x30, [sp], #48
  403944:	b	4012b0 <putc@plt>
  403948:	ldr	x1, [x21, #3432]
  40394c:	mov	w20, w19
  403950:	b	4038f4 <printf@plt+0x23d4>
  403954:	nop
  403958:	stp	x29, x30, [sp, #-32]!
  40395c:	mov	x1, x0
  403960:	mov	x29, sp
  403964:	str	x19, [sp, #16]
  403968:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x1298>
  40396c:	add	x19, x19, #0xdb0
  403970:	ldrsw	x0, [x19, #88]
  403974:	add	x0, x19, x0, lsl #4
  403978:	bl	411f60 <_ZdlPvm@@Base+0xb58>
  40397c:	ldr	w0, [x19, #88]
  403980:	add	w0, w0, #0x1
  403984:	negs	w1, w0
  403988:	and	w0, w0, #0x3
  40398c:	and	w1, w1, #0x3
  403990:	csneg	w0, w0, w1, mi  // mi = first
  403994:	str	w0, [x19, #88]
  403998:	ldr	x19, [sp, #16]
  40399c:	ldp	x29, x30, [sp], #32
  4039a0:	ret
  4039a4:	nop
  4039a8:	stp	x29, x30, [sp, #-32]!
  4039ac:	mov	w1, w0
  4039b0:	mov	x29, sp
  4039b4:	str	x19, [sp, #16]
  4039b8:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x1298>
  4039bc:	add	x19, x19, #0xdb0
  4039c0:	ldrsw	x0, [x19, #88]
  4039c4:	add	x0, x19, x0, lsl #4
  4039c8:	bl	412068 <_ZdlPvm@@Base+0xc60>
  4039cc:	ldr	w0, [x19, #88]
  4039d0:	add	w0, w0, #0x1
  4039d4:	negs	w1, w0
  4039d8:	and	w0, w0, #0x3
  4039dc:	and	w1, w1, #0x3
  4039e0:	csneg	w0, w0, w1, mi  // mi = first
  4039e4:	str	w0, [x19, #88]
  4039e8:	ldr	x19, [sp, #16]
  4039ec:	ldp	x29, x30, [sp], #32
  4039f0:	ret
  4039f4:	nop
  4039f8:	stp	x29, x30, [sp, #-80]!
  4039fc:	mov	w1, #0x22                  	// #34
  403a00:	mov	x29, sp
  403a04:	stp	x23, x24, [sp, #48]
  403a08:	adrp	x23, 435000 <stderr@@GLIBC_2.17+0x1298>
  403a0c:	add	x23, x23, #0xdb0
  403a10:	stp	x21, x22, [sp, #32]
  403a14:	mov	x22, x0
  403a18:	ldrsw	x24, [x23, #88]
  403a1c:	stp	x25, x26, [sp, #64]
  403a20:	add	x26, x23, x24, lsl #4
  403a24:	stp	x19, x20, [sp, #16]
  403a28:	mov	x0, x26
  403a2c:	bl	412068 <_ZdlPvm@@Base+0xc60>
  403a30:	ldr	w0, [x22, #8]
  403a34:	cmp	w0, #0x0
  403a38:	b.le	403ab8 <printf@plt+0x2598>
  403a3c:	adrp	x25, 412000 <_ZdlPvm@@Base+0xbf8>
  403a40:	mov	x20, x26
  403a44:	add	x25, x25, #0xe20
  403a48:	mov	x19, #0x0                   	// #0
  403a4c:	b	403a70 <printf@plt+0x2550>
  403a50:	ldr	x0, [x20]
  403a54:	add	w2, w1, #0x1
  403a58:	str	w2, [x20, #8]
  403a5c:	add	x19, x19, #0x1
  403a60:	strb	w21, [x0, w1, sxtw]
  403a64:	ldr	w0, [x22, #8]
  403a68:	cmp	w0, w19
  403a6c:	b.le	403ab8 <printf@plt+0x2598>
  403a70:	ldr	x0, [x22]
  403a74:	ldrb	w21, [x0, x19]
  403a78:	cmp	w21, #0x22
  403a7c:	b.eq	403a9c <printf@plt+0x257c>  // b.none
  403a80:	ldp	w1, w0, [x20, #8]
  403a84:	cmp	w1, w0
  403a88:	b.lt	403a50 <printf@plt+0x2530>  // b.tstop
  403a8c:	mov	x0, x26
  403a90:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  403a94:	ldr	w1, [x20, #8]
  403a98:	b	403a50 <printf@plt+0x2530>
  403a9c:	mov	x1, x25
  403aa0:	mov	x0, x26
  403aa4:	bl	412138 <_ZdlPvm@@Base+0xd30>
  403aa8:	add	x19, x19, #0x1
  403aac:	ldr	w0, [x22, #8]
  403ab0:	cmp	w0, w19
  403ab4:	b.gt	403a70 <printf@plt+0x2550>
  403ab8:	add	x19, x23, x24, lsl #4
  403abc:	ldp	w0, w1, [x19, #8]
  403ac0:	cmp	w0, w1
  403ac4:	b.ge	403b18 <printf@plt+0x25f8>  // b.tcont
  403ac8:	lsl	x24, x24, #4
  403acc:	add	w4, w0, #0x1
  403ad0:	add	x3, x23, x24
  403ad4:	mov	w2, #0x22                  	// #34
  403ad8:	ldr	x1, [x23, x24]
  403adc:	str	w4, [x3, #8]
  403ae0:	strb	w2, [x1, w0, sxtw]
  403ae4:	ldr	w0, [x23, #88]
  403ae8:	ldp	x19, x20, [sp, #16]
  403aec:	add	w0, w0, #0x1
  403af0:	negs	w1, w0
  403af4:	and	w0, w0, #0x3
  403af8:	and	w1, w1, #0x3
  403afc:	csneg	w0, w0, w1, mi  // mi = first
  403b00:	str	w0, [x23, #88]
  403b04:	ldp	x21, x22, [sp, #32]
  403b08:	ldp	x23, x24, [sp, #48]
  403b0c:	ldp	x25, x26, [sp, #64]
  403b10:	ldp	x29, x30, [sp], #80
  403b14:	ret
  403b18:	mov	x0, x26
  403b1c:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  403b20:	ldr	w0, [x19, #8]
  403b24:	b	403ac8 <printf@plt+0x25a8>
  403b28:	stp	x29, x30, [sp, #-48]!
  403b2c:	mov	x29, sp
  403b30:	stp	x19, x20, [sp, #16]
  403b34:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x1298>
  403b38:	add	x19, x19, #0xdb0
  403b3c:	mov	x20, x0
  403b40:	stp	x21, x22, [sp, #32]
  403b44:	mov	x21, x1
  403b48:	ldr	x0, [x19, #80]
  403b4c:	mov	w22, w2
  403b50:	cbz	x0, 403b70 <printf@plt+0x2650>
  403b54:	nop
  403b58:	ldp	x3, x4, [x0]
  403b5c:	str	x4, [x19, #80]
  403b60:	ldr	x3, [x3, #8]
  403b64:	blr	x3
  403b68:	ldr	x0, [x19, #80]
  403b6c:	cbnz	x0, 403b58 <printf@plt+0x2638>
  403b70:	mov	x0, #0x30                  	// #48
  403b74:	bl	4113a0 <_Znwm@@Base>
  403b78:	mov	x2, x21
  403b7c:	mov	w3, w22
  403b80:	mov	x1, x20
  403b84:	mov	x21, x0
  403b88:	mov	x4, #0x0                   	// #0
  403b8c:	bl	403520 <printf@plt+0x2000>
  403b90:	adrp	x20, 415000 <_ZdlPvm@@Base+0x3bf8>
  403b94:	add	x20, x20, #0x2f0
  403b98:	mov	x1, x20
  403b9c:	mov	x0, x19
  403ba0:	str	x21, [x19, #80]
  403ba4:	bl	411fc8 <_ZdlPvm@@Base+0xbc0>
  403ba8:	mov	x1, x20
  403bac:	add	x0, x19, #0x10
  403bb0:	bl	411fc8 <_ZdlPvm@@Base+0xbc0>
  403bb4:	mov	x1, x20
  403bb8:	add	x0, x19, #0x20
  403bbc:	bl	411fc8 <_ZdlPvm@@Base+0xbc0>
  403bc0:	mov	x1, x20
  403bc4:	add	x0, x19, #0x30
  403bc8:	bl	411fc8 <_ZdlPvm@@Base+0xbc0>
  403bcc:	ldp	x21, x22, [sp, #32]
  403bd0:	str	wzr, [x19, #88]
  403bd4:	ldp	x19, x20, [sp, #16]
  403bd8:	ldp	x29, x30, [sp], #48
  403bdc:	ret
  403be0:	mov	x1, #0x30                  	// #48
  403be4:	mov	x19, x0
  403be8:	mov	x0, x21
  403bec:	bl	411408 <_ZdlPvm@@Base>
  403bf0:	mov	x0, x19
  403bf4:	bl	4014b0 <_Unwind_Resume@plt>
  403bf8:	stp	x29, x30, [sp, #-112]!
  403bfc:	mov	x29, sp
  403c00:	stp	x21, x22, [sp, #32]
  403c04:	adrp	x22, 435000 <stderr@@GLIBC_2.17+0x1298>
  403c08:	add	x22, x22, #0xdb0
  403c0c:	stp	x19, x20, [sp, #16]
  403c10:	ldr	x19, [x22, #80]
  403c14:	str	x23, [sp, #48]
  403c18:	cbnz	x19, 403c28 <printf@plt+0x2708>
  403c1c:	b	403cc0 <printf@plt+0x27a0>
  403c20:	ldr	x19, [x19, #8]
  403c24:	cbz	x19, 403cc0 <printf@plt+0x27a0>
  403c28:	ldr	x3, [x19]
  403c2c:	add	x2, sp, #0x44
  403c30:	add	x1, sp, #0x48
  403c34:	mov	x0, x19
  403c38:	ldr	x3, [x3, #32]
  403c3c:	blr	x3
  403c40:	cbz	w0, 403c20 <printf@plt+0x2700>
  403c44:	bl	4036c8 <printf@plt+0x21a8>
  403c48:	cmp	w0, #0x20
  403c4c:	mov	w19, w0
  403c50:	sub	w0, w0, #0x9
  403c54:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  403c58:	mov	w23, #0x1                   	// #1
  403c5c:	b.ls	403cc8 <printf@plt+0x27a8>  // b.plast
  403c60:	add	x21, x22, #0x60
  403c64:	mov	x0, x21
  403c68:	bl	4125d0 <_ZdlPvm@@Base+0x11c8>
  403c6c:	cmn	w19, #0x1
  403c70:	b.ne	403c88 <printf@plt+0x2768>  // b.any
  403c74:	b	403cf4 <printf@plt+0x27d4>
  403c78:	ldr	x0, [x21]
  403c7c:	add	w1, w4, #0x1
  403c80:	str	w1, [x21, #8]
  403c84:	strb	w20, [x0, w4, sxtw]
  403c88:	bl	4036c8 <printf@plt+0x21a8>
  403c8c:	cmn	w0, #0x1
  403c90:	b.eq	403d30 <printf@plt+0x2810>  // b.none
  403c94:	ldr	w4, [x21, #8]
  403c98:	cmp	w0, w19
  403c9c:	b.eq	403dc0 <printf@plt+0x28a0>  // b.none
  403ca0:	ldr	w1, [x21, #12]
  403ca4:	and	w20, w0, #0xff
  403ca8:	cmp	w1, w4
  403cac:	b.gt	403c78 <printf@plt+0x2758>
  403cb0:	mov	x0, x21
  403cb4:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  403cb8:	ldr	w4, [x21, #8]
  403cbc:	b	403c78 <printf@plt+0x2758>
  403cc0:	mov	w23, #0x0                   	// #0
  403cc4:	nop
  403cc8:	bl	4036c8 <printf@plt+0x21a8>
  403ccc:	cmp	w0, #0x20
  403cd0:	mov	w19, w0
  403cd4:	sub	w0, w0, #0x9
  403cd8:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  403cdc:	b.ls	403cc8 <printf@plt+0x27a8>  // b.plast
  403ce0:	add	x21, x22, #0x60
  403ce4:	mov	x0, x21
  403ce8:	bl	4125d0 <_ZdlPvm@@Base+0x11c8>
  403cec:	cmn	w19, #0x1
  403cf0:	b.ne	403c88 <printf@plt+0x2768>  // b.any
  403cf4:	cbz	w23, 403e6c <printf@plt+0x294c>
  403cf8:	ldr	w1, [sp, #68]
  403cfc:	adrp	x5, 437000 <stderr@@GLIBC_2.17+0x3298>
  403d00:	ldr	x0, [sp, #72]
  403d04:	add	x5, x5, #0x1f8
  403d08:	mov	x4, x5
  403d0c:	mov	x3, x5
  403d10:	adrp	x2, 412000 <_ZdlPvm@@Base+0xbf8>
  403d14:	add	x2, x2, #0xe28
  403d18:	bl	410258 <printf@plt+0xed38>
  403d1c:	ldp	x19, x20, [sp, #16]
  403d20:	ldp	x21, x22, [sp, #32]
  403d24:	ldr	x23, [sp, #48]
  403d28:	ldp	x29, x30, [sp], #112
  403d2c:	ret
  403d30:	cbz	w23, 403e4c <printf@plt+0x292c>
  403d34:	ldr	w1, [sp, #68]
  403d38:	adrp	x5, 437000 <stderr@@GLIBC_2.17+0x3298>
  403d3c:	ldr	x0, [sp, #72]
  403d40:	add	x5, x5, #0x1f8
  403d44:	adrp	x2, 412000 <_ZdlPvm@@Base+0xbf8>
  403d48:	mov	x4, x5
  403d4c:	mov	x3, x5
  403d50:	add	x2, x2, #0xe28
  403d54:	bl	410258 <printf@plt+0xed38>
  403d58:	ldr	w4, [x22, #104]
  403d5c:	add	x20, sp, #0x60
  403d60:	ldr	x3, [x22, #96]
  403d64:	mov	x0, x20
  403d68:	add	x1, sp, #0x50
  403d6c:	mov	w2, #0x1                   	// #1
  403d70:	strb	w19, [sp, #80]
  403d74:	bl	4122b8 <_ZdlPvm@@Base+0xeb0>
  403d78:	ldrsw	x0, [x22, #88]
  403d7c:	mov	x1, x20
  403d80:	add	x0, x22, x0, lsl #4
  403d84:	bl	411f60 <_ZdlPvm@@Base+0xb58>
  403d88:	ldr	w1, [x22, #88]
  403d8c:	mov	x0, x20
  403d90:	add	w1, w1, #0x1
  403d94:	negs	w2, w1
  403d98:	and	w1, w1, #0x3
  403d9c:	and	w2, w2, #0x3
  403da0:	csneg	w1, w1, w2, mi  // mi = first
  403da4:	str	w1, [x22, #88]
  403da8:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  403dac:	ldp	x19, x20, [sp, #16]
  403db0:	ldp	x21, x22, [sp, #32]
  403db4:	ldr	x23, [sp, #48]
  403db8:	ldp	x29, x30, [sp], #112
  403dbc:	ret
  403dc0:	ldr	x3, [x21]
  403dc4:	add	x20, sp, #0x60
  403dc8:	and	w19, w19, #0xff
  403dcc:	mov	x1, x20
  403dd0:	add	x0, sp, #0x50
  403dd4:	mov	w2, #0x1                   	// #1
  403dd8:	strb	w19, [sp, #96]
  403ddc:	bl	4122b8 <_ZdlPvm@@Base+0xeb0>
  403de0:	ldr	w2, [sp, #88]
  403de4:	mov	x0, x20
  403de8:	ldr	x1, [sp, #80]
  403dec:	add	x3, sp, #0x43
  403df0:	mov	w4, #0x1                   	// #1
  403df4:	strb	w19, [sp, #67]
  403df8:	bl	4122b8 <_ZdlPvm@@Base+0xeb0>
  403dfc:	ldrsw	x0, [x22, #88]
  403e00:	mov	x1, x20
  403e04:	add	x0, x22, x0, lsl #4
  403e08:	bl	411f60 <_ZdlPvm@@Base+0xb58>
  403e0c:	ldr	w1, [x22, #88]
  403e10:	mov	x0, x20
  403e14:	add	w1, w1, #0x1
  403e18:	negs	w2, w1
  403e1c:	and	w1, w1, #0x3
  403e20:	and	w2, w2, #0x3
  403e24:	csneg	w1, w1, w2, mi  // mi = first
  403e28:	str	w1, [x22, #88]
  403e2c:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  403e30:	add	x0, sp, #0x50
  403e34:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  403e38:	ldp	x19, x20, [sp, #16]
  403e3c:	ldp	x21, x22, [sp, #32]
  403e40:	ldr	x23, [sp, #48]
  403e44:	ldp	x29, x30, [sp], #112
  403e48:	ret
  403e4c:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  403e50:	add	x3, x3, #0x1f8
  403e54:	mov	x2, x3
  403e58:	mov	x1, x3
  403e5c:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  403e60:	add	x0, x0, #0xe28
  403e64:	bl	4101c8 <printf@plt+0xeca8>
  403e68:	b	403d58 <printf@plt+0x2838>
  403e6c:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  403e70:	add	x3, x3, #0x1f8
  403e74:	mov	x2, x3
  403e78:	mov	x1, x3
  403e7c:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  403e80:	add	x0, x0, #0xe28
  403e84:	bl	4101c8 <printf@plt+0xeca8>
  403e88:	ldp	x19, x20, [sp, #16]
  403e8c:	ldp	x21, x22, [sp, #32]
  403e90:	ldr	x23, [sp, #48]
  403e94:	ldp	x29, x30, [sp], #112
  403e98:	ret
  403e9c:	mov	x19, x0
  403ea0:	mov	x0, x20
  403ea4:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  403ea8:	add	x0, sp, #0x50
  403eac:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  403eb0:	mov	x0, x19
  403eb4:	bl	4014b0 <_Unwind_Resume@plt>
  403eb8:	mov	x19, x0
  403ebc:	mov	x0, x20
  403ec0:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  403ec4:	mov	x0, x19
  403ec8:	bl	4014b0 <_Unwind_Resume@plt>
  403ecc:	mov	x19, x0
  403ed0:	b	403ea8 <printf@plt+0x2988>
  403ed4:	nop
  403ed8:	stp	x29, x30, [sp, #-80]!
  403edc:	adrp	x4, 435000 <stderr@@GLIBC_2.17+0x1298>
  403ee0:	mov	x29, sp
  403ee4:	stp	x19, x20, [sp, #16]
  403ee8:	mov	x20, x0
  403eec:	ldr	x19, [x4, #3584]
  403ef0:	stp	x21, x22, [sp, #32]
  403ef4:	mov	x21, x1
  403ef8:	str	x23, [sp, #48]
  403efc:	mov	x22, x2
  403f00:	mov	x23, x3
  403f04:	cbnz	x19, 403f14 <printf@plt+0x29f4>
  403f08:	b	403f60 <printf@plt+0x2a40>
  403f0c:	ldr	x19, [x19, #8]
  403f10:	cbz	x19, 403f60 <printf@plt+0x2a40>
  403f14:	ldr	x4, [x19]
  403f18:	add	x2, sp, #0x44
  403f1c:	add	x1, sp, #0x48
  403f20:	mov	x0, x19
  403f24:	ldr	x4, [x4, #32]
  403f28:	blr	x4
  403f2c:	cbz	w0, 403f0c <printf@plt+0x29ec>
  403f30:	ldr	w1, [sp, #68]
  403f34:	mov	x5, x23
  403f38:	ldr	x0, [sp, #72]
  403f3c:	mov	x4, x22
  403f40:	mov	x3, x21
  403f44:	mov	x2, x20
  403f48:	bl	410258 <printf@plt+0xed38>
  403f4c:	ldp	x19, x20, [sp, #16]
  403f50:	ldp	x21, x22, [sp, #32]
  403f54:	ldr	x23, [sp, #48]
  403f58:	ldp	x29, x30, [sp], #80
  403f5c:	ret
  403f60:	mov	x3, x23
  403f64:	mov	x2, x22
  403f68:	mov	x1, x21
  403f6c:	mov	x0, x20
  403f70:	bl	4101c8 <printf@plt+0xeca8>
  403f74:	ldp	x19, x20, [sp, #16]
  403f78:	ldp	x21, x22, [sp, #32]
  403f7c:	ldr	x23, [sp, #48]
  403f80:	ldp	x29, x30, [sp], #80
  403f84:	ret
  403f88:	stp	x29, x30, [sp, #-80]!
  403f8c:	mov	x29, sp
  403f90:	stp	x19, x20, [sp, #16]
  403f94:	add	x20, x0, #0x28
  403f98:	stp	x21, x22, [sp, #32]
  403f9c:	mov	x21, x0
  403fa0:	stp	x23, x24, [sp, #48]
  403fa4:	adrp	x24, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403fa8:	add	x24, x24, #0xc40
  403fac:	nop
  403fb0:	mov	x0, x20
  403fb4:	bl	4125d0 <_ZdlPvm@@Base+0x11c8>
  403fb8:	ldr	w0, [x21, #32]
  403fbc:	adrp	x23, 437000 <stderr@@GLIBC_2.17+0x3298>
  403fc0:	add	x23, x23, #0x1f8
  403fc4:	add	w0, w0, #0x1
  403fc8:	str	w0, [x21, #32]
  403fcc:	nop
  403fd0:	ldr	x0, [x21, #16]
  403fd4:	bl	401380 <getc@plt>
  403fd8:	mov	w19, w0
  403fdc:	cmp	w0, #0xd
  403fe0:	b.eq	404030 <printf@plt+0x2b10>  // b.none
  403fe4:	cmn	w19, #0x1
  403fe8:	b.eq	404070 <printf@plt+0x2b50>  // b.none
  403fec:	tbnz	w19, #31, 404114 <printf@plt+0x2bf4>
  403ff0:	ldrb	w2, [x24, w19, sxtw]
  403ff4:	mov	w1, w19
  403ff8:	add	x0, sp, #0x40
  403ffc:	cbz	w2, 404114 <printf@plt+0x2bf4>
  404000:	bl	40fd98 <printf@plt+0xe878>
  404004:	mov	x3, x23
  404008:	mov	x2, x23
  40400c:	add	x1, sp, #0x40
  404010:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  404014:	add	x0, x0, #0xe50
  404018:	bl	403ed8 <printf@plt+0x29b8>
  40401c:	ldr	x0, [x21, #16]
  404020:	bl	401380 <getc@plt>
  404024:	mov	w19, w0
  404028:	cmp	w0, #0xd
  40402c:	b.ne	403fe4 <printf@plt+0x2ac4>  // b.any
  404030:	ldr	x0, [x21, #16]
  404034:	bl	401380 <getc@plt>
  404038:	mov	w19, w0
  40403c:	cmp	w19, #0xa
  404040:	add	x0, sp, #0x40
  404044:	mov	w1, #0xd                   	// #13
  404048:	b.eq	403ff0 <printf@plt+0x2ad0>  // b.none
  40404c:	bl	40fdb8 <printf@plt+0xe898>
  404050:	mov	x3, x23
  404054:	mov	x2, x23
  404058:	add	x1, sp, #0x40
  40405c:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  404060:	add	x0, x0, #0xe50
  404064:	bl	403ed8 <printf@plt+0x29b8>
  404068:	cmn	w19, #0x1
  40406c:	b.ne	403fec <printf@plt+0x2acc>  // b.any
  404070:	ldr	w0, [x21, #48]
  404074:	cbz	w0, 404100 <printf@plt+0x2be0>
  404078:	cmp	w0, #0x2
  40407c:	b.le	4040d8 <printf@plt+0x2bb8>
  404080:	ldr	x1, [x21, #40]
  404084:	ldrb	w2, [x1]
  404088:	cmp	w2, #0x2e
  40408c:	b.ne	4040d8 <printf@plt+0x2bb8>  // b.any
  404090:	ldrb	w2, [x1, #1]
  404094:	cmp	w2, #0x45
  404098:	b.ne	4040d8 <printf@plt+0x2bb8>  // b.any
  40409c:	ldrb	w2, [x1, #2]
  4040a0:	cmp	w2, #0x51
  4040a4:	b.eq	4040b0 <printf@plt+0x2b90>  // b.none
  4040a8:	cmp	w2, #0x4e
  4040ac:	b.ne	4040d8 <printf@plt+0x2bb8>  // b.any
  4040b0:	cmp	w0, #0x3
  4040b4:	b.eq	403fb0 <printf@plt+0x2a90>  // b.none
  4040b8:	ldrb	w1, [x1, #3]
  4040bc:	cmp	w1, #0x20
  4040c0:	b.eq	403fb0 <printf@plt+0x2a90>  // b.none
  4040c4:	cmp	w1, #0xa
  4040c8:	b.eq	403fb0 <printf@plt+0x2a90>  // b.none
  4040cc:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4040d0:	ldr	w1, [x1, #3452]
  4040d4:	cbnz	w1, 403fb0 <printf@plt+0x2a90>
  4040d8:	ldr	w1, [x20, #12]
  4040dc:	cmp	w0, w1
  4040e0:	b.ge	404150 <printf@plt+0x2c30>  // b.tcont
  4040e4:	ldr	x1, [x21, #40]
  4040e8:	add	w2, w0, #0x1
  4040ec:	str	w2, [x20, #8]
  4040f0:	strb	wzr, [x1, w0, sxtw]
  4040f4:	mov	w0, #0x1                   	// #1
  4040f8:	ldr	x1, [x21, #40]
  4040fc:	str	x1, [x21, #56]
  404100:	ldp	x19, x20, [sp, #16]
  404104:	ldp	x21, x22, [sp, #32]
  404108:	ldp	x23, x24, [sp, #48]
  40410c:	ldp	x29, x30, [sp], #80
  404110:	ret
  404114:	ldp	w1, w0, [x20, #8]
  404118:	and	w22, w19, #0xff
  40411c:	cmp	w0, w1
  404120:	b.le	404140 <printf@plt+0x2c20>
  404124:	ldr	x0, [x20]
  404128:	add	w2, w1, #0x1
  40412c:	str	w2, [x20, #8]
  404130:	cmp	w19, #0xa
  404134:	strb	w22, [x0, w1, sxtw]
  404138:	b.ne	403fd0 <printf@plt+0x2ab0>  // b.any
  40413c:	b	404070 <printf@plt+0x2b50>
  404140:	mov	x0, x20
  404144:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  404148:	ldr	w1, [x20, #8]
  40414c:	b	404124 <printf@plt+0x2c04>
  404150:	mov	x0, x20
  404154:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  404158:	ldr	w0, [x20, #8]
  40415c:	b	4040e4 <printf@plt+0x2bc4>
  404160:	stp	x29, x30, [sp, #-32]!
  404164:	mov	x29, sp
  404168:	ldr	x1, [x0, #56]
  40416c:	str	x19, [sp, #16]
  404170:	mov	x19, x0
  404174:	ldrb	w2, [x1]
  404178:	cbz	w2, 404194 <printf@plt+0x2c74>
  40417c:	add	x0, x1, #0x1
  404180:	str	x0, [x19, #56]
  404184:	ldrb	w0, [x1]
  404188:	ldr	x19, [sp, #16]
  40418c:	ldp	x29, x30, [sp], #32
  404190:	ret
  404194:	bl	403f88 <printf@plt+0x2a68>
  404198:	cbz	w0, 4041a4 <printf@plt+0x2c84>
  40419c:	ldr	x1, [x19, #56]
  4041a0:	b	40417c <printf@plt+0x2c5c>
  4041a4:	mov	w0, #0xffffffff            	// #-1
  4041a8:	b	404188 <printf@plt+0x2c68>
  4041ac:	nop
  4041b0:	ldr	x1, [x0, #56]
  4041b4:	ldrb	w1, [x1]
  4041b8:	cbz	w1, 4041c4 <printf@plt+0x2ca4>
  4041bc:	mov	w0, w1
  4041c0:	ret
  4041c4:	stp	x29, x30, [sp, #-32]!
  4041c8:	mov	x29, sp
  4041cc:	str	x19, [sp, #16]
  4041d0:	mov	x19, x0
  4041d4:	bl	403f88 <printf@plt+0x2a68>
  4041d8:	cbz	w0, 4041f4 <printf@plt+0x2cd4>
  4041dc:	ldr	x0, [x19, #56]
  4041e0:	ldrb	w1, [x0]
  4041e4:	mov	w0, w1
  4041e8:	ldr	x19, [sp, #16]
  4041ec:	ldp	x29, x30, [sp], #32
  4041f0:	ret
  4041f4:	mov	w0, #0xffffffff            	// #-1
  4041f8:	b	4041e8 <printf@plt+0x2cc8>
  4041fc:	nop
  404200:	stp	x29, x30, [sp, #-192]!
  404204:	mov	x29, sp
  404208:	stp	x25, x26, [sp, #64]
  40420c:	add	x26, sp, #0x78
  404210:	add	x1, sp, #0xc0
  404214:	str	x0, [sp, #104]
  404218:	mov	x0, x26
  40421c:	stp	x19, x20, [sp, #16]
  404220:	stp	x21, x22, [sp, #32]
  404224:	stp	x23, x24, [sp, #48]
  404228:	stp	x27, x28, [sp, #80]
  40422c:	nop
  404230:	str	xzr, [x0], #8
  404234:	cmp	x0, x1
  404238:	b.ne	404230 <printf@plt+0x2d10>  // b.any
  40423c:	adrp	x25, 435000 <stderr@@GLIBC_2.17+0x1298>
  404240:	add	x25, x25, #0xdb0
  404244:	add	x20, x25, #0x60
  404248:	mov	x22, #0x0                   	// #0
  40424c:	mov	w21, #0x29                  	// #41
  404250:	mov	w24, w22
  404254:	mov	w23, w22
  404258:	mov	x0, x20
  40425c:	mov	w28, #0x0                   	// #0
  404260:	bl	4125d0 <_ZdlPvm@@Base+0x11c8>
  404264:	bl	4036c8 <printf@plt+0x21a8>
  404268:	mov	w19, w0
  40426c:	cmn	w0, #0x1
  404270:	b.eq	4042cc <printf@plt+0x2dac>  // b.none
  404274:	ldr	w0, [x20, #8]
  404278:	cbnz	w28, 404288 <printf@plt+0x2d68>
  40427c:	cmp	w19, #0x2c
  404280:	ccmp	w19, w21, #0x4, ne  // ne = any
  404284:	b.eq	404340 <printf@plt+0x2e20>  // b.none
  404288:	ldr	w1, [x20, #12]
  40428c:	and	w27, w19, #0xff
  404290:	cmp	w0, w1
  404294:	b.ge	404330 <printf@plt+0x2e10>  // b.tcont
  404298:	ldr	x1, [x20]
  40429c:	add	w3, w0, #0x1
  4042a0:	str	w3, [x20, #8]
  4042a4:	cmp	w19, #0x28
  4042a8:	strb	w27, [x1, w0, sxtw]
  4042ac:	b.eq	404328 <printf@plt+0x2e08>  // b.none
  4042b0:	cmp	w19, #0x29
  4042b4:	cset	w0, eq  // eq = none
  4042b8:	sub	w28, w28, w0
  4042bc:	bl	4036c8 <printf@plt+0x21a8>
  4042c0:	mov	w19, w0
  4042c4:	cmn	w0, #0x1
  4042c8:	b.ne	404274 <printf@plt+0x2d54>  // b.any
  4042cc:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  4042d0:	add	x3, x3, #0x1f8
  4042d4:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  4042d8:	mov	x2, x3
  4042dc:	mov	x1, x3
  4042e0:	add	x0, x0, #0xe70
  4042e4:	bl	403ed8 <printf@plt+0x29b8>
  4042e8:	mov	x0, #0x78                  	// #120
  4042ec:	bl	4113a0 <_Znwm@@Base>
  4042f0:	ldr	x4, [x25, #80]
  4042f4:	mov	x3, x26
  4042f8:	ldr	x1, [sp, #104]
  4042fc:	mov	w2, w23
  404300:	mov	x19, x0
  404304:	bl	4035a0 <printf@plt+0x2080>
  404308:	str	x19, [x25, #80]
  40430c:	ldp	x19, x20, [sp, #16]
  404310:	ldp	x21, x22, [sp, #32]
  404314:	ldp	x23, x24, [sp, #48]
  404318:	ldp	x25, x26, [sp, #64]
  40431c:	ldp	x27, x28, [sp, #80]
  404320:	ldp	x29, x30, [sp], #192
  404324:	ret
  404328:	add	w28, w28, #0x1
  40432c:	b	404264 <printf@plt+0x2d44>
  404330:	mov	x0, x20
  404334:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  404338:	ldr	w0, [x20, #8]
  40433c:	b	404298 <printf@plt+0x2d78>
  404340:	cmp	w0, #0x0
  404344:	b.le	404370 <printf@plt+0x2e50>
  404348:	ldr	w1, [x20, #12]
  40434c:	cmp	w0, w1
  404350:	b.ge	404384 <printf@plt+0x2e64>  // b.tcont
  404354:	ldr	x1, [x20]
  404358:	add	w2, w0, #0x1
  40435c:	str	w2, [x20, #8]
  404360:	strb	wzr, [x1, w0, sxtw]
  404364:	ldr	x0, [x20]
  404368:	bl	412858 <_ZdlPvm@@Base+0x1450>
  40436c:	str	x0, [x26, x22, lsl #3]
  404370:	add	w23, w24, #0x1
  404374:	add	x22, x22, #0x1
  404378:	cmp	w19, #0x29
  40437c:	b.ne	404250 <printf@plt+0x2d30>  // b.any
  404380:	b	4042e8 <printf@plt+0x2dc8>
  404384:	mov	x0, x20
  404388:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  40438c:	ldr	w0, [x20, #8]
  404390:	b	404354 <printf@plt+0x2e34>
  404394:	mov	x1, #0x78                  	// #120
  404398:	mov	x20, x0
  40439c:	mov	x0, x19
  4043a0:	bl	411408 <_ZdlPvm@@Base>
  4043a4:	mov	x0, x20
  4043a8:	bl	4014b0 <_Unwind_Resume@plt>
  4043ac:	nop
  4043b0:	stp	x29, x30, [sp, #-112]!
  4043b4:	mov	x29, sp
  4043b8:	stp	x19, x20, [sp, #16]
  4043bc:	mov	x20, #0x100000001           	// #4294967297
  4043c0:	movk	x20, #0xa000, lsl #16
  4043c4:	stp	x21, x22, [sp, #32]
  4043c8:	adrp	x22, 435000 <stderr@@GLIBC_2.17+0x1298>
  4043cc:	mov	x21, #0xc01                 	// #3073
  4043d0:	add	x22, x22, #0xdb0
  4043d4:	stp	x23, x24, [sp, #48]
  4043d8:	adrp	x24, 414000 <_ZdlPvm@@Base+0x2bf8>
  4043dc:	mov	w23, w0
  4043e0:	add	x24, x24, #0x28
  4043e4:	movk	x21, #0xa, lsl #32
  4043e8:	stp	x25, x26, [sp, #64]
  4043ec:	bl	4036c8 <printf@plt+0x21a8>
  4043f0:	cmp	w0, #0x20
  4043f4:	mov	w19, w0
  4043f8:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  4043fc:	b.eq	4043ec <printf@plt+0x2ecc>  // b.none
  404400:	cmp	w0, #0x22
  404404:	b.eq	404610 <printf@plt+0x30f0>  // b.none
  404408:	b.gt	404478 <printf@plt+0x2f58>
  40440c:	cmn	w0, #0x1
  404410:	b.ne	4044b8 <printf@plt+0x2f98>  // b.any
  404414:	add	x0, sp, #0x60
  404418:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  40441c:	add	x1, x1, #0xea0
  404420:	bl	411e18 <_ZdlPvm@@Base+0xa10>
  404424:	ldrsw	x0, [x22, #88]
  404428:	add	x1, sp, #0x60
  40442c:	add	x0, x22, x0, lsl #4
  404430:	bl	411f60 <_ZdlPvm@@Base+0xb58>
  404434:	ldr	w1, [x22, #88]
  404438:	add	x0, sp, #0x60
  40443c:	mov	w19, #0x0                   	// #0
  404440:	add	w1, w1, #0x1
  404444:	negs	w2, w1
  404448:	and	w1, w1, #0x3
  40444c:	and	w2, w2, #0x3
  404450:	csneg	w1, w1, w2, mi  // mi = first
  404454:	str	w1, [x22, #88]
  404458:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  40445c:	mov	w0, w19
  404460:	ldp	x19, x20, [sp, #16]
  404464:	ldp	x21, x22, [sp, #32]
  404468:	ldp	x23, x24, [sp, #48]
  40446c:	ldp	x25, x26, [sp, #64]
  404470:	ldp	x29, x30, [sp], #112
  404474:	ret
  404478:	sub	w0, w0, #0x5e
  40447c:	cmp	w0, #0x20
  404480:	b.hi	404494 <printf@plt+0x2f74>  // b.pmore
  404484:	mov	x1, #0x1                   	// #1
  404488:	lsl	x1, x1, x0
  40448c:	tst	x1, x20
  404490:	b.ne	4046f8 <printf@plt+0x31d8>  // b.any
  404494:	add	x0, x22, #0x60
  404498:	bl	4125d0 <_ZdlPvm@@Base+0x11c8>
  40449c:	cmp	w19, #0x5c
  4044a0:	b.ne	4044c8 <printf@plt+0x2fa8>  // b.any
  4044a4:	ldr	x0, [x22, #80]
  4044a8:	cbz	x0, 404928 <printf@plt+0x3408>
  4044ac:	mov	w25, #0x1                   	// #1
  4044b0:	str	x27, [sp, #80]
  4044b4:	b	4044fc <printf@plt+0x2fdc>
  4044b8:	cmp	w0, #0x9
  4044bc:	b.eq	4046f8 <printf@plt+0x31d8>  // b.none
  4044c0:	add	x0, x22, #0x60
  4044c4:	bl	4125d0 <_ZdlPvm@@Base+0x11c8>
  4044c8:	ldp	w1, w0, [x22, #104]
  4044cc:	add	x25, x22, #0x60
  4044d0:	and	w19, w19, #0xff
  4044d4:	cmp	w1, w0
  4044d8:	b.ge	404870 <printf@plt+0x3350>  // b.tcont
  4044dc:	ldr	x2, [x22, #96]
  4044e0:	add	w3, w1, #0x1
  4044e4:	ldr	x0, [x22, #80]
  4044e8:	str	w3, [x22, #104]
  4044ec:	strb	w19, [x2, w1, sxtw]
  4044f0:	mov	w25, #0x0                   	// #0
  4044f4:	cbz	x0, 40458c <printf@plt+0x306c>
  4044f8:	str	x27, [sp, #80]
  4044fc:	add	x27, x22, #0x60
  404500:	mov	x26, #0x1                   	// #1
  404504:	ldr	x1, [x0]
  404508:	ldr	x1, [x1, #24]
  40450c:	blr	x1
  404510:	mov	w19, w0
  404514:	cmn	w0, #0x1
  404518:	b.eq	404568 <printf@plt+0x3048>  // b.none
  40451c:	cmp	w23, #0x0
  404520:	eor	w0, w25, #0x1
  404524:	csel	w0, w0, wzr, ne  // ne = any
  404528:	cbz	w0, 404750 <printf@plt+0x3230>
  40452c:	cmp	w19, #0x28
  404530:	b.eq	4047e8 <printf@plt+0x32c8>  // b.none
  404534:	cmp	w19, #0x5c
  404538:	b.ne	404880 <printf@plt+0x3360>  // b.any
  40453c:	bl	4036c8 <printf@plt+0x21a8>
  404540:	ldr	x0, [x22, #80]
  404544:	cbz	x0, 404924 <printf@plt+0x3404>
  404548:	ldr	x1, [x0]
  40454c:	mov	w25, #0x1                   	// #1
  404550:	ldr	x1, [x1, #24]
  404554:	blr	x1
  404558:	mov	w19, w0
  40455c:	cmn	w0, #0x1
  404560:	b.ne	40451c <printf@plt+0x2ffc>  // b.any
  404564:	nop
  404568:	cbz	w25, 40485c <printf@plt+0x333c>
  40456c:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  404570:	add	x3, x3, #0x1f8
  404574:	mov	x2, x3
  404578:	mov	x1, x3
  40457c:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  404580:	add	x0, x0, #0xee8
  404584:	bl	403ed8 <printf@plt+0x29b8>
  404588:	ldr	x27, [sp, #80]
  40458c:	add	x19, x22, #0x60
  404590:	ldr	w1, [x22, #104]
  404594:	cbz	w1, 4043ec <printf@plt+0x2ecc>
  404598:	cbz	w23, 4049a4 <printf@plt+0x3484>
  40459c:	ldr	w0, [x22, #108]
  4045a0:	cmp	w1, w0
  4045a4:	b.ge	404948 <printf@plt+0x3428>  // b.tcont
  4045a8:	add	x25, x22, #0x60
  4045ac:	add	w3, w1, #0x1
  4045b0:	ldr	x2, [x22, #96]
  4045b4:	add	x0, x22, #0x40
  4045b8:	str	w3, [x25, #8]
  4045bc:	strb	wzr, [x2, w1, sxtw]
  4045c0:	ldr	x1, [x22, #96]
  4045c4:	bl	403078 <printf@plt+0x1b58>
  4045c8:	mov	x19, x0
  4045cc:	ldr	w1, [x25, #8]
  4045d0:	mov	x0, x25
  4045d4:	sub	w1, w1, #0x1
  4045d8:	bl	412558 <_ZdlPvm@@Base+0x1150>
  4045dc:	cbz	x19, 4049a4 <printf@plt+0x3484>
  4045e0:	ldrb	w0, [x19]
  4045e4:	cbz	w0, 4049c0 <printf@plt+0x34a0>
  4045e8:	mov	x0, #0x20                  	// #32
  4045ec:	bl	4113a0 <_Znwm@@Base>
  4045f0:	mov	x25, x0
  4045f4:	ldr	x0, [x19, #8]
  4045f8:	ldr	x1, [x22, #80]
  4045fc:	stp	x24, x1, [x25]
  404600:	bl	412858 <_ZdlPvm@@Base+0x1450>
  404604:	stp	x0, x0, [x25, #16]
  404608:	str	x25, [x22, #80]
  40460c:	b	4043ec <printf@plt+0x2ecc>
  404610:	adrp	x24, 412000 <_ZdlPvm@@Base+0xbf8>
  404614:	add	x24, x24, #0xa18
  404618:	mov	w23, #0x0                   	// #0
  40461c:	add	x0, x22, #0x60
  404620:	mov	x21, x0
  404624:	bl	4125d0 <_ZdlPvm@@Base+0x11c8>
  404628:	bl	4036c8 <printf@plt+0x21a8>
  40462c:	mov	w20, w0
  404630:	cmn	w0, #0x1
  404634:	b.eq	404684 <printf@plt+0x3164>  // b.none
  404638:	cmp	w0, #0xa
  40463c:	b.eq	4048d4 <printf@plt+0x33b4>  // b.none
  404640:	cmp	w0, #0x22
  404644:	b.eq	4046c8 <printf@plt+0x31a8>  // b.none
  404648:	and	w25, w0, #0xff
  40464c:	ldp	w0, w1, [x21, #8]
  404650:	cmp	w0, w1
  404654:	b.ge	4046e8 <printf@plt+0x31c8>  // b.tcont
  404658:	ldr	x1, [x21]
  40465c:	cmp	w20, #0x5c
  404660:	add	w2, w0, #0x1
  404664:	str	w2, [x21, #8]
  404668:	eor	w23, w23, #0x1
  40466c:	strb	w25, [x1, w0, sxtw]
  404670:	csel	w23, w23, wzr, eq  // eq = none
  404674:	bl	4036c8 <printf@plt+0x21a8>
  404678:	mov	w20, w0
  40467c:	cmn	w0, #0x1
  404680:	b.ne	404638 <printf@plt+0x3118>  // b.any
  404684:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  404688:	add	x3, x3, #0x1f8
  40468c:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  404690:	mov	x2, x3
  404694:	mov	x1, x3
  404698:	add	x0, x0, #0xeb0
  40469c:	bl	403ed8 <printf@plt+0x29b8>
  4046a0:	add	x0, x22, #0x60
  4046a4:	mov	w19, #0x11a                 	// #282
  4046a8:	bl	4039f8 <printf@plt+0x24d8>
  4046ac:	mov	w0, w19
  4046b0:	ldp	x19, x20, [sp, #16]
  4046b4:	ldp	x21, x22, [sp, #32]
  4046b8:	ldp	x23, x24, [sp, #48]
  4046bc:	ldp	x25, x26, [sp, #64]
  4046c0:	ldp	x29, x30, [sp], #112
  4046c4:	ret
  4046c8:	cbz	w23, 4046a0 <printf@plt+0x3180>
  4046cc:	ldr	w0, [x21, #8]
  4046d0:	subs	w20, w0, #0x1
  4046d4:	b.mi	404740 <printf@plt+0x3220>  // b.first
  4046d8:	ldr	x0, [x21]
  4046dc:	mov	w23, #0x0                   	// #0
  4046e0:	strb	w19, [x0, w20, sxtw]
  4046e4:	b	404628 <printf@plt+0x3108>
  4046e8:	mov	x0, x21
  4046ec:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  4046f0:	ldr	w0, [x21, #8]
  4046f4:	b	404658 <printf@plt+0x3138>
  4046f8:	ldrsw	x0, [x22, #88]
  4046fc:	mov	w1, w19
  404700:	add	x0, x22, x0, lsl #4
  404704:	bl	412068 <_ZdlPvm@@Base+0xc60>
  404708:	ldr	w0, [x22, #88]
  40470c:	add	w0, w0, #0x1
  404710:	negs	w1, w0
  404714:	and	w0, w0, #0x3
  404718:	and	w1, w1, #0x3
  40471c:	csneg	w0, w0, w1, mi  // mi = first
  404720:	str	w0, [x22, #88]
  404724:	mov	w0, w19
  404728:	ldp	x19, x20, [sp, #16]
  40472c:	ldp	x21, x22, [sp, #32]
  404730:	ldp	x23, x24, [sp, #48]
  404734:	ldp	x25, x26, [sp, #64]
  404738:	ldp	x29, x30, [sp], #112
  40473c:	ret
  404740:	mov	x1, x24
  404744:	mov	w0, #0x62                  	// #98
  404748:	bl	40fa08 <printf@plt+0xe4e8>
  40474c:	b	4046d8 <printf@plt+0x31b8>
  404750:	cbz	w25, 404534 <printf@plt+0x3014>
  404754:	cmp	w19, #0x9
  404758:	b.eq	404900 <printf@plt+0x33e0>  // b.none
  40475c:	b.le	4047a4 <printf@plt+0x3284>
  404760:	cmp	w19, #0xa
  404764:	b.eq	40456c <printf@plt+0x304c>  // b.none
  404768:	cmp	w19, #0x22
  40476c:	b.ne	4047a4 <printf@plt+0x3284>  // b.any
  404770:	bl	4036c8 <printf@plt+0x21a8>
  404774:	ldp	w1, w0, [x27, #8]
  404778:	cmp	w1, w0
  40477c:	b.ge	404984 <printf@plt+0x3464>  // b.tcont
  404780:	ldr	x2, [x27]
  404784:	add	w3, w1, #0x1
  404788:	ldr	x0, [x22, #80]
  40478c:	str	w3, [x27, #8]
  404790:	mov	w3, #0x22                  	// #34
  404794:	strb	w3, [x2, w1, sxtw]
  404798:	cbz	x0, 40485c <printf@plt+0x333c>
  40479c:	mov	w25, #0x0                   	// #0
  4047a0:	b	404504 <printf@plt+0x2fe4>
  4047a4:	bl	4036c8 <printf@plt+0x21a8>
  4047a8:	ldp	w0, w1, [x27, #8]
  4047ac:	cmp	w0, w1
  4047b0:	b.ge	404974 <printf@plt+0x3454>  // b.tcont
  4047b4:	ldr	x1, [x27]
  4047b8:	add	w2, w0, #0x1
  4047bc:	str	w2, [x27, #8]
  4047c0:	mov	w2, #0x5c                  	// #92
  4047c4:	and	w19, w19, #0xff
  4047c8:	strb	w2, [x1, w0, sxtw]
  4047cc:	ldp	w1, w0, [x27, #8]
  4047d0:	cmp	w1, w0
  4047d4:	b.lt	404844 <printf@plt+0x3324>  // b.tstop
  4047d8:	mov	x0, x27
  4047dc:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  4047e0:	ldr	w1, [x27, #8]
  4047e4:	b	404844 <printf@plt+0x3324>
  4047e8:	ldp	w1, w0, [x27, #8]
  4047ec:	cmp	w1, w0
  4047f0:	b.ge	404994 <printf@plt+0x3474>  // b.tcont
  4047f4:	ldr	x2, [x27]
  4047f8:	add	w0, w1, #0x1
  4047fc:	str	w0, [x27, #8]
  404800:	add	x0, x22, #0x40
  404804:	strb	wzr, [x2, w1, sxtw]
  404808:	ldr	x1, [x27]
  40480c:	bl	403078 <printf@plt+0x1b58>
  404810:	mov	x19, x0
  404814:	cbz	x0, 404820 <printf@plt+0x3300>
  404818:	ldrb	w0, [x0]
  40481c:	cbnz	w0, 404958 <printf@plt+0x3438>
  404820:	ldr	w1, [x27, #8]
  404824:	mov	x0, x27
  404828:	mov	w19, #0x28                  	// #40
  40482c:	sub	w1, w1, #0x1
  404830:	bl	412558 <_ZdlPvm@@Base+0x1150>
  404834:	bl	4036c8 <printf@plt+0x21a8>
  404838:	ldp	w1, w0, [x27, #8]
  40483c:	cmp	w1, w0
  404840:	b.ge	4047d8 <printf@plt+0x32b8>  // b.tcont
  404844:	ldr	x2, [x27]
  404848:	add	w3, w1, #0x1
  40484c:	ldr	x0, [x22, #80]
  404850:	str	w3, [x27, #8]
  404854:	strb	w19, [x2, w1, sxtw]
  404858:	cbnz	x0, 40479c <printf@plt+0x327c>
  40485c:	ldr	x27, [sp, #80]
  404860:	add	x19, x22, #0x60
  404864:	ldr	w1, [x22, #104]
  404868:	cbz	w1, 4043ec <printf@plt+0x2ecc>
  40486c:	b	404598 <printf@plt+0x3078>
  404870:	mov	x0, x25
  404874:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  404878:	ldr	w1, [x22, #104]
  40487c:	b	4044dc <printf@plt+0x2fbc>
  404880:	b.gt	4048a4 <printf@plt+0x3384>
  404884:	add	w1, w19, #0x1
  404888:	cmp	w1, #0x23
  40488c:	b.hi	40489c <printf@plt+0x337c>  // b.pmore
  404890:	lsl	x1, x26, x1
  404894:	tst	x1, x21
  404898:	b.ne	40485c <printf@plt+0x333c>  // b.any
  40489c:	and	w19, w19, #0xff
  4048a0:	b	404834 <printf@plt+0x3314>
  4048a4:	cmp	w19, #0x7b
  4048a8:	b.eq	40485c <printf@plt+0x333c>  // b.none
  4048ac:	b.le	4048c4 <printf@plt+0x33a4>
  4048b0:	sub	w0, w19, #0x7d
  4048b4:	cmp	w0, #0x1
  4048b8:	b.hi	40489c <printf@plt+0x337c>  // b.pmore
  4048bc:	ldr	x27, [sp, #80]
  4048c0:	b	404860 <printf@plt+0x3340>
  4048c4:	cmp	w19, #0x5e
  4048c8:	b.ne	40489c <printf@plt+0x337c>  // b.any
  4048cc:	ldr	x27, [sp, #80]
  4048d0:	b	404860 <printf@plt+0x3340>
  4048d4:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  4048d8:	add	x3, x3, #0x1f8
  4048dc:	mov	x2, x3
  4048e0:	mov	x1, x3
  4048e4:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  4048e8:	add	x0, x0, #0xec0
  4048ec:	bl	403ed8 <printf@plt+0x29b8>
  4048f0:	mov	w19, #0x11a                 	// #282
  4048f4:	add	x0, x22, #0x60
  4048f8:	bl	4039f8 <printf@plt+0x24d8>
  4048fc:	b	4046ac <printf@plt+0x318c>
  404900:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  404904:	add	x3, x3, #0x1f8
  404908:	mov	x2, x3
  40490c:	mov	x1, x3
  404910:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  404914:	add	x0, x0, #0xf10
  404918:	bl	403ed8 <printf@plt+0x29b8>
  40491c:	ldr	x27, [sp, #80]
  404920:	b	40458c <printf@plt+0x306c>
  404924:	ldr	x27, [sp, #80]
  404928:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  40492c:	add	x3, x3, #0x1f8
  404930:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  404934:	mov	x2, x3
  404938:	mov	x1, x3
  40493c:	add	x0, x0, #0xf38
  404940:	bl	403ed8 <printf@plt+0x29b8>
  404944:	b	40458c <printf@plt+0x306c>
  404948:	mov	x0, x19
  40494c:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  404950:	ldr	w1, [x22, #104]
  404954:	b	4045a8 <printf@plt+0x3088>
  404958:	ldrb	w0, [x19, #1]
  40495c:	cbnz	w0, 404820 <printf@plt+0x3300>
  404960:	bl	4036c8 <printf@plt+0x21a8>
  404964:	ldr	x0, [x19, #8]
  404968:	bl	404200 <printf@plt+0x2ce0>
  40496c:	ldr	x27, [sp, #80]
  404970:	b	4043ec <printf@plt+0x2ecc>
  404974:	mov	x0, x27
  404978:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  40497c:	ldr	w0, [x27, #8]
  404980:	b	4047b4 <printf@plt+0x3294>
  404984:	mov	x0, x27
  404988:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  40498c:	ldr	w1, [x27, #8]
  404990:	b	404780 <printf@plt+0x3260>
  404994:	mov	x0, x27
  404998:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  40499c:	ldr	w1, [x27, #8]
  4049a0:	b	4047f4 <printf@plt+0x32d4>
  4049a4:	ldrsw	x0, [x22, #88]
  4049a8:	add	x0, x22, x0, lsl #4
  4049ac:	add	x1, x22, #0x60
  4049b0:	bl	411f60 <_ZdlPvm@@Base+0xb58>
  4049b4:	ldr	w0, [x22, #88]
  4049b8:	mov	w19, #0x119                 	// #281
  4049bc:	b	40470c <printf@plt+0x31ec>
  4049c0:	ldrsw	x0, [x22, #88]
  4049c4:	cmp	w23, #0x1
  4049c8:	add	x0, x22, x0, lsl #4
  4049cc:	b.ne	4049ac <printf@plt+0x348c>  // b.any
  4049d0:	mov	x1, x25
  4049d4:	bl	411f60 <_ZdlPvm@@Base+0xb58>
  4049d8:	ldr	w0, [x22, #88]
  4049dc:	ldr	w19, [x19, #8]
  4049e0:	b	40470c <printf@plt+0x31ec>
  4049e4:	mov	x19, x0
  4049e8:	add	x0, sp, #0x60
  4049ec:	str	x27, [sp, #80]
  4049f0:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  4049f4:	mov	x0, x19
  4049f8:	bl	4014b0 <_Unwind_Resume@plt>
  4049fc:	mov	x1, #0x20                  	// #32
  404a00:	mov	x19, x0
  404a04:	mov	x0, x25
  404a08:	str	x27, [sp, #80]
  404a0c:	bl	411408 <_ZdlPvm@@Base>
  404a10:	mov	x0, x19
  404a14:	bl	4014b0 <_Unwind_Resume@plt>
  404a18:	stp	x29, x30, [sp, #-64]!
  404a1c:	mov	w0, #0x2                   	// #2
  404a20:	mov	x29, sp
  404a24:	bl	4043b0 <printf@plt+0x2e90>
  404a28:	sub	w0, w0, #0x119
  404a2c:	cmp	w0, #0x1
  404a30:	b.hi	404ac8 <printf@plt+0x35a8>  // b.pmore
  404a34:	stp	x19, x20, [sp, #16]
  404a38:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x1298>
  404a3c:	add	x19, x19, #0xdb0
  404a40:	add	x20, x19, #0x60
  404a44:	ldp	w1, w0, [x19, #104]
  404a48:	str	x21, [sp, #32]
  404a4c:	cmp	w1, w0
  404a50:	b.ge	404ab8 <printf@plt+0x3598>  // b.tcont
  404a54:	ldr	x0, [x19, #96]
  404a58:	add	w2, w1, #0x1
  404a5c:	str	w2, [x19, #104]
  404a60:	strb	wzr, [x0, w1, sxtw]
  404a64:	bl	401400 <__errno_location@plt>
  404a68:	ldr	x21, [x19, #96]
  404a6c:	str	wzr, [x0]
  404a70:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1bf8>
  404a74:	add	x1, x1, #0xd30
  404a78:	mov	x0, x21
  404a7c:	bl	401410 <fopen@plt>
  404a80:	mov	x20, x0
  404a84:	cbz	x0, 404aec <printf@plt+0x35cc>
  404a88:	mov	x0, #0x40                  	// #64
  404a8c:	bl	4113a0 <_Znwm@@Base>
  404a90:	ldr	x3, [x19, #80]
  404a94:	mov	x1, x20
  404a98:	mov	x2, x21
  404a9c:	mov	x20, x0
  404aa0:	bl	403470 <printf@plt+0x1f50>
  404aa4:	ldr	x21, [sp, #32]
  404aa8:	str	x20, [x19, #80]
  404aac:	ldp	x19, x20, [sp, #16]
  404ab0:	ldp	x29, x30, [sp], #64
  404ab4:	ret
  404ab8:	mov	x0, x20
  404abc:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  404ac0:	ldr	w1, [x19, #104]
  404ac4:	b	404a54 <printf@plt+0x3534>
  404ac8:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  404acc:	add	x3, x3, #0x1f8
  404ad0:	mov	x2, x3
  404ad4:	mov	x1, x3
  404ad8:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  404adc:	add	x0, x0, #0xf58
  404ae0:	bl	403ed8 <printf@plt+0x29b8>
  404ae4:	ldp	x29, x30, [sp], #64
  404ae8:	ret
  404aec:	mov	x1, x21
  404af0:	add	x0, sp, #0x30
  404af4:	bl	40fd70 <printf@plt+0xe850>
  404af8:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  404afc:	add	x3, x3, #0x1f8
  404b00:	add	x1, sp, #0x30
  404b04:	mov	x2, x3
  404b08:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  404b0c:	add	x0, x0, #0xf78
  404b10:	bl	403ed8 <printf@plt+0x29b8>
  404b14:	ldp	x19, x20, [sp, #16]
  404b18:	ldr	x21, [sp, #32]
  404b1c:	ldp	x29, x30, [sp], #64
  404b20:	ret
  404b24:	mov	x1, #0x40                  	// #64
  404b28:	mov	x19, x0
  404b2c:	mov	x0, x20
  404b30:	bl	411408 <_ZdlPvm@@Base>
  404b34:	mov	x0, x19
  404b38:	bl	4014b0 <_Unwind_Resume@plt>
  404b3c:	nop
  404b40:	stp	x29, x30, [sp, #-16]!
  404b44:	mov	w0, #0x0                   	// #0
  404b48:	mov	x29, sp
  404b4c:	bl	4043b0 <printf@plt+0x2e90>
  404b50:	cmp	w0, #0x119
  404b54:	b.eq	404b78 <printf@plt+0x3658>  // b.none
  404b58:	ldp	x29, x30, [sp], #16
  404b5c:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  404b60:	add	x3, x3, #0x1f8
  404b64:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  404b68:	mov	x2, x3
  404b6c:	mov	x1, x3
  404b70:	add	x0, x0, #0xf98
  404b74:	b	403ed8 <printf@plt+0x29b8>
  404b78:	ldp	x29, x30, [sp], #16
  404b7c:	b	403bf8 <printf@plt+0x26d8>
  404b80:	stp	x29, x30, [sp, #-64]!
  404b84:	mov	x29, sp
  404b88:	stp	x21, x22, [sp, #32]
  404b8c:	mov	w22, w0
  404b90:	mov	w0, #0x0                   	// #0
  404b94:	bl	4043b0 <printf@plt+0x2e90>
  404b98:	cmp	w0, #0x119
  404b9c:	b.ne	404c64 <printf@plt+0x3744>  // b.any
  404ba0:	stp	x19, x20, [sp, #16]
  404ba4:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x1298>
  404ba8:	add	x19, x19, #0xdb0
  404bac:	str	x23, [sp, #48]
  404bb0:	add	x20, x19, #0x60
  404bb4:	ldp	w1, w0, [x19, #104]
  404bb8:	cmp	w1, w0
  404bbc:	b.ge	404c54 <printf@plt+0x3734>  // b.tcont
  404bc0:	ldr	x2, [x19, #96]
  404bc4:	add	w0, w1, #0x1
  404bc8:	str	w0, [x19, #104]
  404bcc:	add	x21, x19, #0x40
  404bd0:	mov	x0, x21
  404bd4:	strb	wzr, [x2, w1, sxtw]
  404bd8:	ldr	x23, [x19, #96]
  404bdc:	mov	x1, x23
  404be0:	bl	403078 <printf@plt+0x1b58>
  404be4:	mov	x20, x0
  404be8:	cbz	x0, 404ca8 <printf@plt+0x3788>
  404bec:	ldrb	w0, [x0]
  404bf0:	cbnz	w0, 404c88 <printf@plt+0x3768>
  404bf4:	bl	403bf8 <printf@plt+0x26d8>
  404bf8:	add	x21, x19, #0x60
  404bfc:	ldp	w1, w0, [x19, #104]
  404c00:	cmp	w1, w0
  404c04:	b.ge	404c44 <printf@plt+0x3724>  // b.tcont
  404c08:	ldr	x2, [x19, #96]
  404c0c:	add	w0, w1, #0x1
  404c10:	str	w0, [x19, #104]
  404c14:	mov	w0, #0x1                   	// #1
  404c18:	strb	wzr, [x2, w1, sxtw]
  404c1c:	strb	w0, [x20]
  404c20:	ldr	x0, [x19, #96]
  404c24:	bl	412858 <_ZdlPvm@@Base+0x1450>
  404c28:	strb	w22, [x20, #1]
  404c2c:	ldp	x21, x22, [sp, #32]
  404c30:	ldr	x23, [sp, #48]
  404c34:	str	x0, [x20, #8]
  404c38:	ldp	x19, x20, [sp, #16]
  404c3c:	ldp	x29, x30, [sp], #64
  404c40:	ret
  404c44:	mov	x0, x21
  404c48:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  404c4c:	ldr	w1, [x19, #104]
  404c50:	b	404c08 <printf@plt+0x36e8>
  404c54:	mov	x0, x20
  404c58:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  404c5c:	ldr	w1, [x19, #104]
  404c60:	b	404bc0 <printf@plt+0x36a0>
  404c64:	ldp	x21, x22, [sp, #32]
  404c68:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  404c6c:	ldp	x29, x30, [sp], #64
  404c70:	add	x3, x3, #0x1f8
  404c74:	mov	x2, x3
  404c78:	mov	x1, x3
  404c7c:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  404c80:	add	x0, x0, #0xf98
  404c84:	b	403ed8 <printf@plt+0x29b8>
  404c88:	ldr	x0, [x20, #8]
  404c8c:	add	x21, x19, #0x60
  404c90:	bl	4012f0 <free@plt>
  404c94:	bl	403bf8 <printf@plt+0x26d8>
  404c98:	ldp	w1, w0, [x19, #104]
  404c9c:	cmp	w1, w0
  404ca0:	b.lt	404c08 <printf@plt+0x36e8>  // b.tstop
  404ca4:	b	404c44 <printf@plt+0x3724>
  404ca8:	mov	x0, #0x18                  	// #24
  404cac:	bl	401250 <_Znam@plt>
  404cb0:	mov	x20, x0
  404cb4:	mov	x2, x0
  404cb8:	mov	x3, #0x1                   	// #1
  404cbc:	mov	x1, x23
  404cc0:	mov	x0, x21
  404cc4:	add	x21, x19, #0x60
  404cc8:	str	x3, [x20], #8
  404ccc:	strh	w3, [x2, #8]
  404cd0:	mov	x2, x20
  404cd4:	str	xzr, [x20, #8]
  404cd8:	bl	402de8 <printf@plt+0x18c8>
  404cdc:	bl	403bf8 <printf@plt+0x26d8>
  404ce0:	ldp	w1, w0, [x19, #104]
  404ce4:	cmp	w1, w0
  404ce8:	b.lt	404c08 <printf@plt+0x36e8>  // b.tstop
  404cec:	b	404c44 <printf@plt+0x3724>
  404cf0:	stp	x29, x30, [sp, #-32]!
  404cf4:	mov	w0, #0x0                   	// #0
  404cf8:	mov	x29, sp
  404cfc:	bl	4043b0 <printf@plt+0x2e90>
  404d00:	cmp	w0, #0x119
  404d04:	b.ne	404d5c <printf@plt+0x383c>  // b.any
  404d08:	stp	x19, x20, [sp, #16]
  404d0c:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x1298>
  404d10:	add	x19, x19, #0xdb0
  404d14:	add	x20, x19, #0x60
  404d18:	ldp	w1, w0, [x19, #104]
  404d1c:	cmp	w1, w0
  404d20:	b.ge	404d4c <printf@plt+0x382c>  // b.tcont
  404d24:	ldr	x3, [x19, #96]
  404d28:	add	w0, w1, #0x1
  404d2c:	str	w0, [x19, #104]
  404d30:	add	x0, x19, #0x40
  404d34:	mov	x2, #0x0                   	// #0
  404d38:	strb	wzr, [x3, w1, sxtw]
  404d3c:	ldr	x1, [x19, #96]
  404d40:	ldp	x19, x20, [sp, #16]
  404d44:	ldp	x29, x30, [sp], #32
  404d48:	b	402de8 <printf@plt+0x18c8>
  404d4c:	mov	x0, x20
  404d50:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  404d54:	ldr	w1, [x19, #104]
  404d58:	b	404d24 <printf@plt+0x3804>
  404d5c:	ldp	x29, x30, [sp], #32
  404d60:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  404d64:	add	x3, x3, #0x1f8
  404d68:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  404d6c:	mov	x2, x3
  404d70:	mov	x1, x3
  404d74:	add	x0, x0, #0xfa8
  404d78:	b	403ed8 <printf@plt+0x29b8>
  404d7c:	nop
  404d80:	stp	x29, x30, [sp, #-48]!
  404d84:	mov	w0, #0x2                   	// #2
  404d88:	mov	x29, sp
  404d8c:	bl	4043b0 <printf@plt+0x2e90>
  404d90:	sub	w0, w0, #0x119
  404d94:	cmp	w0, #0x1
  404d98:	b.hi	404e40 <printf@plt+0x3920>  // b.pmore
  404d9c:	stp	x19, x20, [sp, #16]
  404da0:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x1298>
  404da4:	add	x19, x19, #0xdb0
  404da8:	add	x20, x19, #0x60
  404dac:	ldp	w1, w0, [x19, #104]
  404db0:	cmp	w1, w0
  404db4:	b.ge	404e14 <printf@plt+0x38f4>  // b.tcont
  404db8:	ldr	x0, [x19, #96]
  404dbc:	add	w2, w1, #0x1
  404dc0:	str	w2, [x19, #104]
  404dc4:	strb	wzr, [x0, w1, sxtw]
  404dc8:	ldr	x0, [x19, #96]
  404dcc:	bl	405e90 <printf@plt+0x4970>
  404dd0:	cbz	w0, 404de0 <printf@plt+0x38c0>
  404dd4:	ldp	x19, x20, [sp, #16]
  404dd8:	ldp	x29, x30, [sp], #48
  404ddc:	ret
  404de0:	ldr	x1, [x19, #96]
  404de4:	add	x0, sp, #0x20
  404de8:	bl	40fd70 <printf@plt+0xe850>
  404dec:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  404df0:	add	x3, x3, #0x1f8
  404df4:	add	x1, sp, #0x20
  404df8:	mov	x2, x3
  404dfc:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  404e00:	add	x0, x0, #0xb70
  404e04:	bl	403ed8 <printf@plt+0x29b8>
  404e08:	ldp	x19, x20, [sp, #16]
  404e0c:	ldp	x29, x30, [sp], #48
  404e10:	ret
  404e14:	mov	x0, x20
  404e18:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  404e1c:	ldr	w1, [x19, #104]
  404e20:	ldr	x0, [x19, #96]
  404e24:	add	w2, w1, #0x1
  404e28:	str	w2, [x19, #104]
  404e2c:	strb	wzr, [x0, w1, sxtw]
  404e30:	ldr	x0, [x19, #96]
  404e34:	bl	405e90 <printf@plt+0x4970>
  404e38:	cbnz	w0, 404dd4 <printf@plt+0x38b4>
  404e3c:	b	404de0 <printf@plt+0x38c0>
  404e40:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  404e44:	add	x3, x3, #0x1f8
  404e48:	mov	x2, x3
  404e4c:	mov	x1, x3
  404e50:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  404e54:	add	x0, x0, #0xfc0
  404e58:	bl	403ed8 <printf@plt+0x29b8>
  404e5c:	ldp	x29, x30, [sp], #48
  404e60:	ret
  404e64:	nop
  404e68:	stp	x29, x30, [sp, #-32]!
  404e6c:	mov	w0, #0x2                   	// #2
  404e70:	mov	x29, sp
  404e74:	bl	4043b0 <printf@plt+0x2e90>
  404e78:	sub	w0, w0, #0x119
  404e7c:	cmp	w0, #0x1
  404e80:	b.hi	404eec <printf@plt+0x39cc>  // b.pmore
  404e84:	stp	x19, x20, [sp, #16]
  404e88:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x1298>
  404e8c:	add	x19, x19, #0xdb0
  404e90:	add	x20, x19, #0x60
  404e94:	ldp	w1, w0, [x19, #104]
  404e98:	cmp	w1, w0
  404e9c:	b.ge	404ec0 <printf@plt+0x39a0>  // b.tcont
  404ea0:	ldr	x0, [x19, #96]
  404ea4:	add	w2, w1, #0x1
  404ea8:	str	w2, [x19, #104]
  404eac:	strb	wzr, [x0, w1, sxtw]
  404eb0:	ldr	x0, [x19, #96]
  404eb4:	ldp	x19, x20, [sp, #16]
  404eb8:	ldp	x29, x30, [sp], #32
  404ebc:	b	405ff0 <printf@plt+0x4ad0>
  404ec0:	mov	x0, x20
  404ec4:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  404ec8:	ldr	w1, [x19, #104]
  404ecc:	ldr	x0, [x19, #96]
  404ed0:	add	w2, w1, #0x1
  404ed4:	str	w2, [x19, #104]
  404ed8:	strb	wzr, [x0, w1, sxtw]
  404edc:	ldr	x0, [x19, #96]
  404ee0:	ldp	x19, x20, [sp, #16]
  404ee4:	ldp	x29, x30, [sp], #32
  404ee8:	b	405ff0 <printf@plt+0x4ad0>
  404eec:	ldp	x29, x30, [sp], #32
  404ef0:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  404ef4:	add	x3, x3, #0x1f8
  404ef8:	adrp	x0, 412000 <_ZdlPvm@@Base+0xbf8>
  404efc:	mov	x2, x3
  404f00:	mov	x1, x3
  404f04:	add	x0, x0, #0xfe0
  404f08:	b	403ed8 <printf@plt+0x29b8>
  404f0c:	nop
  404f10:	stp	x29, x30, [sp, #-32]!
  404f14:	mov	w0, #0x2                   	// #2
  404f18:	mov	x29, sp
  404f1c:	bl	4043b0 <printf@plt+0x2e90>
  404f20:	sub	w0, w0, #0x119
  404f24:	cmp	w0, #0x1
  404f28:	b.hi	404f94 <printf@plt+0x3a74>  // b.pmore
  404f2c:	stp	x19, x20, [sp, #16]
  404f30:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x1298>
  404f34:	add	x19, x19, #0xdb0
  404f38:	add	x20, x19, #0x60
  404f3c:	ldp	w1, w0, [x19, #104]
  404f40:	cmp	w1, w0
  404f44:	b.ge	404f68 <printf@plt+0x3a48>  // b.tcont
  404f48:	ldr	x0, [x19, #96]
  404f4c:	add	w2, w1, #0x1
  404f50:	str	w2, [x19, #104]
  404f54:	strb	wzr, [x0, w1, sxtw]
  404f58:	ldr	x0, [x19, #96]
  404f5c:	ldp	x19, x20, [sp, #16]
  404f60:	ldp	x29, x30, [sp], #32
  404f64:	b	406030 <printf@plt+0x4b10>
  404f68:	mov	x0, x20
  404f6c:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  404f70:	ldr	w1, [x19, #104]
  404f74:	ldr	x0, [x19, #96]
  404f78:	add	w2, w1, #0x1
  404f7c:	str	w2, [x19, #104]
  404f80:	strb	wzr, [x0, w1, sxtw]
  404f84:	ldr	x0, [x19, #96]
  404f88:	ldp	x19, x20, [sp, #16]
  404f8c:	ldp	x29, x30, [sp], #32
  404f90:	b	406030 <printf@plt+0x4b10>
  404f94:	ldp	x29, x30, [sp], #32
  404f98:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  404f9c:	add	x3, x3, #0x1f8
  404fa0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  404fa4:	mov	x2, x3
  404fa8:	mov	x1, x3
  404fac:	add	x0, x0, #0x0
  404fb0:	b	403ed8 <printf@plt+0x29b8>
  404fb4:	nop
  404fb8:	stp	x29, x30, [sp, #-32]!
  404fbc:	mov	w0, #0x2                   	// #2
  404fc0:	mov	x29, sp
  404fc4:	bl	4043b0 <printf@plt+0x2e90>
  404fc8:	sub	w0, w0, #0x119
  404fcc:	cmp	w0, #0x1
  404fd0:	b.hi	40503c <printf@plt+0x3b1c>  // b.pmore
  404fd4:	stp	x19, x20, [sp, #16]
  404fd8:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x1298>
  404fdc:	add	x19, x19, #0xdb0
  404fe0:	add	x20, x19, #0x60
  404fe4:	ldp	w1, w0, [x19, #104]
  404fe8:	cmp	w1, w0
  404fec:	b.ge	405010 <printf@plt+0x3af0>  // b.tcont
  404ff0:	ldr	x0, [x19, #96]
  404ff4:	add	w2, w1, #0x1
  404ff8:	str	w2, [x19, #104]
  404ffc:	strb	wzr, [x0, w1, sxtw]
  405000:	ldr	x0, [x19, #96]
  405004:	ldp	x19, x20, [sp, #16]
  405008:	ldp	x29, x30, [sp], #32
  40500c:	b	406070 <printf@plt+0x4b50>
  405010:	mov	x0, x20
  405014:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  405018:	ldr	w1, [x19, #104]
  40501c:	ldr	x0, [x19, #96]
  405020:	add	w2, w1, #0x1
  405024:	str	w2, [x19, #104]
  405028:	strb	wzr, [x0, w1, sxtw]
  40502c:	ldr	x0, [x19, #96]
  405030:	ldp	x19, x20, [sp, #16]
  405034:	ldp	x29, x30, [sp], #32
  405038:	b	406070 <printf@plt+0x4b50>
  40503c:	ldp	x29, x30, [sp], #32
  405040:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  405044:	add	x3, x3, #0x1f8
  405048:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  40504c:	mov	x2, x3
  405050:	mov	x1, x3
  405054:	add	x0, x0, #0x20
  405058:	b	403ed8 <printf@plt+0x29b8>
  40505c:	nop
  405060:	stp	x29, x30, [sp, #-64]!
  405064:	mov	w0, #0x2                   	// #2
  405068:	mov	x29, sp
  40506c:	bl	4043b0 <printf@plt+0x2e90>
  405070:	sub	w0, w0, #0x119
  405074:	cmp	w0, #0x1
  405078:	b.hi	4050ec <printf@plt+0x3bcc>  // b.pmore
  40507c:	stp	x19, x20, [sp, #16]
  405080:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x1298>
  405084:	add	x19, x19, #0xdb0
  405088:	add	x20, x19, #0x60
  40508c:	ldp	w3, w0, [x19, #104]
  405090:	cmp	w0, w3
  405094:	b.le	4050dc <printf@plt+0x3bbc>
  405098:	ldr	x0, [x19, #96]
  40509c:	add	w1, w3, #0x1
  4050a0:	str	w1, [x19, #104]
  4050a4:	mov	w2, #0xa                   	// #10
  4050a8:	add	x1, sp, #0x28
  4050ac:	strb	wzr, [x0, w3, sxtw]
  4050b0:	ldr	x0, [x19, #96]
  4050b4:	bl	4012e0 <strtol@plt>
  4050b8:	cbnz	x0, 4050cc <printf@plt+0x3bac>
  4050bc:	ldr	x1, [sp, #40]
  4050c0:	ldr	x2, [x19, #96]
  4050c4:	cmp	x1, x2
  4050c8:	b.eq	405110 <printf@plt+0x3bf0>  // b.none
  4050cc:	bl	405e70 <printf@plt+0x4950>
  4050d0:	ldp	x19, x20, [sp, #16]
  4050d4:	ldp	x29, x30, [sp], #64
  4050d8:	ret
  4050dc:	mov	x0, x20
  4050e0:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  4050e4:	ldr	w3, [x19, #104]
  4050e8:	b	405098 <printf@plt+0x3b78>
  4050ec:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  4050f0:	add	x3, x3, #0x1f8
  4050f4:	mov	x2, x3
  4050f8:	mov	x1, x3
  4050fc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  405100:	add	x0, x0, #0x40
  405104:	bl	403ed8 <printf@plt+0x29b8>
  405108:	ldp	x29, x30, [sp], #64
  40510c:	ret
  405110:	add	x0, sp, #0x30
  405114:	bl	40fd70 <printf@plt+0xe850>
  405118:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  40511c:	add	x3, x3, #0x1f8
  405120:	add	x1, sp, #0x30
  405124:	mov	x2, x3
  405128:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  40512c:	add	x0, x0, #0x60
  405130:	bl	403ed8 <printf@plt+0x29b8>
  405134:	ldp	x19, x20, [sp, #16]
  405138:	b	4050d4 <printf@plt+0x3bb4>
  40513c:	nop
  405140:	stp	x29, x30, [sp, #-48]!
  405144:	mov	w0, #0x0                   	// #0
  405148:	mov	x29, sp
  40514c:	bl	4043b0 <printf@plt+0x2e90>
  405150:	cmp	w0, #0x119
  405154:	b.ne	4051c4 <printf@plt+0x3ca4>  // b.any
  405158:	stp	x19, x20, [sp, #16]
  40515c:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x1298>
  405160:	add	x19, x19, #0xdb0
  405164:	add	x20, x19, #0x60
  405168:	ldp	w1, w0, [x19, #104]
  40516c:	cmp	w1, w0
  405170:	b.ge	4051b4 <printf@plt+0x3c94>  // b.tcont
  405174:	add	x20, x19, #0x60
  405178:	add	w3, w1, #0x1
  40517c:	ldr	x2, [x19, #96]
  405180:	add	x0, x19, #0x40
  405184:	str	w3, [x20, #8]
  405188:	strb	wzr, [x2, w1, sxtw]
  40518c:	ldr	x1, [x19, #96]
  405190:	bl	403078 <printf@plt+0x1b58>
  405194:	cbz	x0, 4051a8 <printf@plt+0x3c88>
  405198:	ldrb	w1, [x0]
  40519c:	cbz	w1, 4051a8 <printf@plt+0x3c88>
  4051a0:	ldrb	w0, [x0, #1]
  4051a4:	cbz	w0, 4051e4 <printf@plt+0x3cc4>
  4051a8:	ldp	x19, x20, [sp, #16]
  4051ac:	ldp	x29, x30, [sp], #48
  4051b0:	b	403bf8 <printf@plt+0x26d8>
  4051b4:	mov	x0, x20
  4051b8:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  4051bc:	ldr	w1, [x19, #104]
  4051c0:	b	405174 <printf@plt+0x3c54>
  4051c4:	ldp	x29, x30, [sp], #48
  4051c8:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  4051cc:	add	x3, x3, #0x1f8
  4051d0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  4051d4:	mov	x2, x3
  4051d8:	mov	x1, x3
  4051dc:	add	x0, x0, #0x88
  4051e0:	b	403ed8 <printf@plt+0x29b8>
  4051e4:	str	x21, [sp, #32]
  4051e8:	bl	403bf8 <printf@plt+0x26d8>
  4051ec:	ldp	w1, w0, [x20, #8]
  4051f0:	cmp	w1, w0
  4051f4:	b.ge	405248 <printf@plt+0x3d28>  // b.tcont
  4051f8:	ldr	x2, [x19, #96]
  4051fc:	add	w0, w1, #0x1
  405200:	str	w0, [x19, #104]
  405204:	mov	x0, #0x20                  	// #32
  405208:	strb	wzr, [x2, w1, sxtw]
  40520c:	ldr	x21, [x19, #96]
  405210:	bl	4113a0 <_Znwm@@Base>
  405214:	mov	x20, x0
  405218:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2bf8>
  40521c:	ldr	x2, [x19, #80]
  405220:	add	x1, x1, #0x28
  405224:	stp	x1, x2, [x20]
  405228:	mov	x0, x21
  40522c:	bl	412858 <_ZdlPvm@@Base+0x1450>
  405230:	ldr	x21, [sp, #32]
  405234:	stp	x0, x0, [x20, #16]
  405238:	str	x20, [x19, #80]
  40523c:	ldp	x19, x20, [sp, #16]
  405240:	ldp	x29, x30, [sp], #48
  405244:	ret
  405248:	mov	x0, x20
  40524c:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  405250:	ldr	w1, [x20, #8]
  405254:	b	4051f8 <printf@plt+0x3cd8>
  405258:	mov	x1, #0x20                  	// #32
  40525c:	mov	x19, x0
  405260:	mov	x0, x20
  405264:	bl	411408 <_ZdlPvm@@Base>
  405268:	mov	x0, x19
  40526c:	bl	4014b0 <_Unwind_Resume@plt>
  405270:	stp	x29, x30, [sp, #-48]!
  405274:	mov	x29, sp
  405278:	stp	x19, x20, [sp, #16]
  40527c:	bl	4036c8 <printf@plt+0x21a8>
  405280:	cmp	w0, #0x20
  405284:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  405288:	b.ne	405380 <printf@plt+0x3e60>  // b.any
  40528c:	nop
  405290:	bl	4036c8 <printf@plt+0x21a8>
  405294:	cmp	w0, #0x20
  405298:	mov	w19, w0
  40529c:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  4052a0:	b.eq	405290 <printf@plt+0x3d70>  // b.none
  4052a4:	cmn	w19, #0x1
  4052a8:	b.eq	405318 <printf@plt+0x3df8>  // b.none
  4052ac:	bl	4036c8 <printf@plt+0x21a8>
  4052b0:	mov	w20, w0
  4052b4:	cmn	w0, #0x1
  4052b8:	b.eq	405318 <printf@plt+0x3df8>  // b.none
  4052bc:	cmp	w19, #0x6f
  4052c0:	cset	w0, eq  // eq = none
  4052c4:	cmp	w20, #0x66
  4052c8:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  4052cc:	b.eq	40533c <printf@plt+0x3e1c>  // b.none
  4052d0:	str	x21, [sp, #32]
  4052d4:	adrp	x21, 435000 <stderr@@GLIBC_2.17+0x1298>
  4052d8:	add	x21, x21, #0xdb0
  4052dc:	ldr	x0, [x21, #80]
  4052e0:	cbz	x0, 4052f8 <printf@plt+0x3dd8>
  4052e4:	ldr	x1, [x0]
  4052e8:	ldr	x1, [x1, #24]
  4052ec:	blr	x1
  4052f0:	cmp	w0, #0x66
  4052f4:	b.eq	405388 <printf@plt+0x3e68>  // b.none
  4052f8:	ldr	x21, [sp, #32]
  4052fc:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405300:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405304:	strb	w19, [x1, #3456]
  405308:	strb	w20, [x0, #3472]
  40530c:	ldp	x19, x20, [sp, #16]
  405310:	ldp	x29, x30, [sp], #48
  405314:	ret
  405318:	ldp	x19, x20, [sp, #16]
  40531c:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  405320:	ldp	x29, x30, [sp], #48
  405324:	add	x3, x3, #0x1f8
  405328:	mov	x2, x3
  40532c:	mov	x1, x3
  405330:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  405334:	add	x0, x0, #0x98
  405338:	b	403ed8 <printf@plt+0x29b8>
  40533c:	cmp	w20, #0x6e
  405340:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  405344:	b.eq	4052fc <printf@plt+0x3ddc>  // b.none
  405348:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40534c:	ldr	w0, [x0, #3452]
  405350:	cbnz	w0, 4052fc <printf@plt+0x3ddc>
  405354:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x1298>
  405358:	add	x0, x0, #0xdb0
  40535c:	adrp	x2, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405360:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405364:	ldp	x19, x20, [sp, #16]
  405368:	ldrb	w3, [x0, #112]
  40536c:	ldrb	w0, [x0, #113]
  405370:	ldp	x29, x30, [sp], #48
  405374:	strb	w3, [x2, #3456]
  405378:	strb	w0, [x1, #3472]
  40537c:	ret
  405380:	mov	w19, w0
  405384:	b	4052a4 <printf@plt+0x3d84>
  405388:	bl	4036c8 <printf@plt+0x21a8>
  40538c:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405390:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405394:	ldrb	w3, [x1, #3456]
  405398:	ldrb	w2, [x0, #3472]
  40539c:	strb	wzr, [x1, #3456]
  4053a0:	strb	wzr, [x0, #3472]
  4053a4:	strb	w3, [x21, #112]
  4053a8:	strb	w2, [x21, #113]
  4053ac:	ldr	x21, [sp, #32]
  4053b0:	b	40530c <printf@plt+0x3dec>
  4053b4:	nop
  4053b8:	stp	x29, x30, [sp, #-48]!
  4053bc:	mov	w0, #0x2                   	// #2
  4053c0:	mov	x29, sp
  4053c4:	bl	4043b0 <printf@plt+0x2e90>
  4053c8:	sub	w0, w0, #0x119
  4053cc:	cmp	w0, #0x1
  4053d0:	b.hi	40547c <printf@plt+0x3f5c>  // b.pmore
  4053d4:	stp	x19, x20, [sp, #16]
  4053d8:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x1298>
  4053dc:	add	x19, x19, #0xdb0
  4053e0:	add	x20, x19, #0x60
  4053e4:	ldp	w2, w0, [x19, #104]
  4053e8:	cmp	w0, w2
  4053ec:	b.le	40546c <printf@plt+0x3f4c>
  4053f0:	add	x1, x19, #0x60
  4053f4:	add	w0, w2, #0x1
  4053f8:	ldr	x3, [x19, #96]
  4053fc:	str	w0, [x1, #8]
  405400:	add	x0, sp, #0x20
  405404:	strb	wzr, [x3, w2, sxtw]
  405408:	bl	411ee0 <_ZdlPvm@@Base+0xad8>
  40540c:	mov	w0, #0x0                   	// #0
  405410:	bl	4043b0 <printf@plt+0x2e90>
  405414:	sub	w0, w0, #0x119
  405418:	cmp	w0, #0x1
  40541c:	b.hi	4054ac <printf@plt+0x3f8c>  // b.pmore
  405420:	add	x0, x19, #0x60
  405424:	ldp	w1, w2, [x0, #8]
  405428:	cmp	w1, w2
  40542c:	b.ge	4054a0 <printf@plt+0x3f80>  // b.tcont
  405430:	ldr	x0, [x19, #96]
  405434:	add	w2, w1, #0x1
  405438:	str	w2, [x19, #104]
  40543c:	strb	wzr, [x0, w1, sxtw]
  405440:	ldr	x0, [x19, #96]
  405444:	ldr	x19, [sp, #32]
  405448:	bl	412858 <_ZdlPvm@@Base+0x1450>
  40544c:	mov	x1, x0
  405450:	mov	x0, x19
  405454:	bl	409e68 <printf@plt+0x8948>
  405458:	add	x0, sp, #0x20
  40545c:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  405460:	ldp	x19, x20, [sp, #16]
  405464:	ldp	x29, x30, [sp], #48
  405468:	ret
  40546c:	mov	x0, x20
  405470:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  405474:	ldr	w2, [x19, #104]
  405478:	b	4053f0 <printf@plt+0x3ed0>
  40547c:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  405480:	add	x3, x3, #0x1f8
  405484:	mov	x2, x3
  405488:	mov	x1, x3
  40548c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  405490:	add	x0, x0, #0xc8
  405494:	bl	403ed8 <printf@plt+0x29b8>
  405498:	ldp	x29, x30, [sp], #48
  40549c:	ret
  4054a0:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  4054a4:	ldr	w1, [x19, #104]
  4054a8:	b	405430 <printf@plt+0x3f10>
  4054ac:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  4054b0:	add	x3, x3, #0x1f8
  4054b4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  4054b8:	mov	x2, x3
  4054bc:	mov	x1, x3
  4054c0:	add	x0, x0, #0xc8
  4054c4:	bl	403ed8 <printf@plt+0x29b8>
  4054c8:	b	405458 <printf@plt+0x3f38>
  4054cc:	mov	x19, x0
  4054d0:	add	x0, sp, #0x20
  4054d4:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  4054d8:	mov	x0, x19
  4054dc:	bl	4014b0 <_Unwind_Resume@plt>
  4054e0:	stp	x29, x30, [sp, #-80]!
  4054e4:	mov	w0, #0x2                   	// #2
  4054e8:	mov	x29, sp
  4054ec:	bl	4043b0 <printf@plt+0x2e90>
  4054f0:	sub	w0, w0, #0x119
  4054f4:	cmp	w0, #0x1
  4054f8:	b.hi	40561c <printf@plt+0x40fc>  // b.pmore
  4054fc:	stp	x19, x20, [sp, #16]
  405500:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x1298>
  405504:	add	x19, x19, #0xdb0
  405508:	add	x20, x19, #0x60
  40550c:	ldp	w2, w0, [x19, #104]
  405510:	cmp	w2, w0
  405514:	b.ge	40560c <printf@plt+0x40ec>  // b.tcont
  405518:	add	x1, x19, #0x60
  40551c:	add	w0, w2, #0x1
  405520:	ldr	x3, [x19, #96]
  405524:	str	w0, [x1, #8]
  405528:	add	x0, sp, #0x30
  40552c:	strb	wzr, [x3, w2, sxtw]
  405530:	bl	411ee0 <_ZdlPvm@@Base+0xad8>
  405534:	mov	w0, #0x0                   	// #0
  405538:	bl	4043b0 <printf@plt+0x2e90>
  40553c:	sub	w0, w0, #0x119
  405540:	cmp	w0, #0x1
  405544:	b.hi	405668 <printf@plt+0x4148>  // b.pmore
  405548:	add	x0, x19, #0x60
  40554c:	ldp	w1, w2, [x0, #8]
  405550:	cmp	w1, w2
  405554:	b.ge	405640 <printf@plt+0x4120>  // b.tcont
  405558:	ldr	x2, [x19, #96]
  40555c:	add	w3, w1, #0x1
  405560:	str	w3, [x19, #104]
  405564:	strb	wzr, [x2, w1, sxtw]
  405568:	ldr	w0, [x19, #104]
  40556c:	cmp	w0, #0x0
  405570:	b.le	4055dc <printf@plt+0x40bc>
  405574:	ldr	x0, [x19, #96]
  405578:	add	x2, sp, #0x2c
  40557c:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  405580:	add	x1, x1, #0xb88
  405584:	bl	4013c0 <__isoc99_sscanf@plt>
  405588:	cmp	w0, #0x1
  40558c:	b.ne	4055b0 <printf@plt+0x4090>  // b.any
  405590:	ldr	w1, [sp, #44]
  405594:	ldr	x0, [sp, #48]
  405598:	bl	405da8 <printf@plt+0x4888>
  40559c:	add	x0, sp, #0x30
  4055a0:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  4055a4:	ldp	x19, x20, [sp, #16]
  4055a8:	ldp	x29, x30, [sp], #80
  4055ac:	ret
  4055b0:	ldr	x1, [x19, #96]
  4055b4:	add	x0, sp, #0x40
  4055b8:	bl	40fd70 <printf@plt+0xe850>
  4055bc:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  4055c0:	add	x3, x3, #0x1f8
  4055c4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  4055c8:	add	x1, sp, #0x40
  4055cc:	mov	x2, x3
  4055d0:	add	x0, x0, #0xe0
  4055d4:	bl	403ed8 <printf@plt+0x29b8>
  4055d8:	b	40559c <printf@plt+0x407c>
  4055dc:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  4055e0:	mov	w0, #0x62                  	// #98
  4055e4:	add	x1, x1, #0xa18
  4055e8:	bl	40fa08 <printf@plt+0xe4e8>
  4055ec:	ldr	x0, [x19, #96]
  4055f0:	add	x2, sp, #0x2c
  4055f4:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  4055f8:	add	x1, x1, #0xb88
  4055fc:	bl	4013c0 <__isoc99_sscanf@plt>
  405600:	cmp	w0, #0x1
  405604:	b.eq	405590 <printf@plt+0x4070>  // b.none
  405608:	b	4055b0 <printf@plt+0x4090>
  40560c:	mov	x0, x20
  405610:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  405614:	ldr	w2, [x19, #104]
  405618:	b	405518 <printf@plt+0x3ff8>
  40561c:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  405620:	add	x3, x3, #0x1f8
  405624:	mov	x2, x3
  405628:	mov	x1, x3
  40562c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  405630:	add	x0, x0, #0xd8
  405634:	bl	403ed8 <printf@plt+0x29b8>
  405638:	ldp	x29, x30, [sp], #80
  40563c:	ret
  405640:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  405644:	ldr	w1, [x19, #104]
  405648:	ldr	x2, [x19, #96]
  40564c:	add	w3, w1, #0x1
  405650:	str	w3, [x19, #104]
  405654:	strb	wzr, [x2, w1, sxtw]
  405658:	ldr	w0, [x19, #104]
  40565c:	cmp	w0, #0x0
  405660:	b.gt	405574 <printf@plt+0x4054>
  405664:	b	4055dc <printf@plt+0x40bc>
  405668:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  40566c:	add	x3, x3, #0x1f8
  405670:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  405674:	mov	x2, x3
  405678:	mov	x1, x3
  40567c:	add	x0, x0, #0xd8
  405680:	bl	403ed8 <printf@plt+0x29b8>
  405684:	b	40559c <printf@plt+0x407c>
  405688:	mov	x19, x0
  40568c:	add	x0, sp, #0x30
  405690:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  405694:	mov	x0, x19
  405698:	bl	4014b0 <_Unwind_Resume@plt>
  40569c:	nop
  4056a0:	stp	x29, x30, [sp, #-48]!
  4056a4:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x1298>
  4056a8:	mov	x29, sp
  4056ac:	stp	x19, x20, [sp, #16]
  4056b0:	add	x20, x0, #0xe64
  4056b4:	str	x21, [sp, #32]
  4056b8:	mov	w0, #0x1                   	// #1
  4056bc:	bl	4043b0 <printf@plt+0x2e90>
  4056c0:	mov	w19, w0
  4056c4:	cmp	w0, #0x134
  4056c8:	b.eq	405708 <printf@plt+0x41e8>  // b.none
  4056cc:	b.gt	405710 <printf@plt+0x41f0>
  4056d0:	cmp	w0, #0x130
  4056d4:	b.eq	4057f8 <printf@plt+0x42d8>  // b.none
  4056d8:	b.gt	405790 <printf@plt+0x4270>
  4056dc:	cmp	w0, #0x12e
  4056e0:	b.eq	405844 <printf@plt+0x4324>  // b.none
  4056e4:	b.le	405734 <printf@plt+0x4214>
  4056e8:	cmp	w0, #0x12f
  4056ec:	b.ne	405814 <printf@plt+0x42f4>  // b.any
  4056f0:	bl	404d80 <printf@plt+0x3860>
  4056f4:	mov	w0, #0x1                   	// #1
  4056f8:	bl	4043b0 <printf@plt+0x2e90>
  4056fc:	mov	w19, w0
  405700:	cmp	w0, #0x134
  405704:	b.ne	4056cc <printf@plt+0x41ac>  // b.any
  405708:	bl	404cf0 <printf@plt+0x37d0>
  40570c:	b	4056b8 <printf@plt+0x4198>
  405710:	cmp	w0, #0x138
  405714:	b.eq	405854 <printf@plt+0x4334>  // b.none
  405718:	b.le	4057cc <printf@plt+0x42ac>
  40571c:	cmp	w0, #0x13a
  405720:	b.eq	40584c <printf@plt+0x432c>  // b.none
  405724:	cmp	w0, #0x13b
  405728:	b.ne	4057ac <printf@plt+0x428c>  // b.any
  40572c:	bl	404fb8 <printf@plt+0x3a98>
  405730:	b	4056b8 <printf@plt+0x4198>
  405734:	cmp	w0, #0x11a
  405738:	b.gt	4057bc <printf@plt+0x429c>
  40573c:	cmp	w0, #0x118
  405740:	b.le	40577c <printf@plt+0x425c>
  405744:	adrp	x20, 435000 <stderr@@GLIBC_2.17+0x1298>
  405748:	add	x20, x20, #0xdb0
  40574c:	add	x21, x20, #0x60
  405750:	ldp	w1, w0, [x20, #104]
  405754:	cmp	w1, w0
  405758:	b.ge	40585c <printf@plt+0x433c>  // b.tcont
  40575c:	ldr	x0, [x20, #96]
  405760:	add	w2, w1, #0x1
  405764:	str	w2, [x20, #104]
  405768:	strb	wzr, [x0, w1, sxtw]
  40576c:	ldr	x0, [x20, #96]
  405770:	bl	412858 <_ZdlPvm@@Base+0x1450>
  405774:	adrp	x1, 436000 <stderr@@GLIBC_2.17+0x2298>
  405778:	str	x0, [x1, #1760]
  40577c:	mov	w0, w19
  405780:	ldp	x19, x20, [sp, #16]
  405784:	ldr	x21, [sp, #32]
  405788:	ldp	x29, x30, [sp], #48
  40578c:	ret
  405790:	cmp	w0, #0x132
  405794:	b.eq	40582c <printf@plt+0x430c>  // b.none
  405798:	cmp	w0, #0x133
  40579c:	b.ne	4057e4 <printf@plt+0x42c4>  // b.any
  4057a0:	mov	w0, #0x1                   	// #1
  4057a4:	bl	404b80 <printf@plt+0x3660>
  4057a8:	b	4056b8 <printf@plt+0x4198>
  4057ac:	cmp	w0, #0x139
  4057b0:	b.ne	40577c <printf@plt+0x425c>  // b.any
  4057b4:	bl	4054e0 <printf@plt+0x3fc0>
  4057b8:	b	4056b8 <printf@plt+0x4198>
  4057bc:	cmp	w0, #0x12d
  4057c0:	b.ne	40577c <printf@plt+0x425c>  // b.any
  4057c4:	bl	405060 <printf@plt+0x3b40>
  4057c8:	b	4056b8 <printf@plt+0x4198>
  4057cc:	cmp	w0, #0x136
  4057d0:	b.eq	40583c <printf@plt+0x431c>  // b.none
  4057d4:	cmp	w0, #0x137
  4057d8:	b.ne	405804 <printf@plt+0x42e4>  // b.any
  4057dc:	bl	405270 <printf@plt+0x3d50>
  4057e0:	b	4056b8 <printf@plt+0x4198>
  4057e4:	cmp	w0, #0x131
  4057e8:	b.ne	40588c <printf@plt+0x436c>  // b.any
  4057ec:	ldr	w0, [x20]
  4057f0:	cbz	w0, 405834 <printf@plt+0x4314>
  4057f4:	nop
  4057f8:	mov	w0, #0x0                   	// #0
  4057fc:	bl	404b80 <printf@plt+0x3660>
  405800:	b	4056b8 <printf@plt+0x4198>
  405804:	cmp	w0, #0x135
  405808:	b.ne	40577c <printf@plt+0x425c>  // b.any
  40580c:	bl	405140 <printf@plt+0x3c20>
  405810:	b	4056b8 <printf@plt+0x4198>
  405814:	mov	w19, #0x130                 	// #304
  405818:	mov	w0, w19
  40581c:	ldp	x19, x20, [sp, #16]
  405820:	ldr	x21, [sp, #32]
  405824:	ldp	x29, x30, [sp], #48
  405828:	ret
  40582c:	ldr	w0, [x20]
  405830:	cbz	w0, 4057f8 <printf@plt+0x42d8>
  405834:	bl	404b40 <printf@plt+0x3620>
  405838:	b	4056b8 <printf@plt+0x4198>
  40583c:	bl	404a18 <printf@plt+0x34f8>
  405840:	b	4056b8 <printf@plt+0x4198>
  405844:	bl	404e68 <printf@plt+0x3948>
  405848:	b	4056b8 <printf@plt+0x4198>
  40584c:	bl	404f10 <printf@plt+0x39f0>
  405850:	b	4056b8 <printf@plt+0x4198>
  405854:	bl	4053b8 <printf@plt+0x3e98>
  405858:	b	4056b8 <printf@plt+0x4198>
  40585c:	mov	x0, x21
  405860:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  405864:	ldr	w1, [x20, #104]
  405868:	ldr	x0, [x20, #96]
  40586c:	add	w2, w1, #0x1
  405870:	str	w2, [x20, #104]
  405874:	strb	wzr, [x0, w1, sxtw]
  405878:	ldr	x0, [x20, #96]
  40587c:	bl	412858 <_ZdlPvm@@Base+0x1450>
  405880:	adrp	x1, 436000 <stderr@@GLIBC_2.17+0x2298>
  405884:	str	x0, [x1, #1760]
  405888:	b	40577c <printf@plt+0x425c>
  40588c:	mov	w19, #0x132                 	// #306
  405890:	b	40577c <printf@plt+0x425c>
  405894:	nop
  405898:	stp	x29, x30, [sp, #-48]!
  40589c:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x1298>
  4058a0:	mov	x29, sp
  4058a4:	stp	x19, x20, [sp, #16]
  4058a8:	mov	x20, x0
  4058ac:	ldr	x19, [x1, #3584]
  4058b0:	cbnz	x19, 4058c0 <printf@plt+0x43a0>
  4058b4:	b	40590c <printf@plt+0x43ec>
  4058b8:	ldr	x19, [x19, #8]
  4058bc:	cbz	x19, 40590c <printf@plt+0x43ec>
  4058c0:	ldr	x3, [x19]
  4058c4:	add	x2, sp, #0x24
  4058c8:	add	x1, sp, #0x28
  4058cc:	mov	x0, x19
  4058d0:	ldr	x3, [x3, #32]
  4058d4:	blr	x3
  4058d8:	cbz	w0, 4058b8 <printf@plt+0x4398>
  4058dc:	ldr	w1, [sp, #36]
  4058e0:	adrp	x5, 437000 <stderr@@GLIBC_2.17+0x3298>
  4058e4:	add	x5, x5, #0x1f8
  4058e8:	mov	x2, x20
  4058ec:	ldr	x0, [sp, #40]
  4058f0:	mov	x4, x5
  4058f4:	mov	x3, x5
  4058f8:	bl	410258 <printf@plt+0xed38>
  4058fc:	bl	403848 <printf@plt+0x2328>
  405900:	ldp	x19, x20, [sp, #16]
  405904:	ldp	x29, x30, [sp], #48
  405908:	ret
  40590c:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  405910:	add	x3, x3, #0x1f8
  405914:	mov	x0, x20
  405918:	mov	x2, x3
  40591c:	mov	x1, x3
  405920:	bl	4101c8 <printf@plt+0xeca8>
  405924:	bl	403848 <printf@plt+0x2328>
  405928:	ldp	x19, x20, [sp, #16]
  40592c:	ldp	x29, x30, [sp], #48
  405930:	ret
  405934:	nop
  405938:	ret
  40593c:	nop
  405940:	ret
  405944:	nop
  405948:	ret
  40594c:	nop
  405950:	ret
  405954:	nop
  405958:	ldr	x0, [x0, #16]
  40595c:	ldr	x2, [x0]
  405960:	ldr	x2, [x2, #112]
  405964:	mov	x16, x2
  405968:	br	x16
  40596c:	nop
  405970:	mov	w0, #0x0                   	// #0
  405974:	ret
  405978:	mov	w0, #0x1                   	// #1
  40597c:	ret
  405980:	stp	x29, x30, [sp, #-32]!
  405984:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2bf8>
  405988:	mov	x29, sp
  40598c:	str	x19, [sp, #16]
  405990:	mov	x19, x0
  405994:	add	x0, x1, #0xd30
  405998:	ldr	w1, [x19, #12]
  40599c:	bl	401520 <printf@plt>
  4059a0:	ldr	w1, [x19, #12]
  4059a4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  4059a8:	add	x0, x0, #0xd40
  4059ac:	bl	401520 <printf@plt>
  4059b0:	ldr	w1, [x19, #12]
  4059b4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  4059b8:	add	x0, x0, #0xd50
  4059bc:	bl	401520 <printf@plt>
  4059c0:	mov	w0, #0x0                   	// #0
  4059c4:	ldr	x19, [sp, #16]
  4059c8:	ldp	x29, x30, [sp], #32
  4059cc:	ret
  4059d0:	mov	x1, x0
  4059d4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  4059d8:	add	x0, x0, #0xd60
  4059dc:	ldr	w1, [x1, #12]
  4059e0:	b	401520 <printf@plt>
  4059e4:	nop
  4059e8:	mov	x1, x0
  4059ec:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  4059f0:	add	x0, x0, #0xd70
  4059f4:	ldr	w1, [x1, #12]
  4059f8:	b	401520 <printf@plt>
  4059fc:	nop
  405a00:	stp	x29, x30, [sp, #-32]!
  405a04:	mov	x29, sp
  405a08:	stp	x19, x20, [sp, #16]
  405a0c:	mov	x19, x0
  405a10:	ldr	x0, [x0, #16]
  405a14:	ldr	x2, [x0]
  405a18:	ldr	x2, [x2, #24]
  405a1c:	blr	x2
  405a20:	mov	w20, w0
  405a24:	ldr	x2, [x19, #16]
  405a28:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  405a2c:	ldr	w1, [x19, #12]
  405a30:	add	x0, x0, #0xd80
  405a34:	ldr	w2, [x2, #12]
  405a38:	bl	401520 <printf@plt>
  405a3c:	ldr	x2, [x19, #16]
  405a40:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  405a44:	ldr	w1, [x19, #12]
  405a48:	add	x0, x0, #0xd98
  405a4c:	ldr	w2, [x2, #12]
  405a50:	bl	401520 <printf@plt>
  405a54:	ldr	x2, [x19, #16]
  405a58:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  405a5c:	ldr	w1, [x19, #12]
  405a60:	add	x0, x0, #0xdb0
  405a64:	ldr	w2, [x2, #12]
  405a68:	bl	401520 <printf@plt>
  405a6c:	mov	w0, w20
  405a70:	ldp	x19, x20, [sp, #16]
  405a74:	ldp	x29, x30, [sp], #32
  405a78:	ret
  405a7c:	nop
  405a80:	stp	x29, x30, [sp, #-32]!
  405a84:	mov	x29, sp
  405a88:	str	x19, [sp, #16]
  405a8c:	mov	x19, x0
  405a90:	ldr	x0, [x0, #16]
  405a94:	ldr	x1, [x0]
  405a98:	ldr	x1, [x1, #32]
  405a9c:	blr	x1
  405aa0:	ldr	x2, [x19, #16]
  405aa4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  405aa8:	ldr	w1, [x19, #12]
  405aac:	add	x0, x0, #0xdc8
  405ab0:	ldr	x19, [sp, #16]
  405ab4:	ldp	x29, x30, [sp], #32
  405ab8:	ldr	w2, [x2, #12]
  405abc:	b	401520 <printf@plt>
  405ac0:	stp	x29, x30, [sp, #-32]!
  405ac4:	mov	x29, sp
  405ac8:	str	x19, [sp, #16]
  405acc:	mov	x19, x0
  405ad0:	ldr	x0, [x0, #16]
  405ad4:	ldr	x1, [x0]
  405ad8:	ldr	x1, [x1, #40]
  405adc:	blr	x1
  405ae0:	ldr	x2, [x19, #16]
  405ae4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  405ae8:	ldr	w1, [x19, #12]
  405aec:	add	x0, x0, #0xde0
  405af0:	ldr	x19, [sp, #16]
  405af4:	ldp	x29, x30, [sp], #32
  405af8:	ldr	w2, [x2, #12]
  405afc:	b	401520 <printf@plt>
  405b00:	stp	x29, x30, [sp, #-32]!
  405b04:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2bf8>
  405b08:	mov	x29, sp
  405b0c:	str	x19, [sp, #16]
  405b10:	mov	x19, x0
  405b14:	add	x0, x1, #0xdf8
  405b18:	ldr	w1, [x19, #12]
  405b1c:	bl	401520 <printf@plt>
  405b20:	ldr	x1, [x19]
  405b24:	mov	x0, x19
  405b28:	ldr	x1, [x1, #48]
  405b2c:	blr	x1
  405b30:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  405b34:	add	x0, x0, #0xe10
  405b38:	bl	401280 <puts@plt>
  405b3c:	ldr	w1, [x19, #12]
  405b40:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  405b44:	add	x0, x0, #0xe18
  405b48:	bl	401520 <printf@plt>
  405b4c:	ldr	w1, [x19, #12]
  405b50:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  405b54:	add	x0, x0, #0xe30
  405b58:	bl	401520 <printf@plt>
  405b5c:	ldr	w1, [x19, #12]
  405b60:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  405b64:	add	x0, x0, #0xe48
  405b68:	bl	401520 <printf@plt>
  405b6c:	ldr	w1, [x19, #12]
  405b70:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  405b74:	add	x0, x0, #0xe60
  405b78:	bl	401520 <printf@plt>
  405b7c:	mov	w0, #0x0                   	// #0
  405b80:	ldr	x19, [sp, #16]
  405b84:	ldp	x29, x30, [sp], #32
  405b88:	ret
  405b8c:	nop
  405b90:	ldr	w0, [x0, #16]
  405b94:	cbz	w0, 405b9c <printf@plt+0x467c>
  405b98:	ret
  405b9c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  405ba0:	add	x0, x0, #0xe78
  405ba4:	b	401520 <printf@plt>
  405ba8:	ldr	x0, [x0, #16]
  405bac:	b	4012f0 <free@plt>
  405bb0:	stp	x29, x30, [sp, #-32]!
  405bb4:	mov	x29, sp
  405bb8:	str	x19, [sp, #16]
  405bbc:	mov	x19, x0
  405bc0:	ldr	x0, [x0, #16]
  405bc4:	bl	4012f0 <free@plt>
  405bc8:	mov	x0, x19
  405bcc:	mov	x1, #0x18                  	// #24
  405bd0:	ldr	x19, [sp, #16]
  405bd4:	ldp	x29, x30, [sp], #32
  405bd8:	b	411408 <_ZdlPvm@@Base>
  405bdc:	nop
  405be0:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405be4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  405be8:	mov	x2, #0x5                   	// #5
  405bec:	add	x0, x0, #0xe80
  405bf0:	ldr	x3, [x1, #3432]
  405bf4:	mov	x1, #0x1                   	// #1
  405bf8:	b	4014a0 <fwrite@plt>
  405bfc:	nop
  405c00:	mov	x3, x0
  405c04:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405c08:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3bf8>
  405c0c:	add	x2, x2, #0x2f0
  405c10:	ldr	x0, [x0, #3432]
  405c14:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2bf8>
  405c18:	ldr	x3, [x3, #16]
  405c1c:	add	x1, x1, #0xe88
  405c20:	cmp	x3, #0x0
  405c24:	csel	x2, x2, x3, eq  // eq = none
  405c28:	b	4012a0 <fprintf@plt>
  405c2c:	nop
  405c30:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405c34:	mov	w0, #0x5e                  	// #94
  405c38:	ldr	x1, [x1, #3432]
  405c3c:	b	4013a0 <fputc@plt>
  405c40:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405c44:	mov	w0, #0x7e                  	// #126
  405c48:	ldr	x1, [x1, #3432]
  405c4c:	b	4013a0 <fputc@plt>
  405c50:	cmp	w1, #0x0
  405c54:	b.gt	405c5c <printf@plt+0x473c>
  405c58:	ret
  405c5c:	stp	x29, x30, [sp, #-32]!
  405c60:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  405c64:	add	x3, x3, #0x1f8
  405c68:	mov	x29, sp
  405c6c:	str	x19, [sp, #16]
  405c70:	mov	x19, x0
  405c74:	mov	x2, x3
  405c78:	mov	x1, x3
  405c7c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  405c80:	add	x0, x0, #0xe90
  405c84:	bl	4101c8 <printf@plt+0xeca8>
  405c88:	mov	w0, #0x1                   	// #1
  405c8c:	str	w0, [x19, #16]
  405c90:	ldr	x19, [sp, #16]
  405c94:	ldp	x29, x30, [sp], #32
  405c98:	ret
  405c9c:	nop
  405ca0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405ca4:	ldr	w0, [x0, #3448]
  405ca8:	cbz	w0, 405cb8 <printf@plt+0x4798>
  405cac:	cmp	w0, #0x1
  405cb0:	b.eq	405ccc <printf@plt+0x47ac>  // b.none
  405cb4:	ret
  405cb8:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  405cbc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  405cc0:	add	x0, x0, #0xeb8
  405cc4:	ldr	w1, [x1, #392]
  405cc8:	b	401520 <printf@plt>
  405ccc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  405cd0:	add	x0, x0, #0xec0
  405cd4:	b	401520 <printf@plt>
  405cd8:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405cdc:	ldr	w0, [x0, #3448]
  405ce0:	cbz	w0, 405cf0 <printf@plt+0x47d0>
  405ce4:	cmp	w0, #0x1
  405ce8:	b.eq	405d04 <printf@plt+0x47e4>  // b.none
  405cec:	ret
  405cf0:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  405cf4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  405cf8:	add	x0, x0, #0xeb8
  405cfc:	ldr	w1, [x1, #396]
  405d00:	b	401520 <printf@plt>
  405d04:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  405d08:	add	x0, x0, #0xed8
  405d0c:	b	401520 <printf@plt>
  405d10:	stp	x29, x30, [sp, #-32]!
  405d14:	mov	x29, sp
  405d18:	stp	x19, x20, [sp, #16]
  405d1c:	mov	x19, x0
  405d20:	ldr	x0, [x0, #16]
  405d24:	cbz	x0, 405d3c <printf@plt+0x481c>
  405d28:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405d2c:	ldr	w1, [x1, #3448]
  405d30:	cbz	w1, 405d48 <printf@plt+0x4828>
  405d34:	cmp	w1, #0x1
  405d38:	b.eq	405d5c <printf@plt+0x483c>  // b.none
  405d3c:	ldp	x19, x20, [sp, #16]
  405d40:	ldp	x29, x30, [sp], #32
  405d44:	ret
  405d48:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405d4c:	ldp	x19, x20, [sp, #16]
  405d50:	ldp	x29, x30, [sp], #32
  405d54:	ldr	x1, [x1, #3424]
  405d58:	b	401260 <fputs@plt>
  405d5c:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405d60:	mov	x2, #0x7                   	// #7
  405d64:	mov	x1, #0x1                   	// #1
  405d68:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  405d6c:	ldr	x3, [x20, #3424]
  405d70:	add	x0, x0, #0xef8
  405d74:	bl	4014a0 <fwrite@plt>
  405d78:	ldr	x1, [x20, #3424]
  405d7c:	ldr	x0, [x19, #16]
  405d80:	bl	401260 <fputs@plt>
  405d84:	ldr	x3, [x20, #3424]
  405d88:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  405d8c:	ldp	x19, x20, [sp, #16]
  405d90:	add	x0, x0, #0xf00
  405d94:	ldp	x29, x30, [sp], #32
  405d98:	mov	x2, #0x8                   	// #8
  405d9c:	mov	x1, #0x1                   	// #1
  405da0:	b	4014a0 <fwrite@plt>
  405da4:	nop
  405da8:	stp	x29, x30, [sp, #-80]!
  405dac:	mov	x29, sp
  405db0:	stp	x19, x20, [sp, #16]
  405db4:	adrp	x20, 432000 <_Znam@GLIBCXX_3.4>
  405db8:	stp	x21, x22, [sp, #32]
  405dbc:	add	x22, x20, #0x188
  405dc0:	mov	x21, x0
  405dc4:	ldr	x0, [x22, #8]
  405dc8:	cbz	x0, 405e1c <printf@plt+0x48fc>
  405dcc:	add	x19, x22, #0x8
  405dd0:	mov	w20, #0x0                   	// #0
  405dd4:	str	x23, [sp, #48]
  405dd8:	mov	w23, w1
  405ddc:	b	405dec <printf@plt+0x48cc>
  405de0:	ldr	x0, [x19, #16]!
  405de4:	add	w20, w20, #0x1
  405de8:	cbz	x0, 405e18 <printf@plt+0x48f8>
  405dec:	mov	x1, x21
  405df0:	bl	401430 <strcmp@plt>
  405df4:	cbnz	w0, 405de0 <printf@plt+0x48c0>
  405df8:	add	x20, x22, w20, sxtw #4
  405dfc:	ldp	x21, x22, [sp, #32]
  405e00:	ldr	x0, [x20, #16]
  405e04:	ldp	x19, x20, [sp, #16]
  405e08:	str	w23, [x0]
  405e0c:	ldr	x23, [sp, #48]
  405e10:	ldp	x29, x30, [sp], #80
  405e14:	ret
  405e18:	ldr	x23, [sp, #48]
  405e1c:	mov	x1, x21
  405e20:	add	x0, sp, #0x40
  405e24:	bl	40fd70 <printf@plt+0xe850>
  405e28:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  405e2c:	add	x3, x3, #0x1f8
  405e30:	add	x1, sp, #0x40
  405e34:	mov	x2, x3
  405e38:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  405e3c:	add	x0, x0, #0xf10
  405e40:	bl	4101c8 <printf@plt+0xeca8>
  405e44:	ldp	x19, x20, [sp, #16]
  405e48:	ldp	x21, x22, [sp, #32]
  405e4c:	ldp	x29, x30, [sp], #80
  405e50:	ret
  405e54:	nop
  405e58:	cmp	w0, #0x1
  405e5c:	sub	w1, w0, #0x2
  405e60:	csel	w0, w1, w0, gt
  405e64:	ret
  405e68:	and	w0, w0, #0xfffffffe
  405e6c:	ret
  405e70:	tbnz	w0, #31, 405e80 <printf@plt+0x4960>
  405e74:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  405e78:	str	w0, [x1, #1028]
  405e7c:	ret
  405e80:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  405e84:	neg	w0, w0
  405e88:	str	w0, [x1, #1024]
  405e8c:	ret
  405e90:	stp	x29, x30, [sp, #-48]!
  405e94:	mov	w3, #0xfd                  	// #253
  405e98:	mov	w2, #0xa                   	// #10
  405e9c:	mov	x29, sp
  405ea0:	stp	x19, x20, [sp, #16]
  405ea4:	mov	x19, x0
  405ea8:	add	x1, sp, #0x28
  405eac:	ldrb	w0, [x0]
  405eb0:	sub	w0, w0, #0x2b
  405eb4:	tst	w0, w3
  405eb8:	cinc	x20, x19, eq  // eq = none
  405ebc:	mov	x0, x20
  405ec0:	bl	4012e0 <strtol@plt>
  405ec4:	cmp	x0, #0x0
  405ec8:	b.le	405ee8 <printf@plt+0x49c8>
  405ecc:	ldr	x2, [sp, #40]
  405ed0:	mov	x1, x0
  405ed4:	mov	x0, #0x7fffffff            	// #2147483647
  405ed8:	ldrb	w2, [x2]
  405edc:	cmp	w2, #0x0
  405ee0:	ccmp	x1, x0, #0x0, eq  // eq = none
  405ee4:	b.le	405ef8 <printf@plt+0x49d8>
  405ee8:	mov	w0, #0x0                   	// #0
  405eec:	ldp	x19, x20, [sp, #16]
  405ef0:	ldp	x29, x30, [sp], #48
  405ef4:	ret
  405ef8:	cmp	x20, x19
  405efc:	b.ls	405f48 <printf@plt+0x4a28>  // b.plast
  405f00:	adrp	x3, 435000 <stderr@@GLIBC_2.17+0x1298>
  405f04:	ldr	w0, [x3, #3632]
  405f08:	sxtw	x2, w0
  405f0c:	cbnz	w0, 405f20 <printf@plt+0x4a00>
  405f10:	mov	x2, #0xa                   	// #10
  405f14:	mov	w0, w2
  405f18:	mov	w4, #0xa                   	// #10
  405f1c:	str	w4, [x3, #3632]
  405f20:	ldrb	w4, [x19]
  405f24:	cmp	w4, #0x2b
  405f28:	b.eq	405f60 <printf@plt+0x4a40>  // b.none
  405f2c:	sub	x2, x2, x1
  405f30:	cmp	x2, #0x0
  405f34:	b.le	405ee8 <printf@plt+0x49c8>
  405f38:	sub	w1, w0, w1
  405f3c:	mov	w0, #0x1                   	// #1
  405f40:	str	w1, [x3, #3632]
  405f44:	b	405eec <printf@plt+0x49cc>
  405f48:	adrp	x2, 435000 <stderr@@GLIBC_2.17+0x1298>
  405f4c:	mov	w0, #0x1                   	// #1
  405f50:	ldp	x19, x20, [sp, #16]
  405f54:	str	w1, [x2, #3632]
  405f58:	ldp	x29, x30, [sp], #48
  405f5c:	ret
  405f60:	mov	x4, #0x7fffffff            	// #2147483647
  405f64:	sub	x4, x4, x1
  405f68:	cmp	x2, x4
  405f6c:	b.gt	405ee8 <printf@plt+0x49c8>
  405f70:	add	w1, w0, w1
  405f74:	mov	w0, #0x1                   	// #1
  405f78:	str	w1, [x3, #3632]
  405f7c:	b	405eec <printf@plt+0x49cc>
  405f80:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  405f84:	str	w0, [x1, #1032]
  405f88:	ret
  405f8c:	nop
  405f90:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x1298>
  405f94:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  405f98:	add	x0, x0, #0xf30
  405f9c:	ldr	x1, [x1, #3640]
  405fa0:	cmp	x1, #0x0
  405fa4:	csel	x0, x0, x1, eq  // eq = none
  405fa8:	ret
  405fac:	nop
  405fb0:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x1298>
  405fb4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  405fb8:	add	x0, x0, #0xf38
  405fbc:	ldr	x1, [x1, #3648]
  405fc0:	cmp	x1, #0x0
  405fc4:	csel	x0, x0, x1, eq  // eq = none
  405fc8:	ret
  405fcc:	nop
  405fd0:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x1298>
  405fd4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  405fd8:	add	x0, x0, #0xf40
  405fdc:	ldr	x1, [x1, #3656]
  405fe0:	cmp	x1, #0x0
  405fe4:	csel	x0, x0, x1, eq  // eq = none
  405fe8:	ret
  405fec:	nop
  405ff0:	stp	x29, x30, [sp, #-32]!
  405ff4:	mov	x29, sp
  405ff8:	stp	x19, x20, [sp, #16]
  405ffc:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x1298>
  406000:	add	x19, x19, #0xe30
  406004:	mov	x20, x0
  406008:	ldr	x0, [x19, #8]
  40600c:	cbz	x0, 406014 <printf@plt+0x4af4>
  406010:	bl	4013f0 <_ZdaPv@plt>
  406014:	mov	x0, x20
  406018:	bl	412858 <_ZdlPvm@@Base+0x1450>
  40601c:	str	x0, [x19, #8]
  406020:	ldp	x19, x20, [sp, #16]
  406024:	ldp	x29, x30, [sp], #32
  406028:	ret
  40602c:	nop
  406030:	stp	x29, x30, [sp, #-32]!
  406034:	mov	x29, sp
  406038:	stp	x19, x20, [sp, #16]
  40603c:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x1298>
  406040:	add	x19, x19, #0xe30
  406044:	mov	x20, x0
  406048:	ldr	x0, [x19, #16]
  40604c:	cbz	x0, 406054 <printf@plt+0x4b34>
  406050:	bl	4013f0 <_ZdaPv@plt>
  406054:	mov	x0, x20
  406058:	bl	412858 <_ZdlPvm@@Base+0x1450>
  40605c:	str	x0, [x19, #16]
  406060:	ldp	x19, x20, [sp, #16]
  406064:	ldp	x29, x30, [sp], #32
  406068:	ret
  40606c:	nop
  406070:	stp	x29, x30, [sp, #-32]!
  406074:	mov	x29, sp
  406078:	stp	x19, x20, [sp, #16]
  40607c:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x1298>
  406080:	add	x19, x19, #0xe30
  406084:	mov	x20, x0
  406088:	ldr	x0, [x19, #24]
  40608c:	cbz	x0, 406094 <printf@plt+0x4b74>
  406090:	bl	4013f0 <_ZdaPv@plt>
  406094:	mov	x0, x20
  406098:	bl	412858 <_ZdlPvm@@Base+0x1450>
  40609c:	str	x0, [x19, #24]
  4060a0:	ldp	x19, x20, [sp, #16]
  4060a4:	ldp	x29, x30, [sp], #32
  4060a8:	ret
  4060ac:	nop
  4060b0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4060b4:	ldr	w0, [x0, #3448]
  4060b8:	cbz	w0, 4060c0 <printf@plt+0x4ba0>
  4060bc:	ret
  4060c0:	stp	x29, x30, [sp, #-16]!
  4060c4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  4060c8:	add	x0, x0, #0xf48
  4060cc:	mov	x29, sp
  4060d0:	bl	401280 <puts@plt>
  4060d4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  4060d8:	add	x0, x0, #0xf58
  4060dc:	bl	401280 <puts@plt>
  4060e0:	ldp	x29, x30, [sp], #16
  4060e4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  4060e8:	add	x0, x0, #0xf60
  4060ec:	b	401280 <puts@plt>
  4060f0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4060f4:	ldr	w0, [x0, #3448]
  4060f8:	cbz	w0, 406124 <printf@plt+0x4c04>
  4060fc:	cmp	w0, #0x1
  406100:	b.eq	406108 <printf@plt+0x4be8>  // b.none
  406104:	ret
  406108:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40610c:	ldr	w0, [x0, #3480]
  406110:	cbnz	w0, 406104 <printf@plt+0x4be4>
  406114:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406118:	mov	w0, #0xa                   	// #10
  40611c:	ldr	x1, [x1, #3424]
  406120:	b	4012b0 <putc@plt>
  406124:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  406128:	add	x0, x0, #0xf68
  40612c:	b	401280 <puts@plt>
  406130:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406134:	ldr	w0, [x0, #3448]
  406138:	cbz	w0, 406140 <printf@plt+0x4c20>
  40613c:	ret
  406140:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  406144:	add	x0, x0, #0xf70
  406148:	b	401280 <puts@plt>
  40614c:	nop
  406150:	stp	x29, x30, [sp, #-32]!
  406154:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406158:	mov	x29, sp
  40615c:	ldr	w1, [x1, #3448]
  406160:	str	x19, [sp, #16]
  406164:	mov	x19, x0
  406168:	cbz	w1, 406180 <printf@plt+0x4c60>
  40616c:	cmp	w1, #0x1
  406170:	b.eq	4061b0 <printf@plt+0x4c90>  // b.none
  406174:	ldr	x19, [sp, #16]
  406178:	ldp	x29, x30, [sp], #32
  40617c:	ret
  406180:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  406184:	add	x0, x0, #0xf80
  406188:	bl	401280 <puts@plt>
  40618c:	mov	x1, x19
  406190:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  406194:	add	x0, x0, #0xf88
  406198:	bl	401520 <printf@plt>
  40619c:	ldr	x19, [sp, #16]
  4061a0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  4061a4:	ldp	x29, x30, [sp], #32
  4061a8:	add	x0, x0, #0xf98
  4061ac:	b	401280 <puts@plt>
  4061b0:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4061b4:	ldr	x1, [x1, #3424]
  4061b8:	bl	401260 <fputs@plt>
  4061bc:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4061c0:	ldr	w0, [x0, #3480]
  4061c4:	cbz	w0, 406174 <printf@plt+0x4c54>
  4061c8:	ldrb	w0, [x19]
  4061cc:	cbz	w0, 406174 <printf@plt+0x4c54>
  4061d0:	ldr	x19, [sp, #16]
  4061d4:	mov	w0, #0xa                   	// #10
  4061d8:	ldp	x29, x30, [sp], #32
  4061dc:	b	401350 <putchar@plt>
  4061e0:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  4061e4:	str	w0, [x1, #1036]
  4061e8:	ret
  4061ec:	nop
  4061f0:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  4061f4:	add	x0, x0, #0x188
  4061f8:	ldr	w2, [x0, #644]
  4061fc:	tbz	w2, #31, 406208 <printf@plt+0x4ce8>
  406200:	mov	w2, #0x0                   	// #0
  406204:	str	wzr, [x0, #644]
  406208:	ldr	w1, [x0, #640]
  40620c:	tbnz	w1, #31, 40621c <printf@plt+0x4cfc>
  406210:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  406214:	add	x0, x0, #0xfa0
  406218:	b	401520 <printf@plt>
  40621c:	mov	w1, w2
  406220:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  406224:	add	x0, x0, #0xfb8
  406228:	b	401520 <printf@plt>
  40622c:	nop
  406230:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x1298>
  406234:	add	x1, x1, #0xe30
  406238:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3bf8>
  40623c:	add	x2, x2, #0x6a0
  406240:	str	x2, [x0]
  406244:	ldr	w3, [x1, #32]
  406248:	stp	wzr, w3, [x0, #8]
  40624c:	add	w4, w3, #0x1
  406250:	str	w4, [x1, #32]
  406254:	ret
  406258:	ret
  40625c:	nop
  406260:	mov	x1, #0x10                  	// #16
  406264:	b	411408 <_ZdlPvm@@Base>
  406268:	stp	x29, x30, [sp, #-32]!
  40626c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2bf8>
  406270:	mov	x29, sp
  406274:	stp	x19, x20, [sp, #16]
  406278:	adrp	x19, 432000 <_Znam@GLIBCXX_3.4>
  40627c:	add	x19, x19, #0x188
  406280:	mov	x20, x0
  406284:	add	x0, x1, #0xfd8
  406288:	bl	401280 <puts@plt>
  40628c:	ldr	w1, [x19, #636]
  406290:	cmp	w1, #0x0
  406294:	b.lt	4062d8 <printf@plt+0x4db8>  // b.tstop
  406298:	b.eq	4062a8 <printf@plt+0x4d88>  // b.none
  40629c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  4062a0:	add	x0, x0, #0xff0
  4062a4:	bl	401520 <printf@plt>
  4062a8:	ldr	w1, [x19, #632]
  4062ac:	cmp	w1, #0x0
  4062b0:	b.le	4062c0 <printf@plt+0x4da0>
  4062b4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4062b8:	add	x0, x0, #0x10
  4062bc:	bl	401520 <printf@plt>
  4062c0:	mov	w0, #0xffffffff            	// #-1
  4062c4:	str	w0, [x19, #632]
  4062c8:	str	w0, [x19, #636]
  4062cc:	ldp	x19, x20, [sp, #16]
  4062d0:	ldp	x29, x30, [sp], #32
  4062d4:	ret
  4062d8:	ldr	w1, [x19, #632]
  4062dc:	tbz	w1, #31, 4062ac <printf@plt+0x4d8c>
  4062e0:	ldr	w4, [x19, #648]
  4062e4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4062e8:	ldr	w3, [x20, #12]
  4062ec:	add	x0, x0, #0x30
  4062f0:	mov	w2, w4
  4062f4:	mov	w1, w3
  4062f8:	bl	401520 <printf@plt>
  4062fc:	ldr	w4, [x19, #652]
  406300:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406304:	ldr	w3, [x20, #12]
  406308:	add	x0, x0, #0x70
  40630c:	ldp	x19, x20, [sp, #16]
  406310:	mov	w2, w4
  406314:	ldp	x29, x30, [sp], #32
  406318:	mov	w1, w3
  40631c:	b	401520 <printf@plt>
  406320:	stp	x29, x30, [sp, #-64]!
  406324:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406328:	mov	x29, sp
  40632c:	stp	x19, x20, [sp, #16]
  406330:	mov	x19, x0
  406334:	ldr	w0, [x1, #3448]
  406338:	str	x21, [sp, #32]
  40633c:	cbz	w0, 4063b4 <printf@plt+0x4e94>
  406340:	adrp	x21, 435000 <stderr@@GLIBC_2.17+0x1298>
  406344:	cmp	w0, #0x1
  406348:	add	x21, x21, #0xe30
  40634c:	b.eq	406374 <printf@plt+0x4e54>  // b.none
  406350:	ldr	x1, [x19]
  406354:	mov	x0, x19
  406358:	ldr	x1, [x1, #16]
  40635c:	blr	x1
  406360:	str	wzr, [x21, #32]
  406364:	ldp	x19, x20, [sp, #16]
  406368:	ldr	x21, [sp, #32]
  40636c:	ldp	x29, x30, [sp], #64
  406370:	ret
  406374:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406378:	ldr	w0, [x0, #3480]
  40637c:	cbnz	w0, 40658c <printf@plt+0x506c>
  406380:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406384:	add	x0, x0, #0x338
  406388:	bl	401520 <printf@plt>
  40638c:	adrp	x21, 435000 <stderr@@GLIBC_2.17+0x1298>
  406390:	ldr	x1, [x19]
  406394:	mov	x0, x19
  406398:	add	x21, x21, #0xe30
  40639c:	ldr	x1, [x1, #48]
  4063a0:	blr	x1
  4063a4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4063a8:	add	x0, x0, #0x340
  4063ac:	bl	401520 <printf@plt>
  4063b0:	b	406350 <printf@plt+0x4e30>
  4063b4:	adrp	x20, 435000 <stderr@@GLIBC_2.17+0x1298>
  4063b8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4063bc:	add	x21, x20, #0xe30
  4063c0:	add	x0, x0, #0xa8
  4063c4:	bl	401280 <puts@plt>
  4063c8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4063cc:	add	x0, x0, #0xc0
  4063d0:	bl	401280 <puts@plt>
  4063d4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4063d8:	add	x0, x0, #0xc8
  4063dc:	bl	401280 <puts@plt>
  4063e0:	ldr	x2, [x21, #8]
  4063e4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2bf8>
  4063e8:	add	x1, x1, #0xf30
  4063ec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4063f0:	cmp	x2, #0x0
  4063f4:	add	x0, x0, #0xe0
  4063f8:	csel	x1, x1, x2, eq  // eq = none
  4063fc:	bl	401520 <printf@plt>
  406400:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406404:	add	x0, x0, #0xe8
  406408:	bl	401280 <puts@plt>
  40640c:	ldr	w2, [x20, #3632]
  406410:	cmp	w2, #0x0
  406414:	b.gt	406554 <printf@plt+0x5034>
  406418:	ldr	x2, [x19]
  40641c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2bf8>
  406420:	ldr	x0, [x21, #16]
  406424:	add	x1, x1, #0xf38
  406428:	ldr	x2, [x2, #112]
  40642c:	cmp	x0, #0x0
  406430:	csel	x0, x1, x0, eq  // eq = none
  406434:	str	x0, [x21, #40]
  406438:	mov	w1, #0x0                   	// #0
  40643c:	mov	x0, x19
  406440:	blr	x2
  406444:	ldr	x2, [x19]
  406448:	mov	w1, #0x3                   	// #3
  40644c:	mov	x0, x19
  406450:	ldr	x2, [x2, #24]
  406454:	blr	x2
  406458:	mov	w20, w0
  40645c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406460:	add	x0, x0, #0x100
  406464:	bl	401280 <puts@plt>
  406468:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40646c:	add	x0, x0, #0x110
  406470:	bl	401280 <puts@plt>
  406474:	mov	w1, w20
  406478:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40647c:	add	x0, x0, #0x120
  406480:	bl	401520 <printf@plt>
  406484:	cmp	w20, #0x1
  406488:	b.eq	4065c4 <printf@plt+0x50a4>  // b.none
  40648c:	cmp	w20, #0x2
  406490:	b.eq	4065e4 <printf@plt+0x50c4>  // b.none
  406494:	cbnz	w20, 40659c <printf@plt+0x507c>
  406498:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40649c:	add	x0, x0, #0x1a8
  4064a0:	bl	401280 <puts@plt>
  4064a4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4064a8:	add	x0, x0, #0x260
  4064ac:	bl	401520 <printf@plt>
  4064b0:	ldr	x2, [x21, #8]
  4064b4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2bf8>
  4064b8:	add	x1, x1, #0xf30
  4064bc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4064c0:	cmp	x2, #0x0
  4064c4:	add	x0, x0, #0x278
  4064c8:	csel	x1, x1, x2, eq  // eq = none
  4064cc:	bl	401520 <printf@plt>
  4064d0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4064d4:	add	x0, x0, #0x280
  4064d8:	bl	401520 <printf@plt>
  4064dc:	ldr	x2, [x19]
  4064e0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2bf8>
  4064e4:	ldr	x0, [x21, #16]
  4064e8:	add	x1, x1, #0xf38
  4064ec:	ldr	x2, [x2, #48]
  4064f0:	cmp	x0, #0x0
  4064f4:	csel	x0, x1, x0, eq  // eq = none
  4064f8:	str	x0, [x21, #40]
  4064fc:	mov	x0, x19
  406500:	blr	x2
  406504:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406508:	add	x0, x0, #0x298
  40650c:	bl	401280 <puts@plt>
  406510:	cmp	w20, #0x2
  406514:	b.eq	4065b0 <printf@plt+0x5090>  // b.none
  406518:	mov	x0, x19
  40651c:	bl	406268 <printf@plt+0x4d48>
  406520:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406524:	ldr	w0, [x0, #3464]
  406528:	cbnz	w0, 406350 <printf@plt+0x4e30>
  40652c:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  406530:	add	x1, x1, #0x188
  406534:	ldr	w3, [x19, #12]
  406538:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40653c:	add	x0, x0, #0x2f8
  406540:	ldr	w2, [x1, #648]
  406544:	ldr	w4, [x1, #652]
  406548:	mov	w1, w3
  40654c:	bl	401520 <printf@plt>
  406550:	b	406350 <printf@plt+0x4e30>
  406554:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  406558:	add	x1, x1, #0xb88
  40655c:	add	x0, sp, #0x30
  406560:	bl	401340 <sprintf@plt>
  406564:	add	x0, sp, #0x30
  406568:	bl	412858 <_ZdlPvm@@Base+0x1450>
  40656c:	mov	x20, x0
  406570:	mov	x0, #0x20                  	// #32
  406574:	bl	4113a0 <_Znwm@@Base>
  406578:	mov	x2, x19
  40657c:	mov	x1, x20
  406580:	mov	x19, x0
  406584:	bl	40c8f8 <printf@plt+0xb3d8>
  406588:	b	406418 <printf@plt+0x4ef8>
  40658c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406590:	add	x0, x0, #0x328
  406594:	bl	401520 <printf@plt>
  406598:	b	406380 <printf@plt+0x4e60>
  40659c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3bf8>
  4065a0:	mov	w0, #0x13e                 	// #318
  4065a4:	add	x1, x1, #0x190
  4065a8:	bl	40fa08 <printf@plt+0xe4e8>
  4065ac:	b	406498 <printf@plt+0x4f78>
  4065b0:	ldr	w1, [x19, #12]
  4065b4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4065b8:	add	x0, x0, #0x2a8
  4065bc:	bl	401520 <printf@plt>
  4065c0:	b	406518 <printf@plt+0x4ff8>
  4065c4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4065c8:	add	x0, x0, #0x130
  4065cc:	bl	401280 <puts@plt>
  4065d0:	ldr	w1, [x19, #12]
  4065d4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4065d8:	add	x0, x0, #0x148
  4065dc:	bl	401520 <printf@plt>
  4065e0:	b	406498 <printf@plt+0x4f78>
  4065e4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4065e8:	add	x0, x0, #0x160
  4065ec:	bl	401280 <puts@plt>
  4065f0:	b	406498 <printf@plt+0x4f78>
  4065f4:	mov	x1, #0x20                  	// #32
  4065f8:	mov	x20, x0
  4065fc:	mov	x0, x19
  406600:	bl	411408 <_ZdlPvm@@Base>
  406604:	mov	x0, x20
  406608:	bl	4014b0 <_Unwind_Resume@plt>
  40660c:	nop
  406610:	stp	x29, x30, [sp, #-32]!
  406614:	mov	x29, sp
  406618:	stp	x19, x20, [sp, #16]
  40661c:	mov	x19, x0
  406620:	mov	x20, x1
  406624:	mov	x0, #0x50                  	// #80
  406628:	bl	401250 <_Znam@plt>
  40662c:	mov	x2, x0
  406630:	add	x3, x0, #0x50
  406634:	str	x0, [x19, #8]
  406638:	str	xzr, [x2], #8
  40663c:	cmp	x2, x3
  406640:	b.ne	406638 <printf@plt+0x5118>  // b.any
  406644:	mov	w2, #0xa                   	// #10
  406648:	mov	w1, #0x1                   	// #1
  40664c:	str	x20, [x0]
  406650:	str	w2, [x19]
  406654:	str	w1, [x19, #16]
  406658:	ldp	x19, x20, [sp, #16]
  40665c:	ldp	x29, x30, [sp], #32
  406660:	ret
  406664:	nop
  406668:	stp	x29, x30, [sp, #-48]!
  40666c:	mov	x29, sp
  406670:	stp	x19, x20, [sp, #16]
  406674:	mov	x19, x0
  406678:	ldr	w0, [x0]
  40667c:	mov	x20, x1
  406680:	ldr	w2, [x19, #16]
  406684:	str	x21, [sp, #32]
  406688:	cmp	w2, w0
  40668c:	ldr	x21, [x19, #8]
  406690:	b.lt	4066d8 <printf@plt+0x51b8>  // b.tstop
  406694:	lsl	w0, w0, #1
  406698:	str	w0, [x19]
  40669c:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  4066a0:	cmp	x1, w0, sxtw
  4066a4:	sxtw	x0, w0
  4066a8:	b.cc	4066f4 <printf@plt+0x51d4>  // b.lo, b.ul, b.last
  4066ac:	lsl	x0, x0, #3
  4066b0:	bl	401250 <_Znam@plt>
  4066b4:	ldrsw	x2, [x19, #16]
  4066b8:	mov	x1, x21
  4066bc:	str	x0, [x19, #8]
  4066c0:	lsl	x2, x2, #3
  4066c4:	bl	401270 <memcpy@plt>
  4066c8:	mov	x0, x21
  4066cc:	bl	4013f0 <_ZdaPv@plt>
  4066d0:	ldr	w2, [x19, #16]
  4066d4:	ldr	x21, [x19, #8]
  4066d8:	add	w0, w2, #0x1
  4066dc:	str	w0, [x19, #16]
  4066e0:	str	x20, [x21, w2, sxtw #3]
  4066e4:	ldp	x19, x20, [sp, #16]
  4066e8:	ldr	x21, [sp, #32]
  4066ec:	ldp	x29, x30, [sp], #48
  4066f0:	ret
  4066f4:	bl	401420 <__cxa_throw_bad_array_new_length@plt>
  4066f8:	ldr	w3, [x0, #16]
  4066fc:	ldr	x2, [x0, #8]
  406700:	cmp	w3, #0x0
  406704:	b.le	40676c <printf@plt+0x524c>
  406708:	stp	x29, x30, [sp, #-32]!
  40670c:	mov	x29, sp
  406710:	stp	x19, x20, [sp, #16]
  406714:	mov	x20, x0
  406718:	mov	x19, #0x0                   	// #0
  40671c:	nop
  406720:	ldr	x1, [x2, x19, lsl #3]
  406724:	add	x19, x19, #0x1
  406728:	mov	x0, x1
  40672c:	cbz	x1, 406744 <printf@plt+0x5224>
  406730:	ldr	x1, [x1]
  406734:	ldr	x1, [x1, #16]
  406738:	blr	x1
  40673c:	ldr	w3, [x20, #16]
  406740:	ldr	x2, [x20, #8]
  406744:	cmp	w3, w19
  406748:	b.gt	406720 <printf@plt+0x5200>
  40674c:	cbz	x2, 406760 <printf@plt+0x5240>
  406750:	ldp	x19, x20, [sp, #16]
  406754:	mov	x0, x2
  406758:	ldp	x29, x30, [sp], #32
  40675c:	b	4013f0 <_ZdaPv@plt>
  406760:	ldp	x19, x20, [sp, #16]
  406764:	ldp	x29, x30, [sp], #32
  406768:	ret
  40676c:	cbz	x2, 406778 <printf@plt+0x5258>
  406770:	mov	x0, x2
  406774:	b	4013f0 <_ZdaPv@plt>
  406778:	ret
  40677c:	nop
  406780:	stp	x29, x30, [sp, #-48]!
  406784:	mov	x29, sp
  406788:	stp	x19, x20, [sp, #16]
  40678c:	mov	x20, x0
  406790:	ldr	w0, [x0, #16]
  406794:	cmp	w0, #0x0
  406798:	b.le	4067d4 <printf@plt+0x52b4>
  40679c:	str	x21, [sp, #32]
  4067a0:	mov	w21, w1
  4067a4:	mov	x19, #0x0                   	// #0
  4067a8:	ldr	x0, [x20, #8]
  4067ac:	mov	w1, w21
  4067b0:	ldr	x0, [x0, x19, lsl #3]
  4067b4:	add	x19, x19, #0x1
  4067b8:	ldr	x2, [x0]
  4067bc:	ldr	x2, [x2, #112]
  4067c0:	blr	x2
  4067c4:	ldr	w0, [x20, #16]
  4067c8:	cmp	w0, w19
  4067cc:	b.gt	4067a8 <printf@plt+0x5288>
  4067d0:	ldr	x21, [sp, #32]
  4067d4:	ldp	x19, x20, [sp, #16]
  4067d8:	ldp	x29, x30, [sp], #48
  4067dc:	ret
  4067e0:	adrp	x2, 435000 <stderr@@GLIBC_2.17+0x1298>
  4067e4:	add	x2, x2, #0xe30
  4067e8:	str	wzr, [x0, #8]
  4067ec:	adrp	x3, 415000 <_ZdlPvm@@Base+0x3bf8>
  4067f0:	add	x3, x3, #0x728
  4067f4:	str	x3, [x0]
  4067f8:	ldr	w4, [x2, #32]
  4067fc:	ldr	w6, [x1, #8]
  406800:	add	w5, w4, #0x1
  406804:	stp	w6, w4, [x0, #8]
  406808:	str	x1, [x0, #16]
  40680c:	str	w5, [x2, #32]
  406810:	ret
  406814:	nop
  406818:	mov	x1, x0
  40681c:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3bf8>
  406820:	ldr	x0, [x0, #16]
  406824:	add	x2, x2, #0x728
  406828:	str	x2, [x1]
  40682c:	cbz	x0, 406840 <printf@plt+0x5320>
  406830:	ldr	x1, [x0]
  406834:	ldr	x1, [x1, #16]
  406838:	mov	x16, x1
  40683c:	br	x16
  406840:	ret
  406844:	nop
  406848:	stp	x29, x30, [sp, #-32]!
  40684c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3bf8>
  406850:	add	x1, x1, #0x728
  406854:	mov	x29, sp
  406858:	str	x19, [sp, #16]
  40685c:	mov	x19, x0
  406860:	ldr	x0, [x0, #16]
  406864:	str	x1, [x19]
  406868:	cbz	x0, 406878 <printf@plt+0x5358>
  40686c:	ldr	x1, [x0]
  406870:	ldr	x1, [x1, #16]
  406874:	blr	x1
  406878:	mov	x0, x19
  40687c:	mov	x1, #0x18                  	// #24
  406880:	ldr	x19, [sp, #16]
  406884:	ldp	x29, x30, [sp], #32
  406888:	b	411408 <_ZdlPvm@@Base>
  40688c:	nop
  406890:	adrp	x2, 435000 <stderr@@GLIBC_2.17+0x1298>
  406894:	add	x2, x2, #0xe30
  406898:	adrp	x3, 415000 <_ZdlPvm@@Base+0x3bf8>
  40689c:	add	x3, x3, #0x838
  4068a0:	str	x3, [x0]
  4068a4:	ldr	w4, [x2, #32]
  4068a8:	stp	wzr, w4, [x0, #8]
  4068ac:	add	w5, w4, #0x1
  4068b0:	str	x1, [x0, #16]
  4068b4:	str	w5, [x2, #32]
  4068b8:	ret
  4068bc:	nop
  4068c0:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x1298>
  4068c4:	add	x1, x1, #0xe30
  4068c8:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3bf8>
  4068cc:	add	x2, x2, #0x8c0
  4068d0:	str	x2, [x0]
  4068d4:	ldr	w3, [x1, #32]
  4068d8:	stp	wzr, w3, [x0, #8]
  4068dc:	add	w4, w3, #0x1
  4068e0:	str	wzr, [x0, #16]
  4068e4:	str	w4, [x1, #32]
  4068e8:	ret
  4068ec:	nop
  4068f0:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x1298>
  4068f4:	add	x1, x1, #0xe30
  4068f8:	mov	w5, #0x8                   	// #8
  4068fc:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3bf8>
  406900:	add	x2, x2, #0x948
  406904:	str	x2, [x0]
  406908:	ldr	w3, [x1, #32]
  40690c:	stp	w5, w3, [x0, #8]
  406910:	add	w4, w3, #0x1
  406914:	str	w4, [x1, #32]
  406918:	ret
  40691c:	nop
  406920:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x1298>
  406924:	add	x1, x1, #0xe30
  406928:	mov	w5, #0x8                   	// #8
  40692c:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3bf8>
  406930:	add	x2, x2, #0x9d0
  406934:	str	x2, [x0]
  406938:	ldr	w3, [x1, #32]
  40693c:	stp	w5, w3, [x0, #8]
  406940:	add	w4, w3, #0x1
  406944:	str	w4, [x1, #32]
  406948:	ret
  40694c:	nop
  406950:	stp	x29, x30, [sp, #-64]!
  406954:	mov	x29, sp
  406958:	stp	x21, x22, [sp, #32]
  40695c:	mov	x21, x0
  406960:	mov	x22, x1
  406964:	ldr	x0, [x0, #8]
  406968:	ldr	x0, [x0]
  40696c:	ldr	x1, [x0]
  406970:	ldr	x1, [x1]
  406974:	blr	x1
  406978:	ldr	w0, [x21, #16]
  40697c:	cmp	w0, #0x1
  406980:	b.le	4069dc <printf@plt+0x54bc>
  406984:	str	x23, [sp, #48]
  406988:	adrp	x23, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40698c:	add	x23, x23, #0xd68
  406990:	stp	x19, x20, [sp, #16]
  406994:	mov	x20, #0x8                   	// #8
  406998:	mov	w19, #0x1                   	// #1
  40699c:	nop
  4069a0:	ldr	x1, [x23]
  4069a4:	mov	x0, x22
  4069a8:	add	w19, w19, #0x1
  4069ac:	bl	401260 <fputs@plt>
  4069b0:	ldr	x0, [x21, #8]
  4069b4:	ldr	x0, [x0, x20]
  4069b8:	add	x20, x20, #0x8
  4069bc:	ldr	x2, [x0]
  4069c0:	ldr	x2, [x2]
  4069c4:	blr	x2
  4069c8:	ldr	w0, [x21, #16]
  4069cc:	cmp	w0, w19
  4069d0:	b.gt	4069a0 <printf@plt+0x5480>
  4069d4:	ldp	x19, x20, [sp, #16]
  4069d8:	ldr	x23, [sp, #48]
  4069dc:	ldp	x21, x22, [sp, #32]
  4069e0:	ldp	x29, x30, [sp], #64
  4069e4:	ret
  4069e8:	ret
  4069ec:	nop
  4069f0:	ret
  4069f4:	nop
  4069f8:	ret
  4069fc:	nop
  406a00:	mov	x1, #0x18                  	// #24
  406a04:	b	411408 <_ZdlPvm@@Base>
  406a08:	mov	x1, #0x10                  	// #16
  406a0c:	b	411408 <_ZdlPvm@@Base>
  406a10:	mov	x1, #0x10                  	// #16
  406a14:	b	411408 <_ZdlPvm@@Base>
  406a18:	stp	x29, x30, [sp, #-32]!
  406a1c:	mov	x29, sp
  406a20:	stp	x19, x20, [sp, #16]
  406a24:	mov	x19, x0
  406a28:	add	w20, w1, #0x1
  406a2c:	ldr	x0, [x0, #32]
  406a30:	cbz	x0, 406a44 <printf@plt+0x5524>
  406a34:	ldr	x2, [x0]
  406a38:	mov	w1, w20
  406a3c:	ldr	x2, [x2, #112]
  406a40:	blr	x2
  406a44:	ldr	x0, [x19, #24]
  406a48:	cbz	x0, 406a5c <printf@plt+0x553c>
  406a4c:	ldr	x2, [x0]
  406a50:	mov	w1, w20
  406a54:	ldr	x2, [x2, #112]
  406a58:	blr	x2
  406a5c:	ldr	x0, [x19, #16]
  406a60:	mov	w1, w20
  406a64:	ldp	x19, x20, [sp, #16]
  406a68:	ldr	x2, [x0]
  406a6c:	ldp	x29, x30, [sp], #32
  406a70:	ldr	x2, [x2, #112]
  406a74:	mov	x16, x2
  406a78:	br	x16
  406a7c:	nop
  406a80:	stp	x29, x30, [sp, #-32]!
  406a84:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3bf8>
  406a88:	add	x1, x1, #0xd68
  406a8c:	mov	x29, sp
  406a90:	str	x19, [sp, #16]
  406a94:	mov	x19, x0
  406a98:	ldr	x0, [x0, #16]
  406a9c:	str	x1, [x19]
  406aa0:	cbz	x0, 406ab0 <printf@plt+0x5590>
  406aa4:	ldr	x1, [x0]
  406aa8:	ldr	x1, [x1, #16]
  406aac:	blr	x1
  406ab0:	ldr	x0, [x19, #24]
  406ab4:	cbz	x0, 406ac4 <printf@plt+0x55a4>
  406ab8:	ldr	x1, [x0]
  406abc:	ldr	x1, [x1, #16]
  406ac0:	blr	x1
  406ac4:	ldr	x0, [x19, #32]
  406ac8:	cbz	x0, 406ad8 <printf@plt+0x55b8>
  406acc:	ldr	x1, [x0]
  406ad0:	ldr	x1, [x1, #16]
  406ad4:	blr	x1
  406ad8:	mov	x0, x19
  406adc:	ldr	x19, [sp, #16]
  406ae0:	ldp	x29, x30, [sp], #32
  406ae4:	b	406258 <printf@plt+0x4d38>
  406ae8:	stp	x29, x30, [sp, #-32]!
  406aec:	mov	x29, sp
  406af0:	str	x19, [sp, #16]
  406af4:	mov	x19, x0
  406af8:	bl	406a80 <printf@plt+0x5560>
  406afc:	mov	x0, x19
  406b00:	mov	x1, #0x28                  	// #40
  406b04:	ldr	x19, [sp, #16]
  406b08:	ldp	x29, x30, [sp], #32
  406b0c:	b	411408 <_ZdlPvm@@Base>
  406b10:	stp	x29, x30, [sp, #-48]!
  406b14:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406b18:	mov	x29, sp
  406b1c:	stp	x19, x20, [sp, #16]
  406b20:	mov	x19, x0
  406b24:	ldr	w0, [x1, #3448]
  406b28:	cbz	w0, 406b9c <printf@plt+0x567c>
  406b2c:	cmp	w0, #0x1
  406b30:	b.eq	406b40 <printf@plt+0x5620>  // b.none
  406b34:	ldp	x19, x20, [sp, #16]
  406b38:	ldp	x29, x30, [sp], #48
  406b3c:	ret
  406b40:	ldp	x0, x1, [x19, #24]
  406b44:	cbz	x0, 406ce0 <printf@plt+0x57c0>
  406b48:	cbz	x1, 406d24 <printf@plt+0x5804>
  406b4c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406b50:	add	x0, x0, #0xb20
  406b54:	bl	401520 <printf@plt>
  406b58:	ldr	x0, [x19, #16]
  406b5c:	ldr	x1, [x0]
  406b60:	ldr	x1, [x1, #48]
  406b64:	blr	x1
  406b68:	ldr	x0, [x19, #24]
  406b6c:	ldr	x1, [x0]
  406b70:	ldr	x1, [x1, #48]
  406b74:	blr	x1
  406b78:	ldr	x0, [x19, #32]
  406b7c:	ldr	x1, [x0]
  406b80:	ldr	x1, [x1, #48]
  406b84:	blr	x1
  406b88:	ldp	x19, x20, [sp, #16]
  406b8c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406b90:	ldp	x29, x30, [sp], #48
  406b94:	add	x0, x0, #0xb30
  406b98:	b	401520 <printf@plt>
  406b9c:	ldr	w1, [x19, #12]
  406ba0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406ba4:	add	x0, x0, #0xa48
  406ba8:	str	x21, [sp, #32]
  406bac:	adrp	x21, 415000 <_ZdlPvm@@Base+0x3bf8>
  406bb0:	bl	401520 <printf@plt>
  406bb4:	ldr	x0, [x19, #32]
  406bb8:	cbz	x0, 406cd0 <printf@plt+0x57b0>
  406bbc:	add	x21, x21, #0xa58
  406bc0:	adrp	x20, 414000 <_ZdlPvm@@Base+0x2bf8>
  406bc4:	mov	x0, x21
  406bc8:	bl	401520 <printf@plt>
  406bcc:	ldr	w1, [x19, #12]
  406bd0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406bd4:	add	x0, x0, #0xa60
  406bd8:	add	x20, x20, #0xe10
  406bdc:	bl	401520 <printf@plt>
  406be0:	ldr	x1, [x19, #16]
  406be4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406be8:	ldr	x2, [x19, #32]
  406bec:	add	x0, x0, #0xa70
  406bf0:	ldr	w3, [x1, #12]
  406bf4:	ldr	w1, [x19, #12]
  406bf8:	ldr	w2, [x2, #12]
  406bfc:	bl	401520 <printf@plt>
  406c00:	ldr	x0, [x19, #32]
  406c04:	ldr	x1, [x0]
  406c08:	ldr	x1, [x1, #48]
  406c0c:	blr	x1
  406c10:	mov	x0, x20
  406c14:	bl	401520 <printf@plt>
  406c18:	ldr	x0, [x19, #24]
  406c1c:	cbz	x0, 406c6c <printf@plt+0x574c>
  406c20:	mov	x0, x21
  406c24:	bl	401520 <printf@plt>
  406c28:	ldr	w1, [x19, #12]
  406c2c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406c30:	add	x0, x0, #0xaa0
  406c34:	bl	401520 <printf@plt>
  406c38:	ldp	x1, x3, [x19, #16]
  406c3c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406c40:	add	x0, x0, #0xab0
  406c44:	ldr	w2, [x1, #12]
  406c48:	ldr	w3, [x3, #12]
  406c4c:	ldr	w1, [x19, #12]
  406c50:	bl	401520 <printf@plt>
  406c54:	ldr	x0, [x19, #24]
  406c58:	ldr	x1, [x0]
  406c5c:	ldr	x1, [x1, #48]
  406c60:	blr	x1
  406c64:	mov	x0, x20
  406c68:	bl	401520 <printf@plt>
  406c6c:	ldr	w1, [x19, #12]
  406c70:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406c74:	add	x0, x0, #0xae0
  406c78:	bl	401520 <printf@plt>
  406c7c:	mov	x0, x21
  406c80:	bl	401520 <printf@plt>
  406c84:	ldr	x2, [x19, #16]
  406c88:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406c8c:	ldr	w1, [x19, #12]
  406c90:	add	x0, x0, #0xaf0
  406c94:	ldr	w2, [x2, #12]
  406c98:	bl	401520 <printf@plt>
  406c9c:	ldr	x0, [x19, #16]
  406ca0:	ldr	x1, [x0]
  406ca4:	ldr	x1, [x1, #48]
  406ca8:	blr	x1
  406cac:	mov	x0, x20
  406cb0:	bl	401520 <printf@plt>
  406cb4:	ldr	w1, [x19, #12]
  406cb8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406cbc:	ldp	x19, x20, [sp, #16]
  406cc0:	add	x0, x0, #0xb10
  406cc4:	ldr	x21, [sp, #32]
  406cc8:	ldp	x29, x30, [sp], #48
  406ccc:	b	401520 <printf@plt>
  406cd0:	adrp	x20, 414000 <_ZdlPvm@@Base+0x2bf8>
  406cd4:	add	x21, x21, #0xa58
  406cd8:	add	x20, x20, #0xe10
  406cdc:	b	406c18 <printf@plt+0x56f8>
  406ce0:	cbz	x1, 406b34 <printf@plt+0x5614>
  406ce4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406ce8:	add	x0, x0, #0xb60
  406cec:	bl	401520 <printf@plt>
  406cf0:	ldr	x0, [x19, #16]
  406cf4:	ldr	x1, [x0]
  406cf8:	ldr	x1, [x1, #48]
  406cfc:	blr	x1
  406d00:	ldr	x0, [x19, #32]
  406d04:	ldr	x1, [x0]
  406d08:	ldr	x1, [x1, #48]
  406d0c:	blr	x1
  406d10:	ldp	x19, x20, [sp, #16]
  406d14:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406d18:	ldp	x29, x30, [sp], #48
  406d1c:	add	x0, x0, #0xb68
  406d20:	b	401520 <printf@plt>
  406d24:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406d28:	add	x0, x0, #0xb40
  406d2c:	bl	401520 <printf@plt>
  406d30:	ldr	x0, [x19, #16]
  406d34:	ldr	x1, [x0]
  406d38:	ldr	x1, [x1, #48]
  406d3c:	blr	x1
  406d40:	ldr	x0, [x19, #24]
  406d44:	ldr	x1, [x0]
  406d48:	ldr	x1, [x1, #48]
  406d4c:	blr	x1
  406d50:	ldp	x19, x20, [sp, #16]
  406d54:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406d58:	ldp	x29, x30, [sp], #48
  406d5c:	add	x0, x0, #0xb50
  406d60:	b	401520 <printf@plt>
  406d64:	nop
  406d68:	stp	x29, x30, [sp, #-64]!
  406d6c:	mov	x29, sp
  406d70:	stp	x19, x20, [sp, #16]
  406d74:	mov	x19, x0
  406d78:	mov	w20, w1
  406d7c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406d80:	add	x0, x0, #0xb78
  406d84:	ldr	w1, [x19, #12]
  406d88:	stp	x21, x22, [sp, #32]
  406d8c:	bl	401520 <printf@plt>
  406d90:	cmp	w20, #0x1
  406d94:	b.gt	406e38 <printf@plt+0x5918>
  406d98:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406d9c:	ldr	w0, [x0, #3484]
  406da0:	cbz	w0, 406e38 <printf@plt+0x5918>
  406da4:	ldr	w1, [x19, #12]
  406da8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406dac:	add	x0, x0, #0xb90
  406db0:	bl	401520 <printf@plt>
  406db4:	ldr	x21, [x19, #24]
  406db8:	cbz	x21, 406e54 <printf@plt+0x5934>
  406dbc:	ldr	x1, [x21]
  406dc0:	mov	w0, w20
  406dc4:	ldr	x22, [x1, #24]
  406dc8:	bl	405e58 <printf@plt+0x4938>
  406dcc:	bl	405e68 <printf@plt+0x4948>
  406dd0:	mov	w1, w0
  406dd4:	mov	x0, x21
  406dd8:	blr	x22
  406ddc:	mov	w21, w0
  406de0:	cbz	w0, 406e54 <printf@plt+0x5934>
  406de4:	stp	x23, x24, [sp, #48]
  406de8:	ldp	x0, x23, [x19, #24]
  406dec:	ldr	w22, [x0, #12]
  406df0:	cbz	x23, 407184 <printf@plt+0x5c64>
  406df4:	ldr	x1, [x23]
  406df8:	mov	w0, w20
  406dfc:	ldr	x24, [x1, #24]
  406e00:	bl	405e58 <printf@plt+0x4938>
  406e04:	mov	w1, w0
  406e08:	mov	x0, x23
  406e0c:	blr	x24
  406e10:	cbz	w0, 40718c <printf@plt+0x5c6c>
  406e14:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  406e18:	add	x3, x3, #0x1f8
  406e1c:	mov	x2, x3
  406e20:	mov	x1, x3
  406e24:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406e28:	add	x0, x0, #0xba8
  406e2c:	bl	4101c8 <printf@plt+0xeca8>
  406e30:	ldp	x23, x24, [sp, #48]
  406e34:	b	4070a4 <printf@plt+0x5b84>
  406e38:	bl	4061f0 <printf@plt+0x4cd0>
  406e3c:	ldr	w1, [x19, #12]
  406e40:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406e44:	add	x0, x0, #0xb90
  406e48:	bl	401520 <printf@plt>
  406e4c:	ldr	x21, [x19, #24]
  406e50:	cbnz	x21, 406dbc <printf@plt+0x589c>
  406e54:	ldr	x21, [x19, #32]
  406e58:	cbnz	x21, 40707c <printf@plt+0x5b5c>
  406e5c:	ldr	w1, [x19, #12]
  406e60:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406e64:	add	x0, x0, #0xbc8
  406e68:	bl	401520 <printf@plt>
  406e6c:	ldr	x0, [x19, #16]
  406e70:	mov	w1, w20
  406e74:	ldr	x2, [x0]
  406e78:	ldr	x2, [x2, #24]
  406e7c:	blr	x2
  406e80:	mov	w20, w0
  406e84:	ldr	x1, [x19, #16]
  406e88:	mov	x0, x1
  406e8c:	ldr	x1, [x1]
  406e90:	ldr	x1, [x1, #32]
  406e94:	blr	x1
  406e98:	ldr	x0, [x19, #16]
  406e9c:	ldr	w22, [x0, #12]
  406ea0:	mov	w2, w22
  406ea4:	ldr	w1, [x19, #12]
  406ea8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406eac:	add	x0, x0, #0xbd8
  406eb0:	bl	401520 <printf@plt>
  406eb4:	ldr	x1, [x19, #24]
  406eb8:	cbz	x1, 406ed4 <printf@plt+0x59b4>
  406ebc:	ldr	x3, [x19, #16]
  406ec0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406ec4:	ldr	w2, [x1, #12]
  406ec8:	add	x0, x0, #0xbf0
  406ecc:	ldr	w1, [x3, #12]
  406ed0:	bl	401520 <printf@plt>
  406ed4:	ldr	x1, [x19, #32]
  406ed8:	cbz	x1, 406ef4 <printf@plt+0x59d4>
  406edc:	ldr	x3, [x19, #16]
  406ee0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406ee4:	ldr	w2, [x1, #12]
  406ee8:	add	x0, x0, #0xc08
  406eec:	ldr	w1, [x3, #12]
  406ef0:	bl	401520 <printf@plt>
  406ef4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406ef8:	add	x0, x0, #0xc20
  406efc:	bl	401280 <puts@plt>
  406f00:	adrp	x21, 415000 <_ZdlPvm@@Base+0x3bf8>
  406f04:	ldr	x2, [x19, #16]
  406f08:	add	x21, x21, #0xc28
  406f0c:	ldr	w1, [x19, #12]
  406f10:	mov	x0, x21
  406f14:	ldr	w2, [x2, #12]
  406f18:	bl	401520 <printf@plt>
  406f1c:	ldr	x1, [x19, #24]
  406f20:	cbz	x1, 406f3c <printf@plt+0x5a1c>
  406f24:	ldr	x3, [x19, #16]
  406f28:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406f2c:	ldr	w2, [x1, #12]
  406f30:	add	x0, x0, #0xc08
  406f34:	ldr	w1, [x3, #12]
  406f38:	bl	401520 <printf@plt>
  406f3c:	ldr	x1, [x19, #32]
  406f40:	cbz	x1, 406f5c <printf@plt+0x5a3c>
  406f44:	ldr	x3, [x19, #16]
  406f48:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406f4c:	ldr	w2, [x1, #12]
  406f50:	add	x0, x0, #0xbf0
  406f54:	ldr	w1, [x3, #12]
  406f58:	bl	401520 <printf@plt>
  406f5c:	ldr	w1, [x19, #12]
  406f60:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406f64:	add	x0, x0, #0xc40
  406f68:	bl	401520 <printf@plt>
  406f6c:	ldr	x2, [x19, #16]
  406f70:	mov	x0, x21
  406f74:	ldr	w1, [x19, #12]
  406f78:	ldr	w2, [x2, #12]
  406f7c:	bl	401520 <printf@plt>
  406f80:	ldr	x0, [x19, #32]
  406f84:	cbz	x0, 406f98 <printf@plt+0x5a78>
  406f88:	ldr	w1, [x0, #12]
  406f8c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406f90:	add	x0, x0, #0xc50
  406f94:	bl	401520 <printf@plt>
  406f98:	ldr	x0, [x19, #24]
  406f9c:	cbz	x0, 406fb0 <printf@plt+0x5a90>
  406fa0:	ldr	w1, [x0, #12]
  406fa4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406fa8:	add	x0, x0, #0xc50
  406fac:	bl	401520 <printf@plt>
  406fb0:	mov	w0, #0xa                   	// #10
  406fb4:	bl	401350 <putchar@plt>
  406fb8:	cbnz	w20, 407118 <printf@plt+0x5bf8>
  406fbc:	ldr	x1, [x19, #16]
  406fc0:	ldr	x0, [x19, #32]
  406fc4:	ldr	w5, [x1, #12]
  406fc8:	ldr	w1, [x19, #12]
  406fcc:	cbz	x0, 407140 <printf@plt+0x5c20>
  406fd0:	adrp	x4, 432000 <_Znam@GLIBCXX_3.4>
  406fd4:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  406fd8:	ldr	w3, [x0, #12]
  406fdc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406fe0:	ldr	w4, [x4, #1072]
  406fe4:	add	x0, x0, #0xc88
  406fe8:	ldr	w2, [x2, #1080]
  406fec:	bl	401520 <printf@plt>
  406ff0:	ldr	x1, [x19, #32]
  406ff4:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  406ff8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  406ffc:	add	x0, x0, #0xcb0
  407000:	ldr	w4, [x2, #1064]
  407004:	ldr	w3, [x1, #12]
  407008:	ldr	w2, [x19, #12]
  40700c:	mov	w1, w2
  407010:	bl	401520 <printf@plt>
  407014:	ldp	x1, x0, [x19, #16]
  407018:	ldr	w5, [x1, #12]
  40701c:	ldr	w1, [x19, #12]
  407020:	cbz	x0, 407160 <printf@plt+0x5c40>
  407024:	adrp	x4, 432000 <_Znam@GLIBCXX_3.4>
  407028:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  40702c:	ldr	w3, [x0, #12]
  407030:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  407034:	ldr	w4, [x4, #1068]
  407038:	add	x0, x0, #0xcd0
  40703c:	ldr	w2, [x2, #1076]
  407040:	bl	401520 <printf@plt>
  407044:	ldr	x1, [x19, #24]
  407048:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  40704c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  407050:	add	x0, x0, #0xcf8
  407054:	ldr	w4, [x2, #1064]
  407058:	ldr	w3, [x1, #12]
  40705c:	ldr	w2, [x19, #12]
  407060:	mov	w1, w2
  407064:	bl	401520 <printf@plt>
  407068:	mov	w0, w20
  40706c:	ldp	x19, x20, [sp, #16]
  407070:	ldp	x21, x22, [sp, #32]
  407074:	ldp	x29, x30, [sp], #64
  407078:	ret
  40707c:	ldr	x1, [x21]
  407080:	mov	w0, w20
  407084:	ldr	x22, [x1, #24]
  407088:	bl	405e58 <printf@plt+0x4938>
  40708c:	mov	w1, w0
  407090:	mov	x0, x21
  407094:	blr	x22
  407098:	mov	w21, w0
  40709c:	ldr	x0, [x19, #32]
  4070a0:	ldr	w22, [x0, #12]
  4070a4:	ldr	w1, [x19, #12]
  4070a8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4070ac:	add	x0, x0, #0xbc8
  4070b0:	bl	401520 <printf@plt>
  4070b4:	ldr	x0, [x19, #16]
  4070b8:	mov	w1, w20
  4070bc:	ldr	x2, [x0]
  4070c0:	ldr	x2, [x2, #24]
  4070c4:	blr	x2
  4070c8:	mov	w20, w0
  4070cc:	ldr	x1, [x19, #16]
  4070d0:	mov	x0, x1
  4070d4:	ldr	x1, [x1]
  4070d8:	ldr	x1, [x1, #32]
  4070dc:	blr	x1
  4070e0:	cmp	w21, #0x0
  4070e4:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  4070e8:	b.eq	406e98 <printf@plt+0x5978>  // b.none
  4070ec:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  4070f0:	add	x3, x3, #0x1f8
  4070f4:	mov	x2, x3
  4070f8:	mov	x1, x3
  4070fc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  407100:	add	x0, x0, #0xba8
  407104:	bl	4101c8 <printf@plt+0xeca8>
  407108:	mov	w20, w21
  40710c:	ldr	x0, [x19, #16]
  407110:	ldr	w2, [x0, #12]
  407114:	b	406ea4 <printf@plt+0x5984>
  407118:	ldr	w1, [x19, #12]
  40711c:	mov	w2, w22
  407120:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  407124:	add	x0, x0, #0xc60
  407128:	bl	401520 <printf@plt>
  40712c:	ldr	x1, [x19, #16]
  407130:	ldr	x0, [x19, #32]
  407134:	ldr	w5, [x1, #12]
  407138:	ldr	w1, [x19, #12]
  40713c:	cbnz	x0, 406fd0 <printf@plt+0x5ab0>
  407140:	mov	w2, w5
  407144:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  407148:	add	x0, x0, #0xd98
  40714c:	bl	401520 <printf@plt>
  407150:	ldp	x1, x0, [x19, #16]
  407154:	ldr	w5, [x1, #12]
  407158:	ldr	w1, [x19, #12]
  40715c:	cbnz	x0, 407024 <printf@plt+0x5b04>
  407160:	mov	w2, w5
  407164:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  407168:	add	x0, x0, #0xdb0
  40716c:	bl	401520 <printf@plt>
  407170:	mov	w0, w20
  407174:	ldp	x19, x20, [sp, #16]
  407178:	ldp	x21, x22, [sp, #32]
  40717c:	ldp	x29, x30, [sp], #64
  407180:	ret
  407184:	ldp	x23, x24, [sp, #48]
  407188:	b	4070a4 <printf@plt+0x5b84>
  40718c:	mov	w21, #0x0                   	// #0
  407190:	ldp	x23, x24, [sp, #48]
  407194:	b	40709c <printf@plt+0x5b7c>
  407198:	stp	x29, x30, [sp, #-48]!
  40719c:	mov	x2, #0x2                   	// #2
  4071a0:	mov	x1, #0x1                   	// #1
  4071a4:	mov	x29, sp
  4071a8:	stp	x19, x20, [sp, #16]
  4071ac:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4071b0:	mov	x19, x0
  4071b4:	ldr	x3, [x20, #3432]
  4071b8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  4071bc:	add	x0, x0, #0x2d8
  4071c0:	str	x21, [sp, #32]
  4071c4:	adrp	x21, 413000 <_ZdlPvm@@Base+0x1bf8>
  4071c8:	add	x21, x21, #0x3f8
  4071cc:	bl	4014a0 <fwrite@plt>
  4071d0:	ldr	x0, [x19, #16]
  4071d4:	ldr	x1, [x0]
  4071d8:	ldr	x1, [x1]
  4071dc:	blr	x1
  4071e0:	ldr	x3, [x20, #3432]
  4071e4:	mov	x0, x21
  4071e8:	mov	x2, #0x2                   	// #2
  4071ec:	mov	x1, #0x1                   	// #1
  4071f0:	bl	4014a0 <fwrite@plt>
  4071f4:	ldr	x0, [x19, #24]
  4071f8:	cbz	x0, 407238 <printf@plt+0x5d18>
  4071fc:	ldr	x3, [x20, #3432]
  407200:	mov	x2, #0x8                   	// #8
  407204:	mov	x1, #0x1                   	// #1
  407208:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40720c:	add	x0, x0, #0xd18
  407210:	bl	4014a0 <fwrite@plt>
  407214:	ldr	x0, [x19, #24]
  407218:	ldr	x1, [x0]
  40721c:	ldr	x1, [x1]
  407220:	blr	x1
  407224:	ldr	x3, [x20, #3432]
  407228:	mov	x0, x21
  40722c:	mov	x2, #0x2                   	// #2
  407230:	mov	x1, #0x1                   	// #1
  407234:	bl	4014a0 <fwrite@plt>
  407238:	ldr	x0, [x19, #32]
  40723c:	cbz	x0, 407288 <printf@plt+0x5d68>
  407240:	ldr	x3, [x20, #3432]
  407244:	mov	x2, #0x6                   	// #6
  407248:	mov	x1, #0x1                   	// #1
  40724c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  407250:	add	x0, x0, #0xd28
  407254:	bl	4014a0 <fwrite@plt>
  407258:	ldr	x0, [x19, #32]
  40725c:	ldr	x1, [x0]
  407260:	ldr	x1, [x1]
  407264:	blr	x1
  407268:	ldr	x3, [x20, #3432]
  40726c:	mov	x0, x21
  407270:	ldp	x19, x20, [sp, #16]
  407274:	mov	x2, #0x2                   	// #2
  407278:	ldr	x21, [sp, #32]
  40727c:	mov	x1, #0x1                   	// #1
  407280:	ldp	x29, x30, [sp], #48
  407284:	b	4014a0 <fwrite@plt>
  407288:	ldp	x19, x20, [sp, #16]
  40728c:	ldr	x21, [sp, #32]
  407290:	ldp	x29, x30, [sp], #48
  407294:	ret
  407298:	stp	x29, x30, [sp, #-48]!
  40729c:	mov	x29, sp
  4072a0:	stp	x19, x20, [sp, #16]
  4072a4:	mov	x20, x0
  4072a8:	mov	x0, #0x28                  	// #40
  4072ac:	stp	x21, x22, [sp, #32]
  4072b0:	mov	x22, x1
  4072b4:	mov	x21, x2
  4072b8:	bl	4113a0 <_Znwm@@Base>
  4072bc:	mov	x19, x0
  4072c0:	bl	406230 <printf@plt+0x4d10>
  4072c4:	ldr	w1, [x20, #8]
  4072c8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4072cc:	add	x0, x0, #0xd68
  4072d0:	str	x0, [x19]
  4072d4:	mov	x0, x19
  4072d8:	str	w1, [x19, #8]
  4072dc:	stp	x20, x22, [x19, #16]
  4072e0:	str	x21, [x19, #32]
  4072e4:	ldp	x19, x20, [sp, #16]
  4072e8:	ldp	x21, x22, [sp, #32]
  4072ec:	ldp	x29, x30, [sp], #48
  4072f0:	ret
  4072f4:	mov	x1, #0x28                  	// #40
  4072f8:	mov	x20, x0
  4072fc:	mov	x0, x19
  407300:	bl	411408 <_ZdlPvm@@Base>
  407304:	mov	x0, x20
  407308:	bl	4014b0 <_Unwind_Resume@plt>
  40730c:	nop
  407310:	stp	x29, x30, [sp, #-48]!
  407314:	mov	x29, sp
  407318:	stp	x19, x20, [sp, #16]
  40731c:	mov	x20, x1
  407320:	mov	x19, x0
  407324:	stp	x21, x22, [sp, #32]
  407328:	mov	x22, x2
  40732c:	mov	x21, x3
  407330:	bl	406230 <printf@plt+0x4d10>
  407334:	stp	x20, x22, [x19, #16]
  407338:	ldr	w1, [x20, #8]
  40733c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  407340:	add	x0, x0, #0xd68
  407344:	str	x0, [x19]
  407348:	str	w1, [x19, #8]
  40734c:	str	x21, [x19, #32]
  407350:	ldp	x19, x20, [sp, #16]
  407354:	ldp	x21, x22, [sp, #32]
  407358:	ldp	x29, x30, [sp], #48
  40735c:	ret
  407360:	ret
  407364:	nop
  407368:	stp	x29, x30, [sp, #-48]!
  40736c:	mov	x29, sp
  407370:	stp	x19, x20, [sp, #16]
  407374:	mov	x20, x0
  407378:	ldr	w0, [x0, #40]
  40737c:	cmp	w0, #0x0
  407380:	b.le	4073c8 <printf@plt+0x5ea8>
  407384:	stp	x21, x22, [sp, #32]
  407388:	mov	w21, w1
  40738c:	mov	w22, w2
  407390:	mov	x19, #0x0                   	// #0
  407394:	nop
  407398:	ldr	x0, [x20, #32]
  40739c:	mov	w2, w22
  4073a0:	mov	w1, w21
  4073a4:	ldr	x0, [x0, x19, lsl #3]
  4073a8:	add	x19, x19, #0x1
  4073ac:	ldr	x3, [x0]
  4073b0:	ldr	x3, [x3, #96]
  4073b4:	blr	x3
  4073b8:	ldr	w0, [x20, #40]
  4073bc:	cmp	w0, w19
  4073c0:	b.gt	407398 <printf@plt+0x5e78>
  4073c4:	ldp	x21, x22, [sp, #32]
  4073c8:	ldp	x19, x20, [sp, #16]
  4073cc:	ldp	x29, x30, [sp], #48
  4073d0:	ret
  4073d4:	nop
  4073d8:	stp	x29, x30, [sp, #-32]!
  4073dc:	mov	x29, sp
  4073e0:	stp	x19, x20, [sp, #16]
  4073e4:	mov	x19, x0
  4073e8:	ldr	w0, [x0, #40]
  4073ec:	mov	x20, #0xfffffffffffffff8    	// #-8
  4073f0:	ldr	x1, [x19, #32]
  4073f4:	add	x0, x20, w0, sxtw #3
  4073f8:	ldr	x0, [x1, x0]
  4073fc:	ldr	x1, [x0]
  407400:	ldr	x1, [x1, #64]
  407404:	blr	x1
  407408:	cbz	w0, 40742c <printf@plt+0x5f0c>
  40740c:	ldr	w0, [x19, #40]
  407410:	ldr	x2, [x19, #32]
  407414:	add	x20, x20, w0, sxtw #3
  407418:	ldr	w1, [x19, #48]
  40741c:	ldr	x0, [x2, x20]
  407420:	ldr	x2, [x0]
  407424:	ldr	x2, [x2, #24]
  407428:	blr	x2
  40742c:	ldr	w0, [x19, #40]
  407430:	mov	x20, #0xfffffffffffffff8    	// #-8
  407434:	ldr	x1, [x19, #32]
  407438:	add	x0, x20, w0, sxtw #3
  40743c:	ldr	x0, [x1, x0]
  407440:	ldr	x1, [x0]
  407444:	ldr	x1, [x1, #32]
  407448:	blr	x1
  40744c:	ldr	w2, [x19, #40]
  407450:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  407454:	ldr	x3, [x19, #32]
  407458:	add	x0, x0, #0xdc8
  40745c:	add	x2, x20, w2, sxtw #3
  407460:	ldr	w1, [x19, #12]
  407464:	ldp	x19, x20, [sp, #16]
  407468:	ldr	x2, [x3, x2]
  40746c:	ldp	x29, x30, [sp], #32
  407470:	ldr	w2, [x2, #12]
  407474:	b	401520 <printf@plt>
  407478:	add	x0, x0, #0x18
  40747c:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  407480:	add	x1, x1, #0x2c8
  407484:	b	406950 <printf@plt+0x5430>
  407488:	add	x0, x0, #0x18
  40748c:	b	406780 <printf@plt+0x5260>
  407490:	cmp	w1, #0x8
  407494:	mov	w3, w0
  407498:	ccmp	w2, #0x8, #0x4, ne  // ne = any
  40749c:	mov	w0, #0x0                   	// #0
  4074a0:	b.eq	4074f8 <printf@plt+0x5fd8>  // b.none
  4074a4:	cmp	w1, #0x6
  4074a8:	b.eq	407514 <printf@plt+0x5ff4>  // b.none
  4074ac:	cmp	w1, #0x4
  4074b0:	mov	w0, #0x0                   	// #0
  4074b4:	ccmp	w2, #0x5, #0x4, ne  // ne = any
  4074b8:	b.eq	4074f8 <printf@plt+0x5fd8>  // b.none
  4074bc:	cmp	w2, #0x2
  4074c0:	ccmp	w1, #0x2, #0x4, ne  // ne = any
  4074c4:	b.eq	407528 <printf@plt+0x6008>  // b.none
  4074c8:	cmp	w2, #0x3
  4074cc:	b.eq	4074fc <printf@plt+0x5fdc>  // b.none
  4074d0:	cmp	w1, #0x3
  4074d4:	b.eq	40753c <printf@plt+0x601c>  // b.none
  4074d8:	cmp	w2, #0x1
  4074dc:	b.eq	40751c <printf@plt+0x5ffc>  // b.none
  4074e0:	cmp	w1, #0x7
  4074e4:	ccmp	w2, #0x7, #0x4, ne  // ne = any
  4074e8:	b.eq	407514 <printf@plt+0x5ff4>  // b.none
  4074ec:	cmp	w2, #0x0
  4074f0:	ccmp	w1, #0x1, #0x0, eq  // eq = none
  4074f4:	b.eq	40751c <printf@plt+0x5ffc>  // b.none
  4074f8:	ret
  4074fc:	cmp	w3, #0x0
  407500:	ccmp	w1, #0x3, #0x4, eq  // eq = none
  407504:	b.eq	4074f8 <printf@plt+0x5fd8>  // b.none
  407508:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40750c:	ldr	w0, [x0, #392]
  407510:	ret
  407514:	mov	w0, #0x0                   	// #0
  407518:	cbnz	w3, 4074f8 <printf@plt+0x5fd8>
  40751c:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  407520:	ldr	w0, [x0, #396]
  407524:	ret
  407528:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40752c:	cmp	w3, #0x0
  407530:	ldr	w0, [x0, #1140]
  407534:	csel	w0, w0, wzr, eq  // eq = none
  407538:	ret
  40753c:	cbz	w3, 407508 <printf@plt+0x5fe8>
  407540:	b	4074f8 <printf@plt+0x5fd8>
  407544:	nop
  407548:	stp	x29, x30, [sp, #-64]!
  40754c:	mov	x29, sp
  407550:	stp	x23, x24, [sp, #48]
  407554:	adrp	x23, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407558:	stp	x21, x22, [sp, #32]
  40755c:	mov	x21, x0
  407560:	ldr	w0, [x23, #3448]
  407564:	cmp	w0, #0x1
  407568:	b.eq	407648 <printf@plt+0x6128>  // b.none
  40756c:	ldr	w0, [x21, #40]
  407570:	cmp	w0, #0x0
  407574:	b.le	4075fc <printf@plt+0x60dc>
  407578:	ldr	x0, [x21, #32]
  40757c:	stp	x19, x20, [sp, #16]
  407580:	mov	w20, #0x0                   	// #0
  407584:	add	w20, w20, #0x1
  407588:	adrp	x24, 414000 <_ZdlPvm@@Base+0x2bf8>
  40758c:	ldr	x4, [x0]
  407590:	add	x24, x24, #0xeb8
  407594:	add	x22, x23, #0xd78
  407598:	mov	x19, #0x8                   	// #8
  40759c:	mov	x0, x4
  4075a0:	ldr	x1, [x4]
  4075a4:	ldr	x1, [x1, #48]
  4075a8:	blr	x1
  4075ac:	ldr	w0, [x21, #40]
  4075b0:	cmp	w0, w20
  4075b4:	b.le	4075ec <printf@plt+0x60cc>
  4075b8:	ldr	w1, [x22]
  4075bc:	ldr	x0, [x21, #32]
  4075c0:	ldr	x4, [x0, x19]
  4075c4:	cbz	w1, 40760c <printf@plt+0x60ec>
  4075c8:	add	x19, x19, #0x8
  4075cc:	ldr	x1, [x4]
  4075d0:	mov	x0, x4
  4075d4:	add	w20, w20, #0x1
  4075d8:	ldr	x1, [x1, #48]
  4075dc:	blr	x1
  4075e0:	ldr	w0, [x21, #40]
  4075e4:	cmp	w0, w20
  4075e8:	b.gt	4075b8 <printf@plt+0x6098>
  4075ec:	ldp	x19, x20, [sp, #16]
  4075f0:	ldr	w0, [x23, #3448]
  4075f4:	cmp	w0, #0x1
  4075f8:	b.eq	407664 <printf@plt+0x6144>  // b.none
  4075fc:	ldp	x21, x22, [sp, #32]
  407600:	ldp	x23, x24, [sp, #48]
  407604:	ldp	x29, x30, [sp], #64
  407608:	ret
  40760c:	add	x1, x0, x19
  407610:	ldr	w2, [x4, #8]
  407614:	ldr	w0, [x21, #16]
  407618:	ldur	x1, [x1, #-8]
  40761c:	ldr	w1, [x1, #8]
  407620:	bl	407490 <printf@plt+0x5f70>
  407624:	mov	w1, w0
  407628:	cmp	w1, #0x0
  40762c:	mov	x0, x24
  407630:	b.le	4075c8 <printf@plt+0x60a8>
  407634:	bl	401520 <printf@plt>
  407638:	ldr	x0, [x21, #32]
  40763c:	ldr	x4, [x0, x19]
  407640:	add	x19, x19, #0x8
  407644:	b	4075cc <printf@plt+0x60ac>
  407648:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40764c:	add	x0, x0, #0xde0
  407650:	bl	401520 <printf@plt>
  407654:	ldr	w0, [x21, #40]
  407658:	cmp	w0, #0x0
  40765c:	b.gt	407578 <printf@plt+0x6058>
  407660:	b	4075f0 <printf@plt+0x60d0>
  407664:	ldp	x21, x22, [sp, #32]
  407668:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40766c:	ldp	x23, x24, [sp, #48]
  407670:	add	x0, x0, #0xde8
  407674:	ldp	x29, x30, [sp], #64
  407678:	b	401520 <printf@plt>
  40767c:	nop
  407680:	mov	x0, #0x0                   	// #0
  407684:	ret
  407688:	stp	x29, x30, [sp, #-48]!
  40768c:	mov	x29, sp
  407690:	stp	x19, x20, [sp, #16]
  407694:	mov	x19, x1
  407698:	str	x21, [sp, #32]
  40769c:	mov	x21, x0
  4076a0:	mov	x0, x1
  4076a4:	ldr	x1, [x1]
  4076a8:	ldr	x1, [x1, #56]
  4076ac:	blr	x1
  4076b0:	cbz	x0, 407718 <printf@plt+0x61f8>
  4076b4:	mov	x20, x0
  4076b8:	ldr	w0, [x0, #40]
  4076bc:	cmp	w0, #0x0
  4076c0:	b.le	4076f4 <printf@plt+0x61d4>
  4076c4:	ldr	x1, [x20, #32]
  4076c8:	add	x21, x21, #0x18
  4076cc:	mov	x19, #0x0                   	// #0
  4076d0:	ldr	x1, [x1, x19, lsl #3]
  4076d4:	mov	x0, x21
  4076d8:	bl	406668 <printf@plt+0x5148>
  4076dc:	ldr	x1, [x20, #32]
  4076e0:	ldr	w2, [x20, #40]
  4076e4:	str	xzr, [x1, x19, lsl #3]
  4076e8:	add	x19, x19, #0x1
  4076ec:	cmp	w2, w19
  4076f0:	b.gt	4076d0 <printf@plt+0x61b0>
  4076f4:	ldr	x1, [x20]
  4076f8:	mov	x0, x20
  4076fc:	ldr	x21, [sp, #32]
  407700:	ldr	x1, [x1, #16]
  407704:	str	wzr, [x20, #40]
  407708:	ldp	x19, x20, [sp, #16]
  40770c:	mov	x16, x1
  407710:	ldp	x29, x30, [sp], #48
  407714:	br	x16
  407718:	mov	x1, x19
  40771c:	add	x0, x21, #0x18
  407720:	ldp	x19, x20, [sp, #16]
  407724:	ldr	x21, [sp, #32]
  407728:	ldp	x29, x30, [sp], #48
  40772c:	b	406668 <printf@plt+0x5148>
  407730:	stp	x29, x30, [sp, #-64]!
  407734:	mov	x29, sp
  407738:	stp	x21, x22, [sp, #32]
  40773c:	mov	x22, x0
  407740:	stp	x19, x20, [sp, #16]
  407744:	mov	x19, x1
  407748:	str	x23, [sp, #48]
  40774c:	mov	x23, x0
  407750:	bl	406230 <printf@plt+0x4d10>
  407754:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  407758:	add	x0, x0, #0xf10
  40775c:	str	x0, [x22], #24
  407760:	mov	x1, x19
  407764:	mov	x0, x22
  407768:	bl	406610 <printf@plt+0x50f0>
  40776c:	ldr	x1, [x19]
  407770:	mov	w0, #0xffffffff            	// #-1
  407774:	ldr	x1, [x1, #56]
  407778:	str	w0, [x23, #48]
  40777c:	mov	x0, x19
  407780:	blr	x1
  407784:	mov	x20, x0
  407788:	cbz	x0, 407800 <printf@plt+0x62e0>
  40778c:	ldr	x1, [x0, #32]
  407790:	mov	w21, #0x1                   	// #1
  407794:	ldr	x0, [x23, #32]
  407798:	mov	x19, #0x8                   	// #8
  40779c:	ldr	x2, [x1]
  4077a0:	str	x2, [x0]
  4077a4:	ldr	w0, [x20, #40]
  4077a8:	cmp	w0, w21
  4077ac:	b.le	4077d8 <printf@plt+0x62b8>
  4077b0:	ldr	x1, [x1, x19]
  4077b4:	mov	x0, x22
  4077b8:	bl	406668 <printf@plt+0x5148>
  4077bc:	ldr	x1, [x20, #32]
  4077c0:	add	w21, w21, #0x1
  4077c4:	ldr	w2, [x20, #40]
  4077c8:	str	xzr, [x1, x19]
  4077cc:	cmp	w2, w21
  4077d0:	add	x19, x19, #0x8
  4077d4:	b.gt	4077b0 <printf@plt+0x6290>
  4077d8:	ldr	x1, [x20]
  4077dc:	mov	x0, x20
  4077e0:	ldp	x21, x22, [sp, #32]
  4077e4:	ldr	x1, [x1, #16]
  4077e8:	ldr	x23, [sp, #48]
  4077ec:	str	wzr, [x20, #40]
  4077f0:	ldp	x19, x20, [sp, #16]
  4077f4:	mov	x16, x1
  4077f8:	ldp	x29, x30, [sp], #64
  4077fc:	br	x16
  407800:	ldp	x19, x20, [sp, #16]
  407804:	ldp	x21, x22, [sp, #32]
  407808:	ldr	x23, [sp, #48]
  40780c:	ldp	x29, x30, [sp], #64
  407810:	ret
  407814:	mov	x19, x0
  407818:	mov	x0, x22
  40781c:	bl	4066f8 <printf@plt+0x51d8>
  407820:	mov	x0, x23
  407824:	bl	406258 <printf@plt+0x4d38>
  407828:	mov	x0, x19
  40782c:	bl	4014b0 <_Unwind_Resume@plt>
  407830:	mov	x19, x0
  407834:	b	407820 <printf@plt+0x6300>
  407838:	stp	x29, x30, [sp, #-64]!
  40783c:	cmp	w1, #0x0
  407840:	mov	x29, sp
  407844:	b.le	4079dc <printf@plt+0x64bc>
  407848:	ldr	w7, [x0, #40]
  40784c:	mov	x2, #0x0                   	// #0
  407850:	mov	w4, #0x1                   	// #1
  407854:	mov	w6, #0x0                   	// #0
  407858:	stp	x19, x20, [sp, #16]
  40785c:	mov	x19, x0
  407860:	stp	x21, x22, [sp, #32]
  407864:	mov	w22, w1
  407868:	str	x23, [sp, #48]
  40786c:	b	40789c <printf@plt+0x637c>
  407870:	ldr	x1, [x19, #32]
  407874:	ldr	w0, [x19, #16]
  407878:	ldr	x3, [x1, x2]
  40787c:	ldr	x2, [x1, x5]
  407880:	ldr	w1, [x3, #8]
  407884:	ldr	w2, [x2, #8]
  407888:	bl	407490 <printf@plt+0x5f70>
  40788c:	add	w6, w6, w0
  407890:	cmp	w22, w4
  407894:	b.lt	4078ac <printf@plt+0x638c>  // b.tstop
  407898:	mov	x2, x5
  40789c:	cmp	w7, w4
  4078a0:	add	x5, x2, #0x8
  4078a4:	add	w4, w4, #0x1
  4078a8:	b.gt	407870 <printf@plt+0x6350>
  4078ac:	sub	w23, w22, #0x1
  4078b0:	mov	w1, w6
  4078b4:	add	x23, x23, #0x1
  4078b8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4078bc:	adrp	x21, 415000 <_ZdlPvm@@Base+0x3bf8>
  4078c0:	add	x0, x0, #0xe08
  4078c4:	add	x21, x21, #0xdf0
  4078c8:	lsl	x23, x23, #3
  4078cc:	mov	x20, #0x0                   	// #0
  4078d0:	bl	401520 <printf@plt>
  4078d4:	b	4078e4 <printf@plt+0x63c4>
  4078d8:	add	x20, x20, #0x8
  4078dc:	cmp	x23, x20
  4078e0:	b.eq	40791c <printf@plt+0x63fc>  // b.none
  4078e4:	ldr	x0, [x19, #32]
  4078e8:	ldr	x0, [x0, x20]
  4078ec:	ldr	x1, [x0]
  4078f0:	ldr	x1, [x1, #64]
  4078f4:	blr	x1
  4078f8:	cbnz	w0, 4078d8 <printf@plt+0x63b8>
  4078fc:	ldr	x1, [x19, #32]
  407900:	mov	x0, x21
  407904:	ldr	x1, [x1, x20]
  407908:	add	x20, x20, #0x8
  40790c:	ldr	w1, [x1, #12]
  407910:	bl	401520 <printf@plt>
  407914:	cmp	x23, x20
  407918:	b.ne	4078e4 <printf@plt+0x63c4>  // b.any
  40791c:	mov	x21, #0x0                   	// #0
  407920:	mov	w20, #0x0                   	// #0
  407924:	nop
  407928:	ldr	x0, [x19, #32]
  40792c:	add	w20, w20, #0x1
  407930:	ldr	x0, [x0, x21]
  407934:	add	x21, x21, #0x8
  407938:	ldr	x1, [x0]
  40793c:	ldr	x1, [x1, #64]
  407940:	blr	x1
  407944:	cmp	w0, #0x0
  407948:	ccmp	w22, w20, #0x4, eq  // eq = none
  40794c:	b.gt	407928 <printf@plt+0x6408>
  407950:	cbnz	w0, 40796c <printf@plt+0x644c>
  407954:	ldp	x19, x20, [sp, #16]
  407958:	mov	w0, #0xa                   	// #10
  40795c:	ldp	x21, x22, [sp, #32]
  407960:	ldr	x23, [sp, #48]
  407964:	ldp	x29, x30, [sp], #64
  407968:	b	401350 <putchar@plt>
  40796c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  407970:	mov	x20, #0x0                   	// #0
  407974:	add	x0, x0, #0xe00
  407978:	bl	401520 <printf@plt>
  40797c:	nop
  407980:	ldr	x0, [x19, #32]
  407984:	ldr	x0, [x0, x20]
  407988:	ldr	x1, [x0]
  40798c:	ldr	x1, [x1, #64]
  407990:	blr	x1
  407994:	cbz	w0, 4079ac <printf@plt+0x648c>
  407998:	ldr	x0, [x19, #32]
  40799c:	ldr	x0, [x0, x20]
  4079a0:	ldr	x1, [x0]
  4079a4:	ldr	x1, [x1, #48]
  4079a8:	blr	x1
  4079ac:	add	x20, x20, #0x8
  4079b0:	cmp	x23, x20
  4079b4:	b.ne	407980 <printf@plt+0x6460>  // b.any
  4079b8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  4079bc:	add	x0, x0, #0xe10
  4079c0:	bl	401520 <printf@plt>
  4079c4:	ldp	x19, x20, [sp, #16]
  4079c8:	mov	w0, #0xa                   	// #10
  4079cc:	ldp	x21, x22, [sp, #32]
  4079d0:	ldr	x23, [sp, #48]
  4079d4:	ldp	x29, x30, [sp], #64
  4079d8:	b	401350 <putchar@plt>
  4079dc:	mov	w1, #0x0                   	// #0
  4079e0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4079e4:	add	x0, x0, #0xe08
  4079e8:	bl	401520 <printf@plt>
  4079ec:	ldp	x29, x30, [sp], #64
  4079f0:	mov	w0, #0xa                   	// #10
  4079f4:	b	401350 <putchar@plt>
  4079f8:	stp	x29, x30, [sp, #-80]!
  4079fc:	mov	x29, sp
  407a00:	stp	x19, x20, [sp, #16]
  407a04:	mov	x19, x0
  407a08:	ldr	w2, [x0, #40]
  407a0c:	stp	x21, x22, [sp, #32]
  407a10:	mov	w21, w1
  407a14:	cmp	w2, #0x0
  407a18:	stp	x23, x24, [sp, #48]
  407a1c:	str	w1, [x0, #48]
  407a20:	b.le	407f18 <printf@plt+0x69f8>
  407a24:	ldr	x6, [x19, #32]
  407a28:	mov	x0, #0x0                   	// #0
  407a2c:	sub	x5, x6, #0x8
  407a30:	b	407a64 <printf@plt+0x6544>
  407a34:	cmp	w4, #0x1
  407a38:	ccmp	w1, #0x3, #0x4, hi  // hi = pmore
  407a3c:	b.ne	407a58 <printf@plt+0x6538>  // b.any
  407a40:	cbz	x0, 407a58 <printf@plt+0x6538>
  407a44:	ldr	x1, [x5, x0, lsl #3]
  407a48:	ldr	w3, [x1, #8]
  407a4c:	cmp	w3, #0x2
  407a50:	b.ne	407a58 <printf@plt+0x6538>  // b.any
  407a54:	str	wzr, [x1, #8]
  407a58:	add	x0, x0, #0x1
  407a5c:	cmp	w2, w0
  407a60:	b.le	407ab0 <printf@plt+0x6590>
  407a64:	ldr	x3, [x6, x0, lsl #3]
  407a68:	ldr	w1, [x3, #8]
  407a6c:	sub	w4, w1, #0x5
  407a70:	cmp	w1, #0x2
  407a74:	b.ne	407a34 <printf@plt+0x6514>  // b.any
  407a78:	cbz	x0, 407aa0 <printf@plt+0x6580>
  407a7c:	ldr	x1, [x5, x0, lsl #3]
  407a80:	ldr	w1, [x1, #8]
  407a84:	sub	w4, w1, #0x1
  407a88:	sub	w1, w1, #0x6
  407a8c:	cmp	w4, #0x3
  407a90:	b.ls	407aa0 <printf@plt+0x6580>  // b.plast
  407a94:	tst	w1, #0xfffffffd
  407a98:	b.ne	407a58 <printf@plt+0x6538>  // b.any
  407a9c:	nop
  407aa0:	str	wzr, [x3, #8]
  407aa4:	add	x0, x0, #0x1
  407aa8:	cmp	w2, w0
  407aac:	b.gt	407a64 <printf@plt+0x6544>
  407ab0:	mov	x20, #0x0                   	// #0
  407ab4:	nop
  407ab8:	cbnz	x20, 407db0 <printf@plt+0x6890>
  407abc:	cmp	w2, #0x1
  407ac0:	mov	w3, w2
  407ac4:	b.gt	407e20 <printf@plt+0x6900>
  407ac8:	cmp	w21, #0x1
  407acc:	cset	w7, le
  407ad0:	str	w7, [x19, #16]
  407ad4:	cmp	w3, #0x1
  407ad8:	b.le	407f30 <printf@plt+0x6a10>
  407adc:	ldr	x6, [x19, #32]
  407ae0:	sub	w3, w3, #0x2
  407ae4:	mov	w23, #0x0                   	// #0
  407ae8:	stp	x25, x26, [sp, #64]
  407aec:	add	x4, x6, #0x8
  407af0:	mov	x1, x6
  407af4:	add	x5, x4, w3, uxtw #3
  407af8:	b	407b00 <printf@plt+0x65e0>
  407afc:	add	x4, x4, #0x8
  407b00:	ldp	x3, x2, [x1]
  407b04:	mov	w0, w7
  407b08:	ldr	w1, [x3, #8]
  407b0c:	ldr	w2, [x2, #8]
  407b10:	bl	407490 <printf@plt+0x5f70>
  407b14:	add	w23, w23, w0
  407b18:	cmp	x5, x4
  407b1c:	mov	x1, x4
  407b20:	b.ne	407afc <printf@plt+0x65dc>  // b.any
  407b24:	adrp	x25, 415000 <_ZdlPvm@@Base+0x3bf8>
  407b28:	adrp	x24, 437000 <stderr@@GLIBC_2.17+0x3298>
  407b2c:	add	x25, x25, #0xe18
  407b30:	add	x24, x24, #0x1f8
  407b34:	mov	x20, #0x0                   	// #0
  407b38:	mov	w22, #0x0                   	// #0
  407b3c:	adrp	x26, 415000 <_ZdlPvm@@Base+0x3bf8>
  407b40:	b	407b6c <printf@plt+0x664c>
  407b44:	mov	x3, x24
  407b48:	mov	x2, x24
  407b4c:	mov	x1, x24
  407b50:	add	x0, x26, #0xba8
  407b54:	bl	4101c8 <printf@plt+0xeca8>
  407b58:	ldr	w0, [x19, #40]
  407b5c:	add	x20, x20, #0x1
  407b60:	cmp	w0, w20
  407b64:	b.le	407bc8 <printf@plt+0x66a8>
  407b68:	ldr	x6, [x19, #32]
  407b6c:	ldr	x0, [x6, x20, lsl #3]
  407b70:	ldr	x1, [x0]
  407b74:	ldr	x1, [x1, #64]
  407b78:	blr	x1
  407b7c:	mov	w1, w21
  407b80:	cbnz	w0, 407b58 <printf@plt+0x6638>
  407b84:	ldr	x0, [x19, #32]
  407b88:	ldr	x0, [x0, x20, lsl #3]
  407b8c:	ldr	x2, [x0]
  407b90:	ldr	x2, [x2, #24]
  407b94:	blr	x2
  407b98:	cbz	w0, 407b58 <printf@plt+0x6638>
  407b9c:	mov	w1, w20
  407ba0:	cbnz	w22, 407b44 <printf@plt+0x6624>
  407ba4:	mov	w22, w0
  407ba8:	mov	x0, x19
  407bac:	bl	407838 <printf@plt+0x6318>
  407bb0:	add	x20, x20, #0x1
  407bb4:	mov	x0, x25
  407bb8:	bl	401280 <puts@plt>
  407bbc:	ldr	w0, [x19, #40]
  407bc0:	cmp	w0, w20
  407bc4:	b.gt	407b68 <printf@plt+0x6648>
  407bc8:	ldp	x25, x26, [sp, #64]
  407bcc:	mov	w2, w23
  407bd0:	ldr	w1, [x19, #12]
  407bd4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  407bd8:	add	x0, x0, #0xe30
  407bdc:	adrp	x21, 415000 <_ZdlPvm@@Base+0x3bf8>
  407be0:	mov	x20, #0x0                   	// #0
  407be4:	add	x21, x21, #0xdf0
  407be8:	bl	401520 <printf@plt>
  407bec:	ldr	w0, [x19, #40]
  407bf0:	cmp	w0, #0x0
  407bf4:	b.gt	407c0c <printf@plt+0x66ec>
  407bf8:	b	407c48 <printf@plt+0x6728>
  407bfc:	ldr	w0, [x19, #40]
  407c00:	add	x20, x20, #0x1
  407c04:	cmp	w0, w20
  407c08:	b.le	407c48 <printf@plt+0x6728>
  407c0c:	ldr	x0, [x19, #32]
  407c10:	ldr	x0, [x0, x20, lsl #3]
  407c14:	ldr	x1, [x0]
  407c18:	ldr	x1, [x1, #64]
  407c1c:	blr	x1
  407c20:	cbnz	w0, 407bfc <printf@plt+0x66dc>
  407c24:	ldr	x1, [x19, #32]
  407c28:	mov	x0, x21
  407c2c:	ldr	x1, [x1, x20, lsl #3]
  407c30:	add	x20, x20, #0x1
  407c34:	ldr	w1, [x1, #12]
  407c38:	bl	401520 <printf@plt>
  407c3c:	ldr	w0, [x19, #40]
  407c40:	cmp	w0, w20
  407c44:	b.gt	407c0c <printf@plt+0x66ec>
  407c48:	mov	w0, #0xa                   	// #10
  407c4c:	bl	401350 <putchar@plt>
  407c50:	ldr	w1, [x19, #12]
  407c54:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  407c58:	add	x0, x0, #0xe40
  407c5c:	bl	401520 <printf@plt>
  407c60:	ldr	w0, [x19, #40]
  407c64:	cmp	w0, #0x0
  407c68:	b.le	407cc8 <printf@plt+0x67a8>
  407c6c:	adrp	x21, 415000 <_ZdlPvm@@Base+0x3bf8>
  407c70:	mov	x20, #0x0                   	// #0
  407c74:	add	x21, x21, #0xe60
  407c78:	b	407c8c <printf@plt+0x676c>
  407c7c:	ldr	w0, [x19, #40]
  407c80:	add	x20, x20, #0x1
  407c84:	cmp	w0, w20
  407c88:	b.le	407cc8 <printf@plt+0x67a8>
  407c8c:	ldr	x0, [x19, #32]
  407c90:	ldr	x0, [x0, x20, lsl #3]
  407c94:	ldr	x1, [x0]
  407c98:	ldr	x1, [x1, #64]
  407c9c:	blr	x1
  407ca0:	cbnz	w0, 407c7c <printf@plt+0x675c>
  407ca4:	ldr	x1, [x19, #32]
  407ca8:	mov	x0, x21
  407cac:	ldr	x1, [x1, x20, lsl #3]
  407cb0:	add	x20, x20, #0x1
  407cb4:	ldr	w1, [x1, #12]
  407cb8:	bl	401520 <printf@plt>
  407cbc:	ldr	w0, [x19, #40]
  407cc0:	cmp	w0, w20
  407cc4:	b.gt	407c8c <printf@plt+0x676c>
  407cc8:	mov	w0, #0xa                   	// #10
  407ccc:	bl	401350 <putchar@plt>
  407cd0:	ldr	w1, [x19, #12]
  407cd4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  407cd8:	add	x0, x0, #0xe50
  407cdc:	bl	401520 <printf@plt>
  407ce0:	ldr	w0, [x19, #40]
  407ce4:	cmp	w0, #0x0
  407ce8:	b.le	407d48 <printf@plt+0x6828>
  407cec:	adrp	x21, 415000 <_ZdlPvm@@Base+0x3bf8>
  407cf0:	mov	x20, #0x0                   	// #0
  407cf4:	add	x21, x21, #0xe70
  407cf8:	b	407d0c <printf@plt+0x67ec>
  407cfc:	ldr	w0, [x19, #40]
  407d00:	add	x20, x20, #0x1
  407d04:	cmp	w0, w20
  407d08:	b.le	407d48 <printf@plt+0x6828>
  407d0c:	ldr	x0, [x19, #32]
  407d10:	ldr	x0, [x0, x20, lsl #3]
  407d14:	ldr	x1, [x0]
  407d18:	ldr	x1, [x1, #64]
  407d1c:	blr	x1
  407d20:	cbnz	w0, 407cfc <printf@plt+0x67dc>
  407d24:	ldr	x1, [x19, #32]
  407d28:	mov	x0, x21
  407d2c:	ldr	x1, [x1, x20, lsl #3]
  407d30:	add	x20, x20, #0x1
  407d34:	ldr	w1, [x1, #12]
  407d38:	bl	401520 <printf@plt>
  407d3c:	ldr	w0, [x19, #40]
  407d40:	cmp	w0, w20
  407d44:	b.gt	407d0c <printf@plt+0x67ec>
  407d48:	mov	w0, #0xa                   	// #10
  407d4c:	bl	401350 <putchar@plt>
  407d50:	ldr	w0, [x19, #40]
  407d54:	cmp	w0, #0x0
  407d58:	b.le	407d98 <printf@plt+0x6878>
  407d5c:	mov	x21, #0x0                   	// #0
  407d60:	mov	w20, #0x0                   	// #0
  407d64:	b	407d6c <printf@plt+0x684c>
  407d68:	cbnz	w0, 407e70 <printf@plt+0x6950>
  407d6c:	ldr	x0, [x19, #32]
  407d70:	add	w20, w20, #0x1
  407d74:	ldr	x0, [x0, x21]
  407d78:	add	x21, x21, #0x8
  407d7c:	ldr	x1, [x0]
  407d80:	ldr	x1, [x1, #64]
  407d84:	blr	x1
  407d88:	ldr	w1, [x19, #40]
  407d8c:	cmp	w1, w20
  407d90:	b.gt	407d68 <printf@plt+0x6848>
  407d94:	cbnz	w0, 407e70 <printf@plt+0x6950>
  407d98:	mov	w0, w22
  407d9c:	ldp	x19, x20, [sp, #16]
  407da0:	ldp	x21, x22, [sp, #32]
  407da4:	ldp	x23, x24, [sp, #48]
  407da8:	ldp	x29, x30, [sp], #80
  407dac:	ret
  407db0:	ldr	x0, [x19, #32]
  407db4:	add	x0, x0, x20, lsl #3
  407db8:	ldur	x0, [x0, #-8]
  407dbc:	ldr	x1, [x0]
  407dc0:	ldr	x1, [x1, #88]
  407dc4:	blr	x1
  407dc8:	cmp	w0, #0x0
  407dcc:	ldr	w3, [x19, #40]
  407dd0:	mov	w22, w0
  407dd4:	add	w0, w20, #0x1
  407dd8:	cset	w24, ne  // ne = any
  407ddc:	cmp	w3, w0
  407de0:	b.le	407e60 <printf@plt+0x6940>
  407de4:	ldr	x0, [x19, #32]
  407de8:	add	x23, x20, #0x1
  407dec:	ldr	x0, [x0, x23, lsl #3]
  407df0:	ldr	x1, [x0]
  407df4:	ldr	x1, [x1, #80]
  407df8:	blr	x1
  407dfc:	cbnz	w0, 407e44 <printf@plt+0x6924>
  407e00:	cbnz	w22, 407e68 <printf@plt+0x6948>
  407e04:	nop
  407e08:	ldr	w2, [x19, #40]
  407e0c:	mov	x20, x23
  407e10:	cmp	w2, w23
  407e14:	mov	w3, w2
  407e18:	b.gt	407ab8 <printf@plt+0x6598>
  407e1c:	b	407ac8 <printf@plt+0x65a8>
  407e20:	ldr	x0, [x19, #32]
  407e24:	mov	x23, #0x1                   	// #1
  407e28:	ldr	x0, [x0, #8]
  407e2c:	ldr	x1, [x0]
  407e30:	ldr	x1, [x1, #80]
  407e34:	blr	x1
  407e38:	cbz	w0, 407e08 <printf@plt+0x68e8>
  407e3c:	mov	w24, #0x0                   	// #0
  407e40:	mov	x23, #0x1                   	// #1
  407e44:	orr	w1, w24, #0x2
  407e48:	ldr	x0, [x19, #32]
  407e4c:	ldr	x0, [x0, x20, lsl #3]
  407e50:	ldr	x2, [x0]
  407e54:	ldr	x2, [x2, #104]
  407e58:	blr	x2
  407e5c:	b	407e08 <printf@plt+0x68e8>
  407e60:	cbz	w22, 407ac8 <printf@plt+0x65a8>
  407e64:	add	x23, x20, #0x1
  407e68:	mov	w1, #0x1                   	// #1
  407e6c:	b	407e48 <printf@plt+0x6928>
  407e70:	ldr	w1, [x19, #12]
  407e74:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  407e78:	add	x0, x0, #0xe80
  407e7c:	mov	x20, #0x0                   	// #0
  407e80:	bl	401520 <printf@plt>
  407e84:	ldr	w0, [x19, #40]
  407e88:	cmp	w0, #0x0
  407e8c:	b.le	407ecc <printf@plt+0x69ac>
  407e90:	ldr	x0, [x19, #32]
  407e94:	ldr	x0, [x0, x20, lsl #3]
  407e98:	ldr	x1, [x0]
  407e9c:	ldr	x1, [x1, #64]
  407ea0:	blr	x1
  407ea4:	cbz	w0, 407ebc <printf@plt+0x699c>
  407ea8:	ldr	x0, [x19, #32]
  407eac:	ldr	x0, [x0, x20, lsl #3]
  407eb0:	ldr	x1, [x0]
  407eb4:	ldr	x1, [x1, #48]
  407eb8:	blr	x1
  407ebc:	ldr	w0, [x19, #40]
  407ec0:	add	x20, x20, #0x1
  407ec4:	cmp	w0, w20
  407ec8:	b.gt	407e90 <printf@plt+0x6970>
  407ecc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  407ed0:	add	x0, x0, #0xe10
  407ed4:	bl	401280 <puts@plt>
  407ed8:	ldr	w2, [x19, #12]
  407edc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  407ee0:	add	x0, x0, #0xe98
  407ee4:	mov	w1, w2
  407ee8:	bl	401520 <printf@plt>
  407eec:	ldr	w2, [x19, #12]
  407ef0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  407ef4:	add	x0, x0, #0xeb8
  407ef8:	mov	w1, w2
  407efc:	bl	401520 <printf@plt>
  407f00:	mov	w0, w22
  407f04:	ldp	x19, x20, [sp, #16]
  407f08:	ldp	x21, x22, [sp, #32]
  407f0c:	ldp	x23, x24, [sp, #48]
  407f10:	ldp	x29, x30, [sp], #80
  407f14:	ret
  407f18:	cmp	w1, #0x1
  407f1c:	mov	w23, #0x0                   	// #0
  407f20:	cset	w0, le
  407f24:	mov	w22, #0x0                   	// #0
  407f28:	str	w0, [x19, #16]
  407f2c:	b	407bcc <printf@plt+0x66ac>
  407f30:	b.eq	407f40 <printf@plt+0x6a20>  // b.none
  407f34:	mov	w23, #0x0                   	// #0
  407f38:	mov	w22, #0x0                   	// #0
  407f3c:	b	407bcc <printf@plt+0x66ac>
  407f40:	mov	w23, #0x0                   	// #0
  407f44:	stp	x25, x26, [sp, #64]
  407f48:	ldr	x6, [x19, #32]
  407f4c:	b	407b24 <printf@plt+0x6604>
  407f50:	stp	x29, x30, [sp, #-32]!
  407f54:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3bf8>
  407f58:	add	x1, x1, #0xf10
  407f5c:	mov	x29, sp
  407f60:	str	x19, [sp, #16]
  407f64:	mov	x19, x0
  407f68:	str	x1, [x0], #24
  407f6c:	bl	4066f8 <printf@plt+0x51d8>
  407f70:	mov	x0, x19
  407f74:	ldr	x19, [sp, #16]
  407f78:	ldp	x29, x30, [sp], #32
  407f7c:	b	406258 <printf@plt+0x4d38>
  407f80:	stp	x29, x30, [sp, #-32]!
  407f84:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3bf8>
  407f88:	add	x1, x1, #0xf10
  407f8c:	mov	x29, sp
  407f90:	str	x19, [sp, #16]
  407f94:	mov	x19, x0
  407f98:	str	x1, [x0], #24
  407f9c:	bl	4066f8 <printf@plt+0x51d8>
  407fa0:	mov	x0, x19
  407fa4:	bl	406258 <printf@plt+0x4d38>
  407fa8:	mov	x0, x19
  407fac:	mov	x1, #0x38                  	// #56
  407fb0:	ldr	x19, [sp, #16]
  407fb4:	ldp	x29, x30, [sp], #32
  407fb8:	b	411408 <_ZdlPvm@@Base>
  407fbc:	nop
  407fc0:	stp	x29, x30, [sp, #-32]!
  407fc4:	mov	x29, sp
  407fc8:	stp	x19, x20, [sp, #16]
  407fcc:	mov	x20, x0
  407fd0:	add	w19, w1, #0x1
  407fd4:	ldr	x0, [x0, #24]
  407fd8:	mov	w1, w19
  407fdc:	ldr	x2, [x0]
  407fe0:	ldr	x2, [x2, #112]
  407fe4:	blr	x2
  407fe8:	ldr	x0, [x20, #32]
  407fec:	mov	w1, w19
  407ff0:	ldp	x19, x20, [sp, #16]
  407ff4:	ldr	x2, [x0]
  407ff8:	ldp	x29, x30, [sp], #32
  407ffc:	ldr	x2, [x2, #112]
  408000:	mov	x16, x2
  408004:	br	x16
  408008:	stp	x29, x30, [sp, #-32]!
  40800c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4bf8>
  408010:	add	x1, x1, #0x198
  408014:	mov	x29, sp
  408018:	str	x19, [sp, #16]
  40801c:	mov	x19, x0
  408020:	ldr	x0, [x0, #24]
  408024:	str	x1, [x19]
  408028:	cbz	x0, 408038 <printf@plt+0x6b18>
  40802c:	ldr	x1, [x0]
  408030:	ldr	x1, [x1, #16]
  408034:	blr	x1
  408038:	ldr	x0, [x19, #32]
  40803c:	cbz	x0, 40804c <printf@plt+0x6b2c>
  408040:	ldr	x1, [x0]
  408044:	ldr	x1, [x1, #16]
  408048:	blr	x1
  40804c:	mov	x0, x19
  408050:	ldr	x19, [sp, #16]
  408054:	ldp	x29, x30, [sp], #32
  408058:	b	406258 <printf@plt+0x4d38>
  40805c:	nop
  408060:	stp	x29, x30, [sp, #-32]!
  408064:	mov	x29, sp
  408068:	str	x19, [sp, #16]
  40806c:	mov	x19, x0
  408070:	bl	408008 <printf@plt+0x6ae8>
  408074:	mov	x0, x19
  408078:	mov	x1, #0x28                  	// #40
  40807c:	ldr	x19, [sp, #16]
  408080:	ldp	x29, x30, [sp], #32
  408084:	b	411408 <_ZdlPvm@@Base>
  408088:	stp	x29, x30, [sp, #-64]!
  40808c:	mov	x29, sp
  408090:	stp	x19, x20, [sp, #16]
  408094:	mov	x19, x0
  408098:	ldr	w0, [x0, #16]
  40809c:	stp	x21, x22, [sp, #32]
  4080a0:	mov	w20, w1
  4080a4:	str	x23, [sp, #48]
  4080a8:	cbnz	w0, 4082b8 <printf@plt+0x6d98>
  4080ac:	ldr	x0, [x19, #24]
  4080b0:	mov	w1, w20
  4080b4:	ldr	x2, [x0]
  4080b8:	ldr	x2, [x2, #24]
  4080bc:	blr	x2
  4080c0:	mov	w21, w0
  4080c4:	cbz	w0, 408130 <printf@plt+0x6c10>
  4080c8:	ldp	x2, x22, [x19, #24]
  4080cc:	mov	w0, w20
  4080d0:	ldr	x1, [x22]
  4080d4:	ldr	w23, [x2, #12]
  4080d8:	ldr	x20, [x1, #24]
  4080dc:	bl	405e68 <printf@plt+0x4948>
  4080e0:	mov	w1, w0
  4080e4:	mov	x0, x22
  4080e8:	blr	x20
  4080ec:	mov	w20, w0
  4080f0:	cbz	w0, 408154 <printf@plt+0x6c34>
  4080f4:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  4080f8:	add	x3, x3, #0x1f8
  4080fc:	mov	x1, x3
  408100:	mov	x2, x3
  408104:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  408108:	add	x0, x0, #0xba8
  40810c:	bl	4101c8 <printf@plt+0xeca8>
  408110:	mov	w20, w21
  408114:	ldp	w1, w0, [x19, #12]
  408118:	cbz	w0, 408164 <printf@plt+0x6c44>
  40811c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  408120:	add	x0, x0, #0xbc8
  408124:	bl	401520 <printf@plt>
  408128:	ldr	w1, [x19, #12]
  40812c:	b	408164 <printf@plt+0x6c44>
  408130:	ldr	x21, [x19, #32]
  408134:	mov	w0, w20
  408138:	ldr	x1, [x21]
  40813c:	ldr	x20, [x1, #24]
  408140:	bl	405e68 <printf@plt+0x4948>
  408144:	mov	w1, w0
  408148:	mov	x0, x21
  40814c:	blr	x20
  408150:	mov	w20, w0
  408154:	ldr	x0, [x19, #32]
  408158:	ldr	w23, [x0, #12]
  40815c:	ldp	w1, w0, [x19, #12]
  408160:	cbnz	w0, 40811c <printf@plt+0x6bfc>
  408164:	ldp	x2, x3, [x19, #24]
  408168:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40816c:	add	x0, x0, #0xf88
  408170:	ldr	w2, [x2, #12]
  408174:	ldr	w3, [x3, #12]
  408178:	bl	401520 <printf@plt>
  40817c:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408180:	ldr	w0, [x0, #3488]
  408184:	cbz	w0, 408318 <printf@plt+0x6df8>
  408188:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40818c:	adrp	x2, 435000 <stderr@@GLIBC_2.17+0x1298>
  408190:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  408194:	add	x0, x0, #0xfc0
  408198:	ldr	w1, [x1, #1148]
  40819c:	ldr	w2, [x2, #3688]
  4081a0:	add	w1, w1, w2
  4081a4:	lsl	w1, w1, #1
  4081a8:	bl	401520 <printf@plt>
  4081ac:	ldp	w1, w0, [x19, #12]
  4081b0:	cbz	w0, 4082ac <printf@plt+0x6d8c>
  4081b4:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  4081b8:	ldr	w2, [x0, #1132]
  4081bc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4081c0:	add	x0, x0, #0xfc8
  4081c4:	bl	401520 <printf@plt>
  4081c8:	ldp	w1, w0, [x19, #12]
  4081cc:	cbz	w0, 4082a0 <printf@plt+0x6d80>
  4081d0:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  4081d4:	ldr	w2, [x0, #1124]
  4081d8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4081dc:	add	x0, x0, #0xfd8
  4081e0:	bl	401520 <printf@plt>
  4081e4:	adrp	x22, 432000 <_Znam@GLIBCXX_3.4>
  4081e8:	ldr	x1, [x19, #24]
  4081ec:	adrp	x21, 432000 <_Znam@GLIBCXX_3.4>
  4081f0:	ldp	w3, w2, [x19, #12]
  4081f4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4081f8:	ldr	w5, [x22, #1104]
  4081fc:	add	x0, x0, #0xfe8
  408200:	cmp	w2, #0x0
  408204:	ldr	w4, [x21, #1120]
  408208:	ldr	w2, [x1, #12]
  40820c:	mov	w1, w3
  408210:	add	w6, w5, w5, lsl #1
  408214:	csel	w6, w6, w5, eq  // eq = none
  408218:	bl	401520 <printf@plt>
  40821c:	ldr	x1, [x19, #32]
  408220:	ldp	w3, w0, [x19, #12]
  408224:	ldr	w5, [x22, #1104]
  408228:	ldr	w2, [x1, #12]
  40822c:	cmp	w0, #0x0
  408230:	ldr	w4, [x21, #1120]
  408234:	mov	w1, w3
  408238:	add	w6, w5, w5, lsl #1
  40823c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408240:	csel	w6, w6, w5, eq  // eq = none
  408244:	add	x0, x0, #0x20
  408248:	bl	401520 <printf@plt>
  40824c:	ldr	x3, [x19, #24]
  408250:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408254:	ldr	w2, [x19, #12]
  408258:	add	x0, x0, #0x58
  40825c:	ldr	w3, [x3, #12]
  408260:	mov	w1, w2
  408264:	bl	401520 <printf@plt>
  408268:	ldr	x3, [x19, #32]
  40826c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408270:	ldr	w2, [x19, #12]
  408274:	add	x0, x0, #0x78
  408278:	ldr	w3, [x3, #12]
  40827c:	mov	w1, w2
  408280:	bl	401520 <printf@plt>
  408284:	cbnz	w20, 4082ec <printf@plt+0x6dcc>
  408288:	mov	w0, w20
  40828c:	ldp	x19, x20, [sp, #16]
  408290:	ldp	x21, x22, [sp, #32]
  408294:	ldr	x23, [sp, #48]
  408298:	ldp	x29, x30, [sp], #64
  40829c:	ret
  4082a0:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  4082a4:	ldr	w2, [x0, #1128]
  4082a8:	b	4081d8 <printf@plt+0x6cb8>
  4082ac:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  4082b0:	ldr	w2, [x0, #1136]
  4082b4:	b	4081bc <printf@plt+0x6c9c>
  4082b8:	mov	w0, w1
  4082bc:	bl	405e58 <printf@plt+0x4938>
  4082c0:	ldr	w1, [x19, #12]
  4082c4:	mov	w20, w0
  4082c8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4082cc:	add	x0, x0, #0xb78
  4082d0:	bl	401520 <printf@plt>
  4082d4:	bl	4061f0 <printf@plt+0x4cd0>
  4082d8:	ldr	w1, [x19, #12]
  4082dc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4082e0:	add	x0, x0, #0xb90
  4082e4:	bl	401520 <printf@plt>
  4082e8:	b	4080ac <printf@plt+0x6b8c>
  4082ec:	ldr	w1, [x19, #12]
  4082f0:	mov	w2, w23
  4082f4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  4082f8:	add	x0, x0, #0x98
  4082fc:	bl	401520 <printf@plt>
  408300:	mov	w0, w20
  408304:	ldp	x19, x20, [sp, #16]
  408308:	ldp	x21, x22, [sp, #32]
  40830c:	ldr	x23, [sp, #48]
  408310:	ldp	x29, x30, [sp], #64
  408314:	ret
  408318:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40831c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  408320:	mov	x2, #0x10                  	// #16
  408324:	add	x0, x0, #0xfa8
  408328:	ldr	x3, [x1, #3424]
  40832c:	mov	x1, #0x1                   	// #1
  408330:	bl	4014a0 <fwrite@plt>
  408334:	b	408188 <printf@plt+0x6c68>
  408338:	stp	x29, x30, [sp, #-32]!
  40833c:	mov	x2, #0x2                   	// #2
  408340:	mov	x1, #0x1                   	// #1
  408344:	mov	x29, sp
  408348:	stp	x19, x20, [sp, #16]
  40834c:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408350:	mov	x19, x0
  408354:	ldr	x3, [x20, #3432]
  408358:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40835c:	add	x0, x0, #0x2d8
  408360:	bl	4014a0 <fwrite@plt>
  408364:	ldr	x0, [x19, #24]
  408368:	ldr	x1, [x0]
  40836c:	ldr	x1, [x1]
  408370:	blr	x1
  408374:	ldr	w0, [x19, #16]
  408378:	ldr	x3, [x20, #3432]
  40837c:	cbz	w0, 4083c4 <printf@plt+0x6ea4>
  408380:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408384:	mov	x2, #0xf                   	// #15
  408388:	add	x0, x0, #0xc0
  40838c:	mov	x1, #0x1                   	// #1
  408390:	bl	4014a0 <fwrite@plt>
  408394:	ldr	x0, [x19, #32]
  408398:	ldr	x1, [x0]
  40839c:	ldr	x1, [x1]
  4083a0:	blr	x1
  4083a4:	ldr	x3, [x20, #3432]
  4083a8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  4083ac:	ldp	x19, x20, [sp, #16]
  4083b0:	add	x0, x0, #0x3f8
  4083b4:	ldp	x29, x30, [sp], #32
  4083b8:	mov	x2, #0x2                   	// #2
  4083bc:	mov	x1, #0x1                   	// #1
  4083c0:	b	4014a0 <fwrite@plt>
  4083c4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  4083c8:	mov	x2, #0xa                   	// #10
  4083cc:	mov	x1, #0x1                   	// #1
  4083d0:	add	x0, x0, #0xd0
  4083d4:	bl	4014a0 <fwrite@plt>
  4083d8:	b	408394 <printf@plt+0x6e74>
  4083dc:	nop
  4083e0:	stp	x29, x30, [sp, #-64]!
  4083e4:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4083e8:	mov	x29, sp
  4083ec:	stp	x19, x20, [sp, #16]
  4083f0:	mov	x19, x0
  4083f4:	ldr	w0, [x1, #3448]
  4083f8:	cbnz	w0, 408574 <printf@plt+0x7054>
  4083fc:	ldr	w0, [x19, #16]
  408400:	stp	x21, x22, [sp, #32]
  408404:	stp	x23, x24, [sp, #48]
  408408:	cbnz	w0, 408588 <printf@plt+0x7068>
  40840c:	adrp	x22, 415000 <_ZdlPvm@@Base+0x3bf8>
  408410:	add	x22, x22, #0xa58
  408414:	mov	x0, x22
  408418:	bl	401520 <printf@plt>
  40841c:	ldr	w1, [x19, #12]
  408420:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  408424:	add	x0, x0, #0xa60
  408428:	adrp	x21, 416000 <_ZdlPvm@@Base+0x4bf8>
  40842c:	add	x21, x21, #0x100
  408430:	adrp	x20, 414000 <_ZdlPvm@@Base+0x2bf8>
  408434:	add	x20, x20, #0xe10
  408438:	bl	401520 <printf@plt>
  40843c:	ldr	x2, [x19, #24]
  408440:	mov	x0, x21
  408444:	ldr	w1, [x19, #12]
  408448:	ldr	w2, [x2, #12]
  40844c:	bl	401520 <printf@plt>
  408450:	ldr	x0, [x19, #24]
  408454:	ldr	x1, [x0]
  408458:	ldr	x1, [x1, #48]
  40845c:	blr	x1
  408460:	mov	x0, x20
  408464:	bl	401520 <printf@plt>
  408468:	mov	x0, x22
  40846c:	bl	401520 <printf@plt>
  408470:	ldr	w1, [x19, #12]
  408474:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  408478:	add	x0, x0, #0xaa0
  40847c:	bl	401520 <printf@plt>
  408480:	ldr	x2, [x19, #32]
  408484:	mov	x0, x21
  408488:	ldr	w1, [x19, #12]
  40848c:	ldr	w2, [x2, #12]
  408490:	bl	401520 <printf@plt>
  408494:	ldr	x0, [x19, #32]
  408498:	ldr	x1, [x0]
  40849c:	ldr	x1, [x1, #48]
  4084a0:	blr	x1
  4084a4:	mov	x0, x20
  4084a8:	bl	401520 <printf@plt>
  4084ac:	ldr	w0, [x19, #16]
  4084b0:	cbnz	w0, 40859c <printf@plt+0x707c>
  4084b4:	adrp	x21, 432000 <_Znam@GLIBCXX_3.4>
  4084b8:	adrp	x22, 432000 <_Znam@GLIBCXX_3.4>
  4084bc:	adrp	x20, 414000 <_ZdlPvm@@Base+0x2bf8>
  4084c0:	add	x20, x20, #0xeb8
  4084c4:	ldr	w1, [x21, #1148]
  4084c8:	mov	x0, x20
  4084cc:	adrp	x24, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4084d0:	adrp	x23, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4084d4:	bl	401520 <printf@plt>
  4084d8:	ldr	w1, [x22, #1120]
  4084dc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  4084e0:	add	x0, x0, #0x120
  4084e4:	bl	401520 <printf@plt>
  4084e8:	ldr	w0, [x24, #3488]
  4084ec:	adrp	x2, 416000 <_ZdlPvm@@Base+0x4bf8>
  4084f0:	ldr	x1, [x23, #3424]
  4084f4:	cmp	w0, #0x0
  4084f8:	add	x2, x2, #0xe8
  4084fc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408500:	add	x0, x0, #0xe0
  408504:	csel	x0, x0, x2, ne  // ne = any
  408508:	bl	401260 <fputs@plt>
  40850c:	ldr	w1, [x19, #12]
  408510:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408514:	ldr	w2, [x21, #1148]
  408518:	add	x0, x0, #0x130
  40851c:	lsl	w2, w2, #1
  408520:	bl	401520 <printf@plt>
  408524:	ldr	w0, [x24, #3488]
  408528:	adrp	x2, 416000 <_ZdlPvm@@Base+0x4bf8>
  40852c:	ldr	x1, [x23, #3424]
  408530:	cmp	w0, #0x0
  408534:	add	x2, x2, #0xf8
  408538:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  40853c:	add	x0, x0, #0xf0
  408540:	csel	x0, x0, x2, ne  // ne = any
  408544:	bl	401260 <fputs@plt>
  408548:	ldr	w1, [x22, #1120]
  40854c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408550:	add	x0, x0, #0x140
  408554:	bl	401520 <printf@plt>
  408558:	ldr	w1, [x21, #1148]
  40855c:	mov	x0, x20
  408560:	ldp	x19, x20, [sp, #16]
  408564:	ldp	x21, x22, [sp, #32]
  408568:	ldp	x23, x24, [sp, #48]
  40856c:	ldp	x29, x30, [sp], #64
  408570:	b	401520 <printf@plt>
  408574:	cmp	w0, #0x1
  408578:	b.eq	4085b0 <printf@plt+0x7090>  // b.none
  40857c:	ldp	x19, x20, [sp, #16]
  408580:	ldp	x29, x30, [sp], #64
  408584:	ret
  408588:	ldr	w1, [x19, #12]
  40858c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  408590:	add	x0, x0, #0xa48
  408594:	bl	401520 <printf@plt>
  408598:	b	40840c <printf@plt+0x6eec>
  40859c:	ldr	w1, [x19, #12]
  4085a0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  4085a4:	add	x0, x0, #0xae0
  4085a8:	bl	401520 <printf@plt>
  4085ac:	b	4084b4 <printf@plt+0x6f94>
  4085b0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  4085b4:	add	x0, x0, #0x148
  4085b8:	bl	401520 <printf@plt>
  4085bc:	ldr	x0, [x19, #24]
  4085c0:	ldr	x1, [x0]
  4085c4:	ldr	x1, [x1, #48]
  4085c8:	blr	x1
  4085cc:	ldr	x0, [x19, #32]
  4085d0:	ldr	x1, [x0]
  4085d4:	ldr	x1, [x1, #48]
  4085d8:	blr	x1
  4085dc:	ldp	x19, x20, [sp, #16]
  4085e0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  4085e4:	ldp	x29, x30, [sp], #64
  4085e8:	add	x0, x0, #0x150
  4085ec:	b	401520 <printf@plt>
  4085f0:	stp	x29, x30, [sp, #-48]!
  4085f4:	mov	x29, sp
  4085f8:	stp	x19, x20, [sp, #16]
  4085fc:	mov	x20, x1
  408600:	str	x21, [sp, #32]
  408604:	mov	x21, x0
  408608:	mov	x0, #0x28                  	// #40
  40860c:	bl	4113a0 <_Znwm@@Base>
  408610:	mov	x19, x0
  408614:	bl	406230 <printf@plt+0x4d10>
  408618:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  40861c:	add	x0, x0, #0x198
  408620:	mov	w1, #0x7                   	// #7
  408624:	str	x0, [x19]
  408628:	mov	x0, x19
  40862c:	str	w1, [x19, #8]
  408630:	str	wzr, [x19, #16]
  408634:	stp	x21, x20, [x19, #24]
  408638:	ldp	x19, x20, [sp, #16]
  40863c:	ldr	x21, [sp, #32]
  408640:	ldp	x29, x30, [sp], #48
  408644:	ret
  408648:	mov	x1, #0x28                  	// #40
  40864c:	mov	x20, x0
  408650:	mov	x0, x19
  408654:	bl	411408 <_ZdlPvm@@Base>
  408658:	mov	x0, x20
  40865c:	bl	4014b0 <_Unwind_Resume@plt>
  408660:	stp	x29, x30, [sp, #-48]!
  408664:	mov	x29, sp
  408668:	stp	x19, x20, [sp, #16]
  40866c:	mov	x20, x1
  408670:	str	x21, [sp, #32]
  408674:	mov	x21, x0
  408678:	mov	x0, #0x28                  	// #40
  40867c:	bl	4113a0 <_Znwm@@Base>
  408680:	mov	x19, x0
  408684:	bl	406230 <printf@plt+0x4d10>
  408688:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  40868c:	add	x0, x0, #0x198
  408690:	mov	w1, #0x1                   	// #1
  408694:	mov	w2, #0x7                   	// #7
  408698:	str	x0, [x19]
  40869c:	mov	x0, x19
  4086a0:	str	w2, [x19, #8]
  4086a4:	str	w1, [x19, #16]
  4086a8:	stp	x21, x20, [x19, #24]
  4086ac:	ldp	x19, x20, [sp, #16]
  4086b0:	ldr	x21, [sp, #32]
  4086b4:	ldp	x29, x30, [sp], #48
  4086b8:	ret
  4086bc:	mov	x1, #0x28                  	// #40
  4086c0:	mov	x20, x0
  4086c4:	mov	x0, x19
  4086c8:	bl	411408 <_ZdlPvm@@Base>
  4086cc:	mov	x0, x20
  4086d0:	bl	4014b0 <_Unwind_Resume@plt>
  4086d4:	nop
  4086d8:	stp	x29, x30, [sp, #-48]!
  4086dc:	mov	x29, sp
  4086e0:	stp	x19, x20, [sp, #16]
  4086e4:	mov	x19, x0
  4086e8:	mov	x20, x3
  4086ec:	stp	x21, x22, [sp, #32]
  4086f0:	mov	w22, w1
  4086f4:	mov	x21, x2
  4086f8:	bl	406230 <printf@plt+0x4d10>
  4086fc:	str	w22, [x19, #16]
  408700:	mov	w1, #0x7                   	// #7
  408704:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408708:	add	x0, x0, #0x198
  40870c:	str	x0, [x19]
  408710:	str	w1, [x19, #8]
  408714:	stp	x21, x20, [x19, #24]
  408718:	ldp	x19, x20, [sp, #16]
  40871c:	ldp	x21, x22, [sp, #32]
  408720:	ldp	x29, x30, [sp], #48
  408724:	ret
  408728:	tbz	w1, #0, 408734 <printf@plt+0x7214>
  40872c:	mov	w2, #0x1                   	// #1
  408730:	strb	w2, [x0, #18]
  408734:	tbz	w1, #1, 408740 <printf@plt+0x7220>
  408738:	mov	w1, #0x1                   	// #1
  40873c:	strb	w1, [x0, #17]
  408740:	ret
  408744:	nop
  408748:	ldrb	w0, [x0, #16]
  40874c:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x1298>
  408750:	add	x1, x1, #0xe88
  408754:	add	x0, x1, x0, lsl #3
  408758:	ldr	w0, [x0, #4]
  40875c:	cmp	w0, #0x1
  408760:	cset	w0, eq  // eq = none
  408764:	ret
  408768:	mov	w0, #0x1                   	// #1
  40876c:	ret
  408770:	tbnz	w1, #31, 408788 <printf@plt+0x7268>
  408774:	ldrb	w3, [x0, #16]
  408778:	adrp	x4, 435000 <stderr@@GLIBC_2.17+0x1298>
  40877c:	add	x4, x4, #0xe88
  408780:	lsl	x3, x3, #3
  408784:	str	w1, [x4, x3]
  408788:	tbnz	w2, #31, 4087a0 <printf@plt+0x7280>
  40878c:	ldrb	w0, [x0, #16]
  408790:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x1298>
  408794:	add	x1, x1, #0xe88
  408798:	add	x0, x1, x0, lsl #3
  40879c:	str	w2, [x0, #4]
  4087a0:	ret
  4087a4:	nop
  4087a8:	stp	x29, x30, [sp, #-32]!
  4087ac:	mov	x29, sp
  4087b0:	str	x19, [sp, #16]
  4087b4:	mov	x19, x0
  4087b8:	ldr	x0, [x0, #16]
  4087bc:	ldr	x1, [x0]
  4087c0:	ldr	x1, [x1, #48]
  4087c4:	blr	x1
  4087c8:	ldr	x0, [x19, #24]
  4087cc:	ldr	x19, [sp, #16]
  4087d0:	ldr	x1, [x0]
  4087d4:	ldp	x29, x30, [sp], #32
  4087d8:	ldr	x1, [x1, #48]
  4087dc:	mov	x16, x1
  4087e0:	br	x16
  4087e4:	nop
  4087e8:	stp	x29, x30, [sp, #-48]!
  4087ec:	mov	x29, sp
  4087f0:	stp	x19, x20, [sp, #16]
  4087f4:	mov	x19, x0
  4087f8:	mov	w20, w1
  4087fc:	ldr	x0, [x0, #16]
  408800:	ldr	x3, [x0]
  408804:	ldr	x3, [x3, #96]
  408808:	str	x21, [sp, #32]
  40880c:	mov	w21, w2
  408810:	blr	x3
  408814:	ldr	x0, [x19, #24]
  408818:	mov	w2, w21
  40881c:	mov	w1, w20
  408820:	ldp	x19, x20, [sp, #16]
  408824:	ldr	x3, [x0]
  408828:	ldr	x21, [sp, #32]
  40882c:	ldp	x29, x30, [sp], #48
  408830:	ldr	x3, [x3, #96]
  408834:	mov	x16, x3
  408838:	br	x16
  40883c:	nop
  408840:	stp	x29, x30, [sp, #-32]!
  408844:	mov	x29, sp
  408848:	stp	x19, x20, [sp, #16]
  40884c:	mov	x20, x0
  408850:	ldr	w0, [x0, #8]
  408854:	cbz	w0, 408880 <printf@plt+0x7360>
  408858:	mov	w19, #0x0                   	// #0
  40885c:	nop
  408860:	ldr	x1, [x20]
  408864:	ubfiz	x0, x19, #4, #32
  408868:	add	w19, w19, #0x1
  40886c:	ldr	x0, [x1, x0]
  408870:	bl	4012f0 <free@plt>
  408874:	ldr	w0, [x20, #8]
  408878:	cmp	w0, w19
  40887c:	b.hi	408860 <printf@plt+0x7340>  // b.pmore
  408880:	ldr	x0, [x20]
  408884:	cbz	x0, 408894 <printf@plt+0x7374>
  408888:	ldp	x19, x20, [sp, #16]
  40888c:	ldp	x29, x30, [sp], #32
  408890:	b	4013f0 <_ZdaPv@plt>
  408894:	ldp	x19, x20, [sp, #16]
  408898:	ldp	x29, x30, [sp], #32
  40889c:	ret
  4088a0:	stp	x29, x30, [sp, #-32]!
  4088a4:	mov	x29, sp
  4088a8:	stp	x19, x20, [sp, #16]
  4088ac:	mov	x19, x0
  4088b0:	mov	w20, w1
  4088b4:	ldr	x0, [x0, #16]
  4088b8:	ldr	x2, [x0]
  4088bc:	ldr	x2, [x2, #24]
  4088c0:	blr	x2
  4088c4:	ldr	x2, [x19, #24]
  4088c8:	mov	w1, w20
  4088cc:	mov	w20, w0
  4088d0:	mov	x0, x2
  4088d4:	ldr	x2, [x2]
  4088d8:	ldr	x2, [x2, #24]
  4088dc:	blr	x2
  4088e0:	ldp	x1, x3, [x19, #16]
  4088e4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  4088e8:	add	x0, x0, #0x210
  4088ec:	ldr	w2, [x1, #12]
  4088f0:	ldr	w3, [x3, #12]
  4088f4:	ldr	w1, [x19, #12]
  4088f8:	bl	401520 <printf@plt>
  4088fc:	ldp	x1, x3, [x19, #16]
  408900:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408904:	add	x0, x0, #0x230
  408908:	ldr	w2, [x1, #12]
  40890c:	ldr	w3, [x3, #12]
  408910:	ldr	w1, [x19, #12]
  408914:	bl	401520 <printf@plt>
  408918:	ldp	x1, x3, [x19, #16]
  40891c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408920:	add	x0, x0, #0x250
  408924:	ldr	w2, [x1, #12]
  408928:	ldr	w3, [x3, #12]
  40892c:	ldr	w1, [x19, #12]
  408930:	bl	401520 <printf@plt>
  408934:	mov	w0, w20
  408938:	ldp	x19, x20, [sp, #16]
  40893c:	ldp	x29, x30, [sp], #32
  408940:	ret
  408944:	nop
  408948:	stp	x29, x30, [sp, #-32]!
  40894c:	mov	x29, sp
  408950:	str	x19, [sp, #16]
  408954:	mov	x19, x0
  408958:	ldr	x0, [x0, #16]
  40895c:	ldr	x1, [x0]
  408960:	ldr	x1, [x1, #32]
  408964:	blr	x1
  408968:	ldp	x1, x2, [x19, #16]
  40896c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408970:	add	x0, x0, #0x270
  408974:	ldr	w3, [x1, #12]
  408978:	ldr	w1, [x19, #12]
  40897c:	ldr	x19, [sp, #16]
  408980:	ldp	x29, x30, [sp], #32
  408984:	ldr	w2, [x2, #12]
  408988:	b	401520 <printf@plt>
  40898c:	nop
  408990:	stp	x29, x30, [sp, #-48]!
  408994:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408998:	mov	x29, sp
  40899c:	stp	x19, x20, [sp, #16]
  4089a0:	mov	x19, x0
  4089a4:	ldr	w0, [x1, #3448]
  4089a8:	cbnz	w0, 408a3c <printf@plt+0x751c>
  4089ac:	str	x21, [sp, #32]
  4089b0:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x1298>
  4089b4:	add	x1, x1, #0xe88
  4089b8:	ldrb	w0, [x19, #16]
  4089bc:	add	x0, x1, x0, lsl #3
  4089c0:	ldr	w21, [x0, #4]
  4089c4:	cmp	w21, #0x1
  4089c8:	b.ne	408a50 <printf@plt+0x7530>  // b.any
  4089cc:	ldrb	w0, [x19, #18]
  4089d0:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4089d4:	ldr	x3, [x20, #3424]
  4089d8:	cbz	w0, 408b48 <printf@plt+0x7628>
  4089dc:	ldrb	w0, [x19, #16]
  4089e0:	cmp	w0, #0x5c
  4089e4:	b.eq	408b30 <printf@plt+0x7610>  // b.none
  4089e8:	mov	x1, x3
  4089ec:	bl	4012b0 <putc@plt>
  4089f0:	ldrb	w0, [x19, #17]
  4089f4:	ldr	x3, [x20, #3424]
  4089f8:	cbnz	w0, 408a88 <printf@plt+0x7568>
  4089fc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408a00:	mov	x2, #0x2                   	// #2
  408a04:	add	x0, x0, #0x2a0
  408a08:	mov	x1, #0x1                   	// #1
  408a0c:	bl	4014a0 <fwrite@plt>
  408a10:	cmp	w21, #0x1
  408a14:	b.eq	408a78 <printf@plt+0x7558>  // b.none
  408a18:	ldr	x3, [x20, #3424]
  408a1c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408a20:	ldp	x19, x20, [sp, #16]
  408a24:	add	x0, x0, #0x2b0
  408a28:	ldr	x21, [sp, #32]
  408a2c:	mov	x2, #0x3                   	// #3
  408a30:	ldp	x29, x30, [sp], #48
  408a34:	mov	x1, #0x1                   	// #1
  408a38:	b	4014a0 <fwrite@plt>
  408a3c:	cmp	w0, #0x1
  408a40:	b.eq	408aa0 <printf@plt+0x7580>  // b.none
  408a44:	ldp	x19, x20, [sp, #16]
  408a48:	ldp	x29, x30, [sp], #48
  408a4c:	ret
  408a50:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x1298>
  408a54:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  408a58:	add	x0, x0, #0x278
  408a5c:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408a60:	ldr	x1, [x1, #3672]
  408a64:	bl	401520 <printf@plt>
  408a68:	ldrb	w0, [x19, #18]
  408a6c:	ldr	x3, [x20, #3424]
  408a70:	cbnz	w0, 4089dc <printf@plt+0x74bc>
  408a74:	b	408b48 <printf@plt+0x7628>
  408a78:	ldp	x19, x20, [sp, #16]
  408a7c:	ldr	x21, [sp, #32]
  408a80:	ldp	x29, x30, [sp], #48
  408a84:	ret
  408a88:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408a8c:	mov	x2, #0x2                   	// #2
  408a90:	mov	x1, #0x1                   	// #1
  408a94:	add	x0, x0, #0x2a8
  408a98:	bl	4014a0 <fwrite@plt>
  408a9c:	b	408a10 <printf@plt+0x74f0>
  408aa0:	ldrb	w0, [x19, #16]
  408aa4:	sub	w1, w0, #0x30
  408aa8:	cmp	w1, #0x9
  408aac:	b.ls	408ba8 <printf@plt+0x7688>  // b.plast
  408ab0:	sbfiz	x0, x0, #3, #32
  408ab4:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x1298>
  408ab8:	add	x1, x1, #0xe88
  408abc:	ldr	w0, [x1, x0]
  408ac0:	cbz	w0, 408b84 <printf@plt+0x7664>
  408ac4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408ac8:	add	x0, x0, #0x2c0
  408acc:	bl	401520 <printf@plt>
  408ad0:	ldrb	w0, [x19, #16]
  408ad4:	cmp	w0, #0x3c
  408ad8:	b.eq	408bc8 <printf@plt+0x76a8>  // b.none
  408adc:	cmp	w0, #0x3e
  408ae0:	b.eq	408bd8 <printf@plt+0x76b8>  // b.none
  408ae4:	cmp	w0, #0x26
  408ae8:	b.eq	408bb8 <printf@plt+0x7698>  // b.none
  408aec:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408af0:	ldr	x1, [x1, #3424]
  408af4:	bl	4012b0 <putc@plt>
  408af8:	ldrb	w0, [x19, #16]
  408afc:	sub	w1, w0, #0x30
  408b00:	cmp	w1, #0x9
  408b04:	b.ls	408b94 <printf@plt+0x7674>  // b.plast
  408b08:	sbfiz	x0, x0, #3, #32
  408b0c:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x1298>
  408b10:	add	x1, x1, #0xe88
  408b14:	ldr	w0, [x1, x0]
  408b18:	cbz	w0, 408b70 <printf@plt+0x7650>
  408b1c:	ldp	x19, x20, [sp, #16]
  408b20:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408b24:	ldp	x29, x30, [sp], #48
  408b28:	add	x0, x0, #0x2f0
  408b2c:	b	401520 <printf@plt>
  408b30:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408b34:	mov	x2, #0x2                   	// #2
  408b38:	mov	x1, #0x1                   	// #1
  408b3c:	add	x0, x0, #0x298
  408b40:	bl	4014a0 <fwrite@plt>
  408b44:	b	4089f0 <printf@plt+0x74d0>
  408b48:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408b4c:	mov	x2, #0x2                   	// #2
  408b50:	add	x0, x0, #0x290
  408b54:	mov	x1, #0x1                   	// #1
  408b58:	bl	4014a0 <fwrite@plt>
  408b5c:	ldrb	w0, [x19, #16]
  408b60:	ldr	x3, [x20, #3424]
  408b64:	cmp	w0, #0x5c
  408b68:	b.ne	4089e8 <printf@plt+0x74c8>  // b.any
  408b6c:	b	408b30 <printf@plt+0x7610>
  408b70:	ldp	x19, x20, [sp, #16]
  408b74:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408b78:	ldp	x29, x30, [sp], #48
  408b7c:	add	x0, x0, #0x2f8
  408b80:	b	401520 <printf@plt>
  408b84:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408b88:	add	x0, x0, #0x2c8
  408b8c:	bl	401520 <printf@plt>
  408b90:	b	408ad0 <printf@plt+0x75b0>
  408b94:	ldp	x19, x20, [sp, #16]
  408b98:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408b9c:	ldp	x29, x30, [sp], #48
  408ba0:	add	x0, x0, #0x2e8
  408ba4:	b	401520 <printf@plt>
  408ba8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408bac:	add	x0, x0, #0x2b8
  408bb0:	bl	401520 <printf@plt>
  408bb4:	b	408ad0 <printf@plt+0x75b0>
  408bb8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408bbc:	add	x0, x0, #0x2e0
  408bc0:	bl	401520 <printf@plt>
  408bc4:	b	408af8 <printf@plt+0x75d8>
  408bc8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408bcc:	add	x0, x0, #0x2d0
  408bd0:	bl	401520 <printf@plt>
  408bd4:	b	408af8 <printf@plt+0x75d8>
  408bd8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  408bdc:	add	x0, x0, #0x2d8
  408be0:	bl	401520 <printf@plt>
  408be4:	b	408af8 <printf@plt+0x75d8>
  408be8:	stp	x29, x30, [sp, #-16]!
  408bec:	mov	x29, sp
  408bf0:	ldr	x0, [x0, #16]
  408bf4:	ldr	x1, [x0]
  408bf8:	ldr	x1, [x1]
  408bfc:	blr	x1
  408c00:	ldp	x29, x30, [sp], #16
  408c04:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408c08:	mov	w0, #0x27                  	// #39
  408c0c:	ldr	x1, [x1, #3432]
  408c10:	b	4012b0 <putc@plt>
  408c14:	nop
  408c18:	stp	x29, x30, [sp, #-32]!
  408c1c:	mov	x29, sp
  408c20:	str	x19, [sp, #16]
  408c24:	mov	x19, x0
  408c28:	ldr	x0, [x0, #16]
  408c2c:	bl	4012f0 <free@plt>
  408c30:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  408c34:	add	x0, x0, #0x7b0
  408c38:	str	x0, [x19]
  408c3c:	mov	x0, x19
  408c40:	ldr	x19, [sp, #16]
  408c44:	ldp	x29, x30, [sp], #32
  408c48:	b	406258 <printf@plt+0x4d38>
  408c4c:	nop
  408c50:	stp	x29, x30, [sp, #-32]!
  408c54:	mov	x29, sp
  408c58:	str	x19, [sp, #16]
  408c5c:	mov	x19, x0
  408c60:	ldr	x0, [x0, #16]
  408c64:	bl	4012f0 <free@plt>
  408c68:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  408c6c:	add	x0, x0, #0x7b0
  408c70:	str	x0, [x19]
  408c74:	mov	x0, x19
  408c78:	bl	406258 <printf@plt+0x4d38>
  408c7c:	mov	x0, x19
  408c80:	mov	x1, #0x18                  	// #24
  408c84:	ldr	x19, [sp, #16]
  408c88:	ldp	x29, x30, [sp], #32
  408c8c:	b	411408 <_ZdlPvm@@Base>
  408c90:	mov	x2, x0
  408c94:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408c98:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4bf8>
  408c9c:	add	x1, x1, #0x300
  408ca0:	ldr	x0, [x0, #3432]
  408ca4:	ldr	x2, [x2, #16]
  408ca8:	b	4012a0 <fprintf@plt>
  408cac:	nop
  408cb0:	stp	x29, x30, [sp, #-32]!
  408cb4:	adrp	x1, 417000 <_ZdlPvm@@Base+0x5bf8>
  408cb8:	add	x1, x1, #0x9e8
  408cbc:	mov	x29, sp
  408cc0:	str	x19, [sp, #16]
  408cc4:	mov	x19, x0
  408cc8:	ldr	x0, [x0, #24]
  408ccc:	str	x1, [x19]
  408cd0:	cbz	x0, 408ce0 <printf@plt+0x77c0>
  408cd4:	ldr	x1, [x0]
  408cd8:	ldr	x1, [x1, #16]
  408cdc:	blr	x1
  408ce0:	mov	x0, x19
  408ce4:	ldr	x19, [sp, #16]
  408ce8:	ldp	x29, x30, [sp], #32
  408cec:	b	406818 <printf@plt+0x52f8>
  408cf0:	stp	x29, x30, [sp, #-32]!
  408cf4:	mov	x29, sp
  408cf8:	str	x19, [sp, #16]
  408cfc:	mov	x19, x0
  408d00:	bl	408cb0 <printf@plt+0x7790>
  408d04:	mov	x0, x19
  408d08:	mov	x1, #0x20                  	// #32
  408d0c:	ldr	x19, [sp, #16]
  408d10:	ldp	x29, x30, [sp], #32
  408d14:	b	411408 <_ZdlPvm@@Base>
  408d18:	stp	x29, x30, [sp, #-32]!
  408d1c:	mov	x29, sp
  408d20:	stp	x19, x20, [sp, #16]
  408d24:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408d28:	ldrb	w19, [x0, #16]
  408d2c:	ldr	x1, [x20, #3432]
  408d30:	mov	w0, w19
  408d34:	cmp	w19, #0x5c
  408d38:	b.eq	408d48 <printf@plt+0x7828>  // b.none
  408d3c:	ldp	x19, x20, [sp, #16]
  408d40:	ldp	x29, x30, [sp], #32
  408d44:	b	4012b0 <putc@plt>
  408d48:	bl	4012b0 <putc@plt>
  408d4c:	ldr	x1, [x20, #3432]
  408d50:	mov	w0, w19
  408d54:	ldp	x19, x20, [sp, #16]
  408d58:	ldp	x29, x30, [sp], #32
  408d5c:	b	4012b0 <putc@plt>
  408d60:	stp	x29, x30, [sp, #-48]!
  408d64:	mov	x29, sp
  408d68:	stp	x19, x20, [sp, #16]
  408d6c:	adrp	x19, 432000 <_Znam@GLIBCXX_3.4>
  408d70:	mov	x20, x0
  408d74:	add	x19, x19, #0x4f8
  408d78:	str	x21, [sp, #32]
  408d7c:	adrp	x21, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408d80:	add	x21, x21, #0x7e8
  408d84:	b	408d94 <printf@plt+0x7874>
  408d88:	add	x19, x19, #0x10
  408d8c:	cmp	x19, x21
  408d90:	b.eq	408db8 <printf@plt+0x7898>  // b.none
  408d94:	ldr	x0, [x19]
  408d98:	mov	x1, x20
  408d9c:	bl	401430 <strcmp@plt>
  408da0:	cbnz	w0, 408d88 <printf@plt+0x7868>
  408da4:	ldr	x0, [x19, #8]
  408da8:	ldp	x19, x20, [sp, #16]
  408dac:	ldr	x21, [sp, #32]
  408db0:	ldp	x29, x30, [sp], #48
  408db4:	ret
  408db8:	mov	x0, #0x0                   	// #0
  408dbc:	ldp	x19, x20, [sp, #16]
  408dc0:	ldr	x21, [sp, #32]
  408dc4:	ldp	x29, x30, [sp], #48
  408dc8:	ret
  408dcc:	nop
  408dd0:	str	xzr, [x0]
  408dd4:	ret
  408dd8:	stp	xzr, xzr, [x0]
  408ddc:	ret
  408de0:	stp	x29, x30, [sp, #-32]!
  408de4:	mov	w1, #0x11                  	// #17
  408de8:	mov	x29, sp
  408dec:	str	x19, [sp, #16]
  408df0:	mov	x19, x0
  408df4:	mov	x0, #0x110                 	// #272
  408df8:	str	w1, [x19, #8]
  408dfc:	bl	401250 <_Znam@plt>
  408e00:	mov	x1, x0
  408e04:	add	x2, x0, #0x110
  408e08:	stp	xzr, xzr, [x1]
  408e0c:	add	x1, x1, #0x10
  408e10:	cmp	x2, x1
  408e14:	b.ne	408e08 <printf@plt+0x78e8>  // b.any
  408e18:	str	x0, [x19]
  408e1c:	str	wzr, [x19, #12]
  408e20:	ldr	x19, [sp, #16]
  408e24:	ldp	x29, x30, [sp], #32
  408e28:	ret
  408e2c:	nop
  408e30:	stp	x29, x30, [sp, #-96]!
  408e34:	mov	x29, sp
  408e38:	stp	x19, x20, [sp, #16]
  408e3c:	mov	x20, x1
  408e40:	stp	x21, x22, [sp, #32]
  408e44:	mov	x21, x0
  408e48:	mov	x22, x2
  408e4c:	stp	x23, x24, [sp, #48]
  408e50:	stp	x25, x26, [sp, #64]
  408e54:	stp	x27, x28, [sp, #80]
  408e58:	cbz	x1, 408f60 <printf@plt+0x7a40>
  408e5c:	mov	x0, x20
  408e60:	bl	411418 <_ZdlPvm@@Base+0x10>
  408e64:	ldr	w26, [x21, #8]
  408e68:	mov	x25, x0
  408e6c:	ldr	x27, [x21]
  408e70:	mov	w1, w26
  408e74:	udiv	x0, x0, x1
  408e78:	msub	x0, x0, x1, x25
  408e7c:	mov	w19, w0
  408e80:	lsl	x0, x0, #4
  408e84:	add	x24, x27, x0
  408e88:	ldr	x23, [x27, x0]
  408e8c:	cbz	x23, 408eec <printf@plt+0x79cc>
  408e90:	sub	w28, w26, #0x1
  408e94:	b	408eac <printf@plt+0x798c>
  408e98:	lsl	x3, x3, #4
  408e9c:	csel	w19, w1, w28, ne  // ne = any
  408ea0:	add	x24, x27, x3
  408ea4:	ldr	x23, [x27, x3]
  408ea8:	cbz	x23, 408eec <printf@plt+0x79cc>
  408eac:	mov	x1, x20
  408eb0:	mov	x0, x23
  408eb4:	bl	401430 <strcmp@plt>
  408eb8:	sub	w1, w19, #0x1
  408ebc:	cmp	w19, #0x0
  408ec0:	csel	w3, w1, w28, ne  // ne = any
  408ec4:	cbnz	w0, 408e98 <printf@plt+0x7978>
  408ec8:	str	x22, [x24, #8]
  408ecc:	mov	x0, x23
  408ed0:	ldp	x19, x20, [sp, #16]
  408ed4:	ldp	x21, x22, [sp, #32]
  408ed8:	ldp	x23, x24, [sp, #48]
  408edc:	ldp	x25, x26, [sp, #64]
  408ee0:	ldp	x27, x28, [sp, #80]
  408ee4:	ldp	x29, x30, [sp], #96
  408ee8:	ret
  408eec:	cbz	x22, 4090b4 <printf@plt+0x7b94>
  408ef0:	ldr	w0, [x21, #12]
  408ef4:	ubfiz	x19, x19, #4, #32
  408ef8:	cmp	w26, w0, lsl #2
  408efc:	b.ls	408f74 <printf@plt+0x7a54>  // b.plast
  408f00:	mov	x0, x20
  408f04:	bl	401290 <strlen@plt>
  408f08:	add	x23, x0, #0x1
  408f0c:	mov	x0, x23
  408f10:	bl	401450 <malloc@plt>
  408f14:	mov	x2, x23
  408f18:	mov	x1, x20
  408f1c:	mov	x23, x0
  408f20:	bl	401270 <memcpy@plt>
  408f24:	ldr	x1, [x21]
  408f28:	ldr	w0, [x21, #12]
  408f2c:	add	x2, x1, x19
  408f30:	str	x23, [x1, x19]
  408f34:	add	w0, w0, #0x1
  408f38:	ldp	x19, x20, [sp, #16]
  408f3c:	str	x22, [x2, #8]
  408f40:	str	w0, [x21, #12]
  408f44:	mov	x0, x23
  408f48:	ldp	x21, x22, [sp, #32]
  408f4c:	ldp	x23, x24, [sp, #48]
  408f50:	ldp	x25, x26, [sp, #64]
  408f54:	ldp	x27, x28, [sp, #80]
  408f58:	ldp	x29, x30, [sp], #96
  408f5c:	ret
  408f60:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4bf8>
  408f64:	mov	w0, #0x1df                 	// #479
  408f68:	add	x1, x1, #0x308
  408f6c:	bl	40fa08 <printf@plt+0xe4e8>
  408f70:	b	408e5c <printf@plt+0x793c>
  408f74:	mov	w0, w26
  408f78:	bl	4114a0 <_ZdlPvm@@Base+0x98>
  408f7c:	str	w0, [x21, #8]
  408f80:	ubfiz	x19, x0, #4, #32
  408f84:	mov	w23, w0
  408f88:	mov	x0, x19
  408f8c:	bl	401250 <_Znam@plt>
  408f90:	add	x2, x19, x0
  408f94:	mov	x1, x0
  408f98:	cbz	x23, 408fb0 <printf@plt+0x7a90>
  408f9c:	nop
  408fa0:	stp	xzr, xzr, [x1]
  408fa4:	add	x1, x1, #0x10
  408fa8:	cmp	x2, x1
  408fac:	b.ne	408fa0 <printf@plt+0x7a80>  // b.any
  408fb0:	str	x0, [x21]
  408fb4:	cbz	w26, 409060 <printf@plt+0x7b40>
  408fb8:	sub	w26, w26, #0x1
  408fbc:	add	x19, x27, #0x10
  408fc0:	mov	x23, x27
  408fc4:	add	x19, x19, w26, uxtw #4
  408fc8:	b	408fdc <printf@plt+0x7abc>
  408fcc:	bl	4012f0 <free@plt>
  408fd0:	add	x23, x23, #0x10
  408fd4:	cmp	x19, x23
  408fd8:	b.eq	40905c <printf@plt+0x7b3c>  // b.none
  408fdc:	ldr	x0, [x23]
  408fe0:	cbz	x0, 408fd0 <printf@plt+0x7ab0>
  408fe4:	ldr	x1, [x23, #8]
  408fe8:	cbz	x1, 408fcc <printf@plt+0x7aac>
  408fec:	bl	411418 <_ZdlPvm@@Base+0x10>
  408ff0:	ldr	w2, [x21, #8]
  408ff4:	ldr	x3, [x21]
  408ff8:	mov	w4, w2
  408ffc:	udiv	x1, x0, x4
  409000:	msub	x1, x1, x4, x0
  409004:	mov	w0, w1
  409008:	lsl	x1, x1, #4
  40900c:	add	x4, x3, x1
  409010:	ldr	x1, [x3, x1]
  409014:	cbz	x1, 409040 <printf@plt+0x7b20>
  409018:	sub	w2, w2, #0x1
  40901c:	nop
  409020:	cmp	w0, #0x0
  409024:	sub	w0, w0, #0x1
  409028:	csel	w1, w0, w2, ne  // ne = any
  40902c:	csel	w0, w0, w2, ne  // ne = any
  409030:	lsl	x1, x1, #4
  409034:	add	x4, x3, x1
  409038:	ldr	x1, [x3, x1]
  40903c:	cbnz	x1, 409020 <printf@plt+0x7b00>
  409040:	ldr	x0, [x23]
  409044:	str	x0, [x4]
  409048:	ldr	x0, [x23, #8]
  40904c:	str	x0, [x4, #8]
  409050:	add	x23, x23, #0x10
  409054:	cmp	x19, x23
  409058:	b.ne	408fdc <printf@plt+0x7abc>  // b.any
  40905c:	ldr	x0, [x21]
  409060:	ldr	w2, [x21, #8]
  409064:	mov	w19, w2
  409068:	udiv	x3, x25, x19
  40906c:	msub	x19, x3, x19, x25
  409070:	mov	w1, w19
  409074:	lsl	x19, x19, #4
  409078:	ldr	x3, [x0, x19]
  40907c:	cbz	x3, 4090a4 <printf@plt+0x7b84>
  409080:	sub	w2, w2, #0x1
  409084:	nop
  409088:	cmp	w1, #0x0
  40908c:	sub	w1, w1, #0x1
  409090:	csel	w19, w1, w2, ne  // ne = any
  409094:	csel	w1, w1, w2, ne  // ne = any
  409098:	lsl	x19, x19, #4
  40909c:	ldr	x3, [x0, x19]
  4090a0:	cbnz	x3, 409088 <printf@plt+0x7b68>
  4090a4:	cbz	x27, 408f00 <printf@plt+0x79e0>
  4090a8:	mov	x0, x27
  4090ac:	bl	4013f0 <_ZdaPv@plt>
  4090b0:	b	408f00 <printf@plt+0x79e0>
  4090b4:	mov	x23, #0x0                   	// #0
  4090b8:	b	408ecc <printf@plt+0x79ac>
  4090bc:	nop
  4090c0:	stp	x29, x30, [sp, #-64]!
  4090c4:	mov	x29, sp
  4090c8:	stp	x19, x20, [sp, #16]
  4090cc:	mov	x19, x0
  4090d0:	stp	x21, x22, [sp, #32]
  4090d4:	mov	x22, x1
  4090d8:	str	x23, [sp, #48]
  4090dc:	cbz	x1, 40915c <printf@plt+0x7c3c>
  4090e0:	mov	x0, x22
  4090e4:	bl	411418 <_ZdlPvm@@Base+0x10>
  4090e8:	ldr	w20, [x19, #8]
  4090ec:	ldr	x21, [x19]
  4090f0:	mov	w2, w20
  4090f4:	udiv	x1, x0, x2
  4090f8:	msub	x0, x1, x2, x0
  4090fc:	mov	w19, w0
  409100:	lsl	x0, x0, #4
  409104:	add	x23, x21, x0
  409108:	ldr	x0, [x21, x0]
  40910c:	cbz	x0, 409148 <printf@plt+0x7c28>
  409110:	sub	w20, w20, #0x1
  409114:	b	40912c <printf@plt+0x7c0c>
  409118:	lsl	x0, x2, #4
  40911c:	csel	w19, w3, w20, ne  // ne = any
  409120:	add	x23, x21, x0
  409124:	ldr	x0, [x21, x0]
  409128:	cbz	x0, 409148 <printf@plt+0x7c28>
  40912c:	mov	x1, x22
  409130:	bl	401430 <strcmp@plt>
  409134:	sub	w3, w19, #0x1
  409138:	cmp	w19, #0x0
  40913c:	csel	w2, w3, w20, ne  // ne = any
  409140:	cbnz	w0, 409118 <printf@plt+0x7bf8>
  409144:	ldr	x0, [x23, #8]
  409148:	ldp	x19, x20, [sp, #16]
  40914c:	ldp	x21, x22, [sp, #32]
  409150:	ldr	x23, [sp, #48]
  409154:	ldp	x29, x30, [sp], #64
  409158:	ret
  40915c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4bf8>
  409160:	mov	w0, #0x1df                 	// #479
  409164:	add	x1, x1, #0x308
  409168:	bl	40fa08 <printf@plt+0xe4e8>
  40916c:	b	4090e0 <printf@plt+0x7bc0>
  409170:	stp	x29, x30, [sp, #-64]!
  409174:	mov	x29, sp
  409178:	stp	x19, x20, [sp, #16]
  40917c:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x1298>
  409180:	add	x19, x19, #0xe88
  409184:	add	x19, x19, #0x800
  409188:	str	x23, [sp, #48]
  40918c:	mov	x23, x0
  409190:	mov	x0, x19
  409194:	stp	x21, x22, [sp, #32]
  409198:	mov	w22, w1
  40919c:	mov	w21, w2
  4091a0:	mov	x1, x23
  4091a4:	bl	4090c0 <printf@plt+0x7ba0>
  4091a8:	mov	x20, x0
  4091ac:	cbz	x0, 4091d4 <printf@plt+0x7cb4>
  4091b0:	tbnz	w22, #31, 4091b8 <printf@plt+0x7c98>
  4091b4:	str	w22, [x20]
  4091b8:	tbnz	w21, #31, 4091c0 <printf@plt+0x7ca0>
  4091bc:	str	w21, [x20, #4]
  4091c0:	ldp	x19, x20, [sp, #16]
  4091c4:	ldp	x21, x22, [sp, #32]
  4091c8:	ldr	x23, [sp, #48]
  4091cc:	ldp	x29, x30, [sp], #64
  4091d0:	ret
  4091d4:	mov	x0, #0x8                   	// #8
  4091d8:	bl	401250 <_Znam@plt>
  4091dc:	mov	x20, x0
  4091e0:	mov	x1, x23
  4091e4:	mov	x0, x19
  4091e8:	mov	x2, x20
  4091ec:	str	xzr, [x20]
  4091f0:	bl	408e30 <printf@plt+0x7910>
  4091f4:	b	4091b0 <printf@plt+0x7c90>
  4091f8:	ldr	x0, [x0, #16]
  4091fc:	b	409170 <printf@plt+0x7c50>
  409200:	stp	x29, x30, [sp, #-32]!
  409204:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409208:	mov	x29, sp
  40920c:	str	x19, [sp, #16]
  409210:	mov	x19, x0
  409214:	ldr	w0, [x1, #3448]
  409218:	cbz	w0, 409258 <printf@plt+0x7d38>
  40921c:	cmp	w0, #0x1
  409220:	b.eq	409230 <printf@plt+0x7d10>  // b.none
  409224:	ldr	x19, [sp, #16]
  409228:	ldp	x29, x30, [sp], #32
  40922c:	ret
  409230:	ldr	x19, [x19, #16]
  409234:	mov	x0, x19
  409238:	bl	408d60 <printf@plt+0x7840>
  40923c:	mov	x1, x0
  409240:	cbz	x0, 4092cc <printf@plt+0x7dac>
  409244:	ldr	x19, [sp, #16]
  409248:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  40924c:	ldp	x29, x30, [sp], #32
  409250:	add	x0, x0, #0x338
  409254:	b	401520 <printf@plt>
  409258:	ldr	x1, [x19, #16]
  40925c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x1298>
  409260:	add	x0, x0, #0xe88
  409264:	add	x0, x0, #0x800
  409268:	bl	4090c0 <printf@plt+0x7ba0>
  40926c:	cbz	x0, 40927c <printf@plt+0x7d5c>
  409270:	ldr	w0, [x0, #4]
  409274:	cmp	w0, #0x1
  409278:	b.eq	4092b4 <printf@plt+0x7d94>  // b.none
  40927c:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x1298>
  409280:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  409284:	add	x0, x0, #0x278
  409288:	ldr	x1, [x1, #3672]
  40928c:	bl	401520 <printf@plt>
  409290:	ldr	x1, [x19, #16]
  409294:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  409298:	add	x0, x0, #0x328
  40929c:	bl	401520 <printf@plt>
  4092a0:	ldr	x19, [sp, #16]
  4092a4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  4092a8:	ldp	x29, x30, [sp], #32
  4092ac:	add	x0, x0, #0x2b0
  4092b0:	b	401520 <printf@plt>
  4092b4:	ldr	x1, [x19, #16]
  4092b8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  4092bc:	ldr	x19, [sp, #16]
  4092c0:	add	x0, x0, #0x328
  4092c4:	ldp	x29, x30, [sp], #32
  4092c8:	b	401520 <printf@plt>
  4092cc:	mov	x1, x19
  4092d0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  4092d4:	ldr	x19, [sp, #16]
  4092d8:	add	x0, x0, #0x348
  4092dc:	ldp	x29, x30, [sp], #32
  4092e0:	b	401520 <printf@plt>
  4092e4:	nop
  4092e8:	stp	x29, x30, [sp, #-80]!
  4092ec:	mov	x29, sp
  4092f0:	stp	x21, x22, [sp, #32]
  4092f4:	ldr	x22, [x1]
  4092f8:	stp	x19, x20, [sp, #16]
  4092fc:	mov	x19, x0
  409300:	stp	x23, x24, [sp, #48]
  409304:	mov	x24, x1
  409308:	str	x25, [sp, #64]
  40930c:	cbz	x22, 40939c <printf@plt+0x7e7c>
  409310:	mov	x0, x22
  409314:	bl	411418 <_ZdlPvm@@Base+0x10>
  409318:	ldr	w21, [x19, #8]
  40931c:	ldr	x25, [x19]
  409320:	mov	w2, w21
  409324:	udiv	x1, x0, x2
  409328:	msub	x0, x1, x2, x0
  40932c:	mov	w20, w0
  409330:	lsl	x0, x0, #4
  409334:	add	x23, x25, x0
  409338:	ldr	x19, [x25, x0]
  40933c:	cbz	x19, 409380 <printf@plt+0x7e60>
  409340:	sub	w21, w21, #0x1
  409344:	b	40935c <printf@plt+0x7e3c>
  409348:	lsl	x0, x2, #4
  40934c:	csel	w20, w3, w21, ne  // ne = any
  409350:	add	x23, x25, x0
  409354:	ldr	x19, [x25, x0]
  409358:	cbz	x19, 409380 <printf@plt+0x7e60>
  40935c:	mov	x1, x22
  409360:	mov	x0, x19
  409364:	bl	401430 <strcmp@plt>
  409368:	sub	w3, w20, #0x1
  40936c:	cmp	w20, #0x0
  409370:	csel	w2, w3, w21, ne  // ne = any
  409374:	cbnz	w0, 409348 <printf@plt+0x7e28>
  409378:	str	x19, [x24]
  40937c:	ldr	x19, [x23, #8]
  409380:	mov	x0, x19
  409384:	ldp	x19, x20, [sp, #16]
  409388:	ldp	x21, x22, [sp, #32]
  40938c:	ldp	x23, x24, [sp, #48]
  409390:	ldr	x25, [sp, #64]
  409394:	ldp	x29, x30, [sp], #80
  409398:	ret
  40939c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4bf8>
  4093a0:	mov	w0, #0x1df                 	// #479
  4093a4:	add	x1, x1, #0x308
  4093a8:	bl	40fa08 <printf@plt+0xe4e8>
  4093ac:	b	409310 <printf@plt+0x7df0>
  4093b0:	str	x1, [x0]
  4093b4:	str	wzr, [x0, #8]
  4093b8:	ret
  4093bc:	nop
  4093c0:	ldr	w3, [x0, #8]
  4093c4:	mov	x6, x0
  4093c8:	ldr	x0, [x0]
  4093cc:	ubfiz	x5, x3, #4, #32
  4093d0:	ldr	x4, [x0]
  4093d4:	ldr	w0, [x0, #8]
  4093d8:	add	x4, x4, x5
  4093dc:	cmp	w3, w0
  4093e0:	b.cc	4093f4 <printf@plt+0x7ed4>  // b.lo, b.ul, b.last
  4093e4:	b	40941c <printf@plt+0x7efc>
  4093e8:	str	w3, [x6, #8]
  4093ec:	add	x4, x4, #0x10
  4093f0:	b.eq	40941c <printf@plt+0x7efc>  // b.none
  4093f4:	ldr	x5, [x4]
  4093f8:	add	w3, w3, #0x1
  4093fc:	cmp	w0, w3
  409400:	cbz	x5, 4093e8 <printf@plt+0x7ec8>
  409404:	str	x5, [x1]
  409408:	mov	w0, #0x1                   	// #1
  40940c:	ldr	x1, [x4, #8]
  409410:	str	x1, [x2]
  409414:	str	w3, [x6, #8]
  409418:	ret
  40941c:	mov	w0, #0x0                   	// #0
  409420:	ret
  409424:	nop
  409428:	stp	x29, x30, [sp, #-16]!
  40942c:	mov	w2, #0xffffffff            	// #-1
  409430:	mov	w1, #0x2                   	// #2
  409434:	mov	x29, sp
  409438:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  40943c:	add	x0, x0, #0x380
  409440:	bl	409170 <printf@plt+0x7c50>
  409444:	mov	w2, #0xffffffff            	// #-1
  409448:	mov	w1, #0x2                   	// #2
  40944c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  409450:	add	x0, x0, #0x388
  409454:	bl	409170 <printf@plt+0x7c50>
  409458:	mov	w2, #0xffffffff            	// #-1
  40945c:	mov	w1, #0x3                   	// #3
  409460:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  409464:	add	x0, x0, #0x390
  409468:	bl	409170 <printf@plt+0x7c50>
  40946c:	mov	w2, #0xffffffff            	// #-1
  409470:	mov	w1, #0x3                   	// #3
  409474:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  409478:	add	x0, x0, #0x398
  40947c:	bl	409170 <printf@plt+0x7c50>
  409480:	mov	w2, #0xffffffff            	// #-1
  409484:	mov	w1, #0x3                   	// #3
  409488:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  40948c:	add	x0, x0, #0x3a0
  409490:	bl	409170 <printf@plt+0x7c50>
  409494:	adrp	x3, 435000 <stderr@@GLIBC_2.17+0x1298>
  409498:	add	x3, x3, #0xe88
  40949c:	adrp	x4, 437000 <stderr@@GLIBC_2.17+0x3298>
  4094a0:	add	x4, x4, #0xf0
  4094a4:	mov	w1, #0x6                   	// #6
  4094a8:	mov	w2, #0x5                   	// #5
  4094ac:	mov	w6, #0x4                   	// #4
  4094b0:	mov	w7, #0x3                   	// #3
  4094b4:	mov	w8, #0x2                   	// #2
  4094b8:	mov	x0, #0x0                   	// #0
  4094bc:	mov	w5, #0x1                   	// #1
  4094c0:	str	w6, [x3, #320]
  4094c4:	str	w2, [x3, #328]
  4094c8:	str	w8, [x3, #336]
  4094cc:	str	w1, [x3, #352]
  4094d0:	str	w1, [x3, #368]
  4094d4:	str	w1, [x3, #464]
  4094d8:	str	w1, [x3, #472]
  4094dc:	str	w7, [x3, #480]
  4094e0:	str	w7, [x3, #496]
  4094e4:	str	w6, [x3, #728]
  4094e8:	str	w2, [x3, #744]
  4094ec:	str	w6, [x3, #984]
  4094f0:	str	w2, [x3, #1000]
  4094f4:	nop
  4094f8:	ldrb	w1, [x4, x0]
  4094fc:	add	x2, x3, x0, lsl #3
  409500:	add	x0, x0, #0x1
  409504:	cmp	x0, #0x100
  409508:	cbz	w1, 409510 <printf@plt+0x7ff0>
  40950c:	str	w5, [x2, #4]
  409510:	b.ne	4094f8 <printf@plt+0x7fd8>  // b.any
  409514:	ldp	x29, x30, [sp], #16
  409518:	ret
  40951c:	nop
  409520:	stp	x29, x30, [sp, #-64]!
  409524:	mov	x29, sp
  409528:	stp	x21, x22, [sp, #32]
  40952c:	adrp	x21, 432000 <_Znam@GLIBCXX_3.4>
  409530:	mov	x22, x0
  409534:	ldr	x0, [x21, #1168]
  409538:	stp	x19, x20, [sp, #16]
  40953c:	mov	x20, x1
  409540:	cbz	x0, 409580 <printf@plt+0x8060>
  409544:	add	x21, x21, #0x490
  409548:	mov	x19, #0x0                   	// #0
  40954c:	b	40955c <printf@plt+0x803c>
  409550:	add	x19, x19, #0x1
  409554:	ldr	x0, [x21, x19, lsl #3]
  409558:	cbz	x0, 409580 <printf@plt+0x8060>
  40955c:	mov	x1, x20
  409560:	bl	401430 <strcmp@plt>
  409564:	cbnz	w0, 409550 <printf@plt+0x8030>
  409568:	str	w19, [x22, #8]
  40956c:	mov	x0, x20
  409570:	ldp	x19, x20, [sp, #16]
  409574:	ldp	x21, x22, [sp, #32]
  409578:	ldp	x29, x30, [sp], #64
  40957c:	b	4012f0 <free@plt>
  409580:	mov	x1, x20
  409584:	add	x0, sp, #0x30
  409588:	bl	40fd70 <printf@plt+0xe850>
  40958c:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  409590:	add	x3, x3, #0x1f8
  409594:	add	x1, sp, #0x30
  409598:	mov	x2, x3
  40959c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  4095a0:	add	x0, x0, #0x3a8
  4095a4:	bl	4101c8 <printf@plt+0xeca8>
  4095a8:	mov	x0, x20
  4095ac:	ldp	x19, x20, [sp, #16]
  4095b0:	ldp	x21, x22, [sp, #32]
  4095b4:	ldp	x29, x30, [sp], #64
  4095b8:	b	4012f0 <free@plt>
  4095bc:	nop
  4095c0:	stp	x29, x30, [sp, #-32]!
  4095c4:	mov	x29, sp
  4095c8:	stp	x19, x20, [sp, #16]
  4095cc:	and	w20, w1, #0xff
  4095d0:	mov	x19, x0
  4095d4:	bl	406230 <printf@plt+0x4d10>
  4095d8:	sbfiz	x1, x20, #3, #32
  4095dc:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x1298>
  4095e0:	add	x0, x0, #0xe88
  4095e4:	adrp	x2, 417000 <_ZdlPvm@@Base+0x5bf8>
  4095e8:	add	x2, x2, #0x8d8
  4095ec:	str	x2, [x19]
  4095f0:	strb	w20, [x19, #16]
  4095f4:	ldr	w0, [x0, x1]
  4095f8:	str	w0, [x19, #8]
  4095fc:	sturh	wzr, [x19, #17]
  409600:	ldp	x19, x20, [sp, #16]
  409604:	ldp	x29, x30, [sp], #32
  409608:	ret
  40960c:	nop
  409610:	stp	x29, x30, [sp, #-32]!
  409614:	mov	x29, sp
  409618:	stp	x19, x20, [sp, #16]
  40961c:	mov	x19, x0
  409620:	mov	x20, x1
  409624:	bl	406230 <printf@plt+0x4d10>
  409628:	adrp	x2, 417000 <_ZdlPvm@@Base+0x5bf8>
  40962c:	add	x2, x2, #0x960
  409630:	str	x2, [x19]
  409634:	mov	x0, x20
  409638:	bl	412858 <_ZdlPvm@@Base+0x1450>
  40963c:	mov	x1, x0
  409640:	adrp	x2, 435000 <stderr@@GLIBC_2.17+0x1298>
  409644:	str	x1, [x19, #16]
  409648:	add	x0, x2, #0xe88
  40964c:	add	x0, x0, #0x800
  409650:	bl	4090c0 <printf@plt+0x7ba0>
  409654:	mov	w1, #0x0                   	// #0
  409658:	cbz	x0, 409660 <printf@plt+0x8140>
  40965c:	ldr	w1, [x0]
  409660:	str	w1, [x19, #8]
  409664:	ldp	x19, x20, [sp, #16]
  409668:	ldp	x29, x30, [sp], #32
  40966c:	ret
  409670:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3bf8>
  409674:	add	x1, x1, #0x7b0
  409678:	str	x1, [x19]
  40967c:	mov	x20, x0
  409680:	mov	x0, x19
  409684:	bl	406258 <printf@plt+0x4d38>
  409688:	mov	x0, x20
  40968c:	bl	4014b0 <_Unwind_Resume@plt>
  409690:	stp	x29, x30, [sp, #-32]!
  409694:	mov	x29, sp
  409698:	stp	x19, x20, [sp, #16]
  40969c:	mov	x19, x0
  4096a0:	bl	4067e0 <printf@plt+0x52c0>
  4096a4:	adrp	x1, 417000 <_ZdlPvm@@Base+0x5bf8>
  4096a8:	add	x1, x1, #0x9e8
  4096ac:	str	x1, [x19]
  4096b0:	mov	x0, #0x18                  	// #24
  4096b4:	bl	4113a0 <_Znwm@@Base>
  4096b8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4bf8>
  4096bc:	mov	x20, x0
  4096c0:	add	x1, x1, #0x3c0
  4096c4:	bl	409610 <printf@plt+0x80f0>
  4096c8:	str	x20, [x19, #24]
  4096cc:	ldp	x19, x20, [sp, #16]
  4096d0:	ldp	x29, x30, [sp], #32
  4096d4:	ret
  4096d8:	mov	x20, x0
  4096dc:	b	4096f4 <printf@plt+0x81d4>
  4096e0:	mov	x2, x0
  4096e4:	mov	x1, #0x18                  	// #24
  4096e8:	mov	x0, x20
  4096ec:	mov	x20, x2
  4096f0:	bl	411408 <_ZdlPvm@@Base>
  4096f4:	mov	x0, x19
  4096f8:	bl	406818 <printf@plt+0x52f8>
  4096fc:	mov	x0, x20
  409700:	bl	4014b0 <_Unwind_Resume@plt>
  409704:	nop
  409708:	stp	x29, x30, [sp, #-32]!
  40970c:	mov	x29, sp
  409710:	stp	x19, x20, [sp, #16]
  409714:	mov	x19, x0
  409718:	mov	x0, #0x20                  	// #32
  40971c:	bl	4113a0 <_Znwm@@Base>
  409720:	mov	x1, x19
  409724:	mov	x19, x0
  409728:	bl	409690 <printf@plt+0x8170>
  40972c:	mov	x0, x19
  409730:	ldp	x19, x20, [sp, #16]
  409734:	ldp	x29, x30, [sp], #32
  409738:	ret
  40973c:	mov	x1, #0x20                  	// #32
  409740:	mov	x20, x0
  409744:	mov	x0, x19
  409748:	bl	411408 <_ZdlPvm@@Base>
  40974c:	mov	x0, x20
  409750:	bl	4014b0 <_Unwind_Resume@plt>
  409754:	nop
  409758:	stp	x29, x30, [sp, #-112]!
  40975c:	mov	x29, sp
  409760:	stp	x21, x22, [sp, #32]
  409764:	stp	x25, x26, [sp, #64]
  409768:	ldrb	w26, [x0]
  40976c:	cbz	w26, 409c3c <printf@plt+0x871c>
  409770:	adrp	x25, 417000 <_ZdlPvm@@Base+0x5bf8>
  409774:	add	x25, x25, #0x8d8
  409778:	stp	x23, x24, [sp, #48]
  40977c:	adrp	x24, 435000 <stderr@@GLIBC_2.17+0x1298>
  409780:	mov	x23, x0
  409784:	add	x24, x24, #0xe88
  409788:	str	x27, [sp, #80]
  40978c:	mov	x27, x0
  409790:	mov	x22, #0x0                   	// #0
  409794:	mov	x21, #0x0                   	// #0
  409798:	stp	x19, x20, [sp, #16]
  40979c:	nop
  4097a0:	cmp	w26, #0x3c
  4097a4:	add	x20, x27, #0x1
  4097a8:	b.eq	409a44 <printf@plt+0x8524>  // b.none
  4097ac:	b.hi	409890 <printf@plt+0x8370>  // b.pmore
  4097b0:	cmp	w26, #0x2b
  4097b4:	b.eq	409a70 <printf@plt+0x8550>  // b.none
  4097b8:	cmp	w26, #0x2d
  4097bc:	b.ne	40986c <printf@plt+0x834c>  // b.any
  4097c0:	mov	x0, #0x18                  	// #24
  4097c4:	bl	4113a0 <_Znwm@@Base>
  4097c8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4bf8>
  4097cc:	mov	x19, x0
  4097d0:	add	x1, x1, #0x388
  4097d4:	bl	409610 <printf@plt+0x80f0>
  4097d8:	ldrb	w0, [x20]
  4097dc:	cmp	w0, #0x27
  4097e0:	b.ne	40980c <printf@plt+0x82ec>  // b.any
  4097e4:	nop
  4097e8:	cbz	x19, 409854 <printf@plt+0x8334>
  4097ec:	mov	x0, #0x20                  	// #32
  4097f0:	bl	4113a0 <_Znwm@@Base>
  4097f4:	mov	x1, x19
  4097f8:	mov	x19, x0
  4097fc:	bl	409690 <printf@plt+0x8170>
  409800:	ldrb	w1, [x20, #1]!
  409804:	cmp	w1, #0x27
  409808:	b.eq	4097e8 <printf@plt+0x82c8>  // b.none
  40980c:	cbz	x21, 4099d4 <printf@plt+0x84b4>
  409810:	mov	x1, x19
  409814:	mov	x0, x21
  409818:	bl	407688 <printf@plt+0x6168>
  40981c:	ldrb	w26, [x20]
  409820:	mov	x27, x20
  409824:	cbnz	w26, 4097a0 <printf@plt+0x8280>
  409828:	mov	x0, x23
  40982c:	bl	4012f0 <free@plt>
  409830:	cbz	x21, 409b78 <printf@plt+0x8658>
  409834:	ldp	x19, x20, [sp, #16]
  409838:	ldp	x23, x24, [sp, #48]
  40983c:	ldr	x27, [sp, #80]
  409840:	mov	x0, x21
  409844:	ldp	x21, x22, [sp, #32]
  409848:	ldp	x25, x26, [sp, #64]
  40984c:	ldp	x29, x30, [sp], #112
  409850:	ret
  409854:	mov	x0, #0x18                  	// #24
  409858:	bl	4113a0 <_Znwm@@Base>
  40985c:	mov	x1, #0x0                   	// #0
  409860:	mov	x19, x0
  409864:	bl	406890 <printf@plt+0x5370>
  409868:	b	4097ec <printf@plt+0x82cc>
  40986c:	cmp	w26, #0x27
  409870:	b.ne	409a00 <printf@plt+0x84e0>  // b.any
  409874:	mov	x0, #0x18                  	// #24
  409878:	bl	4113a0 <_Znwm@@Base>
  40987c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4bf8>
  409880:	mov	x19, x0
  409884:	add	x1, x1, #0x3c0
  409888:	bl	409610 <printf@plt+0x80f0>
  40988c:	b	4097d8 <printf@plt+0x82b8>
  409890:	cmp	w26, #0x3e
  409894:	b.eq	4099f0 <printf@plt+0x84d0>  // b.none
  409898:	cmp	w26, #0x5c
  40989c:	b.ne	4099b0 <printf@plt+0x8490>  // b.any
  4098a0:	ldrb	w1, [x27, #1]
  4098a4:	cbz	w1, 409bd4 <printf@plt+0x86b4>
  4098a8:	cmp	w1, #0x5b
  4098ac:	add	x20, x27, #0x2
  4098b0:	b.eq	409c58 <printf@plt+0x8738>  // b.none
  4098b4:	b.ls	409914 <printf@plt+0x83f4>  // b.plast
  4098b8:	cmp	w1, #0x60
  4098bc:	b.eq	409c98 <printf@plt+0x8778>  // b.none
  4098c0:	b.ls	409b14 <printf@plt+0x85f4>  // b.plast
  4098c4:	cmp	w1, #0x6b
  4098c8:	b.eq	409938 <printf@plt+0x8418>  // b.none
  4098cc:	b.ls	409ab0 <printf@plt+0x8590>  // b.plast
  4098d0:	cmp	w1, #0x6e
  4098d4:	b.eq	409938 <printf@plt+0x8418>  // b.none
  4098d8:	cmp	w1, #0x7c
  4098dc:	b.ne	409ac8 <printf@plt+0x85a8>  // b.any
  4098e0:	mov	w2, #0x5c                  	// #92
  4098e4:	add	x0, sp, #0x68
  4098e8:	strb	w2, [sp, #104]
  4098ec:	strb	w1, [sp, #105]
  4098f0:	strb	wzr, [sp, #106]
  4098f4:	bl	412858 <_ZdlPvm@@Base+0x1450>
  4098f8:	mov	x26, x0
  4098fc:	mov	x0, #0x18                  	// #24
  409900:	bl	4113a0 <_Znwm@@Base>
  409904:	mov	x19, x0
  409908:	mov	x1, x26
  40990c:	bl	406890 <printf@plt+0x5370>
  409910:	b	4097d8 <printf@plt+0x82b8>
  409914:	cmp	w1, #0x28
  409918:	b.eq	409c04 <printf@plt+0x86e4>  // b.none
  40991c:	b.ls	409a8c <printf@plt+0x856c>  // b.plast
  409920:	cmp	w1, #0x2d
  409924:	b.eq	409b24 <printf@plt+0x8604>  // b.none
  409928:	cmp	w1, #0x30
  40992c:	b.eq	4098e0 <printf@plt+0x83c0>  // b.none
  409930:	cmp	w1, #0x2a
  409934:	b.ne	409ac8 <printf@plt+0x85a8>  // b.any
  409938:	ldrb	w0, [x27, #2]
  40993c:	cmp	w0, #0x28
  409940:	b.eq	409d1c <printf@plt+0x87fc>  // b.none
  409944:	cmp	w0, #0x5b
  409948:	b.ne	409970 <printf@plt+0x8450>  // b.any
  40994c:	ldrb	w0, [x27, #3]
  409950:	add	x20, x27, #0x3
  409954:	cmp	w0, #0x5d
  409958:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40995c:	b.eq	409970 <printf@plt+0x8450>  // b.none
  409960:	ldrb	w0, [x20, #1]!
  409964:	cmp	w0, #0x5d
  409968:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40996c:	b.ne	409960 <printf@plt+0x8440>  // b.any
  409970:	cbz	w0, 409cb4 <printf@plt+0x8794>
  409974:	add	x20, x20, #0x1
  409978:	sub	x19, x20, x27
  40997c:	add	x0, x19, #0x1
  409980:	bl	401250 <_Znam@plt>
  409984:	mov	x26, x0
  409988:	mov	x1, x27
  40998c:	mov	x2, x19
  409990:	bl	401270 <memcpy@plt>
  409994:	mov	x0, #0x18                  	// #24
  409998:	strb	wzr, [x26, x19]
  40999c:	bl	4113a0 <_Znwm@@Base>
  4099a0:	mov	x19, x0
  4099a4:	mov	x1, x26
  4099a8:	bl	406890 <printf@plt+0x5370>
  4099ac:	b	4097d8 <printf@plt+0x82b8>
  4099b0:	cmp	w26, #0x3d
  4099b4:	b.ne	409a00 <printf@plt+0x84e0>  // b.any
  4099b8:	mov	x0, #0x18                  	// #24
  4099bc:	bl	4113a0 <_Znwm@@Base>
  4099c0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4bf8>
  4099c4:	mov	x19, x0
  4099c8:	add	x1, x1, #0x390
  4099cc:	bl	409610 <printf@plt+0x80f0>
  4099d0:	b	4097d8 <printf@plt+0x82b8>
  4099d4:	cbz	x22, 409a2c <printf@plt+0x850c>
  4099d8:	mov	x0, #0x38                  	// #56
  4099dc:	bl	4113a0 <_Znwm@@Base>
  4099e0:	mov	x1, x22
  4099e4:	mov	x21, x0
  4099e8:	bl	407730 <printf@plt+0x6210>
  4099ec:	b	409810 <printf@plt+0x82f0>
  4099f0:	ldrb	w0, [x27, #1]
  4099f4:	cmp	w0, #0x3d
  4099f8:	b.eq	409bb4 <printf@plt+0x8694>  // b.none
  4099fc:	nop
  409a00:	mov	x0, #0x18                  	// #24
  409a04:	bl	4113a0 <_Znwm@@Base>
  409a08:	mov	x19, x0
  409a0c:	bl	406230 <printf@plt+0x4d10>
  409a10:	sbfiz	x0, x26, #3, #32
  409a14:	str	x25, [x19]
  409a18:	strb	w26, [x19, #16]
  409a1c:	sturh	wzr, [x19, #17]
  409a20:	ldr	w0, [x24, x0]
  409a24:	str	w0, [x19, #8]
  409a28:	b	4097d8 <printf@plt+0x82b8>
  409a2c:	ldrb	w26, [x20]
  409a30:	mov	x21, x22
  409a34:	mov	x27, x20
  409a38:	mov	x22, x19
  409a3c:	cbnz	w26, 4097a0 <printf@plt+0x8280>
  409a40:	b	409828 <printf@plt+0x8308>
  409a44:	ldrb	w0, [x27, #1]
  409a48:	cmp	w0, #0x3d
  409a4c:	b.ne	409a00 <printf@plt+0x84e0>  // b.any
  409a50:	mov	x0, #0x18                  	// #24
  409a54:	bl	4113a0 <_Znwm@@Base>
  409a58:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4bf8>
  409a5c:	mov	x19, x0
  409a60:	add	x1, x1, #0x398
  409a64:	bl	409610 <printf@plt+0x80f0>
  409a68:	add	x20, x27, #0x2
  409a6c:	b	4097d8 <printf@plt+0x82b8>
  409a70:	mov	x0, #0x18                  	// #24
  409a74:	bl	4113a0 <_Znwm@@Base>
  409a78:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4bf8>
  409a7c:	mov	x19, x0
  409a80:	add	x1, x1, #0x380
  409a84:	bl	409610 <printf@plt+0x80f0>
  409a88:	b	4097d8 <printf@plt+0x82b8>
  409a8c:	cmp	w1, #0x27
  409a90:	b.ne	409ac8 <printf@plt+0x85a8>  // b.any
  409a94:	mov	x0, #0x18                  	// #24
  409a98:	bl	4113a0 <_Znwm@@Base>
  409a9c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4bf8>
  409aa0:	mov	x19, x0
  409aa4:	add	x1, x1, #0x3e0
  409aa8:	bl	409610 <printf@plt+0x80f0>
  409aac:	b	4097d8 <printf@plt+0x82b8>
  409ab0:	cmp	w1, #0x65
  409ab4:	b.eq	409b4c <printf@plt+0x862c>  // b.none
  409ab8:	sub	w0, w1, #0x66
  409abc:	and	w0, w0, #0xff
  409ac0:	cmp	w0, #0x1
  409ac4:	b.ls	409938 <printf@plt+0x8418>  // b.plast
  409ac8:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  409acc:	add	x3, x3, #0x1f8
  409ad0:	mov	x1, x3
  409ad4:	mov	x2, x3
  409ad8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  409adc:	add	x0, x0, #0x3e8
  409ae0:	bl	403ed8 <printf@plt+0x29b8>
  409ae4:	mov	x0, x27
  409ae8:	bl	412858 <_ZdlPvm@@Base+0x1450>
  409aec:	mov	x26, x0
  409af0:	mov	x0, #0x18                  	// #24
  409af4:	bl	4113a0 <_Znwm@@Base>
  409af8:	mov	x19, x0
  409afc:	mov	x1, x26
  409b00:	bl	406890 <printf@plt+0x5370>
  409b04:	mov	x0, x20
  409b08:	bl	401290 <strlen@plt>
  409b0c:	add	x20, x20, x0
  409b10:	b	4097d8 <printf@plt+0x82b8>
  409b14:	cmp	w1, #0x5e
  409b18:	b.eq	4098e0 <printf@plt+0x83c0>  // b.none
  409b1c:	cmp	w1, #0x5f
  409b20:	b.ne	409b44 <printf@plt+0x8624>  // b.any
  409b24:	mov	x0, #0x18                  	// #24
  409b28:	strb	w1, [sp, #104]
  409b2c:	strb	wzr, [sp, #105]
  409b30:	bl	4113a0 <_Znwm@@Base>
  409b34:	add	x1, sp, #0x68
  409b38:	mov	x19, x0
  409b3c:	bl	409610 <printf@plt+0x80f0>
  409b40:	b	4097d8 <printf@plt+0x82b8>
  409b44:	cmp	w1, #0x5c
  409b48:	b.ne	409ac8 <printf@plt+0x85a8>  // b.any
  409b4c:	mov	x0, #0x18                  	// #24
  409b50:	bl	4113a0 <_Znwm@@Base>
  409b54:	mov	x19, x0
  409b58:	bl	406230 <printf@plt+0x4d10>
  409b5c:	ldr	w1, [x24, #736]
  409b60:	mov	w0, #0x5c                  	// #92
  409b64:	str	x25, [x19]
  409b68:	str	w1, [x19, #8]
  409b6c:	strh	w0, [x19, #16]
  409b70:	strb	wzr, [x19, #18]
  409b74:	b	4097d8 <printf@plt+0x82b8>
  409b78:	mov	x21, x22
  409b7c:	ldp	x19, x20, [sp, #16]
  409b80:	ldp	x23, x24, [sp, #48]
  409b84:	ldr	x27, [sp, #80]
  409b88:	cbnz	x22, 409840 <printf@plt+0x8320>
  409b8c:	mov	x0, #0x18                  	// #24
  409b90:	bl	4113a0 <_Znwm@@Base>
  409b94:	mov	x1, #0x0                   	// #0
  409b98:	mov	x21, x0
  409b9c:	bl	406890 <printf@plt+0x5370>
  409ba0:	mov	x0, x21
  409ba4:	ldp	x21, x22, [sp, #32]
  409ba8:	ldp	x25, x26, [sp, #64]
  409bac:	ldp	x29, x30, [sp], #112
  409bb0:	ret
  409bb4:	mov	x0, #0x18                  	// #24
  409bb8:	bl	4113a0 <_Znwm@@Base>
  409bbc:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4bf8>
  409bc0:	mov	x19, x0
  409bc4:	add	x1, x1, #0x3a0
  409bc8:	bl	409610 <printf@plt+0x80f0>
  409bcc:	add	x20, x27, #0x2
  409bd0:	b	4097d8 <printf@plt+0x82b8>
  409bd4:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  409bd8:	add	x3, x3, #0x1f8
  409bdc:	mov	x2, x3
  409be0:	mov	x1, x3
  409be4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  409be8:	add	x0, x0, #0x3c8
  409bec:	bl	403ed8 <printf@plt+0x29b8>
  409bf0:	ldrb	w26, [x27, #1]
  409bf4:	cmp	w26, #0x27
  409bf8:	b.ne	409cdc <printf@plt+0x87bc>  // b.any
  409bfc:	mov	x19, #0x0                   	// #0
  409c00:	b	4097e8 <printf@plt+0x82c8>
  409c04:	ldrb	w0, [x27, #2]
  409c08:	cbz	w0, 409d6c <printf@plt+0x884c>
  409c0c:	ldrb	w1, [x27, #3]
  409c10:	strb	w0, [sp, #104]
  409c14:	cbz	w1, 409ce8 <printf@plt+0x87c8>
  409c18:	mov	x0, #0x18                  	// #24
  409c1c:	strb	w1, [sp, #105]
  409c20:	strb	wzr, [sp, #106]
  409c24:	bl	4113a0 <_Znwm@@Base>
  409c28:	add	x20, x27, #0x4
  409c2c:	mov	x19, x0
  409c30:	add	x1, sp, #0x68
  409c34:	bl	409610 <printf@plt+0x80f0>
  409c38:	b	4097d8 <printf@plt+0x82b8>
  409c3c:	bl	4012f0 <free@plt>
  409c40:	mov	x0, #0x18                  	// #24
  409c44:	bl	4113a0 <_Znwm@@Base>
  409c48:	mov	x1, #0x0                   	// #0
  409c4c:	mov	x21, x0
  409c50:	bl	406890 <printf@plt+0x5370>
  409c54:	b	409ba0 <printf@plt+0x8680>
  409c58:	ldrb	w0, [x27, #2]
  409c5c:	mov	x27, x20
  409c60:	cmp	w0, #0x5d
  409c64:	b.eq	409c78 <printf@plt+0x8758>  // b.none
  409c68:	cbz	w0, 409d38 <printf@plt+0x8818>
  409c6c:	ldrb	w0, [x27, #1]!
  409c70:	cmp	w0, #0x5d
  409c74:	b.ne	409c68 <printf@plt+0x8748>  // b.any
  409c78:	strb	wzr, [x27], #1
  409c7c:	mov	x0, #0x18                  	// #24
  409c80:	bl	4113a0 <_Znwm@@Base>
  409c84:	mov	x19, x0
  409c88:	mov	x1, x20
  409c8c:	bl	409610 <printf@plt+0x80f0>
  409c90:	mov	x20, x27
  409c94:	b	4097d8 <printf@plt+0x82b8>
  409c98:	mov	x0, #0x18                  	// #24
  409c9c:	bl	4113a0 <_Znwm@@Base>
  409ca0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4bf8>
  409ca4:	mov	x19, x0
  409ca8:	add	x1, x1, #0x3d8
  409cac:	bl	409610 <printf@plt+0x80f0>
  409cb0:	b	4097d8 <printf@plt+0x82b8>
  409cb4:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  409cb8:	add	x3, x3, #0x1f8
  409cbc:	mov	x2, x3
  409cc0:	mov	x1, x3
  409cc4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  409cc8:	add	x0, x0, #0x3c8
  409ccc:	bl	403ed8 <printf@plt+0x29b8>
  409cd0:	ldrb	w26, [x20]
  409cd4:	cmp	w26, #0x27
  409cd8:	b.eq	409bfc <printf@plt+0x86dc>  // b.none
  409cdc:	mov	x27, x20
  409ce0:	cbnz	w26, 4097a0 <printf@plt+0x8280>
  409ce4:	b	409828 <printf@plt+0x8308>
  409ce8:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  409cec:	add	x3, x3, #0x1f8
  409cf0:	mov	x2, x3
  409cf4:	mov	x1, x3
  409cf8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  409cfc:	add	x0, x0, #0x3c8
  409d00:	bl	403ed8 <printf@plt+0x29b8>
  409d04:	ldrb	w26, [x27, #3]
  409d08:	add	x20, x27, #0x3
  409d0c:	cmp	w26, #0x27
  409d10:	b.ne	409cdc <printf@plt+0x87bc>  // b.any
  409d14:	mov	x19, #0x0                   	// #0
  409d18:	b	4097e8 <printf@plt+0x82c8>
  409d1c:	ldrb	w0, [x27, #3]
  409d20:	add	x20, x27, #0x3
  409d24:	cbz	w0, 409cb4 <printf@plt+0x8794>
  409d28:	ldrb	w0, [x27, #4]
  409d2c:	add	x20, x27, #0x4
  409d30:	cbnz	w0, 409974 <printf@plt+0x8454>
  409d34:	b	409cb4 <printf@plt+0x8794>
  409d38:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  409d3c:	add	x3, x3, #0x1f8
  409d40:	mov	x2, x3
  409d44:	mov	x1, x3
  409d48:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  409d4c:	add	x0, x0, #0x3c8
  409d50:	bl	403ed8 <printf@plt+0x29b8>
  409d54:	ldrb	w26, [x27]
  409d58:	cmp	w26, #0x27
  409d5c:	b.ne	409824 <printf@plt+0x8304>  // b.any
  409d60:	mov	x20, x27
  409d64:	mov	x19, #0x0                   	// #0
  409d68:	b	4097e8 <printf@plt+0x82c8>
  409d6c:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  409d70:	add	x3, x3, #0x1f8
  409d74:	mov	x2, x3
  409d78:	mov	x1, x3
  409d7c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  409d80:	add	x0, x0, #0x3c8
  409d84:	bl	403ed8 <printf@plt+0x29b8>
  409d88:	ldrb	w26, [x27, #2]
  409d8c:	cmp	w26, #0x27
  409d90:	b.ne	409cdc <printf@plt+0x87bc>  // b.any
  409d94:	mov	x19, #0x0                   	// #0
  409d98:	b	4097e8 <printf@plt+0x82c8>
  409d9c:	mov	x1, #0x18                  	// #24
  409da0:	mov	x20, x0
  409da4:	mov	x0, x19
  409da8:	bl	411408 <_ZdlPvm@@Base>
  409dac:	mov	x0, x20
  409db0:	bl	4014b0 <_Unwind_Resume@plt>
  409db4:	mov	x1, #0x18                  	// #24
  409db8:	b	409da0 <printf@plt+0x8880>
  409dbc:	mov	x1, #0x18                  	// #24
  409dc0:	b	409da0 <printf@plt+0x8880>
  409dc4:	mov	x1, #0x18                  	// #24
  409dc8:	b	409da0 <printf@plt+0x8880>
  409dcc:	mov	x1, #0x18                  	// #24
  409dd0:	stp	x19, x20, [sp, #16]
  409dd4:	stp	x23, x24, [sp, #48]
  409dd8:	str	x27, [sp, #80]
  409ddc:	mov	x19, x0
  409de0:	mov	x0, x21
  409de4:	bl	411408 <_ZdlPvm@@Base>
  409de8:	mov	x0, x19
  409dec:	bl	4014b0 <_Unwind_Resume@plt>
  409df0:	mov	x1, #0x18                  	// #24
  409df4:	b	409da0 <printf@plt+0x8880>
  409df8:	mov	x1, #0x18                  	// #24
  409dfc:	b	409da0 <printf@plt+0x8880>
  409e00:	mov	x1, #0x18                  	// #24
  409e04:	b	409da0 <printf@plt+0x8880>
  409e08:	mov	x1, #0x18                  	// #24
  409e0c:	b	409da0 <printf@plt+0x8880>
  409e10:	mov	x1, #0x20                  	// #32
  409e14:	b	409da0 <printf@plt+0x8880>
  409e18:	mov	x1, #0x18                  	// #24
  409e1c:	b	409da0 <printf@plt+0x8880>
  409e20:	mov	x1, #0x18                  	// #24
  409e24:	b	409da0 <printf@plt+0x8880>
  409e28:	mov	x1, #0x18                  	// #24
  409e2c:	b	409da0 <printf@plt+0x8880>
  409e30:	mov	x1, #0x38                  	// #56
  409e34:	b	409ddc <printf@plt+0x88bc>
  409e38:	mov	x1, #0x18                  	// #24
  409e3c:	b	409da0 <printf@plt+0x8880>
  409e40:	mov	x1, #0x18                  	// #24
  409e44:	b	409da0 <printf@plt+0x8880>
  409e48:	mov	x1, #0x18                  	// #24
  409e4c:	b	409da0 <printf@plt+0x8880>
  409e50:	mov	x1, #0x18                  	// #24
  409e54:	b	409da0 <printf@plt+0x8880>
  409e58:	mov	x1, #0x18                  	// #24
  409e5c:	b	409da0 <printf@plt+0x8880>
  409e60:	mov	x1, #0x18                  	// #24
  409e64:	b	409da0 <printf@plt+0x8880>
  409e68:	stp	x29, x30, [sp, #-80]!
  409e6c:	mov	x29, sp
  409e70:	stp	x19, x20, [sp, #16]
  409e74:	stp	x21, x22, [sp, #32]
  409e78:	mov	x21, x0
  409e7c:	mov	x22, x1
  409e80:	stp	x23, x24, [sp, #48]
  409e84:	cbz	x1, 409f98 <printf@plt+0x8a78>
  409e88:	adrp	x20, 432000 <_Znam@GLIBCXX_3.4>
  409e8c:	mov	x19, #0x0                   	// #0
  409e90:	ldr	x0, [x20, #1168]
  409e94:	add	x20, x20, #0x490
  409e98:	cbnz	x0, 409ea8 <printf@plt+0x8988>
  409e9c:	b	409f10 <printf@plt+0x89f0>
  409ea0:	ldr	x0, [x20, x19, lsl #3]
  409ea4:	cbz	x0, 409f10 <printf@plt+0x89f0>
  409ea8:	mov	w23, w19
  409eac:	mov	x1, x21
  409eb0:	add	x19, x19, #0x1
  409eb4:	bl	401430 <strcmp@plt>
  409eb8:	cbnz	w0, 409ea0 <printf@plt+0x8980>
  409ebc:	ldr	x0, [x20, #80]
  409ec0:	cbnz	x0, 409f1c <printf@plt+0x89fc>
  409ec4:	nop
  409ec8:	mov	w24, #0xffffffff            	// #-1
  409ecc:	mov	x0, x22
  409ed0:	bl	409758 <printf@plt+0x8238>
  409ed4:	ldr	x3, [x0]
  409ed8:	mov	x19, x0
  409edc:	mov	w1, w23
  409ee0:	mov	w2, w24
  409ee4:	ldr	x3, [x3, #96]
  409ee8:	blr	x3
  409eec:	ldr	x1, [x19]
  409ef0:	mov	x0, x19
  409ef4:	ldr	x1, [x1, #16]
  409ef8:	blr	x1
  409efc:	ldp	x19, x20, [sp, #16]
  409f00:	ldp	x21, x22, [sp, #32]
  409f04:	ldp	x23, x24, [sp, #48]
  409f08:	ldp	x29, x30, [sp], #80
  409f0c:	ret
  409f10:	ldr	x0, [x20, #80]
  409f14:	cbz	x0, 409f50 <printf@plt+0x8a30>
  409f18:	mov	w23, #0xffffffff            	// #-1
  409f1c:	add	x20, x20, #0x50
  409f20:	mov	x19, #0x0                   	// #0
  409f24:	b	409f30 <printf@plt+0x8a10>
  409f28:	ldr	x0, [x20, x19, lsl #3]
  409f2c:	cbz	x0, 409f48 <printf@plt+0x8a28>
  409f30:	mov	w24, w19
  409f34:	mov	x1, x21
  409f38:	add	x19, x19, #0x1
  409f3c:	bl	401430 <strcmp@plt>
  409f40:	cbnz	w0, 409f28 <printf@plt+0x8a08>
  409f44:	b	409ecc <printf@plt+0x89ac>
  409f48:	cmn	w23, #0x1
  409f4c:	b.ne	409ec8 <printf@plt+0x89a8>  // b.any
  409f50:	mov	x1, x21
  409f54:	add	x0, sp, #0x40
  409f58:	bl	40fd70 <printf@plt+0xe850>
  409f5c:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  409f60:	add	x3, x3, #0x1f8
  409f64:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  409f68:	add	x1, sp, #0x40
  409f6c:	mov	x2, x3
  409f70:	add	x0, x0, #0x3f8
  409f74:	bl	4101c8 <printf@plt+0xeca8>
  409f78:	cbz	x22, 409efc <printf@plt+0x89dc>
  409f7c:	mov	x0, x22
  409f80:	bl	4013f0 <_ZdaPv@plt>
  409f84:	ldp	x19, x20, [sp, #16]
  409f88:	ldp	x21, x22, [sp, #32]
  409f8c:	ldp	x23, x24, [sp, #48]
  409f90:	ldp	x29, x30, [sp], #80
  409f94:	ret
  409f98:	adrp	x1, 416000 <_ZdlPvm@@Base+0x4bf8>
  409f9c:	mov	w0, #0x2bb                 	// #699
  409fa0:	add	x1, x1, #0x308
  409fa4:	bl	40fa08 <printf@plt+0xe4e8>
  409fa8:	b	409e88 <printf@plt+0x8968>
  409fac:	nop
  409fb0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3bf8>
  409fb4:	add	x1, x1, #0x7b0
  409fb8:	str	x1, [x0]
  409fbc:	b	406258 <printf@plt+0x4d38>
  409fc0:	stp	x29, x30, [sp, #-32]!
  409fc4:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3bf8>
  409fc8:	add	x1, x1, #0x7b0
  409fcc:	mov	x29, sp
  409fd0:	str	x19, [sp, #16]
  409fd4:	mov	x19, x0
  409fd8:	str	x1, [x0]
  409fdc:	bl	406258 <printf@plt+0x4d38>
  409fe0:	mov	x0, x19
  409fe4:	mov	x1, #0x18                  	// #24
  409fe8:	ldr	x19, [sp, #16]
  409fec:	ldp	x29, x30, [sp], #32
  409ff0:	b	411408 <_ZdlPvm@@Base>
  409ff4:	nop
  409ff8:	ldr	x0, [x0, #16]
  409ffc:	ldr	x1, [x0]
  40a000:	ldr	x1, [x1, #80]
  40a004:	mov	x16, x1
  40a008:	br	x16
  40a00c:	nop
  40a010:	ldr	x0, [x0, #16]
  40a014:	and	w1, w1, #0xfffffffd
  40a018:	ldr	x2, [x0]
  40a01c:	ldr	x2, [x2, #104]
  40a020:	mov	x16, x2
  40a024:	br	x16
  40a028:	stp	x29, x30, [sp, #-32]!
  40a02c:	mov	x29, sp
  40a030:	stp	x19, x20, [sp, #16]
  40a034:	mov	x19, x0
  40a038:	mov	w20, w1
  40a03c:	ldr	x0, [x0, #32]
  40a040:	cbz	x0, 40a054 <printf@plt+0x8b34>
  40a044:	ldr	x2, [x0]
  40a048:	add	w1, w1, #0x1
  40a04c:	ldr	x2, [x2, #112]
  40a050:	blr	x2
  40a054:	ldr	x0, [x19, #24]
  40a058:	cbz	x0, 40a06c <printf@plt+0x8b4c>
  40a05c:	ldr	x2, [x0]
  40a060:	add	w1, w20, #0x1
  40a064:	ldr	x2, [x2, #112]
  40a068:	blr	x2
  40a06c:	ldr	x0, [x19, #16]
  40a070:	mov	w1, w20
  40a074:	ldp	x19, x20, [sp, #16]
  40a078:	ldr	x2, [x0]
  40a07c:	ldp	x29, x30, [sp], #32
  40a080:	ldr	x2, [x2, #112]
  40a084:	mov	x16, x2
  40a088:	br	x16
  40a08c:	nop
  40a090:	stp	x29, x30, [sp, #-32]!
  40a094:	adrp	x1, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a098:	add	x1, x1, #0xdc8
  40a09c:	mov	x29, sp
  40a0a0:	str	x19, [sp, #16]
  40a0a4:	mov	x19, x0
  40a0a8:	ldr	x0, [x0, #24]
  40a0ac:	str	x1, [x19]
  40a0b0:	cbz	x0, 40a0c0 <printf@plt+0x8ba0>
  40a0b4:	ldr	x1, [x0]
  40a0b8:	ldr	x1, [x1, #16]
  40a0bc:	blr	x1
  40a0c0:	ldr	x0, [x19, #32]
  40a0c4:	cbz	x0, 40a0d4 <printf@plt+0x8bb4>
  40a0c8:	ldr	x1, [x0]
  40a0cc:	ldr	x1, [x1, #16]
  40a0d0:	blr	x1
  40a0d4:	mov	x0, x19
  40a0d8:	ldr	x19, [sp, #16]
  40a0dc:	ldp	x29, x30, [sp], #32
  40a0e0:	b	406818 <printf@plt+0x52f8>
  40a0e4:	nop
  40a0e8:	stp	x29, x30, [sp, #-32]!
  40a0ec:	mov	x29, sp
  40a0f0:	str	x19, [sp, #16]
  40a0f4:	mov	x19, x0
  40a0f8:	bl	40a090 <printf@plt+0x8b70>
  40a0fc:	mov	x0, x19
  40a100:	mov	x1, #0x28                  	// #40
  40a104:	ldr	x19, [sp, #16]
  40a108:	ldp	x29, x30, [sp], #32
  40a10c:	b	411408 <_ZdlPvm@@Base>
  40a110:	stp	x29, x30, [sp, #-32]!
  40a114:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a118:	mov	x29, sp
  40a11c:	str	x19, [sp, #16]
  40a120:	mov	x19, x0
  40a124:	ldr	w0, [x1, #3448]
  40a128:	cbnz	w0, 40a230 <printf@plt+0x8d10>
  40a12c:	ldr	x0, [x19, #16]
  40a130:	ldr	x1, [x0]
  40a134:	ldr	x1, [x1, #48]
  40a138:	blr	x1
  40a13c:	ldr	x0, [x19, #32]
  40a140:	cbz	x0, 40a19c <printf@plt+0x8c7c>
  40a144:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40a148:	add	x0, x0, #0xa58
  40a14c:	bl	401520 <printf@plt>
  40a150:	ldr	w1, [x19, #12]
  40a154:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40a158:	add	x0, x0, #0xa60
  40a15c:	bl	401520 <printf@plt>
  40a160:	ldr	w1, [x19, #12]
  40a164:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40a168:	add	x0, x0, #0xa48
  40a16c:	bl	401520 <printf@plt>
  40a170:	ldr	x0, [x19, #32]
  40a174:	ldr	x1, [x0]
  40a178:	ldr	x1, [x1, #48]
  40a17c:	blr	x1
  40a180:	ldr	w1, [x19, #12]
  40a184:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40a188:	add	x0, x0, #0xae0
  40a18c:	bl	401520 <printf@plt>
  40a190:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40a194:	add	x0, x0, #0xe10
  40a198:	bl	401520 <printf@plt>
  40a19c:	ldr	x0, [x19, #24]
  40a1a0:	cbz	x0, 40a210 <printf@plt+0x8cf0>
  40a1a4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40a1a8:	add	x0, x0, #0xa58
  40a1ac:	bl	401520 <printf@plt>
  40a1b0:	ldr	w1, [x19, #12]
  40a1b4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40a1b8:	add	x0, x0, #0xaa0
  40a1bc:	bl	401520 <printf@plt>
  40a1c0:	ldr	w1, [x19, #12]
  40a1c4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40a1c8:	add	x0, x0, #0xa48
  40a1cc:	bl	401520 <printf@plt>
  40a1d0:	ldr	x1, [x19, #16]
  40a1d4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a1d8:	add	x0, x0, #0xa60
  40a1dc:	ldr	w1, [x1, #12]
  40a1e0:	bl	401520 <printf@plt>
  40a1e4:	ldr	x0, [x19, #24]
  40a1e8:	ldr	x1, [x0]
  40a1ec:	ldr	x1, [x1, #48]
  40a1f0:	blr	x1
  40a1f4:	ldr	w1, [x19, #12]
  40a1f8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40a1fc:	add	x0, x0, #0xae0
  40a200:	bl	401520 <printf@plt>
  40a204:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40a208:	add	x0, x0, #0xe10
  40a20c:	bl	401520 <printf@plt>
  40a210:	ldr	x2, [x19, #16]
  40a214:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a218:	ldr	w1, [x19, #12]
  40a21c:	add	x0, x0, #0xa70
  40a220:	ldr	x19, [sp, #16]
  40a224:	ldp	x29, x30, [sp], #32
  40a228:	ldr	w2, [x2, #12]
  40a22c:	b	401520 <printf@plt>
  40a230:	cmp	w0, #0x1
  40a234:	b.eq	40a244 <printf@plt+0x8d24>  // b.none
  40a238:	ldr	x19, [sp, #16]
  40a23c:	ldp	x29, x30, [sp], #32
  40a240:	ret
  40a244:	ldp	x1, x0, [x19, #24]
  40a248:	cbz	x0, 40a2e0 <printf@plt+0x8dc0>
  40a24c:	cbz	x1, 40a2a0 <printf@plt+0x8d80>
  40a250:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a254:	add	x0, x0, #0xa88
  40a258:	bl	401520 <printf@plt>
  40a25c:	ldr	x0, [x19, #16]
  40a260:	ldr	x1, [x0]
  40a264:	ldr	x1, [x1, #48]
  40a268:	blr	x1
  40a26c:	ldr	x0, [x19, #24]
  40a270:	ldr	x1, [x0]
  40a274:	ldr	x1, [x1, #48]
  40a278:	blr	x1
  40a27c:	ldr	x0, [x19, #32]
  40a280:	ldr	x1, [x0]
  40a284:	ldr	x1, [x1, #48]
  40a288:	blr	x1
  40a28c:	ldr	x19, [sp, #16]
  40a290:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a294:	ldp	x29, x30, [sp], #32
  40a298:	add	x0, x0, #0xa98
  40a29c:	b	401520 <printf@plt>
  40a2a0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a2a4:	add	x0, x0, #0xaa8
  40a2a8:	bl	401520 <printf@plt>
  40a2ac:	ldr	x0, [x19, #16]
  40a2b0:	ldr	x1, [x0]
  40a2b4:	ldr	x1, [x1, #48]
  40a2b8:	blr	x1
  40a2bc:	ldr	x0, [x19, #32]
  40a2c0:	ldr	x1, [x0]
  40a2c4:	ldr	x1, [x1, #48]
  40a2c8:	blr	x1
  40a2cc:	ldr	x19, [sp, #16]
  40a2d0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a2d4:	ldp	x29, x30, [sp], #32
  40a2d8:	add	x0, x0, #0xab0
  40a2dc:	b	401520 <printf@plt>
  40a2e0:	cbz	x1, 40a238 <printf@plt+0x8d18>
  40a2e4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a2e8:	add	x0, x0, #0xab8
  40a2ec:	bl	401520 <printf@plt>
  40a2f0:	ldr	x0, [x19, #16]
  40a2f4:	ldr	x1, [x0]
  40a2f8:	ldr	x1, [x1, #48]
  40a2fc:	blr	x1
  40a300:	ldr	x0, [x19, #24]
  40a304:	ldr	x1, [x0]
  40a308:	ldr	x1, [x1, #48]
  40a30c:	blr	x1
  40a310:	ldr	x19, [sp, #16]
  40a314:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a318:	ldp	x29, x30, [sp], #32
  40a31c:	add	x0, x0, #0xac0
  40a320:	b	401520 <printf@plt>
  40a324:	nop
  40a328:	stp	x29, x30, [sp, #-64]!
  40a32c:	mov	x29, sp
  40a330:	stp	x19, x20, [sp, #16]
  40a334:	mov	x19, x0
  40a338:	mov	w20, w1
  40a33c:	ldr	x0, [x0, #16]
  40a340:	stp	x21, x22, [sp, #32]
  40a344:	ldr	x2, [x0]
  40a348:	ldr	x2, [x2, #24]
  40a34c:	str	x23, [sp, #48]
  40a350:	blr	x2
  40a354:	mov	w21, w0
  40a358:	ldr	x1, [x19, #16]
  40a35c:	mov	x0, x1
  40a360:	ldr	x1, [x1]
  40a364:	ldr	x1, [x1, #32]
  40a368:	blr	x1
  40a36c:	ldr	w1, [x19, #12]
  40a370:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40a374:	add	x0, x0, #0xb78
  40a378:	bl	401520 <printf@plt>
  40a37c:	cmp	w20, #0x1
  40a380:	b.gt	40a630 <printf@plt+0x9110>
  40a384:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a388:	ldr	w0, [x0, #3484]
  40a38c:	cbz	w0, 40a630 <printf@plt+0x9110>
  40a390:	ldr	w1, [x19, #12]
  40a394:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40a398:	add	x0, x0, #0xb90
  40a39c:	bl	401520 <printf@plt>
  40a3a0:	ldr	x22, [x19, #24]
  40a3a4:	cbz	x22, 40a3c8 <printf@plt+0x8ea8>
  40a3a8:	ldr	x1, [x22]
  40a3ac:	mov	w0, w20
  40a3b0:	ldr	x23, [x1, #24]
  40a3b4:	bl	405e58 <printf@plt+0x4938>
  40a3b8:	bl	405e68 <printf@plt+0x4948>
  40a3bc:	mov	w1, w0
  40a3c0:	mov	x0, x22
  40a3c4:	blr	x23
  40a3c8:	ldr	x22, [x19, #32]
  40a3cc:	cbz	x22, 40a3ec <printf@plt+0x8ecc>
  40a3d0:	ldr	x1, [x22]
  40a3d4:	mov	w0, w20
  40a3d8:	ldr	x23, [x1, #24]
  40a3dc:	bl	405e58 <printf@plt+0x4938>
  40a3e0:	mov	w1, w0
  40a3e4:	mov	x0, x22
  40a3e8:	blr	x23
  40a3ec:	ldr	x0, [x19, #16]
  40a3f0:	ldr	x1, [x0]
  40a3f4:	ldr	x1, [x1, #72]
  40a3f8:	blr	x1
  40a3fc:	cbz	w0, 40a644 <printf@plt+0x9124>
  40a400:	ldr	w1, [x19, #12]
  40a404:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a408:	add	x0, x0, #0xac8
  40a40c:	bl	401520 <printf@plt>
  40a410:	ldr	w1, [x19, #12]
  40a414:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a418:	add	x0, x0, #0xad8
  40a41c:	bl	401520 <printf@plt>
  40a420:	ldr	w1, [x19, #12]
  40a424:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40a428:	add	x0, x0, #0xbc8
  40a42c:	bl	401520 <printf@plt>
  40a430:	ldr	x0, [x19, #32]
  40a434:	cbz	x0, 40a69c <printf@plt+0x917c>
  40a438:	cmp	w20, #0x3
  40a43c:	b.eq	40a638 <printf@plt+0x9118>  // b.none
  40a440:	tbz	w20, #0, 40a724 <printf@plt+0x9204>
  40a444:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40a448:	ldr	w3, [x1, #1112]
  40a44c:	adrp	x20, 432000 <_Znam@GLIBCXX_3.4>
  40a450:	ldr	w4, [x0, #12]
  40a454:	ldr	w2, [x19, #12]
  40a458:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a45c:	ldr	w5, [x20, #1084]
  40a460:	add	x0, x0, #0xb70
  40a464:	mov	w1, w2
  40a468:	bl	401520 <printf@plt>
  40a46c:	ldr	x0, [x19, #24]
  40a470:	cbz	x0, 40a51c <printf@plt+0x8ffc>
  40a474:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40a478:	ldr	w2, [x19, #12]
  40a47c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a480:	add	x0, x0, #0xba0
  40a484:	ldr	w3, [x1, #1096]
  40a488:	mov	w1, w2
  40a48c:	bl	401520 <printf@plt>
  40a490:	ldp	x2, x1, [x19, #24]
  40a494:	adrp	x3, 432000 <_Znam@GLIBCXX_3.4>
  40a498:	ldr	w4, [x19, #12]
  40a49c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a4a0:	ldr	w5, [x3, #1104]
  40a4a4:	add	x0, x0, #0xbb8
  40a4a8:	ldr	w3, [x2, #12]
  40a4ac:	mov	w2, w4
  40a4b0:	ldr	w1, [x1, #12]
  40a4b4:	bl	401520 <printf@plt>
  40a4b8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a4bc:	add	x0, x0, #0xbf0
  40a4c0:	bl	401520 <printf@plt>
  40a4c4:	ldr	w1, [x19, #12]
  40a4c8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a4cc:	add	x0, x0, #0xc08
  40a4d0:	bl	401520 <printf@plt>
  40a4d4:	ldr	x3, [x19, #32]
  40a4d8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a4dc:	ldr	w2, [x19, #12]
  40a4e0:	add	x0, x0, #0xc20
  40a4e4:	ldr	w1, [x20, #1084]
  40a4e8:	ldr	w3, [x3, #12]
  40a4ec:	bl	401520 <printf@plt>
  40a4f0:	ldr	w1, [x19, #12]
  40a4f4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a4f8:	add	x0, x0, #0xc50
  40a4fc:	bl	401520 <printf@plt>
  40a500:	ldr	w1, [x19, #12]
  40a504:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a508:	add	x0, x0, #0xc68
  40a50c:	bl	401520 <printf@plt>
  40a510:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a514:	add	x0, x0, #0xc80
  40a518:	bl	401280 <puts@plt>
  40a51c:	ldr	x2, [x19, #16]
  40a520:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40a524:	ldr	w1, [x19, #12]
  40a528:	add	x0, x0, #0xc28
  40a52c:	ldr	w2, [x2, #12]
  40a530:	bl	401520 <printf@plt>
  40a534:	ldr	x0, [x19, #24]
  40a538:	cbz	x0, 40a6ec <printf@plt+0x91cc>
  40a53c:	ldr	x2, [x19, #16]
  40a540:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40a544:	ldr	x3, [x19, #32]
  40a548:	ldr	w4, [x1, #1144]
  40a54c:	ldr	w2, [x2, #12]
  40a550:	ldr	w1, [x0, #12]
  40a554:	cbz	x3, 40a710 <printf@plt+0x91f0>
  40a558:	ldr	w3, [x3, #12]
  40a55c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a560:	add	x0, x0, #0xc88
  40a564:	bl	401520 <printf@plt>
  40a568:	ldr	x2, [x19, #16]
  40a56c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a570:	ldr	w1, [x19, #12]
  40a574:	add	x0, x0, #0xcf0
  40a578:	ldr	w2, [x2, #12]
  40a57c:	bl	401520 <printf@plt>
  40a580:	ldr	x0, [x19, #32]
  40a584:	cbz	x0, 40a59c <printf@plt+0x907c>
  40a588:	ldr	w2, [x0, #12]
  40a58c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a590:	ldr	w1, [x19, #12]
  40a594:	add	x0, x0, #0xd08
  40a598:	bl	401520 <printf@plt>
  40a59c:	ldr	x0, [x19, #24]
  40a5a0:	cbz	x0, 40a5b8 <printf@plt+0x9098>
  40a5a4:	ldr	w2, [x0, #12]
  40a5a8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a5ac:	ldr	w1, [x19, #12]
  40a5b0:	add	x0, x0, #0xd20
  40a5b4:	bl	401520 <printf@plt>
  40a5b8:	mov	w0, #0xa                   	// #10
  40a5bc:	bl	401350 <putchar@plt>
  40a5c0:	ldr	x2, [x19, #16]
  40a5c4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a5c8:	ldr	w1, [x19, #12]
  40a5cc:	add	x0, x0, #0xd38
  40a5d0:	ldr	w2, [x2, #12]
  40a5d4:	bl	401520 <printf@plt>
  40a5d8:	ldr	x0, [x19, #24]
  40a5dc:	cbz	x0, 40a5f4 <printf@plt+0x90d4>
  40a5e0:	ldr	w2, [x0, #12]
  40a5e4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a5e8:	ldr	w1, [x19, #12]
  40a5ec:	add	x0, x0, #0xd50
  40a5f0:	bl	401520 <printf@plt>
  40a5f4:	ldr	x0, [x19, #32]
  40a5f8:	cbz	x0, 40a610 <printf@plt+0x90f0>
  40a5fc:	ldr	w2, [x0, #12]
  40a600:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a604:	ldr	w1, [x19, #12]
  40a608:	add	x0, x0, #0xd68
  40a60c:	bl	401520 <printf@plt>
  40a610:	mov	w0, #0xa                   	// #10
  40a614:	bl	401350 <putchar@plt>
  40a618:	mov	w0, w21
  40a61c:	ldp	x19, x20, [sp, #16]
  40a620:	ldp	x21, x22, [sp, #32]
  40a624:	ldr	x23, [sp, #48]
  40a628:	ldp	x29, x30, [sp], #64
  40a62c:	ret
  40a630:	bl	4061f0 <printf@plt+0x4cd0>
  40a634:	b	40a390 <printf@plt+0x8e70>
  40a638:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40a63c:	ldr	w3, [x1, #1116]
  40a640:	b	40a44c <printf@plt+0x8f2c>
  40a644:	ldr	x2, [x19, #16]
  40a648:	adrp	x3, 432000 <_Znam@GLIBCXX_3.4>
  40a64c:	ldr	w1, [x19, #12]
  40a650:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a654:	ldr	w3, [x3, #1092]
  40a658:	add	x0, x0, #0xae8
  40a65c:	ldr	w2, [x2, #12]
  40a660:	bl	401520 <printf@plt>
  40a664:	ldr	x2, [x19, #16]
  40a668:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40a66c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a670:	add	x0, x0, #0xb08
  40a674:	ldr	w3, [x1, #1088]
  40a678:	ldr	w2, [x2, #12]
  40a67c:	ldr	w1, [x19, #12]
  40a680:	bl	401520 <printf@plt>
  40a684:	ldr	w1, [x19, #12]
  40a688:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40a68c:	add	x0, x0, #0xbc8
  40a690:	bl	401520 <printf@plt>
  40a694:	ldr	x0, [x19, #32]
  40a698:	cbnz	x0, 40a438 <printf@plt+0x8f18>
  40a69c:	ldr	x0, [x19, #24]
  40a6a0:	cbz	x0, 40a730 <printf@plt+0x9210>
  40a6a4:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  40a6a8:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40a6ac:	ldr	w4, [x0, #12]
  40a6b0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a6b4:	ldr	w5, [x2, #1084]
  40a6b8:	add	x0, x0, #0xb40
  40a6bc:	ldr	w3, [x1, #1100]
  40a6c0:	ldr	w2, [x19, #12]
  40a6c4:	mov	w1, w2
  40a6c8:	bl	401520 <printf@plt>
  40a6cc:	ldr	x2, [x19, #16]
  40a6d0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40a6d4:	ldr	w1, [x19, #12]
  40a6d8:	add	x0, x0, #0xc28
  40a6dc:	ldr	w2, [x2, #12]
  40a6e0:	bl	401520 <printf@plt>
  40a6e4:	ldr	x0, [x19, #24]
  40a6e8:	cbnz	x0, 40a53c <printf@plt+0x901c>
  40a6ec:	ldr	x0, [x19, #32]
  40a6f0:	cbz	x0, 40a748 <printf@plt+0x9228>
  40a6f4:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  40a6f8:	ldr	w1, [x0, #12]
  40a6fc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a700:	add	x0, x0, #0xcd8
  40a704:	ldr	w2, [x2, #1144]
  40a708:	bl	401520 <printf@plt>
  40a70c:	b	40a568 <printf@plt+0x9048>
  40a710:	mov	w3, w4
  40a714:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a718:	add	x0, x0, #0xcb8
  40a71c:	bl	401520 <printf@plt>
  40a720:	b	40a568 <printf@plt+0x9048>
  40a724:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40a728:	ldr	w3, [x1, #1108]
  40a72c:	b	40a44c <printf@plt+0x8f2c>
  40a730:	mov	w0, #0x60                  	// #96
  40a734:	adrp	x1, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a738:	add	x1, x1, #0xb20
  40a73c:	bl	40fa08 <printf@plt+0xe4e8>
  40a740:	ldr	x0, [x19, #24]
  40a744:	b	40a6a4 <printf@plt+0x9184>
  40a748:	mov	w0, #0xa                   	// #10
  40a74c:	bl	401350 <putchar@plt>
  40a750:	b	40a568 <printf@plt+0x9048>
  40a754:	nop
  40a758:	stp	x29, x30, [sp, #-48]!
  40a75c:	mov	x2, #0x2                   	// #2
  40a760:	mov	x1, #0x1                   	// #1
  40a764:	mov	x29, sp
  40a768:	stp	x19, x20, [sp, #16]
  40a76c:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a770:	mov	x19, x0
  40a774:	ldr	x3, [x20, #3432]
  40a778:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40a77c:	add	x0, x0, #0x2d8
  40a780:	str	x21, [sp, #32]
  40a784:	adrp	x21, 413000 <_ZdlPvm@@Base+0x1bf8>
  40a788:	add	x21, x21, #0x3f8
  40a78c:	bl	4014a0 <fwrite@plt>
  40a790:	ldr	x0, [x19, #16]
  40a794:	ldr	x1, [x0]
  40a798:	ldr	x1, [x1]
  40a79c:	blr	x1
  40a7a0:	ldr	x3, [x20, #3432]
  40a7a4:	mov	x0, x21
  40a7a8:	mov	x2, #0x2                   	// #2
  40a7ac:	mov	x1, #0x1                   	// #1
  40a7b0:	bl	4014a0 <fwrite@plt>
  40a7b4:	ldr	x0, [x19, #24]
  40a7b8:	cbz	x0, 40a7f8 <printf@plt+0x92d8>
  40a7bc:	ldr	x3, [x20, #3432]
  40a7c0:	mov	x2, #0x7                   	// #7
  40a7c4:	mov	x1, #0x1                   	// #1
  40a7c8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a7cc:	add	x0, x0, #0xd80
  40a7d0:	bl	4014a0 <fwrite@plt>
  40a7d4:	ldr	x0, [x19, #24]
  40a7d8:	ldr	x1, [x0]
  40a7dc:	ldr	x1, [x1]
  40a7e0:	blr	x1
  40a7e4:	ldr	x3, [x20, #3432]
  40a7e8:	mov	x0, x21
  40a7ec:	mov	x2, #0x2                   	// #2
  40a7f0:	mov	x1, #0x1                   	// #1
  40a7f4:	bl	4014a0 <fwrite@plt>
  40a7f8:	ldr	x0, [x19, #32]
  40a7fc:	cbz	x0, 40a848 <printf@plt+0x9328>
  40a800:	ldr	x3, [x20, #3432]
  40a804:	mov	x2, #0x7                   	// #7
  40a808:	mov	x1, #0x1                   	// #1
  40a80c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a810:	add	x0, x0, #0xd88
  40a814:	bl	4014a0 <fwrite@plt>
  40a818:	ldr	x0, [x19, #32]
  40a81c:	ldr	x1, [x0]
  40a820:	ldr	x1, [x1]
  40a824:	blr	x1
  40a828:	ldr	x3, [x20, #3432]
  40a82c:	mov	x0, x21
  40a830:	ldp	x19, x20, [sp, #16]
  40a834:	mov	x2, #0x2                   	// #2
  40a838:	ldr	x21, [sp, #32]
  40a83c:	mov	x1, #0x1                   	// #1
  40a840:	ldp	x29, x30, [sp], #48
  40a844:	b	4014a0 <fwrite@plt>
  40a848:	ldp	x19, x20, [sp, #16]
  40a84c:	ldr	x21, [sp, #32]
  40a850:	ldp	x29, x30, [sp], #48
  40a854:	ret
  40a858:	stp	x29, x30, [sp, #-64]!
  40a85c:	mov	x29, sp
  40a860:	ldr	x3, [x0]
  40a864:	stp	x19, x20, [sp, #16]
  40a868:	mov	x20, x0
  40a86c:	stp	x21, x22, [sp, #32]
  40a870:	mov	x22, x1
  40a874:	mov	x21, x2
  40a878:	ldr	x3, [x3, #56]
  40a87c:	blr	x3
  40a880:	cbz	x0, 40a8c8 <printf@plt+0x93a8>
  40a884:	mov	x19, x0
  40a888:	mov	x0, #0xfffffffffffffff8    	// #-8
  40a88c:	mov	x2, x21
  40a890:	mov	x1, x22
  40a894:	ldr	w20, [x19, #40]
  40a898:	str	x23, [sp, #48]
  40a89c:	ldr	x23, [x19, #32]
  40a8a0:	add	x20, x0, w20, sxtw #3
  40a8a4:	ldr	x0, [x23, x20]
  40a8a8:	bl	40a858 <printf@plt+0x9338>
  40a8ac:	str	x0, [x23, x20]
  40a8b0:	mov	x0, x19
  40a8b4:	ldp	x19, x20, [sp, #16]
  40a8b8:	ldp	x21, x22, [sp, #32]
  40a8bc:	ldr	x23, [sp, #48]
  40a8c0:	ldp	x29, x30, [sp], #64
  40a8c4:	ret
  40a8c8:	mov	x0, #0x28                  	// #40
  40a8cc:	bl	4113a0 <_Znwm@@Base>
  40a8d0:	mov	x1, x20
  40a8d4:	mov	x19, x0
  40a8d8:	bl	4067e0 <printf@plt+0x52c0>
  40a8dc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a8e0:	add	x0, x0, #0xdc8
  40a8e4:	str	x0, [x19]
  40a8e8:	mov	x0, x19
  40a8ec:	stp	x22, x21, [x19, #24]
  40a8f0:	ldp	x19, x20, [sp, #16]
  40a8f4:	ldp	x21, x22, [sp, #32]
  40a8f8:	ldp	x29, x30, [sp], #64
  40a8fc:	ret
  40a900:	mov	x1, #0x28                  	// #40
  40a904:	mov	x20, x0
  40a908:	mov	x0, x19
  40a90c:	str	x23, [sp, #48]
  40a910:	bl	411408 <_ZdlPvm@@Base>
  40a914:	mov	x0, x20
  40a918:	bl	4014b0 <_Unwind_Resume@plt>
  40a91c:	nop
  40a920:	stp	x29, x30, [sp, #-48]!
  40a924:	mov	x29, sp
  40a928:	stp	x19, x20, [sp, #16]
  40a92c:	mov	x19, x0
  40a930:	mov	x20, x3
  40a934:	str	x21, [sp, #32]
  40a938:	mov	x21, x2
  40a93c:	bl	4067e0 <printf@plt+0x52c0>
  40a940:	stp	x21, x20, [x19, #24]
  40a944:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40a948:	add	x0, x0, #0xdc8
  40a94c:	str	x0, [x19]
  40a950:	ldp	x19, x20, [sp, #16]
  40a954:	ldr	x21, [sp, #32]
  40a958:	ldp	x29, x30, [sp], #48
  40a95c:	ret
  40a960:	ldr	x0, [x0, #16]
  40a964:	ldr	x1, [x0]
  40a968:	ldr	x1, [x1, #48]
  40a96c:	mov	x16, x1
  40a970:	br	x16
  40a974:	nop
  40a978:	ldr	x0, [x0, #16]
  40a97c:	ldr	x1, [x0]
  40a980:	ldr	x1, [x1, #48]
  40a984:	mov	x16, x1
  40a988:	br	x16
  40a98c:	nop
  40a990:	stp	x29, x30, [sp, #-32]!
  40a994:	mov	x29, sp
  40a998:	str	x19, [sp, #16]
  40a99c:	mov	x19, x0
  40a9a0:	ldr	x0, [x0, #16]
  40a9a4:	ldr	x2, [x0]
  40a9a8:	ldr	x2, [x2, #24]
  40a9ac:	blr	x2
  40a9b0:	cbnz	w0, 40aa18 <printf@plt+0x94f8>
  40a9b4:	ldr	x2, [x19, #16]
  40a9b8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40a9bc:	ldr	w1, [x19, #12]
  40a9c0:	add	x0, x0, #0xd80
  40a9c4:	ldr	w2, [x2, #12]
  40a9c8:	bl	401520 <printf@plt>
  40a9cc:	ldr	x2, [x19, #16]
  40a9d0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40a9d4:	ldr	w1, [x19, #12]
  40a9d8:	add	x0, x0, #0xd98
  40a9dc:	ldr	w2, [x2, #12]
  40a9e0:	bl	401520 <printf@plt>
  40a9e4:	ldr	x2, [x19, #16]
  40a9e8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40a9ec:	ldr	w1, [x19, #12]
  40a9f0:	add	x0, x0, #0xdb0
  40a9f4:	ldr	w2, [x2, #12]
  40a9f8:	bl	401520 <printf@plt>
  40a9fc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40aa00:	add	x0, x0, #0xe40
  40aa04:	bl	401280 <puts@plt>
  40aa08:	mov	w0, #0x1                   	// #1
  40aa0c:	ldr	x19, [sp, #16]
  40aa10:	ldp	x29, x30, [sp], #32
  40aa14:	ret
  40aa18:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  40aa1c:	add	x3, x3, #0x1f8
  40aa20:	mov	x2, x3
  40aa24:	mov	x1, x3
  40aa28:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40aa2c:	add	x0, x0, #0xba8
  40aa30:	bl	4101c8 <printf@plt+0xeca8>
  40aa34:	b	40a9b4 <printf@plt+0x9494>
  40aa38:	stp	x29, x30, [sp, #-32]!
  40aa3c:	mov	x29, sp
  40aa40:	str	x19, [sp, #16]
  40aa44:	mov	x19, x0
  40aa48:	ldr	x0, [x0, #16]
  40aa4c:	ldr	x2, [x0]
  40aa50:	ldr	x2, [x2, #24]
  40aa54:	blr	x2
  40aa58:	cbnz	w0, 40aac0 <printf@plt+0x95a0>
  40aa5c:	ldr	x2, [x19, #16]
  40aa60:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40aa64:	ldr	w1, [x19, #12]
  40aa68:	add	x0, x0, #0xd80
  40aa6c:	ldr	w2, [x2, #12]
  40aa70:	bl	401520 <printf@plt>
  40aa74:	ldr	x2, [x19, #16]
  40aa78:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40aa7c:	ldr	w1, [x19, #12]
  40aa80:	add	x0, x0, #0xd98
  40aa84:	ldr	w2, [x2, #12]
  40aa88:	bl	401520 <printf@plt>
  40aa8c:	ldr	x2, [x19, #16]
  40aa90:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40aa94:	ldr	w1, [x19, #12]
  40aa98:	add	x0, x0, #0xdb0
  40aa9c:	ldr	w2, [x2, #12]
  40aaa0:	bl	401520 <printf@plt>
  40aaa4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40aaa8:	add	x0, x0, #0xe40
  40aaac:	bl	401280 <puts@plt>
  40aab0:	mov	w0, #0x2                   	// #2
  40aab4:	ldr	x19, [sp, #16]
  40aab8:	ldp	x29, x30, [sp], #32
  40aabc:	ret
  40aac0:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  40aac4:	add	x3, x3, #0x1f8
  40aac8:	mov	x2, x3
  40aacc:	mov	x1, x3
  40aad0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40aad4:	add	x0, x0, #0xba8
  40aad8:	bl	4101c8 <printf@plt+0xeca8>
  40aadc:	b	40aa5c <printf@plt+0x953c>
  40aae0:	stp	x29, x30, [sp, #-32]!
  40aae4:	mov	x2, #0x7                   	// #7
  40aae8:	mov	x1, #0x1                   	// #1
  40aaec:	mov	x29, sp
  40aaf0:	stp	x19, x20, [sp, #16]
  40aaf4:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40aaf8:	mov	x19, x0
  40aafc:	ldr	x3, [x20, #3432]
  40ab00:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40ab04:	add	x0, x0, #0xe50
  40ab08:	bl	4014a0 <fwrite@plt>
  40ab0c:	ldr	x0, [x19, #16]
  40ab10:	ldr	x1, [x0]
  40ab14:	ldr	x1, [x1]
  40ab18:	blr	x1
  40ab1c:	ldr	x3, [x20, #3432]
  40ab20:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  40ab24:	ldp	x19, x20, [sp, #16]
  40ab28:	add	x0, x0, #0x3f8
  40ab2c:	ldp	x29, x30, [sp], #32
  40ab30:	mov	x2, #0x2                   	// #2
  40ab34:	mov	x1, #0x1                   	// #1
  40ab38:	b	4014a0 <fwrite@plt>
  40ab3c:	nop
  40ab40:	stp	x29, x30, [sp, #-32]!
  40ab44:	mov	x2, #0x9                   	// #9
  40ab48:	mov	x1, #0x1                   	// #1
  40ab4c:	mov	x29, sp
  40ab50:	stp	x19, x20, [sp, #16]
  40ab54:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ab58:	mov	x19, x0
  40ab5c:	ldr	x3, [x20, #3432]
  40ab60:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40ab64:	add	x0, x0, #0xe58
  40ab68:	bl	4014a0 <fwrite@plt>
  40ab6c:	ldr	x0, [x19, #16]
  40ab70:	ldr	x1, [x0]
  40ab74:	ldr	x1, [x1]
  40ab78:	blr	x1
  40ab7c:	ldr	x3, [x20, #3432]
  40ab80:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  40ab84:	ldp	x19, x20, [sp, #16]
  40ab88:	add	x0, x0, #0x3f8
  40ab8c:	ldp	x29, x30, [sp], #32
  40ab90:	mov	x2, #0x2                   	// #2
  40ab94:	mov	x1, #0x1                   	// #1
  40ab98:	b	4014a0 <fwrite@plt>
  40ab9c:	nop
  40aba0:	stp	x29, x30, [sp, #-32]!
  40aba4:	mov	x29, sp
  40aba8:	ldr	x1, [x0]
  40abac:	stp	x19, x20, [sp, #16]
  40abb0:	mov	x20, x0
  40abb4:	ldr	x1, [x1, #56]
  40abb8:	blr	x1
  40abbc:	cbz	x0, 40abe4 <printf@plt+0x96c4>
  40abc0:	ldr	x20, [x0, #32]
  40abc4:	mov	x19, x0
  40abc8:	ldr	x0, [x20]
  40abcc:	bl	40aba0 <printf@plt+0x9680>
  40abd0:	str	x0, [x20]
  40abd4:	mov	x0, x19
  40abd8:	ldp	x19, x20, [sp, #16]
  40abdc:	ldp	x29, x30, [sp], #32
  40abe0:	ret
  40abe4:	mov	x0, #0x18                  	// #24
  40abe8:	bl	4113a0 <_Znwm@@Base>
  40abec:	mov	x1, x20
  40abf0:	mov	x19, x0
  40abf4:	bl	4067e0 <printf@plt+0x52c0>
  40abf8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40abfc:	add	x0, x0, #0xec8
  40ac00:	str	x0, [x19]
  40ac04:	mov	x0, x19
  40ac08:	ldp	x19, x20, [sp, #16]
  40ac0c:	ldp	x29, x30, [sp], #32
  40ac10:	ret
  40ac14:	mov	x1, #0x18                  	// #24
  40ac18:	mov	x20, x0
  40ac1c:	mov	x0, x19
  40ac20:	bl	411408 <_ZdlPvm@@Base>
  40ac24:	mov	x0, x20
  40ac28:	bl	4014b0 <_Unwind_Resume@plt>
  40ac2c:	nop
  40ac30:	stp	x29, x30, [sp, #-32]!
  40ac34:	mov	x29, sp
  40ac38:	str	x19, [sp, #16]
  40ac3c:	mov	x19, x0
  40ac40:	bl	4067e0 <printf@plt+0x52c0>
  40ac44:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40ac48:	add	x0, x0, #0xec8
  40ac4c:	str	x0, [x19]
  40ac50:	ldr	x19, [sp, #16]
  40ac54:	ldp	x29, x30, [sp], #32
  40ac58:	ret
  40ac5c:	nop
  40ac60:	stp	x29, x30, [sp, #-32]!
  40ac64:	mov	x29, sp
  40ac68:	ldr	x1, [x0]
  40ac6c:	stp	x19, x20, [sp, #16]
  40ac70:	mov	x20, x0
  40ac74:	ldr	x1, [x1, #56]
  40ac78:	blr	x1
  40ac7c:	cbz	x0, 40aca4 <printf@plt+0x9784>
  40ac80:	ldr	x20, [x0, #32]
  40ac84:	mov	x19, x0
  40ac88:	ldr	x0, [x20]
  40ac8c:	bl	40ac60 <printf@plt+0x9740>
  40ac90:	str	x0, [x20]
  40ac94:	mov	x0, x19
  40ac98:	ldp	x19, x20, [sp, #16]
  40ac9c:	ldp	x29, x30, [sp], #32
  40aca0:	ret
  40aca4:	mov	x0, #0x18                  	// #24
  40aca8:	bl	4113a0 <_Znwm@@Base>
  40acac:	mov	x1, x20
  40acb0:	mov	x19, x0
  40acb4:	bl	4067e0 <printf@plt+0x52c0>
  40acb8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40acbc:	add	x0, x0, #0xf50
  40acc0:	str	x0, [x19]
  40acc4:	mov	x0, x19
  40acc8:	ldp	x19, x20, [sp, #16]
  40accc:	ldp	x29, x30, [sp], #32
  40acd0:	ret
  40acd4:	mov	x1, #0x18                  	// #24
  40acd8:	mov	x20, x0
  40acdc:	mov	x0, x19
  40ace0:	bl	411408 <_ZdlPvm@@Base>
  40ace4:	mov	x0, x20
  40ace8:	bl	4014b0 <_Unwind_Resume@plt>
  40acec:	nop
  40acf0:	stp	x29, x30, [sp, #-32]!
  40acf4:	mov	x29, sp
  40acf8:	str	x19, [sp, #16]
  40acfc:	mov	x19, x0
  40ad00:	bl	4067e0 <printf@plt+0x52c0>
  40ad04:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40ad08:	add	x0, x0, #0xf50
  40ad0c:	str	x0, [x19]
  40ad10:	ldr	x19, [sp, #16]
  40ad14:	ldp	x29, x30, [sp], #32
  40ad18:	ret
  40ad1c:	nop
  40ad20:	adrp	x1, 417000 <_ZdlPvm@@Base+0x5bf8>
  40ad24:	add	x1, x1, #0xf50
  40ad28:	str	x1, [x0]
  40ad2c:	b	406818 <printf@plt+0x52f8>
  40ad30:	stp	x29, x30, [sp, #-32]!
  40ad34:	adrp	x1, 417000 <_ZdlPvm@@Base+0x5bf8>
  40ad38:	add	x1, x1, #0xf50
  40ad3c:	mov	x29, sp
  40ad40:	str	x19, [sp, #16]
  40ad44:	mov	x19, x0
  40ad48:	str	x1, [x0]
  40ad4c:	bl	406818 <printf@plt+0x52f8>
  40ad50:	mov	x0, x19
  40ad54:	mov	x1, #0x18                  	// #24
  40ad58:	ldr	x19, [sp, #16]
  40ad5c:	ldp	x29, x30, [sp], #32
  40ad60:	b	411408 <_ZdlPvm@@Base>
  40ad64:	nop
  40ad68:	adrp	x1, 417000 <_ZdlPvm@@Base+0x5bf8>
  40ad6c:	add	x1, x1, #0xec8
  40ad70:	str	x1, [x0]
  40ad74:	b	406818 <printf@plt+0x52f8>
  40ad78:	stp	x29, x30, [sp, #-32]!
  40ad7c:	adrp	x1, 417000 <_ZdlPvm@@Base+0x5bf8>
  40ad80:	add	x1, x1, #0xec8
  40ad84:	mov	x29, sp
  40ad88:	str	x19, [sp, #16]
  40ad8c:	mov	x19, x0
  40ad90:	str	x1, [x0]
  40ad94:	bl	406818 <printf@plt+0x52f8>
  40ad98:	mov	x0, x19
  40ad9c:	mov	x1, #0x18                  	// #24
  40ada0:	ldr	x19, [sp, #16]
  40ada4:	ldp	x29, x30, [sp], #32
  40ada8:	b	411408 <_ZdlPvm@@Base>
  40adac:	nop
  40adb0:	stp	x29, x30, [sp, #-32]!
  40adb4:	mov	x29, sp
  40adb8:	stp	x19, x20, [sp, #16]
  40adbc:	mov	x20, x0
  40adc0:	add	w19, w1, #0x1
  40adc4:	ldr	x0, [x0, #24]
  40adc8:	mov	w1, w19
  40adcc:	ldr	x2, [x0]
  40add0:	ldr	x2, [x2, #112]
  40add4:	blr	x2
  40add8:	ldr	x0, [x20, #16]
  40addc:	mov	w1, w19
  40ade0:	ldp	x19, x20, [sp, #16]
  40ade4:	ldr	x2, [x0]
  40ade8:	ldp	x29, x30, [sp], #32
  40adec:	ldr	x2, [x2, #112]
  40adf0:	mov	x16, x2
  40adf4:	br	x16
  40adf8:	stp	x29, x30, [sp, #-32]!
  40adfc:	mov	x29, sp
  40ae00:	stp	x19, x20, [sp, #16]
  40ae04:	mov	x20, x0
  40ae08:	add	w19, w1, #0x1
  40ae0c:	ldr	x0, [x0, #24]
  40ae10:	mov	w1, w19
  40ae14:	ldr	x2, [x0]
  40ae18:	ldr	x2, [x2, #112]
  40ae1c:	blr	x2
  40ae20:	ldr	x0, [x20, #16]
  40ae24:	mov	w1, w19
  40ae28:	ldp	x19, x20, [sp, #16]
  40ae2c:	ldr	x2, [x0]
  40ae30:	ldp	x29, x30, [sp], #32
  40ae34:	ldr	x2, [x2, #112]
  40ae38:	mov	x16, x2
  40ae3c:	br	x16
  40ae40:	stp	x29, x30, [sp, #-32]!
  40ae44:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40ae48:	add	x1, x1, #0x7c8
  40ae4c:	mov	x29, sp
  40ae50:	str	x19, [sp, #16]
  40ae54:	mov	x19, x0
  40ae58:	ldr	x0, [x0, #24]
  40ae5c:	str	x1, [x19]
  40ae60:	cbz	x0, 40ae70 <printf@plt+0x9950>
  40ae64:	ldr	x1, [x0]
  40ae68:	ldr	x1, [x1, #16]
  40ae6c:	blr	x1
  40ae70:	mov	x0, x19
  40ae74:	ldr	x19, [sp, #16]
  40ae78:	ldp	x29, x30, [sp], #32
  40ae7c:	b	406818 <printf@plt+0x52f8>
  40ae80:	stp	x29, x30, [sp, #-32]!
  40ae84:	mov	x29, sp
  40ae88:	str	x19, [sp, #16]
  40ae8c:	mov	x19, x0
  40ae90:	bl	40ae40 <printf@plt+0x9920>
  40ae94:	mov	x0, x19
  40ae98:	mov	x1, #0x20                  	// #32
  40ae9c:	ldr	x19, [sp, #16]
  40aea0:	ldp	x29, x30, [sp], #32
  40aea4:	b	411408 <_ZdlPvm@@Base>
  40aea8:	stp	x29, x30, [sp, #-32]!
  40aeac:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40aeb0:	add	x1, x1, #0x960
  40aeb4:	mov	x29, sp
  40aeb8:	str	x19, [sp, #16]
  40aebc:	mov	x19, x0
  40aec0:	ldr	x0, [x0, #24]
  40aec4:	str	x1, [x19]
  40aec8:	cbz	x0, 40aed8 <printf@plt+0x99b8>
  40aecc:	ldr	x1, [x0]
  40aed0:	ldr	x1, [x1, #16]
  40aed4:	blr	x1
  40aed8:	mov	x0, x19
  40aedc:	ldr	x19, [sp, #16]
  40aee0:	ldp	x29, x30, [sp], #32
  40aee4:	b	406818 <printf@plt+0x52f8>
  40aee8:	stp	x29, x30, [sp, #-32]!
  40aeec:	mov	x29, sp
  40aef0:	str	x19, [sp, #16]
  40aef4:	mov	x19, x0
  40aef8:	bl	40aea8 <printf@plt+0x9988>
  40aefc:	mov	x0, x19
  40af00:	mov	x1, #0x20                  	// #32
  40af04:	ldr	x19, [sp, #16]
  40af08:	ldp	x29, x30, [sp], #32
  40af0c:	b	411408 <_ZdlPvm@@Base>
  40af10:	stp	x29, x30, [sp, #-48]!
  40af14:	mov	x29, sp
  40af18:	stp	x19, x20, [sp, #16]
  40af1c:	mov	x19, x0
  40af20:	ldr	x0, [x0, #16]
  40af24:	ldr	x2, [x0]
  40af28:	ldr	x2, [x2, #24]
  40af2c:	str	x21, [sp, #32]
  40af30:	mov	w21, w1
  40af34:	blr	x2
  40af38:	mov	w20, w0
  40af3c:	ldr	x1, [x19, #16]
  40af40:	mov	x0, x1
  40af44:	ldr	x1, [x1]
  40af48:	ldr	x1, [x1, #40]
  40af4c:	blr	x1
  40af50:	ldr	x0, [x19, #24]
  40af54:	mov	w1, w21
  40af58:	ldr	x2, [x0]
  40af5c:	ldr	x2, [x2, #24]
  40af60:	blr	x2
  40af64:	ldp	x2, x1, [x19, #16]
  40af68:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40af6c:	add	x0, x0, #0xfc8
  40af70:	ldr	w3, [x1, #12]
  40af74:	ldr	w4, [x2, #12]
  40af78:	ldr	w1, [x19, #12]
  40af7c:	mov	w2, w4
  40af80:	bl	401520 <printf@plt>
  40af84:	ldp	x2, x0, [x19, #16]
  40af88:	ldr	w5, [x19, #12]
  40af8c:	mov	w1, w5
  40af90:	ldr	w3, [x0, #12]
  40af94:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40af98:	ldr	w4, [x2, #12]
  40af9c:	add	x0, x0, #0xff8
  40afa0:	mov	w2, w4
  40afa4:	bl	401520 <printf@plt>
  40afa8:	ldr	x2, [x19, #16]
  40afac:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40afb0:	ldr	w1, [x19, #12]
  40afb4:	add	x0, x0, #0xdb0
  40afb8:	ldr	w2, [x2, #12]
  40afbc:	bl	401520 <printf@plt>
  40afc0:	ldr	x2, [x19, #16]
  40afc4:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40afc8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40afcc:	add	x0, x0, #0xae8
  40afd0:	ldr	w3, [x1, #1084]
  40afd4:	ldr	w2, [x2, #12]
  40afd8:	ldr	w1, [x19, #12]
  40afdc:	bl	401520 <printf@plt>
  40afe0:	ldr	x2, [x19, #24]
  40afe4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40afe8:	ldr	w3, [x19, #12]
  40afec:	add	x0, x0, #0x30
  40aff0:	ldr	w2, [x2, #12]
  40aff4:	mov	w1, w3
  40aff8:	bl	401520 <printf@plt>
  40affc:	cbnz	w20, 40b014 <printf@plt+0x9af4>
  40b000:	mov	w0, w20
  40b004:	ldp	x19, x20, [sp, #16]
  40b008:	ldr	x21, [sp, #32]
  40b00c:	ldp	x29, x30, [sp], #48
  40b010:	ret
  40b014:	ldr	x2, [x19, #16]
  40b018:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b01c:	ldr	w1, [x19, #12]
  40b020:	add	x0, x0, #0x50
  40b024:	ldr	w2, [x2, #12]
  40b028:	bl	401520 <printf@plt>
  40b02c:	mov	w0, w20
  40b030:	ldp	x19, x20, [sp, #16]
  40b034:	ldr	x21, [sp, #32]
  40b038:	ldp	x29, x30, [sp], #48
  40b03c:	ret
  40b040:	stp	x29, x30, [sp, #-32]!
  40b044:	mov	x29, sp
  40b048:	stp	x19, x20, [sp, #16]
  40b04c:	mov	x19, x0
  40b050:	mov	w20, w1
  40b054:	ldr	x0, [x0, #16]
  40b058:	ldr	x2, [x0]
  40b05c:	ldr	x2, [x2, #24]
  40b060:	blr	x2
  40b064:	ldr	x2, [x19, #24]
  40b068:	mov	w1, w20
  40b06c:	mov	w20, w0
  40b070:	mov	x0, x2
  40b074:	ldr	x2, [x2]
  40b078:	ldr	x2, [x2, #24]
  40b07c:	blr	x2
  40b080:	ldp	x1, x3, [x19, #16]
  40b084:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b088:	add	x0, x0, #0x78
  40b08c:	ldr	w2, [x1, #12]
  40b090:	ldr	w3, [x3, #12]
  40b094:	ldr	w1, [x19, #12]
  40b098:	bl	401520 <printf@plt>
  40b09c:	ldp	x0, x3, [x19, #16]
  40b0a0:	ldr	w4, [x19, #12]
  40b0a4:	mov	w1, w4
  40b0a8:	ldr	w2, [x0, #12]
  40b0ac:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b0b0:	ldr	w3, [x3, #12]
  40b0b4:	add	x0, x0, #0xa0
  40b0b8:	bl	401520 <printf@plt>
  40b0bc:	ldr	x2, [x19, #16]
  40b0c0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40b0c4:	ldr	w1, [x19, #12]
  40b0c8:	add	x0, x0, #0xd98
  40b0cc:	ldr	w2, [x2, #12]
  40b0d0:	bl	401520 <printf@plt>
  40b0d4:	ldp	x1, x3, [x19, #16]
  40b0d8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b0dc:	add	x0, x0, #0xd0
  40b0e0:	ldr	w2, [x1, #12]
  40b0e4:	ldr	w3, [x3, #12]
  40b0e8:	ldr	w1, [x19, #12]
  40b0ec:	bl	401520 <printf@plt>
  40b0f0:	cbnz	w20, 40b104 <printf@plt+0x9be4>
  40b0f4:	mov	w0, w20
  40b0f8:	ldp	x19, x20, [sp, #16]
  40b0fc:	ldp	x29, x30, [sp], #32
  40b100:	ret
  40b104:	ldr	x2, [x19, #16]
  40b108:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b10c:	ldr	w1, [x19, #12]
  40b110:	add	x0, x0, #0x50
  40b114:	ldr	w2, [x2, #12]
  40b118:	bl	401520 <printf@plt>
  40b11c:	mov	w0, w20
  40b120:	ldp	x19, x20, [sp, #16]
  40b124:	ldp	x29, x30, [sp], #32
  40b128:	ret
  40b12c:	nop
  40b130:	stp	x29, x30, [sp, #-32]!
  40b134:	mov	x29, sp
  40b138:	stp	x19, x20, [sp, #16]
  40b13c:	mov	x19, x0
  40b140:	ldr	x0, [x0, #16]
  40b144:	ldr	x2, [x0]
  40b148:	ldr	x2, [x2, #24]
  40b14c:	blr	x2
  40b150:	mov	w20, w0
  40b154:	ldr	x2, [x19, #16]
  40b158:	adrp	x3, 432000 <_Znam@GLIBCXX_3.4>
  40b15c:	ldr	w1, [x19, #12]
  40b160:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b164:	ldr	w3, [x3, #1104]
  40b168:	add	x0, x0, #0xf0
  40b16c:	ldr	w2, [x2, #12]
  40b170:	add	w3, w3, w3, lsl #2
  40b174:	bl	401520 <printf@plt>
  40b178:	ldr	x2, [x19, #16]
  40b17c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40b180:	ldr	w1, [x19, #12]
  40b184:	add	x0, x0, #0xd80
  40b188:	ldr	w2, [x2, #12]
  40b18c:	bl	401520 <printf@plt>
  40b190:	ldr	x2, [x19, #16]
  40b194:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40b198:	ldr	w1, [x19, #12]
  40b19c:	add	x0, x0, #0xd98
  40b1a0:	ldr	w2, [x2, #12]
  40b1a4:	bl	401520 <printf@plt>
  40b1a8:	mov	w0, w20
  40b1ac:	ldp	x19, x20, [sp, #16]
  40b1b0:	ldp	x29, x30, [sp], #32
  40b1b4:	ret
  40b1b8:	stp	x29, x30, [sp, #-32]!
  40b1bc:	mov	x29, sp
  40b1c0:	stp	x19, x20, [sp, #16]
  40b1c4:	mov	x19, x0
  40b1c8:	mov	w20, w1
  40b1cc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40b1d0:	add	x0, x0, #0xb78
  40b1d4:	ldr	w1, [x19, #12]
  40b1d8:	bl	401520 <printf@plt>
  40b1dc:	ldr	x1, [x19, #24]
  40b1e0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b1e4:	add	x0, x0, #0x108
  40b1e8:	bl	401520 <printf@plt>
  40b1ec:	ldr	w1, [x19, #12]
  40b1f0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40b1f4:	add	x0, x0, #0xb90
  40b1f8:	bl	401520 <printf@plt>
  40b1fc:	ldr	x0, [x19, #16]
  40b200:	mov	w1, w20
  40b204:	ldr	x2, [x0]
  40b208:	ldr	x2, [x2, #24]
  40b20c:	blr	x2
  40b210:	mov	w20, w0
  40b214:	ldr	w1, [x19, #12]
  40b218:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40b21c:	add	x0, x0, #0xbc8
  40b220:	bl	401520 <printf@plt>
  40b224:	ldr	x2, [x19, #16]
  40b228:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40b22c:	ldr	w1, [x19, #12]
  40b230:	add	x0, x0, #0xd80
  40b234:	ldr	w2, [x2, #12]
  40b238:	bl	401520 <printf@plt>
  40b23c:	ldr	x2, [x19, #16]
  40b240:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40b244:	ldr	w1, [x19, #12]
  40b248:	add	x0, x0, #0xd98
  40b24c:	ldr	w2, [x2, #12]
  40b250:	bl	401520 <printf@plt>
  40b254:	ldr	x2, [x19, #16]
  40b258:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40b25c:	ldr	w1, [x19, #12]
  40b260:	add	x0, x0, #0xdb0
  40b264:	ldr	w2, [x2, #12]
  40b268:	bl	401520 <printf@plt>
  40b26c:	mov	w0, w20
  40b270:	ldp	x19, x20, [sp, #16]
  40b274:	ldp	x29, x30, [sp], #32
  40b278:	ret
  40b27c:	nop
  40b280:	stp	x29, x30, [sp, #-48]!
  40b284:	mov	x29, sp
  40b288:	stp	x19, x20, [sp, #16]
  40b28c:	mov	x19, x0
  40b290:	mov	w20, w1
  40b294:	stp	x21, x22, [sp, #32]
  40b298:	adrp	x21, 435000 <stderr@@GLIBC_2.17+0x1298>
  40b29c:	ldr	w1, [x19, #12]
  40b2a0:	ldr	x2, [x19, #24]
  40b2a4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b2a8:	ldr	x22, [x21, #3672]
  40b2ac:	add	x0, x0, #0x110
  40b2b0:	str	x2, [x21, #3672]
  40b2b4:	bl	401520 <printf@plt>
  40b2b8:	ldr	x1, [x19, #24]
  40b2bc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40b2c0:	add	x0, x0, #0xe0
  40b2c4:	bl	401520 <printf@plt>
  40b2c8:	ldr	x0, [x19, #16]
  40b2cc:	mov	w1, w20
  40b2d0:	ldr	x2, [x0]
  40b2d4:	ldr	x2, [x2, #24]
  40b2d8:	blr	x2
  40b2dc:	str	x22, [x21, #3672]
  40b2e0:	ldr	w1, [x19, #12]
  40b2e4:	mov	w20, w0
  40b2e8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b2ec:	add	x0, x0, #0x128
  40b2f0:	bl	401520 <printf@plt>
  40b2f4:	ldr	x2, [x19, #16]
  40b2f8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40b2fc:	ldr	w1, [x19, #12]
  40b300:	add	x0, x0, #0xd80
  40b304:	ldr	w2, [x2, #12]
  40b308:	bl	401520 <printf@plt>
  40b30c:	ldr	x2, [x19, #16]
  40b310:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40b314:	ldr	w1, [x19, #12]
  40b318:	add	x0, x0, #0xd98
  40b31c:	ldr	w2, [x2, #12]
  40b320:	bl	401520 <printf@plt>
  40b324:	ldr	x2, [x19, #16]
  40b328:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40b32c:	ldr	w1, [x19, #12]
  40b330:	add	x0, x0, #0xdb0
  40b334:	ldr	w2, [x2, #12]
  40b338:	bl	401520 <printf@plt>
  40b33c:	mov	w0, w20
  40b340:	ldp	x19, x20, [sp, #16]
  40b344:	ldp	x21, x22, [sp, #32]
  40b348:	ldp	x29, x30, [sp], #48
  40b34c:	ret
  40b350:	stp	x29, x30, [sp, #-32]!
  40b354:	mov	x29, sp
  40b358:	stp	x19, x20, [sp, #16]
  40b35c:	mov	x19, x0
  40b360:	ldr	x0, [x0, #16]
  40b364:	ldr	x2, [x0]
  40b368:	ldr	x2, [x2, #24]
  40b36c:	blr	x2
  40b370:	mov	w20, w0
  40b374:	ldr	x2, [x19, #16]
  40b378:	adrp	x3, 432000 <_Znam@GLIBCXX_3.4>
  40b37c:	ldr	w1, [x19, #12]
  40b380:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b384:	ldr	w3, [x3, #1164]
  40b388:	add	x0, x0, #0x138
  40b38c:	ldr	w2, [x2, #12]
  40b390:	bl	401520 <printf@plt>
  40b394:	ldr	x2, [x19, #16]
  40b398:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40b39c:	ldr	w1, [x19, #12]
  40b3a0:	add	x0, x0, #0xd98
  40b3a4:	ldr	w2, [x2, #12]
  40b3a8:	bl	401520 <printf@plt>
  40b3ac:	ldr	x2, [x19, #16]
  40b3b0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40b3b4:	ldr	w1, [x19, #12]
  40b3b8:	add	x0, x0, #0xdb0
  40b3bc:	ldr	w2, [x2, #12]
  40b3c0:	bl	401520 <printf@plt>
  40b3c4:	mov	w0, w20
  40b3c8:	ldp	x19, x20, [sp, #16]
  40b3cc:	ldp	x29, x30, [sp], #32
  40b3d0:	ret
  40b3d4:	nop
  40b3d8:	stp	x29, x30, [sp, #-32]!
  40b3dc:	mov	x29, sp
  40b3e0:	stp	x19, x20, [sp, #16]
  40b3e4:	mov	x19, x0
  40b3e8:	ldr	x0, [x0, #16]
  40b3ec:	ldr	x2, [x0]
  40b3f0:	ldr	x2, [x2, #24]
  40b3f4:	blr	x2
  40b3f8:	mov	w20, w0
  40b3fc:	ldr	x2, [x19, #16]
  40b400:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40b404:	ldr	w1, [x19, #12]
  40b408:	add	x0, x0, #0xd80
  40b40c:	ldr	w2, [x2, #12]
  40b410:	bl	401520 <printf@plt>
  40b414:	ldr	w2, [x19, #24]
  40b418:	ldr	x3, [x19, #16]
  40b41c:	cmp	w2, #0x0
  40b420:	b.le	40b460 <printf@plt+0x9f40>
  40b424:	ldr	w3, [x3, #12]
  40b428:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b42c:	ldr	w1, [x19, #12]
  40b430:	add	x0, x0, #0x150
  40b434:	bl	401520 <printf@plt>
  40b438:	ldr	x2, [x19, #16]
  40b43c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40b440:	ldr	w1, [x19, #12]
  40b444:	add	x0, x0, #0xdb0
  40b448:	ldr	w2, [x2, #12]
  40b44c:	bl	401520 <printf@plt>
  40b450:	mov	w0, w20
  40b454:	ldp	x19, x20, [sp, #16]
  40b458:	ldp	x29, x30, [sp], #32
  40b45c:	ret
  40b460:	ldr	w3, [x3, #12]
  40b464:	neg	w2, w2
  40b468:	ldr	w1, [x19, #12]
  40b46c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b470:	add	x0, x0, #0x168
  40b474:	bl	401520 <printf@plt>
  40b478:	ldr	x2, [x19, #16]
  40b47c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40b480:	ldr	w1, [x19, #12]
  40b484:	add	x0, x0, #0xd98
  40b488:	ldr	w2, [x2, #12]
  40b48c:	bl	401520 <printf@plt>
  40b490:	mov	w0, w20
  40b494:	ldp	x19, x20, [sp, #16]
  40b498:	ldp	x29, x30, [sp], #32
  40b49c:	ret
  40b4a0:	stp	x29, x30, [sp, #-32]!
  40b4a4:	mov	x29, sp
  40b4a8:	stp	x19, x20, [sp, #16]
  40b4ac:	mov	x19, x0
  40b4b0:	ldr	x0, [x0, #16]
  40b4b4:	ldr	x2, [x0]
  40b4b8:	ldr	x2, [x2, #24]
  40b4bc:	blr	x2
  40b4c0:	mov	w20, w0
  40b4c4:	ldr	x2, [x19, #16]
  40b4c8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40b4cc:	ldr	w1, [x19, #12]
  40b4d0:	add	x0, x0, #0xd80
  40b4d4:	ldr	w2, [x2, #12]
  40b4d8:	bl	401520 <printf@plt>
  40b4dc:	ldr	x2, [x19, #16]
  40b4e0:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40b4e4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b4e8:	add	x0, x0, #0x188
  40b4ec:	ldr	w4, [x1, #1120]
  40b4f0:	ldr	w3, [x2, #12]
  40b4f4:	ldr	w1, [x19, #12]
  40b4f8:	mov	w2, w3
  40b4fc:	bl	401520 <printf@plt>
  40b500:	ldr	x2, [x19, #16]
  40b504:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b508:	ldr	w3, [x19, #12]
  40b50c:	add	x0, x0, #0x1b0
  40b510:	ldr	w2, [x2, #12]
  40b514:	mov	w1, w3
  40b518:	bl	401520 <printf@plt>
  40b51c:	ldr	x2, [x19, #16]
  40b520:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b524:	ldr	w3, [x19, #12]
  40b528:	add	x0, x0, #0x1d0
  40b52c:	ldr	w2, [x2, #12]
  40b530:	mov	w1, w3
  40b534:	bl	401520 <printf@plt>
  40b538:	mov	w0, w20
  40b53c:	ldp	x19, x20, [sp, #16]
  40b540:	ldp	x29, x30, [sp], #32
  40b544:	ret
  40b548:	stp	x29, x30, [sp, #-32]!
  40b54c:	mov	x2, #0x2                   	// #2
  40b550:	mov	x1, #0x1                   	// #1
  40b554:	mov	x29, sp
  40b558:	stp	x19, x20, [sp, #16]
  40b55c:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b560:	mov	x19, x0
  40b564:	ldr	x3, [x20, #3432]
  40b568:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b56c:	add	x0, x0, #0x2d8
  40b570:	bl	4014a0 <fwrite@plt>
  40b574:	ldr	x0, [x19, #16]
  40b578:	ldr	x1, [x0]
  40b57c:	ldr	x1, [x1]
  40b580:	blr	x1
  40b584:	ldr	x3, [x20, #3432]
  40b588:	mov	x2, #0xc                   	// #12
  40b58c:	mov	x1, #0x1                   	// #1
  40b590:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b594:	add	x0, x0, #0x1f0
  40b598:	bl	4014a0 <fwrite@plt>
  40b59c:	ldr	x0, [x19, #24]
  40b5a0:	ldr	x1, [x0]
  40b5a4:	ldr	x1, [x1]
  40b5a8:	blr	x1
  40b5ac:	ldr	x3, [x20, #3432]
  40b5b0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  40b5b4:	ldp	x19, x20, [sp, #16]
  40b5b8:	add	x0, x0, #0x3f8
  40b5bc:	ldp	x29, x30, [sp], #32
  40b5c0:	mov	x2, #0x2                   	// #2
  40b5c4:	mov	x1, #0x1                   	// #1
  40b5c8:	b	4014a0 <fwrite@plt>
  40b5cc:	nop
  40b5d0:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b5d4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b5d8:	mov	x2, #0xf                   	// #15
  40b5dc:	add	x0, x0, #0x200
  40b5e0:	ldr	x3, [x1, #3432]
  40b5e4:	mov	x1, #0x1                   	// #1
  40b5e8:	b	4014a0 <fwrite@plt>
  40b5ec:	nop
  40b5f0:	stp	x29, x30, [sp, #-32]!
  40b5f4:	mov	x2, #0x2                   	// #2
  40b5f8:	mov	x1, #0x1                   	// #1
  40b5fc:	mov	x29, sp
  40b600:	stp	x19, x20, [sp, #16]
  40b604:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b608:	mov	x19, x0
  40b60c:	ldr	x3, [x20, #3432]
  40b610:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b614:	add	x0, x0, #0x2d8
  40b618:	bl	4014a0 <fwrite@plt>
  40b61c:	ldr	x0, [x19, #16]
  40b620:	ldr	x1, [x0]
  40b624:	ldr	x1, [x1]
  40b628:	blr	x1
  40b62c:	ldr	x3, [x20, #3432]
  40b630:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b634:	ldp	x19, x20, [sp, #16]
  40b638:	add	x0, x0, #0x210
  40b63c:	ldp	x29, x30, [sp], #32
  40b640:	mov	x2, #0x6                   	// #6
  40b644:	mov	x1, #0x1                   	// #1
  40b648:	b	4014a0 <fwrite@plt>
  40b64c:	nop
  40b650:	stp	x29, x30, [sp, #-32]!
  40b654:	mov	x2, #0x2                   	// #2
  40b658:	mov	x1, #0x1                   	// #1
  40b65c:	mov	x29, sp
  40b660:	stp	x19, x20, [sp, #16]
  40b664:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b668:	mov	x19, x0
  40b66c:	ldr	x3, [x20, #3432]
  40b670:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b674:	add	x0, x0, #0x2d8
  40b678:	bl	4014a0 <fwrite@plt>
  40b67c:	ldr	x0, [x19, #16]
  40b680:	ldr	x1, [x0]
  40b684:	ldr	x1, [x1]
  40b688:	blr	x1
  40b68c:	ldr	x3, [x20, #3432]
  40b690:	mov	x2, #0xd                   	// #13
  40b694:	mov	x1, #0x1                   	// #1
  40b698:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b69c:	add	x0, x0, #0x218
  40b6a0:	bl	4014a0 <fwrite@plt>
  40b6a4:	ldr	x0, [x19, #24]
  40b6a8:	ldr	x1, [x0]
  40b6ac:	ldr	x1, [x1]
  40b6b0:	blr	x1
  40b6b4:	ldr	x3, [x20, #3432]
  40b6b8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  40b6bc:	ldp	x19, x20, [sp, #16]
  40b6c0:	add	x0, x0, #0x3f8
  40b6c4:	ldp	x29, x30, [sp], #32
  40b6c8:	mov	x2, #0x2                   	// #2
  40b6cc:	mov	x1, #0x1                   	// #1
  40b6d0:	b	4014a0 <fwrite@plt>
  40b6d4:	nop
  40b6d8:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b6dc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b6e0:	mov	x2, #0x10                  	// #16
  40b6e4:	add	x0, x0, #0x228
  40b6e8:	ldr	x3, [x1, #3432]
  40b6ec:	mov	x1, #0x1                   	// #1
  40b6f0:	b	4014a0 <fwrite@plt>
  40b6f4:	nop
  40b6f8:	stp	x29, x30, [sp, #-32]!
  40b6fc:	mov	x2, #0x2                   	// #2
  40b700:	mov	x1, #0x1                   	// #1
  40b704:	mov	x29, sp
  40b708:	stp	x19, x20, [sp, #16]
  40b70c:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b710:	mov	x19, x0
  40b714:	ldr	x3, [x20, #3432]
  40b718:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b71c:	add	x0, x0, #0x2d8
  40b720:	bl	4014a0 <fwrite@plt>
  40b724:	ldr	x0, [x19, #16]
  40b728:	ldr	x1, [x0]
  40b72c:	ldr	x1, [x1]
  40b730:	blr	x1
  40b734:	ldr	x3, [x20, #3432]
  40b738:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b73c:	ldp	x19, x20, [sp, #16]
  40b740:	add	x0, x0, #0x240
  40b744:	ldp	x29, x30, [sp], #32
  40b748:	mov	x2, #0x8                   	// #8
  40b74c:	mov	x1, #0x1                   	// #1
  40b750:	b	4014a0 <fwrite@plt>
  40b754:	nop
  40b758:	stp	x29, x30, [sp, #-32]!
  40b75c:	mov	x2, #0x6                   	// #6
  40b760:	mov	x1, #0x1                   	// #1
  40b764:	mov	x29, sp
  40b768:	stp	x19, x20, [sp, #16]
  40b76c:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b770:	mov	x19, x0
  40b774:	ldr	x3, [x20, #3432]
  40b778:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b77c:	add	x0, x0, #0x250
  40b780:	bl	4014a0 <fwrite@plt>
  40b784:	ldr	x0, [x19, #16]
  40b788:	ldr	x1, [x0]
  40b78c:	ldr	x1, [x1]
  40b790:	blr	x1
  40b794:	ldr	x3, [x20, #3432]
  40b798:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  40b79c:	ldp	x19, x20, [sp, #16]
  40b7a0:	add	x0, x0, #0x3f8
  40b7a4:	ldp	x29, x30, [sp], #32
  40b7a8:	mov	x2, #0x2                   	// #2
  40b7ac:	mov	x1, #0x1                   	// #1
  40b7b0:	b	4014a0 <fwrite@plt>
  40b7b4:	nop
  40b7b8:	stp	x29, x30, [sp, #-32]!
  40b7bc:	mov	x2, #0xa                   	// #10
  40b7c0:	mov	x1, #0x1                   	// #1
  40b7c4:	mov	x29, sp
  40b7c8:	stp	x19, x20, [sp, #16]
  40b7cc:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b7d0:	mov	x19, x0
  40b7d4:	ldr	x3, [x20, #3432]
  40b7d8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b7dc:	add	x0, x0, #0x258
  40b7e0:	bl	4014a0 <fwrite@plt>
  40b7e4:	ldr	x0, [x19, #16]
  40b7e8:	ldr	x1, [x0]
  40b7ec:	ldr	x1, [x1]
  40b7f0:	blr	x1
  40b7f4:	ldr	x3, [x20, #3432]
  40b7f8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  40b7fc:	ldp	x19, x20, [sp, #16]
  40b800:	add	x0, x0, #0x3f8
  40b804:	ldp	x29, x30, [sp], #32
  40b808:	mov	x2, #0x2                   	// #2
  40b80c:	mov	x1, #0x1                   	// #1
  40b810:	b	4014a0 <fwrite@plt>
  40b814:	nop
  40b818:	stp	x29, x30, [sp, #-48]!
  40b81c:	mov	x29, sp
  40b820:	stp	x19, x20, [sp, #16]
  40b824:	mov	x19, x0
  40b828:	mov	w0, w1
  40b82c:	ldr	x20, [x19, #16]
  40b830:	ldr	x1, [x20]
  40b834:	str	x21, [sp, #32]
  40b838:	ldr	x21, [x1, #24]
  40b83c:	bl	405e68 <printf@plt+0x4948>
  40b840:	mov	w1, w0
  40b844:	mov	x0, x20
  40b848:	blr	x21
  40b84c:	mov	w20, w0
  40b850:	ldr	x2, [x19, #16]
  40b854:	adrp	x3, 432000 <_Znam@GLIBCXX_3.4>
  40b858:	ldr	w1, [x19, #12]
  40b85c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b860:	ldr	w3, [x3, #1104]
  40b864:	add	x0, x0, #0x268
  40b868:	ldr	w2, [x2, #12]
  40b86c:	add	w3, w3, w3, lsl #2
  40b870:	bl	401520 <printf@plt>
  40b874:	ldr	x2, [x19, #16]
  40b878:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40b87c:	ldr	w1, [x19, #12]
  40b880:	add	x0, x0, #0xd80
  40b884:	ldr	w2, [x2, #12]
  40b888:	bl	401520 <printf@plt>
  40b88c:	ldr	x2, [x19, #16]
  40b890:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40b894:	ldr	w1, [x19, #12]
  40b898:	add	x0, x0, #0xdb0
  40b89c:	ldr	w2, [x2, #12]
  40b8a0:	bl	401520 <printf@plt>
  40b8a4:	mov	w0, w20
  40b8a8:	ldp	x19, x20, [sp, #16]
  40b8ac:	ldr	x21, [sp, #32]
  40b8b0:	ldp	x29, x30, [sp], #48
  40b8b4:	ret
  40b8b8:	stp	x29, x30, [sp, #-32]!
  40b8bc:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b8c0:	add	x1, x1, #0xaf8
  40b8c4:	mov	x29, sp
  40b8c8:	str	x19, [sp, #16]
  40b8cc:	mov	x19, x0
  40b8d0:	ldr	x0, [x0, #24]
  40b8d4:	str	x1, [x19]
  40b8d8:	bl	4012f0 <free@plt>
  40b8dc:	mov	x0, x19
  40b8e0:	ldr	x19, [sp, #16]
  40b8e4:	ldp	x29, x30, [sp], #32
  40b8e8:	b	406818 <printf@plt+0x52f8>
  40b8ec:	nop
  40b8f0:	stp	x29, x30, [sp, #-32]!
  40b8f4:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b8f8:	add	x1, x1, #0xaf8
  40b8fc:	mov	x29, sp
  40b900:	str	x19, [sp, #16]
  40b904:	mov	x19, x0
  40b908:	ldr	x0, [x0, #24]
  40b90c:	str	x1, [x19]
  40b910:	bl	4012f0 <free@plt>
  40b914:	mov	x0, x19
  40b918:	bl	406818 <printf@plt+0x52f8>
  40b91c:	mov	x0, x19
  40b920:	mov	x1, #0x20                  	// #32
  40b924:	ldr	x19, [sp, #16]
  40b928:	ldp	x29, x30, [sp], #32
  40b92c:	b	411408 <_ZdlPvm@@Base>
  40b930:	stp	x29, x30, [sp, #-32]!
  40b934:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b938:	add	x1, x1, #0xb80
  40b93c:	mov	x29, sp
  40b940:	str	x19, [sp, #16]
  40b944:	mov	x19, x0
  40b948:	ldr	x0, [x0, #24]
  40b94c:	str	x1, [x19]
  40b950:	bl	4012f0 <free@plt>
  40b954:	mov	x0, x19
  40b958:	ldr	x19, [sp, #16]
  40b95c:	ldp	x29, x30, [sp], #32
  40b960:	b	406818 <printf@plt+0x52f8>
  40b964:	nop
  40b968:	stp	x29, x30, [sp, #-32]!
  40b96c:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b970:	add	x1, x1, #0xb80
  40b974:	mov	x29, sp
  40b978:	str	x19, [sp, #16]
  40b97c:	mov	x19, x0
  40b980:	ldr	x0, [x0, #24]
  40b984:	str	x1, [x19]
  40b988:	bl	4012f0 <free@plt>
  40b98c:	mov	x0, x19
  40b990:	bl	406818 <printf@plt+0x52f8>
  40b994:	mov	x0, x19
  40b998:	mov	x1, #0x20                  	// #32
  40b99c:	ldr	x19, [sp, #16]
  40b9a0:	ldp	x29, x30, [sp], #32
  40b9a4:	b	411408 <_ZdlPvm@@Base>
  40b9a8:	stp	x29, x30, [sp, #-32]!
  40b9ac:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40b9b0:	add	x1, x1, #0x280
  40b9b4:	mov	x29, sp
  40b9b8:	stp	x19, x20, [sp, #16]
  40b9bc:	mov	x19, x0
  40b9c0:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b9c4:	ldr	x0, [x20, #3432]
  40b9c8:	ldr	x2, [x19, #24]
  40b9cc:	bl	4012a0 <fprintf@plt>
  40b9d0:	ldr	x0, [x19, #16]
  40b9d4:	ldr	x1, [x0]
  40b9d8:	ldr	x1, [x1]
  40b9dc:	blr	x1
  40b9e0:	ldr	x3, [x20, #3432]
  40b9e4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  40b9e8:	ldp	x19, x20, [sp, #16]
  40b9ec:	add	x0, x0, #0x3f8
  40b9f0:	ldp	x29, x30, [sp], #32
  40b9f4:	mov	x2, #0x2                   	// #2
  40b9f8:	mov	x1, #0x1                   	// #1
  40b9fc:	b	4014a0 <fwrite@plt>
  40ba00:	stp	x29, x30, [sp, #-32]!
  40ba04:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40ba08:	add	x1, x1, #0x290
  40ba0c:	mov	x29, sp
  40ba10:	stp	x19, x20, [sp, #16]
  40ba14:	mov	x19, x0
  40ba18:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ba1c:	ldr	x0, [x20, #3432]
  40ba20:	ldr	x2, [x19, #24]
  40ba24:	bl	4012a0 <fprintf@plt>
  40ba28:	ldr	x0, [x19, #16]
  40ba2c:	ldr	x1, [x0]
  40ba30:	ldr	x1, [x1]
  40ba34:	blr	x1
  40ba38:	ldr	x3, [x20, #3432]
  40ba3c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  40ba40:	ldp	x19, x20, [sp, #16]
  40ba44:	add	x0, x0, #0x3f8
  40ba48:	ldp	x29, x30, [sp], #32
  40ba4c:	mov	x2, #0x2                   	// #2
  40ba50:	mov	x1, #0x1                   	// #1
  40ba54:	b	4014a0 <fwrite@plt>
  40ba58:	stp	x29, x30, [sp, #-32]!
  40ba5c:	mov	x29, sp
  40ba60:	stp	x19, x20, [sp, #16]
  40ba64:	mov	x19, x0
  40ba68:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ba6c:	ldr	w2, [x19, #24]
  40ba70:	ldr	x0, [x20, #3432]
  40ba74:	tbnz	w2, #31, 40bab4 <printf@plt+0xa594>
  40ba78:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40ba7c:	add	x1, x1, #0x2a0
  40ba80:	bl	4012a0 <fprintf@plt>
  40ba84:	ldr	x0, [x19, #16]
  40ba88:	ldr	x1, [x0]
  40ba8c:	ldr	x1, [x1]
  40ba90:	blr	x1
  40ba94:	ldr	x3, [x20, #3432]
  40ba98:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  40ba9c:	ldp	x19, x20, [sp, #16]
  40baa0:	add	x0, x0, #0x3f8
  40baa4:	ldp	x29, x30, [sp], #32
  40baa8:	mov	x2, #0x2                   	// #2
  40baac:	mov	x1, #0x1                   	// #1
  40bab0:	b	4014a0 <fwrite@plt>
  40bab4:	neg	w2, w2
  40bab8:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40babc:	add	x1, x1, #0x2b0
  40bac0:	bl	4012a0 <fprintf@plt>
  40bac4:	b	40ba84 <printf@plt+0xa564>
  40bac8:	stp	x29, x30, [sp, #-32]!
  40bacc:	mov	x29, sp
  40bad0:	stp	x19, x20, [sp, #16]
  40bad4:	mov	x19, x0
  40bad8:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40badc:	ldr	w2, [x19, #24]
  40bae0:	ldr	x0, [x20, #3432]
  40bae4:	tbnz	w2, #31, 40bb24 <printf@plt+0xa604>
  40bae8:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40baec:	add	x1, x1, #0x2c0
  40baf0:	bl	4012a0 <fprintf@plt>
  40baf4:	ldr	x0, [x19, #16]
  40baf8:	ldr	x1, [x0]
  40bafc:	ldr	x1, [x1]
  40bb00:	blr	x1
  40bb04:	ldr	x3, [x20, #3432]
  40bb08:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  40bb0c:	ldp	x19, x20, [sp, #16]
  40bb10:	add	x0, x0, #0x3f8
  40bb14:	ldp	x29, x30, [sp], #32
  40bb18:	mov	x2, #0x2                   	// #2
  40bb1c:	mov	x1, #0x1                   	// #1
  40bb20:	b	4014a0 <fwrite@plt>
  40bb24:	neg	w2, w2
  40bb28:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40bb2c:	add	x1, x1, #0x2d0
  40bb30:	bl	4012a0 <fprintf@plt>
  40bb34:	b	40baf4 <printf@plt+0xa5d4>
  40bb38:	stp	x29, x30, [sp, #-48]!
  40bb3c:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bb40:	mov	x29, sp
  40bb44:	stp	x19, x20, [sp, #16]
  40bb48:	mov	x19, x0
  40bb4c:	ldr	w0, [x1, #3448]
  40bb50:	cbz	w0, 40bb68 <printf@plt+0xa648>
  40bb54:	cmp	w0, #0x1
  40bb58:	b.eq	40bc1c <printf@plt+0xa6fc>  // b.none
  40bb5c:	ldp	x19, x20, [sp, #16]
  40bb60:	ldp	x29, x30, [sp], #48
  40bb64:	ret
  40bb68:	str	x21, [sp, #32]
  40bb6c:	adrp	x21, 415000 <_ZdlPvm@@Base+0x3bf8>
  40bb70:	add	x21, x21, #0xa58
  40bb74:	adrp	x20, 414000 <_ZdlPvm@@Base+0x2bf8>
  40bb78:	mov	x0, x21
  40bb7c:	bl	401520 <printf@plt>
  40bb80:	ldp	x1, x3, [x19, #16]
  40bb84:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40bb88:	add	x0, x0, #0x2e0
  40bb8c:	add	x20, x20, #0xe10
  40bb90:	ldr	w3, [x3, #12]
  40bb94:	ldr	w2, [x1, #12]
  40bb98:	ldr	w1, [x19, #12]
  40bb9c:	bl	401520 <printf@plt>
  40bba0:	ldr	w1, [x19, #12]
  40bba4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40bba8:	add	x0, x0, #0xa60
  40bbac:	bl	401520 <printf@plt>
  40bbb0:	ldr	x0, [x19, #24]
  40bbb4:	ldr	x1, [x0]
  40bbb8:	ldr	x1, [x1, #48]
  40bbbc:	blr	x1
  40bbc0:	mov	x0, x20
  40bbc4:	bl	401520 <printf@plt>
  40bbc8:	mov	x0, x21
  40bbcc:	bl	401520 <printf@plt>
  40bbd0:	ldr	x2, [x19, #16]
  40bbd4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40bbd8:	ldr	w1, [x19, #12]
  40bbdc:	add	x0, x0, #0xaf0
  40bbe0:	ldr	w2, [x2, #12]
  40bbe4:	bl	401520 <printf@plt>
  40bbe8:	ldr	x0, [x19, #16]
  40bbec:	ldr	x1, [x0]
  40bbf0:	ldr	x1, [x1, #48]
  40bbf4:	blr	x1
  40bbf8:	mov	x0, x20
  40bbfc:	bl	401520 <printf@plt>
  40bc00:	ldr	w1, [x19, #12]
  40bc04:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40bc08:	ldp	x19, x20, [sp, #16]
  40bc0c:	add	x0, x0, #0xb10
  40bc10:	ldr	x21, [sp, #32]
  40bc14:	ldp	x29, x30, [sp], #48
  40bc18:	b	401520 <printf@plt>
  40bc1c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40bc20:	add	x0, x0, #0x308
  40bc24:	bl	401520 <printf@plt>
  40bc28:	ldr	x0, [x19, #16]
  40bc2c:	ldr	x1, [x0]
  40bc30:	ldr	x1, [x1, #48]
  40bc34:	blr	x1
  40bc38:	ldr	x0, [x19, #24]
  40bc3c:	ldr	x1, [x0]
  40bc40:	ldr	x1, [x1, #48]
  40bc44:	blr	x1
  40bc48:	ldp	x19, x20, [sp, #16]
  40bc4c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40bc50:	ldp	x29, x30, [sp], #48
  40bc54:	add	x0, x0, #0xb68
  40bc58:	b	401520 <printf@plt>
  40bc5c:	nop
  40bc60:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bc64:	ldr	w0, [x0, #3448]
  40bc68:	cbz	w0, 40bc78 <printf@plt+0xa758>
  40bc6c:	cmp	w0, #0x1
  40bc70:	b.eq	40bcf8 <printf@plt+0xa7d8>  // b.none
  40bc74:	ret
  40bc78:	stp	x29, x30, [sp, #-32]!
  40bc7c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40bc80:	add	x0, x0, #0x340
  40bc84:	mov	x29, sp
  40bc88:	stp	x19, x20, [sp, #16]
  40bc8c:	adrp	x20, 432000 <_Znam@GLIBCXX_3.4>
  40bc90:	adrp	x19, 432000 <_Znam@GLIBCXX_3.4>
  40bc94:	ldr	w1, [x20, #1104]
  40bc98:	ldr	w2, [x19, #1084]
  40bc9c:	lsl	w3, w1, #3
  40bca0:	sub	w1, w3, w1
  40bca4:	bl	401520 <printf@plt>
  40bca8:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bcac:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40bcb0:	adrp	x2, 418000 <_ZdlPvm@@Base+0x6bf8>
  40bcb4:	add	x2, x2, #0x330
  40bcb8:	ldr	w3, [x1, #3488]
  40bcbc:	ldr	w1, [x0, #1160]
  40bcc0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40bcc4:	cmp	w3, #0x0
  40bcc8:	add	x0, x0, #0x320
  40bccc:	csel	x0, x0, x2, ne  // ne = any
  40bcd0:	bl	401520 <printf@plt>
  40bcd4:	ldr	w1, [x20, #1104]
  40bcd8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40bcdc:	ldr	w2, [x19, #1084]
  40bce0:	add	x0, x0, #0x350
  40bce4:	ldp	x19, x20, [sp, #16]
  40bce8:	lsl	w3, w1, #3
  40bcec:	ldp	x29, x30, [sp], #32
  40bcf0:	sub	w1, w3, w1
  40bcf4:	b	401520 <printf@plt>
  40bcf8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40bcfc:	add	x0, x0, #0x360
  40bd00:	b	401520 <printf@plt>
  40bd04:	nop
  40bd08:	stp	x29, x30, [sp, #-32]!
  40bd0c:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bd10:	mov	x29, sp
  40bd14:	str	x19, [sp, #16]
  40bd18:	mov	x19, x0
  40bd1c:	ldr	w0, [x1, #3448]
  40bd20:	cbz	w0, 40bd38 <printf@plt+0xa818>
  40bd24:	cmp	w0, #0x1
  40bd28:	b.eq	40bdc4 <printf@plt+0xa8a4>  // b.none
  40bd2c:	ldr	x19, [sp, #16]
  40bd30:	ldp	x29, x30, [sp], #32
  40bd34:	ret
  40bd38:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40bd3c:	add	x0, x0, #0xa58
  40bd40:	bl	401520 <printf@plt>
  40bd44:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  40bd48:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40bd4c:	ldr	x1, [x19, #16]
  40bd50:	add	x0, x0, #0x370
  40bd54:	ldr	w2, [x2, #1104]
  40bd58:	ldr	w1, [x1, #12]
  40bd5c:	lsl	w3, w2, #3
  40bd60:	sub	w2, w3, w2
  40bd64:	bl	401520 <printf@plt>
  40bd68:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bd6c:	ldr	x1, [x19, #16]
  40bd70:	ldr	w0, [x0, #3488]
  40bd74:	cbnz	w0, 40bdb0 <printf@plt+0xa890>
  40bd78:	ldr	w1, [x1, #12]
  40bd7c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40bd80:	add	x0, x0, #0x3a0
  40bd84:	bl	401520 <printf@plt>
  40bd88:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40bd8c:	add	x0, x0, #0xe10
  40bd90:	bl	401520 <printf@plt>
  40bd94:	ldr	x0, [x19, #16]
  40bd98:	ldr	x19, [sp, #16]
  40bd9c:	ldr	x1, [x0]
  40bda0:	ldp	x29, x30, [sp], #32
  40bda4:	ldr	x1, [x1, #48]
  40bda8:	mov	x16, x1
  40bdac:	br	x16
  40bdb0:	ldr	w1, [x1, #12]
  40bdb4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40bdb8:	add	x0, x0, #0x388
  40bdbc:	bl	401520 <printf@plt>
  40bdc0:	b	40bd88 <printf@plt+0xa868>
  40bdc4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40bdc8:	add	x0, x0, #0x3b8
  40bdcc:	bl	401520 <printf@plt>
  40bdd0:	ldr	x0, [x19, #16]
  40bdd4:	ldr	x1, [x0]
  40bdd8:	ldr	x1, [x1, #48]
  40bddc:	blr	x1
  40bde0:	ldr	x19, [sp, #16]
  40bde4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40bde8:	ldp	x29, x30, [sp], #32
  40bdec:	add	x0, x0, #0x3d0
  40bdf0:	b	401520 <printf@plt>
  40bdf4:	nop
  40bdf8:	stp	x29, x30, [sp, #-48]!
  40bdfc:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40be00:	mov	x29, sp
  40be04:	stp	x19, x20, [sp, #16]
  40be08:	mov	x19, x0
  40be0c:	ldr	w0, [x1, #3448]
  40be10:	cbz	w0, 40be28 <printf@plt+0xa908>
  40be14:	cmp	w0, #0x1
  40be18:	b.eq	40bedc <printf@plt+0xa9bc>  // b.none
  40be1c:	ldp	x19, x20, [sp, #16]
  40be20:	ldp	x29, x30, [sp], #48
  40be24:	ret
  40be28:	stp	x21, x22, [sp, #32]
  40be2c:	adrp	x22, 415000 <_ZdlPvm@@Base+0x3bf8>
  40be30:	add	x22, x22, #0xa58
  40be34:	mov	x0, x22
  40be38:	bl	401520 <printf@plt>
  40be3c:	ldr	x2, [x19, #24]
  40be40:	adrp	x21, 415000 <_ZdlPvm@@Base+0x3bf8>
  40be44:	ldr	w1, [x19, #12]
  40be48:	add	x21, x21, #0xaf0
  40be4c:	mov	x0, x21
  40be50:	adrp	x20, 414000 <_ZdlPvm@@Base+0x2bf8>
  40be54:	ldr	w2, [x2, #12]
  40be58:	add	x20, x20, #0xe10
  40be5c:	bl	401520 <printf@plt>
  40be60:	ldr	x1, [x19, #16]
  40be64:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40be68:	add	x0, x0, #0x3e8
  40be6c:	ldr	w1, [x1, #12]
  40be70:	bl	401520 <printf@plt>
  40be74:	ldr	x0, [x19, #24]
  40be78:	ldr	x1, [x0]
  40be7c:	ldr	x1, [x1, #48]
  40be80:	blr	x1
  40be84:	mov	x0, x20
  40be88:	bl	401520 <printf@plt>
  40be8c:	mov	x0, x22
  40be90:	bl	401520 <printf@plt>
  40be94:	ldr	x2, [x19, #16]
  40be98:	mov	x0, x21
  40be9c:	ldr	w1, [x19, #12]
  40bea0:	ldr	w2, [x2, #12]
  40bea4:	bl	401520 <printf@plt>
  40bea8:	ldr	x0, [x19, #16]
  40beac:	ldr	x1, [x0]
  40beb0:	ldr	x1, [x1, #48]
  40beb4:	blr	x1
  40beb8:	mov	x0, x20
  40bebc:	bl	401520 <printf@plt>
  40bec0:	ldr	w1, [x19, #12]
  40bec4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40bec8:	ldp	x19, x20, [sp, #16]
  40becc:	add	x0, x0, #0xb10
  40bed0:	ldp	x21, x22, [sp, #32]
  40bed4:	ldp	x29, x30, [sp], #48
  40bed8:	b	401520 <printf@plt>
  40bedc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40bee0:	add	x0, x0, #0x3f8
  40bee4:	bl	401520 <printf@plt>
  40bee8:	ldr	x0, [x19, #16]
  40beec:	ldr	x1, [x0]
  40bef0:	ldr	x1, [x1, #48]
  40bef4:	blr	x1
  40bef8:	ldr	x0, [x19, #24]
  40befc:	ldr	x1, [x0]
  40bf00:	ldr	x1, [x1, #48]
  40bf04:	blr	x1
  40bf08:	ldp	x19, x20, [sp, #16]
  40bf0c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40bf10:	ldp	x29, x30, [sp], #48
  40bf14:	add	x0, x0, #0xb50
  40bf18:	b	401520 <printf@plt>
  40bf1c:	nop
  40bf20:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bf24:	ldr	w0, [x0, #3448]
  40bf28:	cbz	w0, 40bf38 <printf@plt+0xaa18>
  40bf2c:	cmp	w0, #0x1
  40bf30:	b.eq	40bfac <printf@plt+0xaa8c>  // b.none
  40bf34:	ret
  40bf38:	stp	x29, x30, [sp, #-32]!
  40bf3c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40bf40:	add	x0, x0, #0x410
  40bf44:	mov	x29, sp
  40bf48:	str	x19, [sp, #16]
  40bf4c:	adrp	x19, 432000 <_Znam@GLIBCXX_3.4>
  40bf50:	ldr	w1, [x19, #1104]
  40bf54:	lsl	w2, w1, #3
  40bf58:	sub	w1, w2, w1
  40bf5c:	bl	401520 <printf@plt>
  40bf60:	adrp	x3, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bf64:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40bf68:	adrp	x2, 418000 <_ZdlPvm@@Base+0x6bf8>
  40bf6c:	add	x2, x2, #0x330
  40bf70:	ldr	w3, [x3, #3488]
  40bf74:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40bf78:	ldr	w1, [x1, #1160]
  40bf7c:	add	x0, x0, #0x320
  40bf80:	cmp	w3, #0x0
  40bf84:	csel	x0, x0, x2, ne  // ne = any
  40bf88:	bl	401520 <printf@plt>
  40bf8c:	ldr	w1, [x19, #1104]
  40bf90:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40bf94:	ldr	x19, [sp, #16]
  40bf98:	add	x0, x0, #0x420
  40bf9c:	ldp	x29, x30, [sp], #32
  40bfa0:	lsl	w2, w1, #3
  40bfa4:	sub	w1, w2, w1
  40bfa8:	b	401520 <printf@plt>
  40bfac:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40bfb0:	add	x0, x0, #0x430
  40bfb4:	b	401520 <printf@plt>
  40bfb8:	stp	x29, x30, [sp, #-32]!
  40bfbc:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bfc0:	mov	x29, sp
  40bfc4:	str	x19, [sp, #16]
  40bfc8:	mov	x19, x0
  40bfcc:	ldr	w0, [x1, #3448]
  40bfd0:	cbz	w0, 40bfe8 <printf@plt+0xaac8>
  40bfd4:	cmp	w0, #0x1
  40bfd8:	b.eq	40c074 <printf@plt+0xab54>  // b.none
  40bfdc:	ldr	x19, [sp, #16]
  40bfe0:	ldp	x29, x30, [sp], #32
  40bfe4:	ret
  40bfe8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40bfec:	add	x0, x0, #0xa58
  40bff0:	bl	401520 <printf@plt>
  40bff4:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  40bff8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40bffc:	ldr	x1, [x19, #16]
  40c000:	add	x0, x0, #0x448
  40c004:	ldr	w2, [x2, #1104]
  40c008:	ldr	w1, [x1, #12]
  40c00c:	lsl	w3, w2, #3
  40c010:	sub	w2, w3, w2
  40c014:	bl	401520 <printf@plt>
  40c018:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c01c:	ldr	x1, [x19, #16]
  40c020:	ldr	w0, [x0, #3488]
  40c024:	cbnz	w0, 40c060 <printf@plt+0xab40>
  40c028:	ldr	w1, [x1, #12]
  40c02c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c030:	add	x0, x0, #0x3a0
  40c034:	bl	401520 <printf@plt>
  40c038:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40c03c:	add	x0, x0, #0xe10
  40c040:	bl	401520 <printf@plt>
  40c044:	ldr	x0, [x19, #16]
  40c048:	ldr	x19, [sp, #16]
  40c04c:	ldr	x1, [x0]
  40c050:	ldp	x29, x30, [sp], #32
  40c054:	ldr	x1, [x1, #48]
  40c058:	mov	x16, x1
  40c05c:	br	x16
  40c060:	ldr	w1, [x1, #12]
  40c064:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c068:	add	x0, x0, #0x388
  40c06c:	bl	401520 <printf@plt>
  40c070:	b	40c038 <printf@plt+0xab18>
  40c074:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c078:	add	x0, x0, #0x3f8
  40c07c:	bl	401520 <printf@plt>
  40c080:	ldr	x0, [x19, #16]
  40c084:	ldr	x1, [x0]
  40c088:	ldr	x1, [x1, #48]
  40c08c:	blr	x1
  40c090:	ldr	x19, [sp, #16]
  40c094:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c098:	ldp	x29, x30, [sp], #32
  40c09c:	add	x0, x0, #0x460
  40c0a0:	b	401520 <printf@plt>
  40c0a4:	nop
  40c0a8:	stp	x29, x30, [sp, #-32]!
  40c0ac:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c0b0:	mov	x29, sp
  40c0b4:	str	x19, [sp, #16]
  40c0b8:	mov	x19, x0
  40c0bc:	ldr	w0, [x1, #3448]
  40c0c0:	cbz	w0, 40c0d8 <printf@plt+0xabb8>
  40c0c4:	cmp	w0, #0x1
  40c0c8:	b.eq	40c110 <printf@plt+0xabf0>  // b.none
  40c0cc:	ldr	x19, [sp, #16]
  40c0d0:	ldp	x29, x30, [sp], #32
  40c0d4:	ret
  40c0d8:	ldr	w1, [x19, #12]
  40c0dc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40c0e0:	add	x0, x0, #0xa48
  40c0e4:	bl	401520 <printf@plt>
  40c0e8:	ldr	x0, [x19, #16]
  40c0ec:	ldr	x1, [x0]
  40c0f0:	ldr	x1, [x1, #48]
  40c0f4:	blr	x1
  40c0f8:	ldr	w1, [x19, #12]
  40c0fc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40c100:	ldr	x19, [sp, #16]
  40c104:	add	x0, x0, #0xae0
  40c108:	ldp	x29, x30, [sp], #32
  40c10c:	b	401520 <printf@plt>
  40c110:	ldr	x1, [x19, #24]
  40c114:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c118:	add	x0, x0, #0x480
  40c11c:	bl	401520 <printf@plt>
  40c120:	ldr	x0, [x19, #16]
  40c124:	ldr	x1, [x0]
  40c128:	ldr	x1, [x1, #48]
  40c12c:	blr	x1
  40c130:	ldr	x19, [sp, #16]
  40c134:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c138:	ldp	x29, x30, [sp], #32
  40c13c:	add	x0, x0, #0x498
  40c140:	b	401520 <printf@plt>
  40c144:	nop
  40c148:	stp	x29, x30, [sp, #-48]!
  40c14c:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c150:	mov	x29, sp
  40c154:	stp	x19, x20, [sp, #16]
  40c158:	mov	x19, x0
  40c15c:	ldr	w0, [x1, #3448]
  40c160:	cbz	w0, 40c1f0 <printf@plt+0xacd0>
  40c164:	cmp	w0, #0x1
  40c168:	b.eq	40c178 <printf@plt+0xac58>  // b.none
  40c16c:	ldp	x19, x20, [sp, #16]
  40c170:	ldp	x29, x30, [sp], #48
  40c174:	ret
  40c178:	ldr	x0, [x19, #24]
  40c17c:	ldrb	w0, [x0]
  40c180:	cmp	w0, #0x62
  40c184:	b.eq	40c240 <printf@plt+0xad20>  // b.none
  40c188:	b.hi	40c1d4 <printf@plt+0xacb4>  // b.pmore
  40c18c:	cmp	w0, #0x42
  40c190:	b.eq	40c240 <printf@plt+0xad20>  // b.none
  40c194:	cmp	w0, #0x49
  40c198:	b.ne	40c24c <printf@plt+0xad2c>  // b.any
  40c19c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1bf8>
  40c1a0:	add	x1, x1, #0xda8
  40c1a4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c1a8:	add	x0, x0, #0x4c0
  40c1ac:	bl	401520 <printf@plt>
  40c1b0:	ldr	x0, [x19, #16]
  40c1b4:	ldr	x1, [x0]
  40c1b8:	ldr	x1, [x1, #48]
  40c1bc:	blr	x1
  40c1c0:	ldp	x19, x20, [sp, #16]
  40c1c4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c1c8:	ldp	x29, x30, [sp], #48
  40c1cc:	add	x0, x0, #0x498
  40c1d0:	b	401520 <printf@plt>
  40c1d4:	cmp	w0, #0x69
  40c1d8:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c1dc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  40c1e0:	add	x1, x1, #0x4a8
  40c1e4:	add	x0, x0, #0xda8
  40c1e8:	csel	x1, x1, x0, ne  // ne = any
  40c1ec:	b	40c1a4 <printf@plt+0xac84>
  40c1f0:	ldr	x1, [x19, #24]
  40c1f4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40c1f8:	add	x0, x0, #0x278
  40c1fc:	str	x21, [sp, #32]
  40c200:	adrp	x20, 435000 <stderr@@GLIBC_2.17+0x1298>
  40c204:	bl	401520 <printf@plt>
  40c208:	ldp	x0, x2, [x19, #16]
  40c20c:	ldr	x21, [x20, #3672]
  40c210:	ldr	x1, [x0]
  40c214:	str	x2, [x20, #3672]
  40c218:	ldr	x1, [x1, #48]
  40c21c:	blr	x1
  40c220:	str	x21, [x20, #3672]
  40c224:	ldr	w1, [x19, #12]
  40c228:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c22c:	ldp	x19, x20, [sp, #16]
  40c230:	add	x0, x0, #0x4b0
  40c234:	ldr	x21, [sp, #32]
  40c238:	ldp	x29, x30, [sp], #48
  40c23c:	b	401520 <printf@plt>
  40c240:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1bf8>
  40c244:	add	x1, x1, #0xda0
  40c248:	b	40c1a4 <printf@plt+0xac84>
  40c24c:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c250:	add	x1, x1, #0x4a8
  40c254:	b	40c1a4 <printf@plt+0xac84>
  40c258:	stp	x29, x30, [sp, #-32]!
  40c25c:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c260:	mov	x29, sp
  40c264:	str	x19, [sp, #16]
  40c268:	mov	x19, x0
  40c26c:	ldr	w0, [x1, #3448]
  40c270:	cbnz	w0, 40c2c8 <printf@plt+0xada8>
  40c274:	ldr	x0, [x19, #16]
  40c278:	ldr	x1, [x0]
  40c27c:	ldr	x1, [x1, #48]
  40c280:	blr	x1
  40c284:	ldr	x1, [x19, #16]
  40c288:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c28c:	add	x0, x0, #0x4e0
  40c290:	ldr	w1, [x1, #12]
  40c294:	bl	401520 <printf@plt>
  40c298:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40c29c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40c2a0:	add	x0, x0, #0xeb8
  40c2a4:	ldr	w1, [x1, #1164]
  40c2a8:	bl	401520 <printf@plt>
  40c2ac:	ldr	x0, [x19, #16]
  40c2b0:	ldr	x19, [sp, #16]
  40c2b4:	ldr	x1, [x0]
  40c2b8:	ldp	x29, x30, [sp], #32
  40c2bc:	ldr	x1, [x1, #48]
  40c2c0:	mov	x16, x1
  40c2c4:	br	x16
  40c2c8:	cmp	w0, #0x1
  40c2cc:	b.eq	40c2dc <printf@plt+0xadbc>  // b.none
  40c2d0:	ldr	x19, [sp, #16]
  40c2d4:	ldp	x29, x30, [sp], #32
  40c2d8:	ret
  40c2dc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c2e0:	add	x0, x0, #0x4f0
  40c2e4:	bl	401520 <printf@plt>
  40c2e8:	ldr	x0, [x19, #16]
  40c2ec:	ldr	x1, [x0]
  40c2f0:	ldr	x1, [x1, #48]
  40c2f4:	blr	x1
  40c2f8:	ldr	x19, [sp, #16]
  40c2fc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c300:	ldp	x29, x30, [sp], #32
  40c304:	add	x0, x0, #0x498
  40c308:	b	401520 <printf@plt>
  40c30c:	nop
  40c310:	stp	x29, x30, [sp, #-32]!
  40c314:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c318:	mov	x29, sp
  40c31c:	stp	x19, x20, [sp, #16]
  40c320:	mov	x19, x0
  40c324:	ldr	w0, [x1, #3448]
  40c328:	cbz	w0, 40c340 <printf@plt+0xae20>
  40c32c:	cmp	w0, #0x1
  40c330:	b.eq	40c37c <printf@plt+0xae5c>  // b.none
  40c334:	ldp	x19, x20, [sp, #16]
  40c338:	ldp	x29, x30, [sp], #32
  40c33c:	ret
  40c340:	ldr	w1, [x19, #24]
  40c344:	adrp	x20, 416000 <_ZdlPvm@@Base+0x4bf8>
  40c348:	add	x20, x20, #0x140
  40c34c:	mov	x0, x20
  40c350:	neg	w1, w1
  40c354:	bl	401520 <printf@plt>
  40c358:	ldr	x0, [x19, #16]
  40c35c:	ldr	x1, [x0]
  40c360:	ldr	x1, [x1, #48]
  40c364:	blr	x1
  40c368:	ldr	w1, [x19, #24]
  40c36c:	mov	x0, x20
  40c370:	ldp	x19, x20, [sp, #16]
  40c374:	ldp	x29, x30, [sp], #32
  40c378:	b	401520 <printf@plt>
  40c37c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c380:	add	x0, x0, #0x518
  40c384:	bl	401520 <printf@plt>
  40c388:	ldr	x0, [x19, #16]
  40c38c:	ldp	x19, x20, [sp, #16]
  40c390:	ldr	x1, [x0]
  40c394:	ldp	x29, x30, [sp], #32
  40c398:	ldr	x1, [x1, #48]
  40c39c:	mov	x16, x1
  40c3a0:	br	x16
  40c3a4:	nop
  40c3a8:	stp	x29, x30, [sp, #-32]!
  40c3ac:	mov	x29, sp
  40c3b0:	stp	x19, x20, [sp, #16]
  40c3b4:	mov	x19, x0
  40c3b8:	ldr	x0, [x0, #16]
  40c3bc:	ldr	x2, [x0]
  40c3c0:	ldr	x2, [x2, #24]
  40c3c4:	blr	x2
  40c3c8:	mov	w20, w0
  40c3cc:	ldr	x2, [x19, #16]
  40c3d0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c3d4:	ldr	w1, [x19, #12]
  40c3d8:	add	x0, x0, #0x138
  40c3dc:	ldr	w3, [x19, #24]
  40c3e0:	ldr	w2, [x2, #12]
  40c3e4:	bl	401520 <printf@plt>
  40c3e8:	ldr	x2, [x19, #16]
  40c3ec:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40c3f0:	ldr	w1, [x19, #12]
  40c3f4:	add	x0, x0, #0xd98
  40c3f8:	ldr	w2, [x2, #12]
  40c3fc:	bl	401520 <printf@plt>
  40c400:	ldr	x2, [x19, #16]
  40c404:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40c408:	ldr	w1, [x19, #12]
  40c40c:	add	x0, x0, #0xdb0
  40c410:	ldr	w2, [x2, #12]
  40c414:	bl	401520 <printf@plt>
  40c418:	cbnz	w20, 40c42c <printf@plt+0xaf0c>
  40c41c:	mov	w0, w20
  40c420:	ldp	x19, x20, [sp, #16]
  40c424:	ldp	x29, x30, [sp], #32
  40c428:	ret
  40c42c:	ldr	w1, [x19, #24]
  40c430:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c434:	add	x0, x0, #0x560
  40c438:	bl	401520 <printf@plt>
  40c43c:	mov	w0, w20
  40c440:	ldp	x19, x20, [sp, #16]
  40c444:	ldp	x29, x30, [sp], #32
  40c448:	ret
  40c44c:	nop
  40c450:	stp	x29, x30, [sp, #-32]!
  40c454:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c458:	mov	x29, sp
  40c45c:	str	x19, [sp, #16]
  40c460:	mov	x19, x0
  40c464:	ldr	w0, [x1, #3448]
  40c468:	cbz	w0, 40c480 <printf@plt+0xaf60>
  40c46c:	cmp	w0, #0x1
  40c470:	b.eq	40c4ac <printf@plt+0xaf8c>  // b.none
  40c474:	ldr	x19, [sp, #16]
  40c478:	ldp	x29, x30, [sp], #32
  40c47c:	ret
  40c480:	ldr	w1, [x19, #24]
  40c484:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40c488:	add	x0, x0, #0xeb8
  40c48c:	bl	401520 <printf@plt>
  40c490:	ldr	x0, [x19, #16]
  40c494:	ldr	x19, [sp, #16]
  40c498:	ldr	x1, [x0]
  40c49c:	ldp	x29, x30, [sp], #32
  40c4a0:	ldr	x1, [x1, #48]
  40c4a4:	mov	x16, x1
  40c4a8:	br	x16
  40c4ac:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c4b0:	add	x0, x0, #0x570
  40c4b4:	bl	401520 <printf@plt>
  40c4b8:	ldr	x0, [x19, #16]
  40c4bc:	ldr	x19, [sp, #16]
  40c4c0:	ldr	x1, [x0]
  40c4c4:	ldp	x29, x30, [sp], #32
  40c4c8:	ldr	x1, [x1, #48]
  40c4cc:	mov	x16, x1
  40c4d0:	br	x16
  40c4d4:	nop
  40c4d8:	stp	x29, x30, [sp, #-32]!
  40c4dc:	mov	x29, sp
  40c4e0:	stp	x19, x20, [sp, #16]
  40c4e4:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c4e8:	mov	x19, x0
  40c4ec:	ldr	w0, [x20, #3448]
  40c4f0:	cbz	w0, 40c518 <printf@plt+0xaff8>
  40c4f4:	ldr	x0, [x19, #16]
  40c4f8:	ldr	x1, [x0]
  40c4fc:	ldr	x1, [x1, #48]
  40c500:	blr	x1
  40c504:	ldr	w0, [x20, #3448]
  40c508:	cbz	w0, 40c540 <printf@plt+0xb020>
  40c50c:	ldp	x19, x20, [sp, #16]
  40c510:	ldp	x29, x30, [sp], #32
  40c514:	ret
  40c518:	ldr	w1, [x19, #12]
  40c51c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40c520:	add	x0, x0, #0xa60
  40c524:	bl	401520 <printf@plt>
  40c528:	ldr	x0, [x19, #16]
  40c52c:	ldr	x1, [x0]
  40c530:	ldr	x1, [x1, #48]
  40c534:	blr	x1
  40c538:	ldr	w0, [x20, #3448]
  40c53c:	cbnz	w0, 40c50c <printf@plt+0xafec>
  40c540:	ldr	w1, [x19, #12]
  40c544:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c548:	ldp	x19, x20, [sp, #16]
  40c54c:	add	x0, x0, #0x5b8
  40c550:	ldp	x29, x30, [sp], #32
  40c554:	b	401520 <printf@plt>
  40c558:	stp	x29, x30, [sp, #-32]!
  40c55c:	mov	x29, sp
  40c560:	stp	x19, x20, [sp, #16]
  40c564:	mov	x19, x0
  40c568:	mov	x20, x1
  40c56c:	mov	x0, #0x20                  	// #32
  40c570:	bl	4113a0 <_Znwm@@Base>
  40c574:	mov	x1, x19
  40c578:	mov	x19, x0
  40c57c:	bl	4067e0 <printf@plt+0x52c0>
  40c580:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c584:	add	x0, x0, #0x7c8
  40c588:	str	x0, [x19]
  40c58c:	mov	x0, x19
  40c590:	str	x20, [x19, #24]
  40c594:	ldp	x19, x20, [sp, #16]
  40c598:	ldp	x29, x30, [sp], #32
  40c59c:	ret
  40c5a0:	mov	x1, #0x20                  	// #32
  40c5a4:	mov	x20, x0
  40c5a8:	mov	x0, x19
  40c5ac:	bl	411408 <_ZdlPvm@@Base>
  40c5b0:	mov	x0, x20
  40c5b4:	bl	4014b0 <_Unwind_Resume@plt>
  40c5b8:	stp	x29, x30, [sp, #-32]!
  40c5bc:	mov	x29, sp
  40c5c0:	stp	x19, x20, [sp, #16]
  40c5c4:	mov	x19, x0
  40c5c8:	mov	x20, x2
  40c5cc:	bl	4067e0 <printf@plt+0x52c0>
  40c5d0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c5d4:	add	x0, x0, #0x7c8
  40c5d8:	str	x0, [x19]
  40c5dc:	str	x20, [x19, #24]
  40c5e0:	ldp	x19, x20, [sp, #16]
  40c5e4:	ldp	x29, x30, [sp], #32
  40c5e8:	ret
  40c5ec:	nop
  40c5f0:	stp	x29, x30, [sp, #-32]!
  40c5f4:	mov	x29, sp
  40c5f8:	str	x19, [sp, #16]
  40c5fc:	mov	x19, x0
  40c600:	bl	406230 <printf@plt+0x4d10>
  40c604:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c608:	add	x0, x0, #0x850
  40c60c:	str	x0, [x19]
  40c610:	ldr	x19, [sp, #16]
  40c614:	ldp	x29, x30, [sp], #32
  40c618:	ret
  40c61c:	nop
  40c620:	stp	x29, x30, [sp, #-32]!
  40c624:	mov	x29, sp
  40c628:	ldr	x1, [x0]
  40c62c:	stp	x19, x20, [sp, #16]
  40c630:	mov	x19, x0
  40c634:	ldr	x1, [x1, #72]
  40c638:	blr	x1
  40c63c:	cbz	w0, 40c690 <printf@plt+0xb170>
  40c640:	mov	x0, #0x10                  	// #16
  40c644:	bl	4113a0 <_Znwm@@Base>
  40c648:	mov	x20, x0
  40c64c:	bl	406230 <printf@plt+0x4d10>
  40c650:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c654:	add	x1, x1, #0x850
  40c658:	str	x1, [x20]
  40c65c:	mov	x0, #0x20                  	// #32
  40c660:	bl	4113a0 <_Znwm@@Base>
  40c664:	mov	x1, x19
  40c668:	mov	x19, x0
  40c66c:	bl	4067e0 <printf@plt+0x52c0>
  40c670:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c674:	add	x0, x0, #0x7c8
  40c678:	str	x0, [x19]
  40c67c:	mov	x0, x19
  40c680:	str	x20, [x19, #24]
  40c684:	ldp	x19, x20, [sp, #16]
  40c688:	ldp	x29, x30, [sp], #32
  40c68c:	ret
  40c690:	mov	x0, #0x18                  	// #24
  40c694:	bl	4113a0 <_Znwm@@Base>
  40c698:	mov	x1, x19
  40c69c:	mov	x19, x0
  40c6a0:	bl	4067e0 <printf@plt+0x52c0>
  40c6a4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c6a8:	add	x0, x0, #0x8d8
  40c6ac:	str	x0, [x19]
  40c6b0:	mov	x0, x19
  40c6b4:	ldp	x19, x20, [sp, #16]
  40c6b8:	ldp	x29, x30, [sp], #32
  40c6bc:	ret
  40c6c0:	mov	x1, #0x10                  	// #16
  40c6c4:	mov	x19, x0
  40c6c8:	mov	x0, x20
  40c6cc:	bl	411408 <_ZdlPvm@@Base>
  40c6d0:	mov	x0, x19
  40c6d4:	bl	4014b0 <_Unwind_Resume@plt>
  40c6d8:	mov	x1, #0x18                  	// #24
  40c6dc:	mov	x20, x0
  40c6e0:	mov	x0, x19
  40c6e4:	bl	411408 <_ZdlPvm@@Base>
  40c6e8:	mov	x0, x20
  40c6ec:	bl	4014b0 <_Unwind_Resume@plt>
  40c6f0:	mov	x1, #0x20                  	// #32
  40c6f4:	b	40c6dc <printf@plt+0xb1bc>
  40c6f8:	stp	x29, x30, [sp, #-32]!
  40c6fc:	mov	x29, sp
  40c700:	str	x19, [sp, #16]
  40c704:	mov	x19, x0
  40c708:	bl	4067e0 <printf@plt+0x52c0>
  40c70c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c710:	add	x0, x0, #0x8d8
  40c714:	str	x0, [x19]
  40c718:	ldr	x19, [sp, #16]
  40c71c:	ldp	x29, x30, [sp], #32
  40c720:	ret
  40c724:	nop
  40c728:	stp	x29, x30, [sp, #-32]!
  40c72c:	mov	x29, sp
  40c730:	stp	x19, x20, [sp, #16]
  40c734:	mov	x19, x0
  40c738:	mov	x20, x1
  40c73c:	mov	x0, #0x20                  	// #32
  40c740:	bl	4113a0 <_Znwm@@Base>
  40c744:	mov	x1, x19
  40c748:	mov	x19, x0
  40c74c:	bl	4067e0 <printf@plt+0x52c0>
  40c750:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c754:	add	x0, x0, #0x960
  40c758:	str	x0, [x19]
  40c75c:	mov	x0, x19
  40c760:	str	x20, [x19, #24]
  40c764:	ldp	x19, x20, [sp, #16]
  40c768:	ldp	x29, x30, [sp], #32
  40c76c:	ret
  40c770:	mov	x1, #0x20                  	// #32
  40c774:	mov	x20, x0
  40c778:	mov	x0, x19
  40c77c:	bl	411408 <_ZdlPvm@@Base>
  40c780:	mov	x0, x20
  40c784:	bl	4014b0 <_Unwind_Resume@plt>
  40c788:	stp	x29, x30, [sp, #-32]!
  40c78c:	mov	x29, sp
  40c790:	stp	x19, x20, [sp, #16]
  40c794:	mov	x19, x0
  40c798:	mov	x20, x2
  40c79c:	bl	4067e0 <printf@plt+0x52c0>
  40c7a0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c7a4:	add	x0, x0, #0x960
  40c7a8:	str	x0, [x19]
  40c7ac:	str	x20, [x19, #24]
  40c7b0:	ldp	x19, x20, [sp, #16]
  40c7b4:	ldp	x29, x30, [sp], #32
  40c7b8:	ret
  40c7bc:	nop
  40c7c0:	stp	x29, x30, [sp, #-32]!
  40c7c4:	mov	x29, sp
  40c7c8:	str	x19, [sp, #16]
  40c7cc:	mov	x19, x0
  40c7d0:	bl	406230 <printf@plt+0x4d10>
  40c7d4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c7d8:	add	x0, x0, #0x9e8
  40c7dc:	str	x0, [x19]
  40c7e0:	ldr	x19, [sp, #16]
  40c7e4:	ldp	x29, x30, [sp], #32
  40c7e8:	ret
  40c7ec:	nop
  40c7f0:	stp	x29, x30, [sp, #-32]!
  40c7f4:	mov	x29, sp
  40c7f8:	ldr	x1, [x0]
  40c7fc:	stp	x19, x20, [sp, #16]
  40c800:	mov	x19, x0
  40c804:	ldr	x1, [x1, #72]
  40c808:	blr	x1
  40c80c:	cbz	w0, 40c860 <printf@plt+0xb340>
  40c810:	mov	x0, #0x10                  	// #16
  40c814:	bl	4113a0 <_Znwm@@Base>
  40c818:	mov	x20, x0
  40c81c:	bl	406230 <printf@plt+0x4d10>
  40c820:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c824:	add	x1, x1, #0x9e8
  40c828:	str	x1, [x20]
  40c82c:	mov	x0, #0x20                  	// #32
  40c830:	bl	4113a0 <_Znwm@@Base>
  40c834:	mov	x1, x19
  40c838:	mov	x19, x0
  40c83c:	bl	4067e0 <printf@plt+0x52c0>
  40c840:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c844:	add	x0, x0, #0x960
  40c848:	str	x0, [x19]
  40c84c:	mov	x0, x19
  40c850:	str	x20, [x19, #24]
  40c854:	ldp	x19, x20, [sp, #16]
  40c858:	ldp	x29, x30, [sp], #32
  40c85c:	ret
  40c860:	mov	x0, #0x18                  	// #24
  40c864:	bl	4113a0 <_Znwm@@Base>
  40c868:	mov	x1, x19
  40c86c:	mov	x19, x0
  40c870:	bl	4067e0 <printf@plt+0x52c0>
  40c874:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c878:	add	x0, x0, #0xa70
  40c87c:	str	x0, [x19]
  40c880:	mov	x0, x19
  40c884:	ldp	x19, x20, [sp, #16]
  40c888:	ldp	x29, x30, [sp], #32
  40c88c:	ret
  40c890:	mov	x1, #0x10                  	// #16
  40c894:	mov	x19, x0
  40c898:	mov	x0, x20
  40c89c:	bl	411408 <_ZdlPvm@@Base>
  40c8a0:	mov	x0, x19
  40c8a4:	bl	4014b0 <_Unwind_Resume@plt>
  40c8a8:	mov	x1, #0x18                  	// #24
  40c8ac:	mov	x20, x0
  40c8b0:	mov	x0, x19
  40c8b4:	bl	411408 <_ZdlPvm@@Base>
  40c8b8:	mov	x0, x20
  40c8bc:	bl	4014b0 <_Unwind_Resume@plt>
  40c8c0:	mov	x1, #0x20                  	// #32
  40c8c4:	b	40c8ac <printf@plt+0xb38c>
  40c8c8:	stp	x29, x30, [sp, #-32]!
  40c8cc:	mov	x29, sp
  40c8d0:	str	x19, [sp, #16]
  40c8d4:	mov	x19, x0
  40c8d8:	bl	4067e0 <printf@plt+0x52c0>
  40c8dc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c8e0:	add	x0, x0, #0xa70
  40c8e4:	str	x0, [x19]
  40c8e8:	ldr	x19, [sp, #16]
  40c8ec:	ldp	x29, x30, [sp], #32
  40c8f0:	ret
  40c8f4:	nop
  40c8f8:	stp	x29, x30, [sp, #-32]!
  40c8fc:	mov	x29, sp
  40c900:	stp	x19, x20, [sp, #16]
  40c904:	mov	x19, x0
  40c908:	mov	x20, x1
  40c90c:	mov	x1, x2
  40c910:	bl	4067e0 <printf@plt+0x52c0>
  40c914:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c918:	add	x0, x0, #0xaf8
  40c91c:	str	x0, [x19]
  40c920:	str	x20, [x19, #24]
  40c924:	ldp	x19, x20, [sp, #16]
  40c928:	ldp	x29, x30, [sp], #32
  40c92c:	ret
  40c930:	stp	x29, x30, [sp, #-32]!
  40c934:	mov	x29, sp
  40c938:	stp	x19, x20, [sp, #16]
  40c93c:	mov	x19, x0
  40c940:	mov	x20, x1
  40c944:	mov	x1, x2
  40c948:	bl	4067e0 <printf@plt+0x52c0>
  40c94c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c950:	add	x0, x0, #0xb80
  40c954:	str	x0, [x19]
  40c958:	str	x20, [x19, #24]
  40c95c:	ldp	x19, x20, [sp, #16]
  40c960:	ldp	x29, x30, [sp], #32
  40c964:	ret
  40c968:	stp	x29, x30, [sp, #-32]!
  40c96c:	mov	x29, sp
  40c970:	str	x19, [sp, #16]
  40c974:	mov	x19, x0
  40c978:	bl	4067e0 <printf@plt+0x52c0>
  40c97c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c980:	add	x0, x0, #0xc08
  40c984:	str	x0, [x19]
  40c988:	ldr	x19, [sp, #16]
  40c98c:	ldp	x29, x30, [sp], #32
  40c990:	ret
  40c994:	nop
  40c998:	stp	x29, x30, [sp, #-32]!
  40c99c:	mov	x29, sp
  40c9a0:	stp	x19, x20, [sp, #16]
  40c9a4:	mov	x19, x0
  40c9a8:	mov	w20, w1
  40c9ac:	mov	x1, x2
  40c9b0:	bl	4067e0 <printf@plt+0x52c0>
  40c9b4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c9b8:	add	x0, x0, #0xc90
  40c9bc:	str	x0, [x19]
  40c9c0:	str	w20, [x19, #24]
  40c9c4:	ldp	x19, x20, [sp, #16]
  40c9c8:	ldp	x29, x30, [sp], #32
  40c9cc:	ret
  40c9d0:	stp	x29, x30, [sp, #-32]!
  40c9d4:	mov	x29, sp
  40c9d8:	stp	x19, x20, [sp, #16]
  40c9dc:	mov	x19, x0
  40c9e0:	mov	w20, w1
  40c9e4:	mov	x1, x2
  40c9e8:	bl	4067e0 <printf@plt+0x52c0>
  40c9ec:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40c9f0:	add	x0, x0, #0xd18
  40c9f4:	str	x0, [x19]
  40c9f8:	str	w20, [x19, #24]
  40c9fc:	ldp	x19, x20, [sp, #16]
  40ca00:	ldp	x29, x30, [sp], #32
  40ca04:	ret
  40ca08:	stp	x29, x30, [sp, #-32]!
  40ca0c:	mov	x29, sp
  40ca10:	str	x19, [sp, #16]
  40ca14:	mov	x19, x0
  40ca18:	bl	4067e0 <printf@plt+0x52c0>
  40ca1c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40ca20:	add	x0, x0, #0xda0
  40ca24:	str	x0, [x19]
  40ca28:	ldr	x19, [sp, #16]
  40ca2c:	ldp	x29, x30, [sp], #32
  40ca30:	ret
  40ca34:	nop
  40ca38:	b	4059d0 <printf@plt+0x44b0>
  40ca3c:	nop
  40ca40:	b	4059d0 <printf@plt+0x44b0>
  40ca44:	nop
  40ca48:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40ca4c:	add	x1, x1, #0xda0
  40ca50:	str	x1, [x0]
  40ca54:	b	406818 <printf@plt+0x52f8>
  40ca58:	stp	x29, x30, [sp, #-32]!
  40ca5c:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40ca60:	add	x1, x1, #0xda0
  40ca64:	mov	x29, sp
  40ca68:	str	x19, [sp, #16]
  40ca6c:	mov	x19, x0
  40ca70:	str	x1, [x0]
  40ca74:	bl	406818 <printf@plt+0x52f8>
  40ca78:	mov	x0, x19
  40ca7c:	mov	x1, #0x18                  	// #24
  40ca80:	ldr	x19, [sp, #16]
  40ca84:	ldp	x29, x30, [sp], #32
  40ca88:	b	411408 <_ZdlPvm@@Base>
  40ca8c:	nop
  40ca90:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40ca94:	add	x1, x1, #0xd18
  40ca98:	str	x1, [x0]
  40ca9c:	b	406818 <printf@plt+0x52f8>
  40caa0:	stp	x29, x30, [sp, #-32]!
  40caa4:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40caa8:	add	x1, x1, #0xd18
  40caac:	mov	x29, sp
  40cab0:	str	x19, [sp, #16]
  40cab4:	mov	x19, x0
  40cab8:	str	x1, [x0]
  40cabc:	bl	406818 <printf@plt+0x52f8>
  40cac0:	mov	x0, x19
  40cac4:	mov	x1, #0x20                  	// #32
  40cac8:	ldr	x19, [sp, #16]
  40cacc:	ldp	x29, x30, [sp], #32
  40cad0:	b	411408 <_ZdlPvm@@Base>
  40cad4:	nop
  40cad8:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40cadc:	add	x1, x1, #0xc90
  40cae0:	str	x1, [x0]
  40cae4:	b	406818 <printf@plt+0x52f8>
  40cae8:	stp	x29, x30, [sp, #-32]!
  40caec:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40caf0:	add	x1, x1, #0xc90
  40caf4:	mov	x29, sp
  40caf8:	str	x19, [sp, #16]
  40cafc:	mov	x19, x0
  40cb00:	str	x1, [x0]
  40cb04:	bl	406818 <printf@plt+0x52f8>
  40cb08:	mov	x0, x19
  40cb0c:	mov	x1, #0x20                  	// #32
  40cb10:	ldr	x19, [sp, #16]
  40cb14:	ldp	x29, x30, [sp], #32
  40cb18:	b	411408 <_ZdlPvm@@Base>
  40cb1c:	nop
  40cb20:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40cb24:	add	x1, x1, #0xc08
  40cb28:	str	x1, [x0]
  40cb2c:	b	406818 <printf@plt+0x52f8>
  40cb30:	stp	x29, x30, [sp, #-32]!
  40cb34:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40cb38:	add	x1, x1, #0xc08
  40cb3c:	mov	x29, sp
  40cb40:	str	x19, [sp, #16]
  40cb44:	mov	x19, x0
  40cb48:	str	x1, [x0]
  40cb4c:	bl	406818 <printf@plt+0x52f8>
  40cb50:	mov	x0, x19
  40cb54:	mov	x1, #0x18                  	// #24
  40cb58:	ldr	x19, [sp, #16]
  40cb5c:	ldp	x29, x30, [sp], #32
  40cb60:	b	411408 <_ZdlPvm@@Base>
  40cb64:	nop
  40cb68:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40cb6c:	add	x1, x1, #0xa70
  40cb70:	str	x1, [x0]
  40cb74:	b	406818 <printf@plt+0x52f8>
  40cb78:	stp	x29, x30, [sp, #-32]!
  40cb7c:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40cb80:	add	x1, x1, #0xa70
  40cb84:	mov	x29, sp
  40cb88:	str	x19, [sp, #16]
  40cb8c:	mov	x19, x0
  40cb90:	str	x1, [x0]
  40cb94:	bl	406818 <printf@plt+0x52f8>
  40cb98:	mov	x0, x19
  40cb9c:	mov	x1, #0x18                  	// #24
  40cba0:	ldr	x19, [sp, #16]
  40cba4:	ldp	x29, x30, [sp], #32
  40cba8:	b	411408 <_ZdlPvm@@Base>
  40cbac:	nop
  40cbb0:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40cbb4:	add	x1, x1, #0x8d8
  40cbb8:	str	x1, [x0]
  40cbbc:	b	406818 <printf@plt+0x52f8>
  40cbc0:	stp	x29, x30, [sp, #-32]!
  40cbc4:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40cbc8:	add	x1, x1, #0x8d8
  40cbcc:	mov	x29, sp
  40cbd0:	str	x19, [sp, #16]
  40cbd4:	mov	x19, x0
  40cbd8:	str	x1, [x0]
  40cbdc:	bl	406818 <printf@plt+0x52f8>
  40cbe0:	mov	x0, x19
  40cbe4:	mov	x1, #0x18                  	// #24
  40cbe8:	ldr	x19, [sp, #16]
  40cbec:	ldp	x29, x30, [sp], #32
  40cbf0:	b	411408 <_ZdlPvm@@Base>
  40cbf4:	nop
  40cbf8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3bf8>
  40cbfc:	add	x1, x1, #0x7b0
  40cc00:	str	x1, [x0]
  40cc04:	b	406258 <printf@plt+0x4d38>
  40cc08:	stp	x29, x30, [sp, #-32]!
  40cc0c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3bf8>
  40cc10:	add	x1, x1, #0x7b0
  40cc14:	mov	x29, sp
  40cc18:	str	x19, [sp, #16]
  40cc1c:	mov	x19, x0
  40cc20:	str	x1, [x0]
  40cc24:	bl	406258 <printf@plt+0x4d38>
  40cc28:	mov	x0, x19
  40cc2c:	mov	x1, #0x10                  	// #16
  40cc30:	ldr	x19, [sp, #16]
  40cc34:	ldp	x29, x30, [sp], #32
  40cc38:	b	411408 <_ZdlPvm@@Base>
  40cc3c:	nop
  40cc40:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3bf8>
  40cc44:	add	x1, x1, #0x7b0
  40cc48:	str	x1, [x0]
  40cc4c:	b	406258 <printf@plt+0x4d38>
  40cc50:	stp	x29, x30, [sp, #-32]!
  40cc54:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3bf8>
  40cc58:	add	x1, x1, #0x7b0
  40cc5c:	mov	x29, sp
  40cc60:	str	x19, [sp, #16]
  40cc64:	mov	x19, x0
  40cc68:	str	x1, [x0]
  40cc6c:	bl	406258 <printf@plt+0x4d38>
  40cc70:	mov	x0, x19
  40cc74:	mov	x1, #0x10                  	// #16
  40cc78:	ldr	x19, [sp, #16]
  40cc7c:	ldp	x29, x30, [sp], #32
  40cc80:	b	411408 <_ZdlPvm@@Base>
  40cc84:	nop
  40cc88:	ldr	x0, [x0, #32]
  40cc8c:	ldr	x2, [x0]
  40cc90:	ldr	x2, [x2, #112]
  40cc94:	mov	x16, x2
  40cc98:	br	x16
  40cc9c:	nop
  40cca0:	stp	x29, x30, [sp, #-32]!
  40cca4:	adrp	x1, 419000 <_ZdlPvm@@Base+0x7bf8>
  40cca8:	add	x1, x1, #0x8f0
  40ccac:	mov	x29, sp
  40ccb0:	str	x19, [sp, #16]
  40ccb4:	mov	x19, x0
  40ccb8:	ldr	x0, [x0, #16]
  40ccbc:	str	x1, [x19]
  40ccc0:	cbz	x0, 40ccc8 <printf@plt+0xb7a8>
  40ccc4:	bl	4013f0 <_ZdaPv@plt>
  40ccc8:	ldr	x0, [x19, #24]
  40cccc:	cbz	x0, 40ccd4 <printf@plt+0xb7b4>
  40ccd0:	bl	4013f0 <_ZdaPv@plt>
  40ccd4:	ldr	x0, [x19, #32]
  40ccd8:	cbz	x0, 40cce8 <printf@plt+0xb7c8>
  40ccdc:	ldr	x1, [x0]
  40cce0:	ldr	x1, [x1, #16]
  40cce4:	blr	x1
  40cce8:	mov	x0, x19
  40ccec:	ldr	x19, [sp, #16]
  40ccf0:	ldp	x29, x30, [sp], #32
  40ccf4:	b	406258 <printf@plt+0x4d38>
  40ccf8:	stp	x29, x30, [sp, #-32]!
  40ccfc:	mov	x29, sp
  40cd00:	str	x19, [sp, #16]
  40cd04:	mov	x19, x0
  40cd08:	bl	40cca0 <printf@plt+0xb780>
  40cd0c:	mov	x0, x19
  40cd10:	mov	x1, #0x28                  	// #40
  40cd14:	ldr	x19, [sp, #16]
  40cd18:	ldp	x29, x30, [sp], #32
  40cd1c:	b	411408 <_ZdlPvm@@Base>
  40cd20:	stp	x29, x30, [sp, #-320]!
  40cd24:	mov	x29, sp
  40cd28:	stp	x19, x20, [sp, #16]
  40cd2c:	mov	x20, x0
  40cd30:	adrp	x19, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40cd34:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40cd38:	add	x19, x19, #0x7e8
  40cd3c:	add	x0, x0, #0xe18
  40cd40:	stp	x21, x22, [sp, #32]
  40cd44:	add	x22, x19, #0x440
  40cd48:	stp	x23, x24, [sp, #48]
  40cd4c:	mov	w24, w1
  40cd50:	mov	w23, w2
  40cd54:	bl	401280 <puts@plt>
  40cd58:	mov	x0, x20
  40cd5c:	bl	401290 <strlen@plt>
  40cd60:	sxtw	x21, w0
  40cd64:	nop
  40cd68:	ldr	x1, [x19]
  40cd6c:	mov	x2, x21
  40cd70:	mov	x0, x20
  40cd74:	bl	401390 <strncmp@plt>
  40cd78:	cbnz	w0, 40cd88 <printf@plt+0xb868>
  40cd7c:	ldr	w0, [x19, #8]
  40cd80:	tst	w23, w0
  40cd84:	b.ne	40cddc <printf@plt+0xb8bc>  // b.any
  40cd88:	add	x19, x19, #0x40
  40cd8c:	cmp	x19, x22
  40cd90:	b.ne	40cd68 <printf@plt+0xb848>  // b.any
  40cd94:	mov	x1, x20
  40cd98:	add	x0, sp, #0x40
  40cd9c:	bl	40fd70 <printf@plt+0xe850>
  40cda0:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  40cda4:	add	x3, x3, #0x1f8
  40cda8:	add	x1, sp, #0x40
  40cdac:	mov	x2, x3
  40cdb0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40cdb4:	add	x0, x0, #0x1f0
  40cdb8:	bl	4101c8 <printf@plt+0xeca8>
  40cdbc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40cdc0:	add	x0, x0, #0x210
  40cdc4:	bl	401280 <puts@plt>
  40cdc8:	ldp	x19, x20, [sp, #16]
  40cdcc:	ldp	x21, x22, [sp, #32]
  40cdd0:	ldp	x23, x24, [sp, #48]
  40cdd4:	ldp	x29, x30, [sp], #320
  40cdd8:	ret
  40cddc:	adrp	x20, 432000 <_Znam@GLIBCXX_3.4>
  40cde0:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x1298>
  40cde4:	ldr	x5, [x19, #16]
  40cde8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40cdec:	ldr	x4, [x1, #3672]
  40cdf0:	mov	x2, x5
  40cdf4:	ldr	w3, [x20, #1120]
  40cdf8:	add	x0, x0, #0x220
  40cdfc:	mov	x1, x4
  40ce00:	bl	401520 <printf@plt>
  40ce04:	ldr	x1, [x19, #24]
  40ce08:	add	x0, sp, #0x40
  40ce0c:	adrp	x2, 419000 <_ZdlPvm@@Base+0x7bf8>
  40ce10:	add	x2, x2, #0x2b8
  40ce14:	bl	401340 <sprintf@plt>
  40ce18:	ldr	w3, [x20, #1120]
  40ce1c:	add	x4, sp, #0x40
  40ce20:	mov	x1, x4
  40ce24:	mov	x2, x4
  40ce28:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40ce2c:	add	x0, x0, #0x2c0
  40ce30:	bl	401520 <printf@plt>
  40ce34:	ldr	x1, [x19, #32]
  40ce38:	cbz	x1, 40d014 <printf@plt+0xbaf4>
  40ce3c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40ce40:	add	x0, x0, #0xe28
  40ce44:	bl	401520 <printf@plt>
  40ce48:	ldp	x22, x21, [x19, #32]
  40ce4c:	ldp	x23, x19, [x19, #48]
  40ce50:	cbz	x22, 40d11c <printf@plt+0xbbfc>
  40ce54:	mov	x1, x22
  40ce58:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40ce5c:	add	x0, x0, #0xe68
  40ce60:	bl	401520 <printf@plt>
  40ce64:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40ce68:	add	x0, x0, #0xe88
  40ce6c:	bl	401280 <puts@plt>
  40ce70:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40ce74:	add	x0, x0, #0xea0
  40ce78:	bl	401280 <puts@plt>
  40ce7c:	cbz	x21, 40cea8 <printf@plt+0xb988>
  40ce80:	mov	x1, x21
  40ce84:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40ce88:	add	x0, x0, #0xeb8
  40ce8c:	bl	401520 <printf@plt>
  40ce90:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40ce94:	add	x0, x0, #0xee0
  40ce98:	bl	401280 <puts@plt>
  40ce9c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40cea0:	add	x0, x0, #0xef8
  40cea4:	bl	401280 <puts@plt>
  40cea8:	cbz	x23, 40ced4 <printf@plt+0xb9b4>
  40ceac:	mov	x1, x23
  40ceb0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40ceb4:	add	x0, x0, #0xeb8
  40ceb8:	bl	401520 <printf@plt>
  40cebc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40cec0:	add	x0, x0, #0xf10
  40cec4:	bl	401280 <puts@plt>
  40cec8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40cecc:	add	x0, x0, #0xf28
  40ced0:	bl	401280 <puts@plt>
  40ced4:	cbz	x19, 40d0fc <printf@plt+0xbbdc>
  40ced8:	mov	x1, x19
  40cedc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40cee0:	add	x0, x0, #0xeb8
  40cee4:	bl	401520 <printf@plt>
  40cee8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40ceec:	add	x0, x0, #0xf40
  40cef0:	bl	401280 <puts@plt>
  40cef4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40cef8:	add	x0, x0, #0xf58
  40cefc:	bl	401280 <puts@plt>
  40cf00:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40cf04:	add	x0, x0, #0xf70
  40cf08:	bl	401520 <printf@plt>
  40cf0c:	cbz	x21, 40cf1c <printf@plt+0xb9fc>
  40cf10:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40cf14:	add	x0, x0, #0x3d8
  40cf18:	bl	401520 <printf@plt>
  40cf1c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40cf20:	add	x0, x0, #0xf80
  40cf24:	bl	401520 <printf@plt>
  40cf28:	cbz	x23, 40d080 <printf@plt+0xbb60>
  40cf2c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40cf30:	add	x0, x0, #0xf98
  40cf34:	bl	401520 <printf@plt>
  40cf38:	mov	w0, #0xa                   	// #10
  40cf3c:	bl	401350 <putchar@plt>
  40cf40:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40cf44:	add	x0, x0, #0xfb0
  40cf48:	bl	401520 <printf@plt>
  40cf4c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40cf50:	add	x0, x0, #0xc20
  40cf54:	bl	401520 <printf@plt>
  40cf58:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40cf5c:	add	x0, x0, #0xfd0
  40cf60:	bl	401280 <puts@plt>
  40cf64:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40cf68:	add	x0, x0, #0xff8
  40cf6c:	bl	401520 <printf@plt>
  40cf70:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40cf74:	add	x0, x0, #0x20
  40cf78:	bl	401520 <printf@plt>
  40cf7c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40cf80:	add	x0, x0, #0xe80
  40cf84:	bl	401280 <puts@plt>
  40cf88:	ldr	w1, [x20, #1120]
  40cf8c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40cf90:	add	x0, x0, #0x28
  40cf94:	bl	401520 <printf@plt>
  40cf98:	cbz	x21, 40cfac <printf@plt+0xba8c>
  40cf9c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40cfa0:	mov	x1, x21
  40cfa4:	add	x0, x0, #0x3a0
  40cfa8:	bl	401520 <printf@plt>
  40cfac:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40cfb0:	adrp	x21, 419000 <_ZdlPvm@@Base+0x7bf8>
  40cfb4:	add	x0, x0, #0x1a8
  40cfb8:	add	x21, x21, #0x90
  40cfbc:	bl	401280 <puts@plt>
  40cfc0:	mov	x1, x22
  40cfc4:	mov	x0, x21
  40cfc8:	bl	401520 <printf@plt>
  40cfcc:	mov	x1, x23
  40cfd0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40cfd4:	add	x0, x0, #0x58
  40cfd8:	bl	401520 <printf@plt>
  40cfdc:	mov	x1, x22
  40cfe0:	mov	x0, x21
  40cfe4:	bl	401520 <printf@plt>
  40cfe8:	cbz	x19, 40cffc <printf@plt+0xbadc>
  40cfec:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40cff0:	mov	x1, x19
  40cff4:	add	x0, x0, #0xd0
  40cff8:	bl	401520 <printf@plt>
  40cffc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d000:	add	x0, x0, #0x108
  40d004:	bl	401280 <puts@plt>
  40d008:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d00c:	add	x0, x0, #0x118
  40d010:	bl	401280 <puts@plt>
  40d014:	adrp	x0, 417000 <_ZdlPvm@@Base+0x5bf8>
  40d018:	add	x0, x0, #0xc80
  40d01c:	bl	401280 <puts@plt>
  40d020:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d024:	add	x0, x0, #0x120
  40d028:	bl	401280 <puts@plt>
  40d02c:	mov	w1, w24
  40d030:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d034:	add	x0, x0, #0x140
  40d038:	bl	401520 <printf@plt>
  40d03c:	ldr	w3, [x20, #1120]
  40d040:	mov	w2, w24
  40d044:	mov	w1, w24
  40d048:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d04c:	add	x0, x0, #0x158
  40d050:	bl	401520 <printf@plt>
  40d054:	ldr	w3, [x20, #1120]
  40d058:	mov	w2, w24
  40d05c:	mov	w1, w24
  40d060:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d064:	add	x0, x0, #0x180
  40d068:	bl	401520 <printf@plt>
  40d06c:	ldp	x19, x20, [sp, #16]
  40d070:	ldp	x21, x22, [sp, #32]
  40d074:	ldp	x23, x24, [sp, #48]
  40d078:	ldp	x29, x30, [sp], #320
  40d07c:	ret
  40d080:	mov	w0, #0xa                   	// #10
  40d084:	bl	401350 <putchar@plt>
  40d088:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40d08c:	add	x0, x0, #0xfb0
  40d090:	bl	401520 <printf@plt>
  40d094:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40d098:	add	x0, x0, #0xfd0
  40d09c:	bl	401280 <puts@plt>
  40d0a0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40d0a4:	add	x0, x0, #0xff8
  40d0a8:	bl	401520 <printf@plt>
  40d0ac:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d0b0:	add	x0, x0, #0xe80
  40d0b4:	bl	401280 <puts@plt>
  40d0b8:	ldr	w1, [x20, #1120]
  40d0bc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d0c0:	add	x0, x0, #0x28
  40d0c4:	bl	401520 <printf@plt>
  40d0c8:	cbz	x21, 40d0dc <printf@plt+0xbbbc>
  40d0cc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d0d0:	mov	x1, x21
  40d0d4:	add	x0, x0, #0x3a0
  40d0d8:	bl	401520 <printf@plt>
  40d0dc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d0e0:	add	x0, x0, #0x1a8
  40d0e4:	bl	401280 <puts@plt>
  40d0e8:	mov	x1, x22
  40d0ec:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d0f0:	add	x0, x0, #0x90
  40d0f4:	bl	401520 <printf@plt>
  40d0f8:	b	40cfe8 <printf@plt+0xbac8>
  40d0fc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40d100:	add	x0, x0, #0xf70
  40d104:	bl	401520 <printf@plt>
  40d108:	cbz	x21, 40cf28 <printf@plt+0xba08>
  40d10c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d110:	add	x0, x0, #0x3d8
  40d114:	bl	401520 <printf@plt>
  40d118:	b	40cf28 <printf@plt+0xba08>
  40d11c:	adrp	x1, 418000 <_ZdlPvm@@Base+0x6bf8>
  40d120:	mov	w0, #0xcc                  	// #204
  40d124:	add	x1, x1, #0xe48
  40d128:	bl	40fa08 <printf@plt+0xe4e8>
  40d12c:	b	40ce54 <printf@plt+0xb934>
  40d130:	stp	x29, x30, [sp, #-32]!
  40d134:	mov	x29, sp
  40d138:	stp	x19, x20, [sp, #16]
  40d13c:	mov	x19, x0
  40d140:	ldr	x0, [x0, #32]
  40d144:	ldr	x2, [x0]
  40d148:	ldr	x2, [x2, #24]
  40d14c:	blr	x2
  40d150:	mov	w20, w0
  40d154:	ldr	x2, [x19, #32]
  40d158:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40d15c:	ldr	w1, [x19, #12]
  40d160:	add	x0, x0, #0xd80
  40d164:	ldr	w2, [x2, #12]
  40d168:	bl	401520 <printf@plt>
  40d16c:	ldr	x2, [x19, #32]
  40d170:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40d174:	ldr	w1, [x19, #12]
  40d178:	add	x0, x0, #0xd98
  40d17c:	ldr	w2, [x2, #12]
  40d180:	bl	401520 <printf@plt>
  40d184:	ldr	x2, [x19, #32]
  40d188:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40d18c:	ldr	w1, [x19, #12]
  40d190:	add	x0, x0, #0xdb0
  40d194:	ldr	w2, [x2, #12]
  40d198:	bl	401520 <printf@plt>
  40d19c:	ldr	x1, [x19, #32]
  40d1a0:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  40d1a4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d1a8:	add	x0, x0, #0x3f0
  40d1ac:	ldr	w4, [x2, #1120]
  40d1b0:	ldr	w3, [x1, #12]
  40d1b4:	mov	w2, w4
  40d1b8:	mov	w1, w3
  40d1bc:	bl	401520 <printf@plt>
  40d1c0:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  40d1c4:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40d1c8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d1cc:	add	x0, x0, #0x420
  40d1d0:	ldr	w2, [x2, #1152]
  40d1d4:	ldr	w1, [x1, #1156]
  40d1d8:	bl	401520 <printf@plt>
  40d1dc:	ldr	x0, [x19, #16]
  40d1e0:	cbz	x0, 40d204 <printf@plt+0xbce4>
  40d1e4:	ldr	w1, [x19, #12]
  40d1e8:	mov	w2, #0x1                   	// #1
  40d1ec:	bl	40cd20 <printf@plt+0xb800>
  40d1f0:	ldr	w1, [x19, #12]
  40d1f4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d1f8:	add	x0, x0, #0x458
  40d1fc:	bl	401520 <printf@plt>
  40d200:	cbnz	w20, 40d238 <printf@plt+0xbd18>
  40d204:	ldr	x0, [x19, #24]
  40d208:	cbz	x0, 40d228 <printf@plt+0xbd08>
  40d20c:	ldr	w1, [x19, #12]
  40d210:	mov	w2, #0x2                   	// #2
  40d214:	bl	40cd20 <printf@plt+0xb800>
  40d218:	ldr	w1, [x19, #12]
  40d21c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d220:	add	x0, x0, #0x488
  40d224:	bl	401520 <printf@plt>
  40d228:	mov	w0, w20
  40d22c:	ldp	x19, x20, [sp, #16]
  40d230:	ldp	x29, x30, [sp], #32
  40d234:	ret
  40d238:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d23c:	add	x0, x0, #0x470
  40d240:	bl	401280 <puts@plt>
  40d244:	b	40d204 <printf@plt+0xbce4>
  40d248:	stp	x29, x30, [sp, #-32]!
  40d24c:	adrp	x2, 415000 <_ZdlPvm@@Base+0x3bf8>
  40d250:	add	x2, x2, #0x2f0
  40d254:	mov	x29, sp
  40d258:	stp	x19, x20, [sp, #16]
  40d25c:	mov	x19, x0
  40d260:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d264:	adrp	x1, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d268:	add	x1, x1, #0x4a0
  40d26c:	ldr	x3, [x19, #16]
  40d270:	ldr	x0, [x20, #3432]
  40d274:	cmp	x3, #0x0
  40d278:	csel	x2, x2, x3, eq  // eq = none
  40d27c:	bl	4012a0 <fprintf@plt>
  40d280:	ldr	x0, [x19, #32]
  40d284:	ldr	x1, [x0]
  40d288:	ldr	x1, [x1]
  40d28c:	blr	x1
  40d290:	ldr	x3, [x20, #3432]
  40d294:	mov	x2, #0x2                   	// #2
  40d298:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  40d29c:	mov	x1, #0x1                   	// #1
  40d2a0:	add	x0, x0, #0x3f8
  40d2a4:	bl	4014a0 <fwrite@plt>
  40d2a8:	ldr	x2, [x19, #24]
  40d2ac:	cbz	x2, 40d2c8 <printf@plt+0xbda8>
  40d2b0:	ldr	x0, [x20, #3432]
  40d2b4:	adrp	x1, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d2b8:	ldp	x19, x20, [sp, #16]
  40d2bc:	add	x1, x1, #0x4b0
  40d2c0:	ldp	x29, x30, [sp], #32
  40d2c4:	b	4012a0 <fprintf@plt>
  40d2c8:	ldp	x19, x20, [sp, #16]
  40d2cc:	ldp	x29, x30, [sp], #32
  40d2d0:	ret
  40d2d4:	nop
  40d2d8:	stp	x29, x30, [sp, #-32]!
  40d2dc:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d2e0:	mov	x29, sp
  40d2e4:	str	x19, [sp, #16]
  40d2e8:	mov	x19, x0
  40d2ec:	ldr	w0, [x1, #3448]
  40d2f0:	cbnz	w0, 40d33c <printf@plt+0xbe1c>
  40d2f4:	ldr	x0, [x19, #16]
  40d2f8:	cbz	x0, 40d30c <printf@plt+0xbdec>
  40d2fc:	ldr	w1, [x19, #12]
  40d300:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d304:	add	x0, x0, #0x4c0
  40d308:	bl	401520 <printf@plt>
  40d30c:	ldr	x0, [x19, #32]
  40d310:	ldr	x1, [x0]
  40d314:	ldr	x1, [x1, #48]
  40d318:	blr	x1
  40d31c:	ldr	x0, [x19, #24]
  40d320:	cbz	x0, 40d344 <printf@plt+0xbe24>
  40d324:	ldr	w1, [x19, #12]
  40d328:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d32c:	ldr	x19, [sp, #16]
  40d330:	add	x0, x0, #0x4d0
  40d334:	ldp	x29, x30, [sp], #32
  40d338:	b	401520 <printf@plt>
  40d33c:	cmp	w0, #0x1
  40d340:	b.eq	40d350 <printf@plt+0xbe30>  // b.none
  40d344:	ldr	x19, [sp, #16]
  40d348:	ldp	x29, x30, [sp], #32
  40d34c:	ret
  40d350:	ldr	x1, [x19, #16]
  40d354:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d358:	add	x0, x0, #0x4e0
  40d35c:	bl	401520 <printf@plt>
  40d360:	ldr	x0, [x19, #32]
  40d364:	ldr	x1, [x0]
  40d368:	ldr	x1, [x1, #48]
  40d36c:	blr	x1
  40d370:	ldr	x1, [x19, #24]
  40d374:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d378:	ldr	x19, [sp, #16]
  40d37c:	add	x0, x0, #0x4f8
  40d380:	ldp	x29, x30, [sp], #32
  40d384:	b	401520 <printf@plt>
  40d388:	stp	x29, x30, [sp, #-48]!
  40d38c:	mov	x29, sp
  40d390:	stp	x19, x20, [sp, #16]
  40d394:	mov	x20, x2
  40d398:	stp	x21, x22, [sp, #32]
  40d39c:	mov	x22, x1
  40d3a0:	mov	x21, x0
  40d3a4:	cbz	x0, 40d3b0 <printf@plt+0xbe90>
  40d3a8:	ldrb	w1, [x0]
  40d3ac:	cbz	w1, 40d404 <printf@plt+0xbee4>
  40d3b0:	cbz	x20, 40d3bc <printf@plt+0xbe9c>
  40d3b4:	ldrb	w0, [x20]
  40d3b8:	cbz	w0, 40d3f4 <printf@plt+0xbed4>
  40d3bc:	mov	x0, #0x28                  	// #40
  40d3c0:	bl	4113a0 <_Znwm@@Base>
  40d3c4:	mov	x19, x0
  40d3c8:	bl	406230 <printf@plt+0x4d10>
  40d3cc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d3d0:	add	x0, x0, #0x8f0
  40d3d4:	str	x0, [x19]
  40d3d8:	mov	x0, x19
  40d3dc:	stp	x21, x20, [x19, #16]
  40d3e0:	str	x22, [x19, #32]
  40d3e4:	ldp	x19, x20, [sp, #16]
  40d3e8:	ldp	x21, x22, [sp, #32]
  40d3ec:	ldp	x29, x30, [sp], #48
  40d3f0:	ret
  40d3f4:	mov	x0, x20
  40d3f8:	mov	x20, #0x0                   	// #0
  40d3fc:	bl	4013f0 <_ZdaPv@plt>
  40d400:	b	40d3bc <printf@plt+0xbe9c>
  40d404:	mov	x21, #0x0                   	// #0
  40d408:	bl	4013f0 <_ZdaPv@plt>
  40d40c:	b	40d3b0 <printf@plt+0xbe90>
  40d410:	mov	x1, #0x28                  	// #40
  40d414:	mov	x20, x0
  40d418:	mov	x0, x19
  40d41c:	bl	411408 <_ZdlPvm@@Base>
  40d420:	mov	x0, x20
  40d424:	bl	4014b0 <_Unwind_Resume@plt>
  40d428:	stp	x29, x30, [sp, #-48]!
  40d42c:	mov	x29, sp
  40d430:	stp	x19, x20, [sp, #16]
  40d434:	mov	x19, x0
  40d438:	mov	x20, x2
  40d43c:	stp	x21, x22, [sp, #32]
  40d440:	mov	x22, x1
  40d444:	mov	x21, x3
  40d448:	bl	406230 <printf@plt+0x4d10>
  40d44c:	stp	x22, x21, [x19, #16]
  40d450:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d454:	add	x0, x0, #0x8f0
  40d458:	str	x0, [x19]
  40d45c:	str	x20, [x19, #32]
  40d460:	ldp	x19, x20, [sp, #16]
  40d464:	ldp	x21, x22, [sp, #32]
  40d468:	ldp	x29, x30, [sp], #48
  40d46c:	ret
  40d470:	ldr	x0, [x0, #16]
  40d474:	add	w1, w1, #0x1
  40d478:	ldr	x2, [x0]
  40d47c:	ldr	x2, [x2, #112]
  40d480:	mov	x16, x2
  40d484:	br	x16
  40d488:	stp	x29, x30, [sp, #-64]!
  40d48c:	mov	x29, sp
  40d490:	stp	x19, x20, [sp, #16]
  40d494:	mov	x19, x0
  40d498:	mov	w0, w1
  40d49c:	stp	x21, x22, [sp, #32]
  40d4a0:	mov	w22, w1
  40d4a4:	adrp	x20, 432000 <_Znam@GLIBCXX_3.4>
  40d4a8:	ldr	x21, [x19, #16]
  40d4ac:	ldr	x1, [x21]
  40d4b0:	str	x23, [sp, #48]
  40d4b4:	ldr	x23, [x1, #24]
  40d4b8:	bl	405e68 <printf@plt+0x4948>
  40d4bc:	mov	w1, w0
  40d4c0:	mov	x0, x21
  40d4c4:	blr	x23
  40d4c8:	mov	w21, w0
  40d4cc:	ldr	x1, [x19, #16]
  40d4d0:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  40d4d4:	ldr	w3, [x20, #1104]
  40d4d8:	cmp	w22, #0x1
  40d4dc:	ldr	w4, [x2, #1084]
  40d4e0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d4e4:	ldr	w2, [x1, #12]
  40d4e8:	add	x0, x0, #0x968
  40d4ec:	csel	w4, w4, w3, gt
  40d4f0:	adrp	x22, 415000 <_ZdlPvm@@Base+0x3bf8>
  40d4f4:	mov	w1, w2
  40d4f8:	add	x22, x22, #0xbc8
  40d4fc:	adrp	x23, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d500:	add	x23, x23, #0xc58
  40d504:	bl	401520 <printf@plt>
  40d508:	ldr	w1, [x19, #12]
  40d50c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40d510:	add	x0, x0, #0xb78
  40d514:	bl	401520 <printf@plt>
  40d518:	ldr	w1, [x19, #12]
  40d51c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d520:	add	x0, x0, #0x998
  40d524:	bl	401520 <printf@plt>
  40d528:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d52c:	add	x0, x0, #0x9b0
  40d530:	bl	401280 <puts@plt>
  40d534:	ldr	w1, [x19, #12]
  40d538:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d53c:	add	x0, x0, #0x9c8
  40d540:	bl	401520 <printf@plt>
  40d544:	ldr	w1, [x20, #1104]
  40d548:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d54c:	add	x0, x0, #0x9e8
  40d550:	bl	401520 <printf@plt>
  40d554:	ldr	w2, [x19, #12]
  40d558:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d55c:	ldr	w3, [x20, #1104]
  40d560:	add	x0, x0, #0xa10
  40d564:	mov	w1, w2
  40d568:	bl	401520 <printf@plt>
  40d56c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d570:	add	x0, x0, #0xb20
  40d574:	bl	401520 <printf@plt>
  40d578:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d57c:	add	x0, x0, #0xb30
  40d580:	bl	401280 <puts@plt>
  40d584:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d588:	add	x0, x0, #0xb40
  40d58c:	bl	401280 <puts@plt>
  40d590:	ldr	w1, [x19, #12]
  40d594:	mov	x0, x22
  40d598:	bl	401520 <printf@plt>
  40d59c:	ldr	w3, [x20, #1104]
  40d5a0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d5a4:	ldr	w2, [x19, #12]
  40d5a8:	add	x0, x0, #0xb58
  40d5ac:	mov	w1, w2
  40d5b0:	bl	401520 <printf@plt>
  40d5b4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d5b8:	add	x0, x0, #0x118
  40d5bc:	bl	401280 <puts@plt>
  40d5c0:	ldr	w1, [x19, #12]
  40d5c4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40d5c8:	add	x0, x0, #0xb90
  40d5cc:	bl	401520 <printf@plt>
  40d5d0:	ldr	w1, [x20, #1104]
  40d5d4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d5d8:	add	x0, x0, #0xbf0
  40d5dc:	bl	401520 <printf@plt>
  40d5e0:	ldr	x2, [x19, #16]
  40d5e4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d5e8:	ldr	w1, [x19, #12]
  40d5ec:	add	x0, x0, #0xc20
  40d5f0:	ldr	w2, [x2, #12]
  40d5f4:	bl	401520 <printf@plt>
  40d5f8:	ldr	x2, [x19, #16]
  40d5fc:	mov	x0, x23
  40d600:	ldr	w3, [x19, #12]
  40d604:	ldr	w2, [x2, #12]
  40d608:	mov	w1, w3
  40d60c:	bl	401520 <printf@plt>
  40d610:	ldr	x2, [x19, #16]
  40d614:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d618:	ldr	w3, [x19, #12]
  40d61c:	add	x0, x0, #0xc80
  40d620:	ldr	w2, [x2, #12]
  40d624:	mov	w1, w3
  40d628:	bl	401520 <printf@plt>
  40d62c:	ldr	x1, [x19, #16]
  40d630:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d634:	add	x0, x0, #0xca8
  40d638:	ldr	w1, [x1, #12]
  40d63c:	bl	401520 <printf@plt>
  40d640:	ldr	w1, [x19, #12]
  40d644:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d648:	add	x0, x0, #0xcd0
  40d64c:	bl	401520 <printf@plt>
  40d650:	ldr	w2, [x19, #12]
  40d654:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d658:	add	x0, x0, #0xcf8
  40d65c:	mov	w1, w2
  40d660:	bl	401520 <printf@plt>
  40d664:	cbnz	w21, 40d6b8 <printf@plt+0xc198>
  40d668:	ldr	x1, [x19, #16]
  40d66c:	mov	x0, x23
  40d670:	ldr	w3, [x19, #12]
  40d674:	ldr	w2, [x1, #12]
  40d678:	mov	w1, w3
  40d67c:	bl	401520 <printf@plt>
  40d680:	ldr	w2, [x20, #1104]
  40d684:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d688:	ldr	w1, [x19, #12]
  40d68c:	add	x0, x0, #0xd30
  40d690:	bl	401520 <printf@plt>
  40d694:	ldr	w1, [x19, #12]
  40d698:	mov	x0, x22
  40d69c:	bl	401520 <printf@plt>
  40d6a0:	mov	w0, w21
  40d6a4:	ldp	x19, x20, [sp, #16]
  40d6a8:	ldp	x21, x22, [sp, #32]
  40d6ac:	ldr	x23, [sp, #48]
  40d6b0:	ldp	x29, x30, [sp], #64
  40d6b4:	ret
  40d6b8:	ldr	w1, [x19, #12]
  40d6bc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d6c0:	add	x0, x0, #0xd18
  40d6c4:	bl	401520 <printf@plt>
  40d6c8:	b	40d668 <printf@plt+0xc148>
  40d6cc:	nop
  40d6d0:	stp	x29, x30, [sp, #-32]!
  40d6d4:	mov	x2, #0x7                   	// #7
  40d6d8:	mov	x1, #0x1                   	// #1
  40d6dc:	mov	x29, sp
  40d6e0:	stp	x19, x20, [sp, #16]
  40d6e4:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d6e8:	mov	x19, x0
  40d6ec:	ldr	x3, [x20, #3432]
  40d6f0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d6f4:	add	x0, x0, #0xd40
  40d6f8:	bl	4014a0 <fwrite@plt>
  40d6fc:	ldr	x0, [x19, #16]
  40d700:	ldr	x1, [x0]
  40d704:	ldr	x1, [x1]
  40d708:	blr	x1
  40d70c:	ldr	x3, [x20, #3432]
  40d710:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  40d714:	ldp	x19, x20, [sp, #16]
  40d718:	add	x0, x0, #0x3f8
  40d71c:	ldp	x29, x30, [sp], #32
  40d720:	mov	x2, #0x2                   	// #2
  40d724:	mov	x1, #0x1                   	// #1
  40d728:	b	4014a0 <fwrite@plt>
  40d72c:	nop
  40d730:	stp	x29, x30, [sp, #-48]!
  40d734:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d738:	mov	x29, sp
  40d73c:	stp	x19, x20, [sp, #16]
  40d740:	mov	x19, x0
  40d744:	ldr	w0, [x1, #3448]
  40d748:	cbz	w0, 40d760 <printf@plt+0xc240>
  40d74c:	cmp	w0, #0x1
  40d750:	b.eq	40d81c <printf@plt+0xc2fc>  // b.none
  40d754:	ldp	x19, x20, [sp, #16]
  40d758:	ldp	x29, x30, [sp], #48
  40d75c:	ret
  40d760:	str	x21, [sp, #32]
  40d764:	adrp	x21, 415000 <_ZdlPvm@@Base+0x3bf8>
  40d768:	add	x21, x21, #0xa58
  40d76c:	adrp	x20, 414000 <_ZdlPvm@@Base+0x2bf8>
  40d770:	mov	x0, x21
  40d774:	bl	401520 <printf@plt>
  40d778:	ldr	w1, [x19, #12]
  40d77c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40d780:	add	x0, x0, #0xa48
  40d784:	add	x20, x20, #0xe10
  40d788:	bl	401520 <printf@plt>
  40d78c:	ldr	w1, [x19, #12]
  40d790:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40d794:	add	x0, x0, #0xa60
  40d798:	bl	401520 <printf@plt>
  40d79c:	ldr	w1, [x19, #12]
  40d7a0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d7a4:	add	x0, x0, #0xd48
  40d7a8:	bl	401520 <printf@plt>
  40d7ac:	ldr	w1, [x19, #12]
  40d7b0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40d7b4:	add	x0, x0, #0xae0
  40d7b8:	bl	401520 <printf@plt>
  40d7bc:	mov	x0, x20
  40d7c0:	bl	401520 <printf@plt>
  40d7c4:	mov	x0, x21
  40d7c8:	bl	401520 <printf@plt>
  40d7cc:	ldr	x1, [x19, #16]
  40d7d0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d7d4:	ldr	w3, [x19, #12]
  40d7d8:	add	x0, x0, #0xd58
  40d7dc:	ldr	w2, [x1, #12]
  40d7e0:	mov	w1, w3
  40d7e4:	bl	401520 <printf@plt>
  40d7e8:	ldr	x0, [x19, #16]
  40d7ec:	ldr	x1, [x0]
  40d7f0:	ldr	x1, [x1, #48]
  40d7f4:	blr	x1
  40d7f8:	mov	x0, x20
  40d7fc:	bl	401520 <printf@plt>
  40d800:	ldr	w1, [x19, #12]
  40d804:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40d808:	ldp	x19, x20, [sp, #16]
  40d80c:	add	x0, x0, #0xb10
  40d810:	ldr	x21, [sp, #32]
  40d814:	ldp	x29, x30, [sp], #48
  40d818:	b	401520 <printf@plt>
  40d81c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d820:	add	x0, x0, #0xd80
  40d824:	bl	401520 <printf@plt>
  40d828:	ldr	x0, [x19, #16]
  40d82c:	ldr	x1, [x0]
  40d830:	ldr	x1, [x1, #48]
  40d834:	blr	x1
  40d838:	ldp	x19, x20, [sp, #16]
  40d83c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d840:	ldp	x29, x30, [sp], #48
  40d844:	add	x0, x0, #0xd88
  40d848:	b	401520 <printf@plt>
  40d84c:	nop
  40d850:	stp	x29, x30, [sp, #-32]!
  40d854:	mov	x29, sp
  40d858:	stp	x19, x20, [sp, #16]
  40d85c:	mov	x19, x0
  40d860:	mov	x0, #0x18                  	// #24
  40d864:	bl	4113a0 <_Znwm@@Base>
  40d868:	mov	x1, x19
  40d86c:	mov	x19, x0
  40d870:	bl	4067e0 <printf@plt+0x52c0>
  40d874:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d878:	add	x0, x0, #0xdd0
  40d87c:	str	x0, [x19]
  40d880:	mov	x0, x19
  40d884:	ldp	x19, x20, [sp, #16]
  40d888:	ldp	x29, x30, [sp], #32
  40d88c:	ret
  40d890:	mov	x1, #0x18                  	// #24
  40d894:	mov	x20, x0
  40d898:	mov	x0, x19
  40d89c:	bl	411408 <_ZdlPvm@@Base>
  40d8a0:	mov	x0, x20
  40d8a4:	bl	4014b0 <_Unwind_Resume@plt>
  40d8a8:	stp	x29, x30, [sp, #-32]!
  40d8ac:	mov	x29, sp
  40d8b0:	str	x19, [sp, #16]
  40d8b4:	mov	x19, x0
  40d8b8:	bl	4067e0 <printf@plt+0x52c0>
  40d8bc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d8c0:	add	x0, x0, #0xdd0
  40d8c4:	str	x0, [x19]
  40d8c8:	ldr	x19, [sp, #16]
  40d8cc:	ldp	x29, x30, [sp], #32
  40d8d0:	ret
  40d8d4:	nop
  40d8d8:	adrp	x1, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d8dc:	add	x1, x1, #0xdd0
  40d8e0:	str	x1, [x0]
  40d8e4:	b	406818 <printf@plt+0x52f8>
  40d8e8:	stp	x29, x30, [sp, #-32]!
  40d8ec:	adrp	x1, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d8f0:	add	x1, x1, #0xdd0
  40d8f4:	mov	x29, sp
  40d8f8:	str	x19, [sp, #16]
  40d8fc:	mov	x19, x0
  40d900:	str	x1, [x0]
  40d904:	bl	406818 <printf@plt+0x52f8>
  40d908:	mov	x0, x19
  40d90c:	mov	x1, #0x18                  	// #24
  40d910:	ldr	x19, [sp, #16]
  40d914:	ldp	x29, x30, [sp], #32
  40d918:	b	411408 <_ZdlPvm@@Base>
  40d91c:	nop
  40d920:	stp	x29, x30, [sp, #-64]!
  40d924:	mov	x29, sp
  40d928:	stp	x19, x20, [sp, #16]
  40d92c:	mov	x19, x0
  40d930:	ldr	w0, [x0, #32]
  40d934:	stp	x21, x22, [sp, #32]
  40d938:	cmp	w0, #0x0
  40d93c:	b.le	40d970 <printf@plt+0xc450>
  40d940:	mov	w21, w1
  40d944:	mov	x20, #0x0                   	// #0
  40d948:	ldr	x0, [x19, #24]
  40d94c:	mov	w1, w21
  40d950:	ldr	x0, [x0, x20, lsl #3]
  40d954:	add	x20, x20, #0x1
  40d958:	ldr	x2, [x0]
  40d95c:	ldr	x2, [x2, #24]
  40d960:	blr	x2
  40d964:	ldr	w0, [x19, #32]
  40d968:	cmp	w0, w20
  40d96c:	b.gt	40d948 <printf@plt+0xc428>
  40d970:	ldr	w1, [x19, #12]
  40d974:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d978:	add	x0, x0, #0xe48
  40d97c:	bl	401520 <printf@plt>
  40d980:	ldr	w0, [x19, #32]
  40d984:	cmp	w0, #0x0
  40d988:	b.le	40d9bc <printf@plt+0xc49c>
  40d98c:	adrp	x21, 415000 <_ZdlPvm@@Base+0x3bf8>
  40d990:	add	x21, x21, #0xc50
  40d994:	mov	x20, #0x0                   	// #0
  40d998:	ldr	x1, [x19, #24]
  40d99c:	mov	x0, x21
  40d9a0:	ldr	x1, [x1, x20, lsl #3]
  40d9a4:	add	x20, x20, #0x1
  40d9a8:	ldr	w1, [x1, #12]
  40d9ac:	bl	401520 <printf@plt>
  40d9b0:	ldr	w0, [x19, #32]
  40d9b4:	cmp	w0, w20
  40d9b8:	b.gt	40d998 <printf@plt+0xc478>
  40d9bc:	mov	w0, #0xa                   	// #10
  40d9c0:	bl	401350 <putchar@plt>
  40d9c4:	ldr	w3, [x19, #40]
  40d9c8:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  40d9cc:	ldr	w1, [x19, #12]
  40d9d0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d9d4:	ldr	w2, [x2, #1060]
  40d9d8:	add	x0, x0, #0xe58
  40d9dc:	add	w2, w3, w2
  40d9e0:	bl	401520 <printf@plt>
  40d9e4:	ldr	w0, [x19, #32]
  40d9e8:	cmp	w0, #0x1
  40d9ec:	b.le	40da50 <printf@plt+0xc530>
  40d9f0:	adrp	x22, 419000 <_ZdlPvm@@Base+0x7bf8>
  40d9f4:	add	x22, x22, #0xe68
  40d9f8:	str	x23, [sp, #48]
  40d9fc:	adrp	x23, 432000 <_Znam@GLIBCXX_3.4>
  40da00:	add	x23, x23, #0x450
  40da04:	mov	x20, #0x0                   	// #0
  40da08:	mov	w21, #0x1                   	// #1
  40da0c:	nop
  40da10:	ldr	x1, [x19, #24]
  40da14:	mov	x2, x20
  40da18:	add	x20, x20, #0x8
  40da1c:	ldr	w3, [x23]
  40da20:	mov	x0, x22
  40da24:	add	w21, w21, #0x1
  40da28:	ldr	x4, [x1, x2]
  40da2c:	add	w3, w3, w3, lsl #2
  40da30:	ldr	x2, [x1, x20]
  40da34:	ldr	w1, [x4, #12]
  40da38:	ldr	w2, [x2, #12]
  40da3c:	bl	401520 <printf@plt>
  40da40:	ldr	w0, [x19, #32]
  40da44:	cmp	w0, w21
  40da48:	b.gt	40da10 <printf@plt+0xc4f0>
  40da4c:	ldr	x23, [sp, #48]
  40da50:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40da54:	add	x0, x0, #0xe88
  40da58:	bl	401280 <puts@plt>
  40da5c:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40da60:	ldr	w2, [x19, #12]
  40da64:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40da68:	ldr	w3, [x19, #32]
  40da6c:	ldr	w5, [x0, #1120]
  40da70:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40da74:	ldr	w4, [x1, #1056]
  40da78:	sub	w3, w3, #0x1
  40da7c:	mov	w1, w2
  40da80:	add	x0, x0, #0xea0
  40da84:	sub	w4, w5, w4
  40da88:	bl	401520 <printf@plt>
  40da8c:	ldr	x1, [x19, #24]
  40da90:	adrp	x0, 416000 <_ZdlPvm@@Base+0x4bf8>
  40da94:	ldr	w2, [x19, #12]
  40da98:	add	x0, x0, #0x58
  40da9c:	ldr	x3, [x1]
  40daa0:	mov	w1, w2
  40daa4:	ldr	w3, [x3, #12]
  40daa8:	bl	401520 <printf@plt>
  40daac:	ldr	w3, [x19, #32]
  40dab0:	mov	x0, #0xfffffffffffffff8    	// #-8
  40dab4:	ldr	x4, [x19, #24]
  40dab8:	add	x0, x0, w3, sxtw #3
  40dabc:	ldr	w5, [x19, #12]
  40dac0:	sub	w3, w3, #0x1
  40dac4:	mov	w2, w5
  40dac8:	mov	w1, w5
  40dacc:	ldr	x4, [x4, x0]
  40dad0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40dad4:	add	x0, x0, #0xec0
  40dad8:	ldr	w4, [x4, #12]
  40dadc:	bl	401520 <printf@plt>
  40dae0:	mov	w0, #0x0                   	// #0
  40dae4:	ldp	x19, x20, [sp, #16]
  40dae8:	ldp	x21, x22, [sp, #32]
  40daec:	ldp	x29, x30, [sp], #64
  40daf0:	ret
  40daf4:	nop
  40daf8:	stp	x29, x30, [sp, #-96]!
  40dafc:	mov	x29, sp
  40db00:	ldr	w4, [x0, #16]
  40db04:	stp	x19, x20, [sp, #16]
  40db08:	mov	x19, x0
  40db0c:	cmp	w4, #0x0
  40db10:	stp	x21, x22, [sp, #32]
  40db14:	stp	x23, x24, [sp, #48]
  40db18:	stp	x25, x26, [sp, #64]
  40db1c:	str	x27, [sp, #80]
  40db20:	b.le	40dea4 <printf@plt+0xc984>
  40db24:	ldr	x0, [x0, #24]
  40db28:	mov	w25, w1
  40db2c:	mov	x24, #0x0                   	// #0
  40db30:	mov	w21, #0x0                   	// #0
  40db34:	mov	w22, #0x0                   	// #0
  40db38:	ldr	x2, [x0, x24, lsl #3]
  40db3c:	lsl	x23, x24, #3
  40db40:	ldr	w3, [x2, #16]
  40db44:	cmp	w3, #0x0
  40db48:	b.le	40db84 <printf@plt+0xc664>
  40db4c:	mov	x20, #0x0                   	// #0
  40db50:	ldr	x0, [x2, #8]
  40db54:	mov	w1, w25
  40db58:	ldr	x0, [x0, x20, lsl #3]
  40db5c:	add	x20, x20, #0x1
  40db60:	ldr	x2, [x0]
  40db64:	ldr	x2, [x2, #24]
  40db68:	blr	x2
  40db6c:	ldr	x0, [x19, #24]
  40db70:	ldr	x2, [x0, x23]
  40db74:	ldr	w3, [x2, #16]
  40db78:	cmp	w3, w20
  40db7c:	b.gt	40db50 <printf@plt+0xc630>
  40db80:	ldr	w4, [x19, #16]
  40db84:	ldr	w2, [x2, #24]
  40db88:	cmp	w22, w3
  40db8c:	csel	w22, w22, w3, ge  // ge = tcont
  40db90:	add	x24, x24, #0x1
  40db94:	cmp	w21, w2
  40db98:	mov	w1, w4
  40db9c:	csel	w21, w21, w2, ge  // ge = tcont
  40dba0:	cmp	w4, w24
  40dba4:	b.gt	40db38 <printf@plt+0xc618>
  40dba8:	cmp	w4, #0x0
  40dbac:	sub	w24, w22, #0x1
  40dbb0:	b.le	40dc3c <printf@plt+0xc71c>
  40dbb4:	adrp	x27, 419000 <_ZdlPvm@@Base+0x7bf8>
  40dbb8:	adrp	x25, 415000 <_ZdlPvm@@Base+0x3bf8>
  40dbbc:	add	x27, x27, #0xef0
  40dbc0:	add	x25, x25, #0xc50
  40dbc4:	mov	x26, #0x0                   	// #0
  40dbc8:	ldr	w1, [x19, #12]
  40dbcc:	mov	w2, w26
  40dbd0:	mov	x0, x27
  40dbd4:	lsl	x23, x26, #3
  40dbd8:	mov	x20, #0x0                   	// #0
  40dbdc:	bl	401520 <printf@plt>
  40dbe0:	ldr	x0, [x19, #24]
  40dbe4:	ldr	x0, [x0, x26, lsl #3]
  40dbe8:	ldr	w1, [x0, #16]
  40dbec:	cmp	w1, #0x0
  40dbf0:	b.le	40dc24 <printf@plt+0xc704>
  40dbf4:	nop
  40dbf8:	ldr	x1, [x0, #8]
  40dbfc:	mov	x0, x25
  40dc00:	ldr	x1, [x1, x20, lsl #3]
  40dc04:	add	x20, x20, #0x1
  40dc08:	ldr	w1, [x1, #12]
  40dc0c:	bl	401520 <printf@plt>
  40dc10:	ldr	x0, [x19, #24]
  40dc14:	ldr	x0, [x0, x23]
  40dc18:	ldr	w1, [x0, #16]
  40dc1c:	cmp	w1, w20
  40dc20:	b.gt	40dbf8 <printf@plt+0xc6d8>
  40dc24:	mov	w0, #0xa                   	// #10
  40dc28:	bl	401350 <putchar@plt>
  40dc2c:	ldr	w1, [x19, #16]
  40dc30:	add	x26, x26, #0x1
  40dc34:	cmp	w1, w26
  40dc38:	b.gt	40dbc8 <printf@plt+0xc6a8>
  40dc3c:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40dc40:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  40dc44:	sub	w3, w1, #0x1
  40dc48:	ldr	w1, [x19, #12]
  40dc4c:	ldr	w4, [x0, #1048]
  40dc50:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40dc54:	ldr	w2, [x2, #1052]
  40dc58:	add	x0, x0, #0xe30
  40dc5c:	adrp	x23, 419000 <_ZdlPvm@@Base+0x7bf8>
  40dc60:	mov	w20, #0x0                   	// #0
  40dc64:	lsl	w4, w4, #1
  40dc68:	add	x23, x23, #0xf00
  40dc6c:	madd	w2, w3, w2, w4
  40dc70:	bl	401520 <printf@plt>
  40dc74:	ldr	w0, [x19, #16]
  40dc78:	cmp	w0, #0x0
  40dc7c:	b.le	40dca0 <printf@plt+0xc780>
  40dc80:	ldr	w1, [x19, #12]
  40dc84:	mov	w2, w20
  40dc88:	mov	x0, x23
  40dc8c:	add	w20, w20, #0x1
  40dc90:	bl	401520 <printf@plt>
  40dc94:	ldr	w0, [x19, #16]
  40dc98:	cmp	w0, w20
  40dc9c:	b.gt	40dc80 <printf@plt+0xc760>
  40dca0:	mov	w0, #0xa                   	// #10
  40dca4:	bl	401350 <putchar@plt>
  40dca8:	ldr	w1, [x19, #12]
  40dcac:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  40dcb0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40dcb4:	add	x0, x0, #0xe58
  40dcb8:	ldr	w2, [x2, #1060]
  40dcbc:	add	w2, w21, w2
  40dcc0:	bl	401520 <printf@plt>
  40dcc4:	ldr	w4, [x19, #16]
  40dcc8:	cmp	w4, #0x0
  40dccc:	b.le	40dd5c <printf@plt+0xc83c>
  40dcd0:	ldr	x0, [x19, #24]
  40dcd4:	adrp	x27, 432000 <_Znam@GLIBCXX_3.4>
  40dcd8:	adrp	x25, 419000 <_ZdlPvm@@Base+0x7bf8>
  40dcdc:	add	x27, x27, #0x450
  40dce0:	add	x25, x25, #0xe68
  40dce4:	mov	x26, #0x0                   	// #0
  40dce8:	ldr	x1, [x0, x26, lsl #3]
  40dcec:	mov	w21, #0x1                   	// #1
  40dcf0:	lsl	x23, x26, #3
  40dcf4:	mov	x20, #0x0                   	// #0
  40dcf8:	ldr	w2, [x1, #16]
  40dcfc:	cmp	w2, w21
  40dd00:	b.le	40dd50 <printf@plt+0xc830>
  40dd04:	nop
  40dd08:	ldr	x1, [x1, #8]
  40dd0c:	mov	x2, x20
  40dd10:	add	x20, x20, #0x8
  40dd14:	ldr	w3, [x27]
  40dd18:	mov	x0, x25
  40dd1c:	add	w21, w21, #0x1
  40dd20:	ldr	x4, [x1, x2]
  40dd24:	add	w3, w3, w3, lsl #2
  40dd28:	ldr	x2, [x1, x20]
  40dd2c:	ldr	w1, [x4, #12]
  40dd30:	ldr	w2, [x2, #12]
  40dd34:	bl	401520 <printf@plt>
  40dd38:	ldr	x0, [x19, #24]
  40dd3c:	ldr	x1, [x0, x23]
  40dd40:	ldr	w2, [x1, #16]
  40dd44:	cmp	w2, w21
  40dd48:	b.gt	40dd08 <printf@plt+0xc7e8>
  40dd4c:	ldr	w4, [x19, #16]
  40dd50:	add	x26, x26, #0x1
  40dd54:	cmp	w4, w26
  40dd58:	b.gt	40dce8 <printf@plt+0xc7c8>
  40dd5c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40dd60:	add	x0, x0, #0xe88
  40dd64:	bl	401280 <puts@plt>
  40dd68:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40dd6c:	ldr	w2, [x19, #12]
  40dd70:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40dd74:	mov	w3, w24
  40dd78:	ldr	w5, [x1, #1120]
  40dd7c:	mov	w1, w2
  40dd80:	ldr	w4, [x0, #1056]
  40dd84:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40dd88:	add	x0, x0, #0xea0
  40dd8c:	sub	w4, w5, w4
  40dd90:	bl	401520 <printf@plt>
  40dd94:	ldr	w2, [x19, #12]
  40dd98:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40dd9c:	add	x0, x0, #0xf10
  40dda0:	mov	w1, w2
  40dda4:	bl	401520 <printf@plt>
  40dda8:	ldr	w0, [x19, #16]
  40ddac:	cmp	w0, #0x0
  40ddb0:	b.le	40ddec <printf@plt+0xc8cc>
  40ddb4:	adrp	x21, 415000 <_ZdlPvm@@Base+0x3bf8>
  40ddb8:	add	x21, x21, #0xe60
  40ddbc:	mov	x20, #0x0                   	// #0
  40ddc0:	ldr	x1, [x19, #24]
  40ddc4:	mov	x0, x21
  40ddc8:	ldr	x1, [x1, x20, lsl #3]
  40ddcc:	add	x20, x20, #0x1
  40ddd0:	ldr	x1, [x1, #8]
  40ddd4:	ldr	x1, [x1]
  40ddd8:	ldr	w1, [x1, #12]
  40dddc:	bl	401520 <printf@plt>
  40dde0:	ldr	w0, [x19, #16]
  40dde4:	cmp	w0, w20
  40dde8:	b.gt	40ddc0 <printf@plt+0xc8a0>
  40ddec:	adrp	x21, 419000 <_ZdlPvm@@Base+0x7bf8>
  40ddf0:	add	x21, x21, #0xf28
  40ddf4:	mov	x0, x21
  40ddf8:	bl	401280 <puts@plt>
  40ddfc:	ldr	w4, [x19, #12]
  40de00:	mov	w3, w24
  40de04:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40de08:	add	x0, x0, #0xf30
  40de0c:	mov	w2, w4
  40de10:	mov	w1, w4
  40de14:	bl	401520 <printf@plt>
  40de18:	ldr	w4, [x19, #16]
  40de1c:	cmp	w4, #0x0
  40de20:	b.le	40de7c <printf@plt+0xc95c>
  40de24:	mov	x24, #0xfffffffffffffff8    	// #-8
  40de28:	adrp	x23, 415000 <_ZdlPvm@@Base+0x3bf8>
  40de2c:	add	x24, x24, w22, sxtw #3
  40de30:	add	x23, x23, #0xe70
  40de34:	mov	x20, #0x0                   	// #0
  40de38:	b	40de44 <printf@plt+0xc924>
  40de3c:	cmp	w4, w20
  40de40:	b.le	40de7c <printf@plt+0xc95c>
  40de44:	ldr	x0, [x19, #24]
  40de48:	ldr	x0, [x0, x20, lsl #3]
  40de4c:	add	x20, x20, #0x1
  40de50:	ldr	w1, [x0, #16]
  40de54:	cmp	w1, w22
  40de58:	b.ne	40de3c <printf@plt+0xc91c>  // b.any
  40de5c:	ldr	x1, [x0, #8]
  40de60:	mov	x0, x23
  40de64:	ldr	x1, [x1, x24]
  40de68:	ldr	w1, [x1, #12]
  40de6c:	bl	401520 <printf@plt>
  40de70:	ldr	w4, [x19, #16]
  40de74:	cmp	w4, w20
  40de78:	b.gt	40de44 <printf@plt+0xc924>
  40de7c:	mov	x0, x21
  40de80:	bl	401280 <puts@plt>
  40de84:	mov	w0, #0x0                   	// #0
  40de88:	ldp	x19, x20, [sp, #16]
  40de8c:	ldp	x21, x22, [sp, #32]
  40de90:	ldp	x23, x24, [sp, #48]
  40de94:	ldp	x25, x26, [sp, #64]
  40de98:	ldr	x27, [sp, #80]
  40de9c:	ldp	x29, x30, [sp], #96
  40dea0:	ret
  40dea4:	mov	w1, w4
  40dea8:	mov	w24, #0xffffffff            	// #-1
  40deac:	mov	w21, #0x0                   	// #0
  40deb0:	mov	w22, #0x0                   	// #0
  40deb4:	b	40dc3c <printf@plt+0xc71c>
  40deb8:	stp	x29, x30, [sp, #-144]!
  40debc:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40dec0:	mov	x29, sp
  40dec4:	stp	x19, x20, [sp, #16]
  40dec8:	mov	x19, x0
  40decc:	ldr	w0, [x1, #3448]
  40ded0:	cbz	w0, 40dee8 <printf@plt+0xc9c8>
  40ded4:	cmp	w0, #0x1
  40ded8:	b.eq	40e180 <printf@plt+0xcc60>  // b.none
  40dedc:	ldp	x19, x20, [sp, #16]
  40dee0:	ldp	x29, x30, [sp], #144
  40dee4:	ret
  40dee8:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40deec:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2bf8>
  40def0:	add	x0, x0, #0xeb8
  40def4:	str	x0, [sp, #136]
  40def8:	ldr	w1, [x1, #1048]
  40defc:	bl	401520 <printf@plt>
  40df00:	ldr	w0, [x19, #16]
  40df04:	cmp	w0, #0x0
  40df08:	b.le	40e168 <printf@plt+0xcc48>
  40df0c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3bf8>
  40df10:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40df14:	add	x1, x1, #0xa60
  40df18:	add	x0, x0, #0x5b8
  40df1c:	stp	x23, x24, [sp, #48]
  40df20:	adrp	x24, 418000 <_ZdlPvm@@Base+0x6bf8>
  40df24:	add	x24, x24, #0x4e0
  40df28:	stp	x27, x28, [sp, #80]
  40df2c:	adrp	x28, 419000 <_ZdlPvm@@Base+0x7bf8>
  40df30:	add	x28, x28, #0xfa8
  40df34:	stp	x21, x22, [sp, #32]
  40df38:	stp	x25, x26, [sp, #64]
  40df3c:	mov	x25, #0x0                   	// #0
  40df40:	stp	x1, x0, [sp, #112]
  40df44:	adrp	x1, 419000 <_ZdlPvm@@Base+0x7bf8>
  40df48:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40df4c:	add	x1, x1, #0xf58
  40df50:	add	x0, x0, #0xf70
  40df54:	str	x0, [sp, #104]
  40df58:	str	x1, [sp, #128]
  40df5c:	nop
  40df60:	ldr	w1, [x19, #12]
  40df64:	adrp	x2, 419000 <_ZdlPvm@@Base+0x7bf8>
  40df68:	ldr	x0, [sp, #112]
  40df6c:	add	x27, x2, #0xf88
  40df70:	mov	w23, w25
  40df74:	lsl	x21, x25, #3
  40df78:	mov	x20, #0x0                   	// #0
  40df7c:	adrp	x26, 419000 <_ZdlPvm@@Base+0x7bf8>
  40df80:	bl	401520 <printf@plt>
  40df84:	ldr	x1, [x19, #24]
  40df88:	ldr	x0, [x1, x25, lsl #3]
  40df8c:	ldr	w2, [x0, #16]
  40df90:	cmp	w2, #0x0
  40df94:	b.gt	40e050 <printf@plt+0xcb30>
  40df98:	b	40e0f0 <printf@plt+0xcbd0>
  40df9c:	cbz	w2, 40dfb0 <printf@plt+0xca90>
  40dfa0:	add	x1, x26, #0xfc8
  40dfa4:	mov	w0, #0xd0                  	// #208
  40dfa8:	bl	40fa08 <printf@plt+0xe4e8>
  40dfac:	ldr	x1, [x19, #24]
  40dfb0:	ldr	x0, [x1, x21]
  40dfb4:	ldr	x0, [x0, #8]
  40dfb8:	ldr	x0, [x0, x22]
  40dfbc:	ldr	x1, [x0]
  40dfc0:	ldr	x1, [x1, #48]
  40dfc4:	blr	x1
  40dfc8:	ldr	x1, [x19, #24]
  40dfcc:	mov	x0, x24
  40dfd0:	ldr	x1, [x1, x21]
  40dfd4:	ldr	x1, [x1, #8]
  40dfd8:	ldr	x1, [x1, x22]
  40dfdc:	ldr	w1, [x1, #12]
  40dfe0:	bl	401520 <printf@plt>
  40dfe4:	ldr	x1, [x19, #24]
  40dfe8:	ldr	x0, [x1, x21]
  40dfec:	ldr	w2, [x0, #20]
  40dff0:	cmp	w2, #0x1
  40dff4:	b.eq	40e08c <printf@plt+0xcb6c>  // b.none
  40dff8:	cmp	w2, #0x2
  40dffc:	b.eq	40e0b8 <printf@plt+0xcb98>  // b.none
  40e000:	cbz	w2, 40e018 <printf@plt+0xcaf8>
  40e004:	add	x1, x26, #0xfc8
  40e008:	mov	w0, #0xe0                  	// #224
  40e00c:	bl	40fa08 <printf@plt+0xe4e8>
  40e010:	ldr	x1, [x19, #24]
  40e014:	ldr	x0, [x1, x21]
  40e018:	ldr	w2, [x0, #16]
  40e01c:	sub	w3, w2, #0x1
  40e020:	cmp	w3, w20
  40e024:	b.eq	40e044 <printf@plt+0xcb24>  // b.none
  40e028:	ldr	w1, [x19, #12]
  40e02c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e030:	add	x0, x0, #0x28
  40e034:	bl	401520 <printf@plt>
  40e038:	ldr	x1, [x19, #24]
  40e03c:	ldr	x0, [x1, x21]
  40e040:	ldr	w2, [x0, #16]
  40e044:	add	x20, x20, #0x1
  40e048:	cmp	w2, w20
  40e04c:	b.le	40e0f0 <printf@plt+0xcbd0>
  40e050:	ldr	w2, [x0, #20]
  40e054:	lsl	x22, x20, #3
  40e058:	cmp	w2, #0x1
  40e05c:	b.eq	40e0cc <printf@plt+0xcbac>  // b.none
  40e060:	cmp	w2, #0x2
  40e064:	b.ne	40df9c <printf@plt+0xca7c>  // b.any
  40e068:	ldr	x3, [x0, #8]
  40e06c:	mov	w2, w23
  40e070:	ldr	w1, [x19, #12]
  40e074:	mov	x0, x27
  40e078:	ldr	x3, [x3, x22]
  40e07c:	ldr	w3, [x3, #12]
  40e080:	bl	401520 <printf@plt>
  40e084:	ldr	x1, [x19, #24]
  40e088:	b	40dfb0 <printf@plt+0xca90>
  40e08c:	ldr	w2, [x19, #12]
  40e090:	ldr	x1, [x0, #8]
  40e094:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e098:	add	x0, x0, #0x8
  40e09c:	ldr	x1, [x1, x22]
  40e0a0:	mov	w3, w23
  40e0a4:	ldr	w1, [x1, #12]
  40e0a8:	bl	401520 <printf@plt>
  40e0ac:	ldr	x1, [x19, #24]
  40e0b0:	ldr	x0, [x1, x21]
  40e0b4:	b	40e018 <printf@plt+0xcaf8>
  40e0b8:	ldr	w2, [x19, #12]
  40e0bc:	ldr	x1, [x0, #8]
  40e0c0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40e0c4:	add	x0, x0, #0xfe8
  40e0c8:	b	40e09c <printf@plt+0xcb7c>
  40e0cc:	ldr	x3, [x0, #8]
  40e0d0:	mov	w2, w23
  40e0d4:	ldr	w1, [x19, #12]
  40e0d8:	mov	x0, x28
  40e0dc:	ldr	x3, [x3, x20, lsl #3]
  40e0e0:	ldr	w3, [x3, #12]
  40e0e4:	bl	401520 <printf@plt>
  40e0e8:	ldr	x1, [x19, #24]
  40e0ec:	b	40dfb0 <printf@plt+0xca90>
  40e0f0:	ldr	w1, [x19, #12]
  40e0f4:	ldr	x0, [sp, #120]
  40e0f8:	bl	401520 <printf@plt>
  40e0fc:	ldr	x1, [x19, #24]
  40e100:	ldr	w2, [x19, #12]
  40e104:	ldr	x0, [sp, #128]
  40e108:	ldr	x1, [x1, x21]
  40e10c:	ldr	w1, [x1, #16]
  40e110:	sub	w1, w1, #0x1
  40e114:	bl	401520 <printf@plt>
  40e118:	ldr	w1, [x19, #12]
  40e11c:	mov	w2, w23
  40e120:	ldr	x0, [sp, #104]
  40e124:	bl	401520 <printf@plt>
  40e128:	ldr	w0, [x19, #16]
  40e12c:	sub	w1, w0, #0x1
  40e130:	cmp	w1, w25
  40e134:	b.eq	40e14c <printf@plt+0xcc2c>  // b.none
  40e138:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40e13c:	ldr	x0, [sp, #136]
  40e140:	ldr	w1, [x1, #1052]
  40e144:	bl	401520 <printf@plt>
  40e148:	ldr	w0, [x19, #16]
  40e14c:	add	x25, x25, #0x1
  40e150:	cmp	w0, w25
  40e154:	b.gt	40df60 <printf@plt+0xca40>
  40e158:	ldp	x21, x22, [sp, #32]
  40e15c:	ldp	x23, x24, [sp, #48]
  40e160:	ldp	x25, x26, [sp, #64]
  40e164:	ldp	x27, x28, [sp, #80]
  40e168:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40e16c:	ldp	x19, x20, [sp, #16]
  40e170:	ldr	w1, [x0, #1048]
  40e174:	ldr	x0, [sp, #136]
  40e178:	ldp	x29, x30, [sp], #144
  40e17c:	b	401520 <printf@plt>
  40e180:	ldr	x1, [x19, #24]
  40e184:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e188:	add	x0, x0, #0x38
  40e18c:	ldr	x1, [x1]
  40e190:	ldr	w20, [x1, #16]
  40e194:	bl	401520 <printf@plt>
  40e198:	cmp	w20, #0x0
  40e19c:	b.le	40e2a8 <printf@plt+0xcd88>
  40e1a0:	sub	w0, w20, #0x1
  40e1a4:	stp	x23, x24, [sp, #48]
  40e1a8:	add	x0, x0, #0x1
  40e1ac:	adrp	x24, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e1b0:	add	x24, x24, #0x60
  40e1b4:	lsl	x0, x0, #3
  40e1b8:	stp	x25, x26, [sp, #64]
  40e1bc:	adrp	x26, 419000 <_ZdlPvm@@Base+0x7bf8>
  40e1c0:	add	x26, x26, #0xfc8
  40e1c4:	stp	x27, x28, [sp, #80]
  40e1c8:	adrp	x28, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e1cc:	add	x28, x28, #0x58
  40e1d0:	adrp	x27, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e1d4:	stp	x21, x22, [sp, #32]
  40e1d8:	mov	x22, #0x0                   	// #0
  40e1dc:	str	x0, [sp, #104]
  40e1e0:	add	x0, x27, #0x80
  40e1e4:	str	x0, [sp, #112]
  40e1e8:	mov	x0, x28
  40e1ec:	bl	401520 <printf@plt>
  40e1f0:	ldr	w0, [x19, #16]
  40e1f4:	cmp	w0, #0x0
  40e1f8:	b.le	40e280 <printf@plt+0xcd60>
  40e1fc:	adrp	x23, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e200:	adrp	x25, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e204:	add	x23, x23, #0x78
  40e208:	add	x25, x25, #0x258
  40e20c:	mov	x27, #0x0                   	// #0
  40e210:	b	40e258 <printf@plt+0xcd38>
  40e214:	ldr	x21, [x25, w0, uxtw #3]
  40e218:	mov	x1, x21
  40e21c:	mov	x0, x24
  40e220:	bl	401520 <printf@plt>
  40e224:	ldr	x0, [x19, #24]
  40e228:	add	x27, x27, #0x1
  40e22c:	ldr	x0, [x0, x20]
  40e230:	ldr	x0, [x0, #8]
  40e234:	ldr	x0, [x0, x22]
  40e238:	ldr	x1, [x0]
  40e23c:	ldr	x1, [x1, #48]
  40e240:	blr	x1
  40e244:	mov	x0, x23
  40e248:	bl	401520 <printf@plt>
  40e24c:	ldr	w0, [x19, #16]
  40e250:	cmp	w0, w27
  40e254:	b.le	40e280 <printf@plt+0xcd60>
  40e258:	ldr	x0, [x19, #24]
  40e25c:	lsl	x20, x27, #3
  40e260:	ldr	x0, [x0, x27, lsl #3]
  40e264:	ldr	w0, [x0, #20]
  40e268:	cmp	w0, #0x2
  40e26c:	b.ls	40e214 <printf@plt+0xccf4>  // b.plast
  40e270:	mov	x1, x26
  40e274:	mov	w0, #0xff                  	// #255
  40e278:	bl	40fa08 <printf@plt+0xe4e8>
  40e27c:	b	40e218 <printf@plt+0xccf8>
  40e280:	ldr	x0, [sp, #112]
  40e284:	add	x22, x22, #0x8
  40e288:	bl	401520 <printf@plt>
  40e28c:	ldr	x0, [sp, #104]
  40e290:	cmp	x0, x22
  40e294:	b.ne	40e1e8 <printf@plt+0xccc8>  // b.any
  40e298:	ldp	x21, x22, [sp, #32]
  40e29c:	ldp	x23, x24, [sp, #48]
  40e2a0:	ldp	x25, x26, [sp, #64]
  40e2a4:	ldp	x27, x28, [sp, #80]
  40e2a8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e2ac:	ldp	x19, x20, [sp, #16]
  40e2b0:	add	x0, x0, #0x48
  40e2b4:	ldp	x29, x30, [sp], #144
  40e2b8:	b	401520 <printf@plt>
  40e2bc:	nop
  40e2c0:	add	x0, x0, #0x10
  40e2c4:	b	406780 <printf@plt+0x5260>
  40e2c8:	stp	x29, x30, [sp, #-48]!
  40e2cc:	mov	x29, sp
  40e2d0:	stp	x19, x20, [sp, #16]
  40e2d4:	mov	x20, x0
  40e2d8:	ldr	w0, [x0, #16]
  40e2dc:	cmp	w0, #0x0
  40e2e0:	b.le	40e314 <printf@plt+0xcdf4>
  40e2e4:	str	x21, [sp, #32]
  40e2e8:	mov	w21, w1
  40e2ec:	mov	x19, #0x0                   	// #0
  40e2f0:	ldr	x0, [x20, #24]
  40e2f4:	mov	w1, w21
  40e2f8:	ldr	x0, [x0, x19, lsl #3]
  40e2fc:	add	x19, x19, #0x1
  40e300:	bl	406780 <printf@plt+0x5260>
  40e304:	ldr	w0, [x20, #16]
  40e308:	cmp	w0, w19
  40e30c:	b.gt	40e2f0 <printf@plt+0xcdd0>
  40e310:	ldr	x21, [sp, #32]
  40e314:	ldp	x19, x20, [sp, #16]
  40e318:	ldp	x29, x30, [sp], #48
  40e31c:	ret
  40e320:	stp	x29, x30, [sp, #-48]!
  40e324:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e328:	add	x1, x1, #0x1e0
  40e32c:	mov	x29, sp
  40e330:	ldr	w2, [x0, #16]
  40e334:	str	x21, [sp, #32]
  40e338:	mov	x21, x0
  40e33c:	str	x1, [x0]
  40e340:	cmp	w2, #0x0
  40e344:	ldr	x1, [x0, #24]
  40e348:	b.le	40e38c <printf@plt+0xce6c>
  40e34c:	stp	x19, x20, [sp, #16]
  40e350:	mov	x19, #0x0                   	// #0
  40e354:	nop
  40e358:	ldr	x20, [x1, x19, lsl #3]
  40e35c:	add	x19, x19, #0x1
  40e360:	mov	x0, x20
  40e364:	cbz	x20, 40e380 <printf@plt+0xce60>
  40e368:	bl	4066f8 <printf@plt+0x51d8>
  40e36c:	mov	x1, #0x20                  	// #32
  40e370:	mov	x0, x20
  40e374:	bl	411408 <_ZdlPvm@@Base>
  40e378:	ldr	w2, [x21, #16]
  40e37c:	ldr	x1, [x21, #24]
  40e380:	cmp	w2, w19
  40e384:	b.gt	40e358 <printf@plt+0xce38>
  40e388:	ldp	x19, x20, [sp, #16]
  40e38c:	cbz	x1, 40e398 <printf@plt+0xce78>
  40e390:	mov	x0, x1
  40e394:	bl	4013f0 <_ZdaPv@plt>
  40e398:	mov	x0, x21
  40e39c:	ldr	x21, [sp, #32]
  40e3a0:	ldp	x29, x30, [sp], #48
  40e3a4:	b	406258 <printf@plt+0x4d38>
  40e3a8:	stp	x29, x30, [sp, #-32]!
  40e3ac:	mov	x29, sp
  40e3b0:	str	x19, [sp, #16]
  40e3b4:	mov	x19, x0
  40e3b8:	bl	40e320 <printf@plt+0xce00>
  40e3bc:	mov	x0, x19
  40e3c0:	mov	x1, #0x20                  	// #32
  40e3c4:	ldr	x19, [sp, #16]
  40e3c8:	ldp	x29, x30, [sp], #32
  40e3cc:	b	411408 <_ZdlPvm@@Base>
  40e3d0:	stp	x29, x30, [sp, #-80]!
  40e3d4:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e3d8:	mov	x29, sp
  40e3dc:	stp	x19, x20, [sp, #16]
  40e3e0:	mov	x19, x0
  40e3e4:	ldr	w0, [x1, #3448]
  40e3e8:	cbz	w0, 40e49c <printf@plt+0xcf7c>
  40e3ec:	cmp	w0, #0x1
  40e3f0:	b.eq	40e400 <printf@plt+0xcee0>  // b.none
  40e3f4:	ldp	x19, x20, [sp, #16]
  40e3f8:	ldp	x29, x30, [sp], #80
  40e3fc:	ret
  40e400:	ldr	w1, [x19, #36]
  40e404:	cmp	w1, #0x2
  40e408:	b.hi	40e648 <printf@plt+0xd128>  // b.pmore
  40e40c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e410:	add	x0, x0, #0x258
  40e414:	ldr	x20, [x0, w1, uxtw #3]
  40e418:	mov	x1, x20
  40e41c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e420:	add	x0, x0, #0x88
  40e424:	bl	401520 <printf@plt>
  40e428:	ldr	w0, [x19, #32]
  40e42c:	cmp	w0, #0x0
  40e430:	b.le	40e488 <printf@plt+0xcf68>
  40e434:	stp	x21, x22, [sp, #32]
  40e438:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e43c:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e440:	add	x22, x22, #0xa8
  40e444:	add	x21, x21, #0xb8
  40e448:	mov	x20, #0x0                   	// #0
  40e44c:	nop
  40e450:	mov	x0, x22
  40e454:	bl	401520 <printf@plt>
  40e458:	ldr	x0, [x19, #24]
  40e45c:	ldr	x0, [x0, x20, lsl #3]
  40e460:	add	x20, x20, #0x1
  40e464:	ldr	x1, [x0]
  40e468:	ldr	x1, [x1, #48]
  40e46c:	blr	x1
  40e470:	mov	x0, x21
  40e474:	bl	401520 <printf@plt>
  40e478:	ldr	w0, [x19, #32]
  40e47c:	cmp	w0, w20
  40e480:	b.gt	40e450 <printf@plt+0xcf30>
  40e484:	ldp	x21, x22, [sp, #32]
  40e488:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e48c:	ldp	x19, x20, [sp, #16]
  40e490:	add	x0, x0, #0x48
  40e494:	ldp	x29, x30, [sp], #80
  40e498:	b	401520 <printf@plt>
  40e49c:	ldr	w1, [x19, #12]
  40e4a0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40e4a4:	add	x0, x0, #0xa60
  40e4a8:	stp	x21, x22, [sp, #32]
  40e4ac:	mov	x20, #0x0                   	// #0
  40e4b0:	adrp	x22, 418000 <_ZdlPvm@@Base+0x6bf8>
  40e4b4:	add	x22, x22, #0x4e0
  40e4b8:	bl	401520 <printf@plt>
  40e4bc:	ldr	w0, [x19, #32]
  40e4c0:	cmp	w0, #0x0
  40e4c4:	b.le	40e604 <printf@plt+0xd0e4>
  40e4c8:	stp	x23, x24, [sp, #48]
  40e4cc:	adrp	x24, 417000 <_ZdlPvm@@Base+0x5bf8>
  40e4d0:	adrp	x23, 416000 <_ZdlPvm@@Base+0x4bf8>
  40e4d4:	add	x24, x24, #0xa70
  40e4d8:	add	x23, x23, #0x100
  40e4dc:	str	x25, [sp, #64]
  40e4e0:	adrp	x25, 419000 <_ZdlPvm@@Base+0x7bf8>
  40e4e4:	b	40e574 <printf@plt+0xd054>
  40e4e8:	cbz	w0, 40e4f8 <printf@plt+0xcfd8>
  40e4ec:	add	x1, x25, #0xfc8
  40e4f0:	mov	w0, #0x4a                  	// #74
  40e4f4:	bl	40fa08 <printf@plt+0xe4e8>
  40e4f8:	ldr	x0, [x19, #24]
  40e4fc:	ldr	x0, [x0, x21]
  40e500:	ldr	x1, [x0]
  40e504:	ldr	x1, [x1, #48]
  40e508:	blr	x1
  40e50c:	ldr	x1, [x19, #24]
  40e510:	mov	x0, x22
  40e514:	ldr	x1, [x1, x21]
  40e518:	ldr	w1, [x1, #12]
  40e51c:	bl	401520 <printf@plt>
  40e520:	ldr	w0, [x19, #36]
  40e524:	cmp	w0, #0x1
  40e528:	b.eq	40e5c4 <printf@plt+0xd0a4>  // b.none
  40e52c:	cmp	w0, #0x2
  40e530:	b.eq	40e5a8 <printf@plt+0xd088>  // b.none
  40e534:	cbz	w0, 40e544 <printf@plt+0xd024>
  40e538:	add	x1, x25, #0xfc8
  40e53c:	mov	w0, #0x5a                  	// #90
  40e540:	bl	40fa08 <printf@plt+0xe4e8>
  40e544:	ldr	w0, [x19, #32]
  40e548:	sub	w1, w0, #0x1
  40e54c:	cmp	w1, w20
  40e550:	b.eq	40e568 <printf@plt+0xd048>  // b.none
  40e554:	ldr	w1, [x19, #12]
  40e558:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e55c:	add	x0, x0, #0x28
  40e560:	bl	401520 <printf@plt>
  40e564:	ldr	w0, [x19, #32]
  40e568:	add	x20, x20, #0x1
  40e56c:	cmp	w0, w20
  40e570:	b.le	40e5fc <printf@plt+0xd0dc>
  40e574:	ldr	w0, [x19, #36]
  40e578:	lsl	x21, x20, #3
  40e57c:	cmp	w0, #0x1
  40e580:	b.eq	40e5e0 <printf@plt+0xd0c0>  // b.none
  40e584:	cmp	w0, #0x2
  40e588:	b.ne	40e4e8 <printf@plt+0xcfc8>  // b.any
  40e58c:	ldr	x2, [x19, #24]
  40e590:	mov	x0, x23
  40e594:	ldr	w1, [x19, #12]
  40e598:	ldr	x2, [x2, x21]
  40e59c:	ldr	w2, [x2, #12]
  40e5a0:	bl	401520 <printf@plt>
  40e5a4:	b	40e4f8 <printf@plt+0xcfd8>
  40e5a8:	ldr	x1, [x19, #24]
  40e5ac:	mov	x0, x23
  40e5b0:	ldr	w2, [x19, #12]
  40e5b4:	ldr	x1, [x1, x21]
  40e5b8:	ldr	w1, [x1, #12]
  40e5bc:	bl	401520 <printf@plt>
  40e5c0:	b	40e544 <printf@plt+0xd024>
  40e5c4:	ldr	x1, [x19, #24]
  40e5c8:	mov	x0, x24
  40e5cc:	ldr	w2, [x19, #12]
  40e5d0:	ldr	x1, [x1, x21]
  40e5d4:	ldr	w1, [x1, #12]
  40e5d8:	bl	401520 <printf@plt>
  40e5dc:	b	40e544 <printf@plt+0xd024>
  40e5e0:	ldr	x2, [x19, #24]
  40e5e4:	mov	x0, x24
  40e5e8:	ldr	w1, [x19, #12]
  40e5ec:	ldr	x2, [x2, x20, lsl #3]
  40e5f0:	ldr	w2, [x2, #12]
  40e5f4:	bl	401520 <printf@plt>
  40e5f8:	b	40e4f8 <printf@plt+0xcfd8>
  40e5fc:	ldp	x23, x24, [sp, #48]
  40e600:	ldr	x25, [sp, #64]
  40e604:	adrp	x0, 418000 <_ZdlPvm@@Base+0x6bf8>
  40e608:	ldr	w1, [x19, #12]
  40e60c:	add	x0, x0, #0x5b8
  40e610:	bl	401520 <printf@plt>
  40e614:	ldr	w2, [x19, #12]
  40e618:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40e61c:	ldr	w1, [x19, #32]
  40e620:	add	x0, x0, #0xf58
  40e624:	sub	w1, w1, #0x1
  40e628:	bl	401520 <printf@plt>
  40e62c:	ldr	w1, [x19, #12]
  40e630:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3bf8>
  40e634:	ldp	x19, x20, [sp, #16]
  40e638:	add	x0, x0, #0xb10
  40e63c:	ldp	x21, x22, [sp, #32]
  40e640:	ldp	x29, x30, [sp], #80
  40e644:	b	401520 <printf@plt>
  40e648:	adrp	x1, 419000 <_ZdlPvm@@Base+0x7bf8>
  40e64c:	mov	w0, #0x70                  	// #112
  40e650:	add	x1, x1, #0xfc8
  40e654:	bl	40fa08 <printf@plt+0xe4e8>
  40e658:	b	40e418 <printf@plt+0xcef8>
  40e65c:	nop
  40e660:	stp	x29, x30, [sp, #-32]!
  40e664:	mov	x29, sp
  40e668:	stp	x19, x20, [sp, #16]
  40e66c:	mov	x19, x0
  40e670:	mov	x20, x1
  40e674:	bl	406230 <printf@plt+0x4d10>
  40e678:	mov	x0, x19
  40e67c:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e680:	add	x2, x2, #0x158
  40e684:	mov	x1, x20
  40e688:	str	x2, [x0], #16
  40e68c:	bl	406610 <printf@plt+0x50f0>
  40e690:	mov	x0, #0x2                   	// #2
  40e694:	stur	x0, [x19, #36]
  40e698:	ldp	x19, x20, [sp, #16]
  40e69c:	ldp	x29, x30, [sp], #32
  40e6a0:	ret
  40e6a4:	mov	x1, x0
  40e6a8:	mov	x0, x19
  40e6ac:	mov	x19, x1
  40e6b0:	bl	406258 <printf@plt+0x4d38>
  40e6b4:	mov	x0, x19
  40e6b8:	bl	4014b0 <_Unwind_Resume@plt>
  40e6bc:	nop
  40e6c0:	stp	x29, x30, [sp, #-32]!
  40e6c4:	mov	x29, sp
  40e6c8:	stp	x19, x20, [sp, #16]
  40e6cc:	mov	x19, x0
  40e6d0:	mov	x20, x1
  40e6d4:	bl	406230 <printf@plt+0x4d10>
  40e6d8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e6dc:	add	x1, x1, #0x1e0
  40e6e0:	str	x1, [x19]
  40e6e4:	mov	x0, #0x50                  	// #80
  40e6e8:	bl	401250 <_Znam@plt>
  40e6ec:	mov	x2, x0
  40e6f0:	add	x3, x0, #0x50
  40e6f4:	str	x0, [x19, #24]
  40e6f8:	str	xzr, [x2], #8
  40e6fc:	cmp	x2, x3
  40e700:	b.ne	40e6f8 <printf@plt+0xd1d8>  // b.any
  40e704:	mov	x1, #0x1                   	// #1
  40e708:	str	x20, [x0]
  40e70c:	movk	x1, #0xa, lsl #32
  40e710:	str	x1, [x19, #16]
  40e714:	ldp	x19, x20, [sp, #16]
  40e718:	ldp	x29, x30, [sp], #32
  40e71c:	ret
  40e720:	mov	x1, x0
  40e724:	mov	x0, x19
  40e728:	mov	x19, x1
  40e72c:	bl	406258 <printf@plt+0x4d38>
  40e730:	mov	x0, x19
  40e734:	bl	4014b0 <_Unwind_Resume@plt>
  40e738:	stp	x29, x30, [sp, #-48]!
  40e73c:	mov	x29, sp
  40e740:	stp	x19, x20, [sp, #16]
  40e744:	mov	x19, x0
  40e748:	mov	x20, x1
  40e74c:	ldp	w2, w0, [x0, #16]
  40e750:	str	x21, [sp, #32]
  40e754:	ldr	x21, [x19, #24]
  40e758:	cmp	w2, w0
  40e75c:	b.lt	40e7a4 <printf@plt+0xd284>  // b.tstop
  40e760:	lsl	w0, w0, #1
  40e764:	str	w0, [x19, #20]
  40e768:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40e76c:	cmp	x1, w0, sxtw
  40e770:	sxtw	x0, w0
  40e774:	b.cc	40e7c0 <printf@plt+0xd2a0>  // b.lo, b.ul, b.last
  40e778:	lsl	x0, x0, #3
  40e77c:	bl	401250 <_Znam@plt>
  40e780:	ldrsw	x2, [x19, #16]
  40e784:	mov	x1, x21
  40e788:	str	x0, [x19, #24]
  40e78c:	lsl	x2, x2, #3
  40e790:	bl	401270 <memcpy@plt>
  40e794:	mov	x0, x21
  40e798:	bl	4013f0 <_ZdaPv@plt>
  40e79c:	ldr	w2, [x19, #16]
  40e7a0:	ldr	x21, [x19, #24]
  40e7a4:	add	w0, w2, #0x1
  40e7a8:	str	w0, [x19, #16]
  40e7ac:	str	x20, [x21, w2, sxtw #3]
  40e7b0:	ldp	x19, x20, [sp, #16]
  40e7b4:	ldr	x21, [sp, #32]
  40e7b8:	ldp	x29, x30, [sp], #48
  40e7bc:	ret
  40e7c0:	bl	401420 <__cxa_throw_bad_array_new_length@plt>
  40e7c4:	nop
  40e7c8:	stp	x29, x30, [sp, #-32]!
  40e7cc:	mov	x29, sp
  40e7d0:	str	x19, [sp, #16]
  40e7d4:	mov	x19, x0
  40e7d8:	bl	406610 <printf@plt+0x50f0>
  40e7dc:	mov	x0, #0x2                   	// #2
  40e7e0:	stur	x0, [x19, #20]
  40e7e4:	ldr	x19, [sp, #16]
  40e7e8:	ldp	x29, x30, [sp], #32
  40e7ec:	ret
  40e7f0:	str	w1, [x0, #20]
  40e7f4:	ret
  40e7f8:	str	w1, [x0, #24]
  40e7fc:	ret
  40e800:	stp	x29, x30, [sp, #-48]!
  40e804:	mov	x29, sp
  40e808:	stp	x19, x20, [sp, #16]
  40e80c:	mov	x20, x1
  40e810:	ldr	w1, [x0, #20]
  40e814:	str	x21, [sp, #32]
  40e818:	mov	x19, x0
  40e81c:	cmp	w1, #0x2
  40e820:	b.hi	40e884 <printf@plt+0xd364>  // b.pmore
  40e824:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e828:	add	x0, x0, #0x258
  40e82c:	add	x0, x0, #0x18
  40e830:	ldrb	w2, [x0, w1, uxtw]
  40e834:	adrp	x21, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e838:	ldr	w4, [x19, #24]
  40e83c:	mov	x3, x20
  40e840:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e844:	ldr	x0, [x21, #3432]
  40e848:	add	x1, x1, #0xc8
  40e84c:	bl	4012a0 <fprintf@plt>
  40e850:	mov	x0, x19
  40e854:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e858:	add	x1, x1, #0xd8
  40e85c:	bl	406950 <printf@plt+0x5430>
  40e860:	ldr	x3, [x21, #3432]
  40e864:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  40e868:	ldp	x19, x20, [sp, #16]
  40e86c:	add	x0, x0, #0x3f8
  40e870:	ldr	x21, [sp, #32]
  40e874:	mov	x2, #0x2                   	// #2
  40e878:	ldp	x29, x30, [sp], #48
  40e87c:	mov	x1, #0x1                   	// #1
  40e880:	b	4014a0 <fwrite@plt>
  40e884:	adrp	x1, 419000 <_ZdlPvm@@Base+0x7bf8>
  40e888:	mov	w0, #0x155                 	// #341
  40e88c:	add	x1, x1, #0xfc8
  40e890:	bl	40fa08 <printf@plt+0xe4e8>
  40e894:	mov	w2, #0x0                   	// #0
  40e898:	b	40e834 <printf@plt+0xd314>
  40e89c:	nop
  40e8a0:	add	x0, x0, #0x10
  40e8a4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1bf8>
  40e8a8:	add	x1, x1, #0xd68
  40e8ac:	b	40e800 <printf@plt+0xd2e0>
  40e8b0:	stp	x29, x30, [sp, #-64]!
  40e8b4:	mov	x2, #0x9                   	// #9
  40e8b8:	mov	x1, #0x1                   	// #1
  40e8bc:	mov	x29, sp
  40e8c0:	stp	x23, x24, [sp, #48]
  40e8c4:	adrp	x24, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e8c8:	ldr	x3, [x24, #3432]
  40e8cc:	stp	x21, x22, [sp, #32]
  40e8d0:	mov	x21, x0
  40e8d4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e8d8:	add	x0, x0, #0xe0
  40e8dc:	bl	4014a0 <fwrite@plt>
  40e8e0:	adrp	x22, 413000 <_ZdlPvm@@Base+0x1bf8>
  40e8e4:	ldr	x0, [x21, #24]
  40e8e8:	add	x22, x22, #0xe08
  40e8ec:	mov	x1, x22
  40e8f0:	ldr	x0, [x0]
  40e8f4:	bl	40e800 <printf@plt+0xd2e0>
  40e8f8:	ldr	w0, [x21, #16]
  40e8fc:	cmp	w0, #0x1
  40e900:	b.le	40e94c <printf@plt+0xd42c>
  40e904:	add	x23, x24, #0xd68
  40e908:	stp	x19, x20, [sp, #16]
  40e90c:	mov	x20, #0x8                   	// #8
  40e910:	mov	w19, #0x1                   	// #1
  40e914:	nop
  40e918:	ldr	x1, [x23]
  40e91c:	mov	w0, #0x20                  	// #32
  40e920:	add	w19, w19, #0x1
  40e924:	bl	4013a0 <fputc@plt>
  40e928:	ldr	x0, [x21, #24]
  40e92c:	mov	x1, x22
  40e930:	ldr	x0, [x0, x20]
  40e934:	add	x20, x20, #0x8
  40e938:	bl	40e800 <printf@plt+0xd2e0>
  40e93c:	ldr	w0, [x21, #16]
  40e940:	cmp	w0, w19
  40e944:	b.gt	40e918 <printf@plt+0xd3f8>
  40e948:	ldp	x19, x20, [sp, #16]
  40e94c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  40e950:	ldr	x3, [x24, #3432]
  40e954:	add	x0, x0, #0x3f8
  40e958:	ldp	x21, x22, [sp, #32]
  40e95c:	mov	x2, #0x2                   	// #2
  40e960:	ldp	x23, x24, [sp, #48]
  40e964:	mov	x1, #0x1                   	// #1
  40e968:	ldp	x29, x30, [sp], #64
  40e96c:	b	4014a0 <fwrite@plt>
  40e970:	stp	x29, x30, [sp, #-32]!
  40e974:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e978:	add	x1, x1, #0x158
  40e97c:	mov	x29, sp
  40e980:	str	x19, [sp, #16]
  40e984:	mov	x19, x0
  40e988:	str	x1, [x0], #16
  40e98c:	bl	4066f8 <printf@plt+0x51d8>
  40e990:	mov	x0, x19
  40e994:	ldr	x19, [sp, #16]
  40e998:	ldp	x29, x30, [sp], #32
  40e99c:	b	406258 <printf@plt+0x4d38>
  40e9a0:	stp	x29, x30, [sp, #-32]!
  40e9a4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e9a8:	add	x1, x1, #0x158
  40e9ac:	mov	x29, sp
  40e9b0:	str	x19, [sp, #16]
  40e9b4:	mov	x19, x0
  40e9b8:	str	x1, [x0], #16
  40e9bc:	bl	4066f8 <printf@plt+0x51d8>
  40e9c0:	mov	x0, x19
  40e9c4:	bl	406258 <printf@plt+0x4d38>
  40e9c8:	mov	x0, x19
  40e9cc:	mov	x1, #0x30                  	// #48
  40e9d0:	ldr	x19, [sp, #16]
  40e9d4:	ldp	x29, x30, [sp], #32
  40e9d8:	b	411408 <_ZdlPvm@@Base>
  40e9dc:	nop
  40e9e0:	ret
  40e9e4:	nop
  40e9e8:	stp	x29, x30, [sp, #-32]!
  40e9ec:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40e9f0:	add	x1, x1, #0x428
  40e9f4:	mov	x29, sp
  40e9f8:	str	x19, [sp, #16]
  40e9fc:	mov	x19, x0
  40ea00:	ldr	x0, [x0, #24]
  40ea04:	str	x1, [x19]
  40ea08:	cbz	x0, 40ea10 <printf@plt+0xd4f0>
  40ea0c:	bl	4013f0 <_ZdaPv@plt>
  40ea10:	mov	x0, x19
  40ea14:	ldr	x19, [sp, #16]
  40ea18:	ldp	x29, x30, [sp], #32
  40ea1c:	b	406818 <printf@plt+0x52f8>
  40ea20:	stp	x29, x30, [sp, #-32]!
  40ea24:	mov	x29, sp
  40ea28:	str	x19, [sp, #16]
  40ea2c:	mov	x19, x0
  40ea30:	bl	40e9e8 <printf@plt+0xd4c8>
  40ea34:	mov	x0, x19
  40ea38:	mov	x1, #0x20                  	// #32
  40ea3c:	ldr	x19, [sp, #16]
  40ea40:	ldp	x29, x30, [sp], #32
  40ea44:	b	411408 <_ZdlPvm@@Base>
  40ea48:	stp	x29, x30, [sp, #-32]!
  40ea4c:	mov	x29, sp
  40ea50:	stp	x19, x20, [sp, #16]
  40ea54:	mov	x19, x0
  40ea58:	ldr	x0, [x0, #16]
  40ea5c:	ldr	x2, [x0]
  40ea60:	ldr	x2, [x2, #24]
  40ea64:	blr	x2
  40ea68:	mov	w20, w0
  40ea6c:	ldr	x1, [x19, #16]
  40ea70:	mov	x0, x1
  40ea74:	ldr	x1, [x1]
  40ea78:	ldr	x1, [x1, #32]
  40ea7c:	blr	x1
  40ea80:	ldr	x0, [x19, #16]
  40ea84:	ldr	x1, [x0]
  40ea88:	ldr	x1, [x1, #40]
  40ea8c:	blr	x1
  40ea90:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40ea94:	add	x0, x0, #0x278
  40ea98:	bl	401520 <printf@plt>
  40ea9c:	ldr	x0, [x19, #16]
  40eaa0:	ldr	x1, [x0]
  40eaa4:	ldr	x1, [x1, #48]
  40eaa8:	blr	x1
  40eaac:	mov	w0, #0xa                   	// #10
  40eab0:	bl	401350 <putchar@plt>
  40eab4:	ldr	x1, [x19, #16]
  40eab8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40eabc:	add	x0, x0, #0x288
  40eac0:	ldr	w1, [x1, #12]
  40eac4:	bl	401520 <printf@plt>
  40eac8:	ldr	x1, [x19, #16]
  40eacc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40ead0:	add	x0, x0, #0x2a0
  40ead4:	ldr	w1, [x1, #12]
  40ead8:	bl	401520 <printf@plt>
  40eadc:	ldr	x1, [x19, #16]
  40eae0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40eae4:	add	x0, x0, #0x2b8
  40eae8:	ldr	w1, [x1, #12]
  40eaec:	bl	401520 <printf@plt>
  40eaf0:	ldr	x1, [x19, #16]
  40eaf4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40eaf8:	add	x0, x0, #0x2d0
  40eafc:	ldr	w1, [x1, #12]
  40eb00:	bl	401520 <printf@plt>
  40eb04:	ldr	x1, [x19, #16]
  40eb08:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40eb0c:	add	x0, x0, #0x2e8
  40eb10:	ldr	w1, [x1, #12]
  40eb14:	bl	401520 <printf@plt>
  40eb18:	ldr	x1, [x19, #24]
  40eb1c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40eb20:	add	x0, x0, #0x300
  40eb24:	bl	401520 <printf@plt>
  40eb28:	ldr	w1, [x19, #12]
  40eb2c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40eb30:	add	x0, x0, #0x308
  40eb34:	bl	401520 <printf@plt>
  40eb38:	ldr	w1, [x19, #12]
  40eb3c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40eb40:	add	x0, x0, #0x318
  40eb44:	bl	401520 <printf@plt>
  40eb48:	ldr	w1, [x19, #12]
  40eb4c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40eb50:	add	x0, x0, #0x330
  40eb54:	bl	401520 <printf@plt>
  40eb58:	ldr	w1, [x19, #12]
  40eb5c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40eb60:	add	x0, x0, #0x348
  40eb64:	bl	401520 <printf@plt>
  40eb68:	ldr	w1, [x19, #12]
  40eb6c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40eb70:	add	x0, x0, #0x360
  40eb74:	bl	401520 <printf@plt>
  40eb78:	ldr	w1, [x19, #12]
  40eb7c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40eb80:	add	x0, x0, #0x378
  40eb84:	bl	401520 <printf@plt>
  40eb88:	mov	w0, w20
  40eb8c:	ldp	x19, x20, [sp, #16]
  40eb90:	ldp	x29, x30, [sp], #32
  40eb94:	ret
  40eb98:	stp	x29, x30, [sp, #-32]!
  40eb9c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40eba0:	add	x1, x1, #0x390
  40eba4:	mov	x29, sp
  40eba8:	stp	x19, x20, [sp, #16]
  40ebac:	mov	x19, x0
  40ebb0:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ebb4:	ldr	x0, [x20, #3432]
  40ebb8:	ldr	x2, [x19, #24]
  40ebbc:	bl	4012a0 <fprintf@plt>
  40ebc0:	ldr	x0, [x19, #16]
  40ebc4:	ldr	x1, [x0]
  40ebc8:	ldr	x1, [x1]
  40ebcc:	blr	x1
  40ebd0:	ldr	x3, [x20, #3432]
  40ebd4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1bf8>
  40ebd8:	ldp	x19, x20, [sp, #16]
  40ebdc:	add	x0, x0, #0x3f8
  40ebe0:	ldp	x29, x30, [sp], #32
  40ebe4:	mov	x2, #0x2                   	// #2
  40ebe8:	mov	x1, #0x1                   	// #1
  40ebec:	b	4014a0 <fwrite@plt>
  40ebf0:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ebf4:	ldr	w1, [x1, #3448]
  40ebf8:	cbz	w1, 40ec08 <printf@plt+0xd6e8>
  40ebfc:	cmp	w1, #0x1
  40ec00:	b.eq	40ec18 <printf@plt+0xd6f8>  // b.none
  40ec04:	ret
  40ec08:	ldr	w1, [x0, #12]
  40ec0c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40ec10:	add	x0, x0, #0x3a0
  40ec14:	b	401520 <printf@plt>
  40ec18:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40ec1c:	add	x0, x0, #0x3b0
  40ec20:	b	401520 <printf@plt>
  40ec24:	nop
  40ec28:	stp	x29, x30, [sp, #-32]!
  40ec2c:	mov	x29, sp
  40ec30:	stp	x19, x20, [sp, #16]
  40ec34:	mov	x19, x1
  40ec38:	mov	x20, x0
  40ec3c:	mov	x0, #0x20                  	// #32
  40ec40:	bl	4113a0 <_Znwm@@Base>
  40ec44:	mov	x1, x19
  40ec48:	mov	x19, x0
  40ec4c:	bl	4067e0 <printf@plt+0x52c0>
  40ec50:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40ec54:	add	x0, x0, #0x428
  40ec58:	str	x0, [x19]
  40ec5c:	mov	x0, x19
  40ec60:	str	x20, [x19, #24]
  40ec64:	ldp	x19, x20, [sp, #16]
  40ec68:	ldp	x29, x30, [sp], #32
  40ec6c:	ret
  40ec70:	mov	x1, #0x20                  	// #32
  40ec74:	mov	x20, x0
  40ec78:	mov	x0, x19
  40ec7c:	bl	411408 <_ZdlPvm@@Base>
  40ec80:	mov	x0, x20
  40ec84:	bl	4014b0 <_Unwind_Resume@plt>
  40ec88:	stp	x29, x30, [sp, #-32]!
  40ec8c:	mov	x29, sp
  40ec90:	stp	x19, x20, [sp, #16]
  40ec94:	mov	x19, x0
  40ec98:	mov	x20, x1
  40ec9c:	mov	x1, x2
  40eca0:	bl	4067e0 <printf@plt+0x52c0>
  40eca4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40eca8:	add	x0, x0, #0x428
  40ecac:	str	x0, [x19]
  40ecb0:	str	x20, [x19, #24]
  40ecb4:	ldp	x19, x20, [sp, #16]
  40ecb8:	ldp	x29, x30, [sp], #32
  40ecbc:	ret
  40ecc0:	sub	sp, sp, #0x870
  40ecc4:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x2298>
  40ecc8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40eccc:	add	x1, x1, #0x4c8
  40ecd0:	stp	x29, x30, [sp]
  40ecd4:	mov	x29, sp
  40ecd8:	stp	x25, x26, [sp, #64]
  40ecdc:	add	x25, x0, #0x6d8
  40ece0:	stp	x27, x28, [sp, #80]
  40ece4:	add	x27, sp, #0xa0
  40ece8:	mov	x28, #0x0                   	// #0
  40ecec:	stp	x19, x20, [sp, #16]
  40ecf0:	mov	x19, x27
  40ecf4:	add	x20, sp, #0x230
  40ecf8:	stp	x21, x22, [sp, #32]
  40ecfc:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40ed00:	mov	x22, x27
  40ed04:	add	x21, x21, #0x560
  40ed08:	str	wzr, [x0, #1752]
  40ed0c:	mov	w0, #0xfffffffe            	// #-2
  40ed10:	str	w0, [x25, #4]
  40ed14:	stp	x23, x24, [sp, #48]
  40ed18:	mov	x23, #0xc8                  	// #200
  40ed1c:	str	x20, [sp, #104]
  40ed20:	str	wzr, [sp, #116]
  40ed24:	str	x1, [sp, #128]
  40ed28:	adrp	x1, 419000 <_ZdlPvm@@Base+0x7bf8>
  40ed2c:	add	x1, x1, #0x6b8
  40ed30:	str	x1, [sp, #136]
  40ed34:	strh	wzr, [sp, #160]
  40ed38:	ldrsh	w24, [x21, w28, sxtw #1]
  40ed3c:	cmn	w24, #0x4c
  40ed40:	mov	w26, w24
  40ed44:	b.eq	40ee94 <printf@plt+0xd974>  // b.none
  40ed48:	ldr	w0, [x25, #4]
  40ed4c:	cmn	w0, #0x2
  40ed50:	b.eq	40f024 <printf@plt+0xdb04>  // b.none
  40ed54:	cmp	w0, #0x0
  40ed58:	b.le	40efa0 <printf@plt+0xda80>
  40ed5c:	cmp	w0, #0x13b
  40ed60:	b.le	40efac <printf@plt+0xda8c>
  40ed64:	add	w26, w24, #0x2
  40ed68:	mov	w0, #0x2                   	// #2
  40ed6c:	cmp	w26, #0x17b
  40ed70:	b.hi	40ee94 <printf@plt+0xd974>  // b.pmore
  40ed74:	add	x1, x21, #0x260
  40ed78:	ldrsh	w1, [x1, w26, sxtw #1]
  40ed7c:	cmp	w1, w0
  40ed80:	b.ne	40ee94 <printf@plt+0xd974>  // b.any
  40ed84:	add	x0, x21, #0x558
  40ed88:	ldrb	w28, [x0, w26, sxtw]
  40ed8c:	cbz	w28, 40efd0 <printf@plt+0xdab0>
  40ed90:	ldr	w3, [sp, #116]
  40ed94:	mov	w2, #0xfffffffe            	// #-2
  40ed98:	str	w2, [x25, #4]
  40ed9c:	add	x20, x20, #0x8
  40eda0:	cmp	w3, #0x0
  40eda4:	cset	w0, ne  // ne = any
  40eda8:	sub	w0, w3, w0
  40edac:	str	w0, [sp, #116]
  40edb0:	ldr	x1, [x25, #8]
  40edb4:	sxth	w0, w28
  40edb8:	str	x1, [x20]
  40edbc:	nop
  40edc0:	lsl	x1, x23, #1
  40edc4:	strh	w0, [x19, #2]
  40edc8:	sub	x0, x1, #0x2
  40edcc:	add	x19, x19, #0x2
  40edd0:	add	x0, x22, x0
  40edd4:	cmp	x19, x0
  40edd8:	b.cc	40ee80 <printf@plt+0xd960>  // b.lo, b.ul, b.last
  40eddc:	sub	x19, x19, x22
  40ede0:	mov	x0, #0x270f                	// #9999
  40ede4:	cmp	x23, x0
  40ede8:	asr	x20, x19, #1
  40edec:	add	x20, x20, #0x1
  40edf0:	b.hi	40f91c <printf@plt+0xe3fc>  // b.pmore
  40edf4:	mov	x23, #0x2710                	// #10000
  40edf8:	cmp	x1, x23
  40edfc:	csel	x23, x1, x23, ls  // ls = plast
  40ee00:	add	x0, x23, x23, lsl #2
  40ee04:	lsl	x0, x0, #1
  40ee08:	add	x0, x0, #0x7
  40ee0c:	bl	401450 <malloc@plt>
  40ee10:	cbz	x0, 40f91c <printf@plt+0xe3fc>
  40ee14:	add	x2, x19, #0x2
  40ee18:	mov	x1, x22
  40ee1c:	add	x26, x0, x23, lsl #1
  40ee20:	str	x0, [sp, #120]
  40ee24:	bl	401270 <memcpy@plt>
  40ee28:	lsl	x20, x20, #3
  40ee2c:	ldr	x1, [sp, #104]
  40ee30:	mov	x2, x20
  40ee34:	mov	x0, x26
  40ee38:	lsl	x24, x23, #1
  40ee3c:	bl	401270 <memcpy@plt>
  40ee40:	cmp	x22, x27
  40ee44:	ldr	x4, [sp, #120]
  40ee48:	b.eq	40ee5c <printf@plt+0xd93c>  // b.none
  40ee4c:	mov	x0, x22
  40ee50:	str	x4, [sp, #104]
  40ee54:	bl	4012f0 <free@plt>
  40ee58:	ldr	x4, [sp, #104]
  40ee5c:	sub	x24, x24, #0x2
  40ee60:	add	x19, x4, x19
  40ee64:	add	x24, x4, x24
  40ee68:	sub	x20, x20, #0x8
  40ee6c:	cmp	x19, x24
  40ee70:	add	x20, x26, x20
  40ee74:	b.cs	40f934 <printf@plt+0xe414>  // b.hs, b.nlast
  40ee78:	mov	x22, x4
  40ee7c:	str	x26, [sp, #104]
  40ee80:	cmp	w28, #0x48
  40ee84:	b.ne	40ed38 <printf@plt+0xd818>  // b.any
  40ee88:	mov	x19, x22
  40ee8c:	mov	w20, #0x0                   	// #0
  40ee90:	b	40ef6c <printf@plt+0xda4c>
  40ee94:	add	x0, x21, #0x6d8
  40ee98:	ldrb	w0, [x0, x28]
  40ee9c:	cbnz	w0, 40ef28 <printf@plt+0xda08>
  40eea0:	ldr	w0, [sp, #116]
  40eea4:	cbz	w0, 40f030 <printf@plt+0xdb10>
  40eea8:	ldr	w0, [sp, #116]
  40eeac:	cmp	w0, #0x3
  40eeb0:	b.ne	40eec4 <printf@plt+0xd9a4>  // b.any
  40eeb4:	ldr	w0, [x25, #4]
  40eeb8:	cmp	w0, #0x0
  40eebc:	b.gt	40f018 <printf@plt+0xdaf8>
  40eec0:	b.eq	40f0bc <printf@plt+0xdb9c>  // b.none
  40eec4:	add	x1, x21, #0x260
  40eec8:	add	x2, x21, #0x558
  40eecc:	b	40eee4 <printf@plt+0xd9c4>
  40eed0:	cmp	x19, x22
  40eed4:	b.eq	40ef68 <printf@plt+0xda48>  // b.none
  40eed8:	ldrsh	x0, [x19, #-2]!
  40eedc:	sub	x20, x20, #0x8
  40eee0:	ldrsh	w24, [x21, x0, lsl #1]
  40eee4:	cmn	w24, #0x4c
  40eee8:	b.eq	40eed0 <printf@plt+0xd9b0>  // b.none
  40eeec:	add	w24, w24, #0x1
  40eef0:	cmp	w24, #0x17b
  40eef4:	b.hi	40eed0 <printf@plt+0xd9b0>  // b.pmore
  40eef8:	ldrsh	w0, [x1, w24, sxtw #1]
  40eefc:	cmp	w0, #0x1
  40ef00:	b.ne	40eed0 <printf@plt+0xd9b0>  // b.any
  40ef04:	ldrb	w28, [x2, w24, sxtw]
  40ef08:	cbz	w28, 40eed0 <printf@plt+0xd9b0>
  40ef0c:	mov	w2, #0x3                   	// #3
  40ef10:	str	w2, [sp, #116]
  40ef14:	ldr	x1, [x25, #8]
  40ef18:	sxth	w0, w28
  40ef1c:	add	x20, x20, #0x8
  40ef20:	str	x1, [x20]
  40ef24:	b	40edc0 <printf@plt+0xd8a0>
  40ef28:	add	x2, x21, #0x780
  40ef2c:	mov	w1, #0x1                   	// #1
  40ef30:	sub	w3, w0, #0x3
  40ef34:	cmp	w3, #0x48
  40ef38:	ldrb	w2, [x2, w0, sxtw]
  40ef3c:	sub	w1, w1, w2
  40ef40:	ldr	x24, [x20, w1, sxtw #3]
  40ef44:	b.ls	40efbc <printf@plt+0xda9c>  // b.plast
  40ef48:	add	x3, x21, #0x7d0
  40ef4c:	sub	x26, x20, w2, uxtb #3
  40ef50:	sub	x19, x19, w2, uxtb #1
  40ef54:	add	x1, x21, #0x768
  40ef58:	ldrb	w2, [x3, w0, sxtw]
  40ef5c:	sub	w2, w2, #0x42
  40ef60:	ldrsb	w0, [x1, w2, sxtw]
  40ef64:	b	40efe0 <printf@plt+0xdac0>
  40ef68:	mov	w20, #0x1                   	// #1
  40ef6c:	cmp	x19, x27
  40ef70:	b.eq	40ef7c <printf@plt+0xda5c>  // b.none
  40ef74:	mov	x0, x19
  40ef78:	bl	4012f0 <free@plt>
  40ef7c:	mov	w0, w20
  40ef80:	ldp	x29, x30, [sp]
  40ef84:	ldp	x19, x20, [sp, #16]
  40ef88:	ldp	x21, x22, [sp, #32]
  40ef8c:	ldp	x23, x24, [sp, #48]
  40ef90:	ldp	x25, x26, [sp, #64]
  40ef94:	ldp	x27, x28, [sp, #80]
  40ef98:	add	sp, sp, #0x870
  40ef9c:	ret
  40efa0:	mov	w0, #0x0                   	// #0
  40efa4:	str	wzr, [x25, #4]
  40efa8:	b	40ed6c <printf@plt+0xd84c>
  40efac:	add	x1, x21, #0x120
  40efb0:	ldrb	w0, [x1, w0, sxtw]
  40efb4:	add	w26, w24, w0
  40efb8:	b	40ed6c <printf@plt+0xd84c>
  40efbc:	ldr	x0, [sp, #128]
  40efc0:	ldrh	w0, [x0, w3, uxtw #1]
  40efc4:	adr	x1, 40efd0 <printf@plt+0xdab0>
  40efc8:	add	x0, x1, w0, sxth #2
  40efcc:	br	x0
  40efd0:	ldrsb	w0, [x21, #1830]
  40efd4:	mov	x26, x20
  40efd8:	ldr	x24, [x20, #8]
  40efdc:	mov	w2, #0xffffffbe            	// #-66
  40efe0:	ldrsh	w1, [x19]
  40efe4:	add	x20, x26, #0x8
  40efe8:	str	x24, [x26, #8]
  40efec:	add	w0, w1, w0
  40eff0:	cmp	w0, #0x17b
  40eff4:	b.hi	40f008 <printf@plt+0xdae8>  // b.pmore
  40eff8:	add	x3, x21, #0x260
  40effc:	ldrsh	w3, [x3, w0, sxtw #1]
  40f000:	cmp	w3, w1
  40f004:	b.eq	40f04c <printf@plt+0xdb2c>  // b.none
  40f008:	add	x0, x21, #0x820
  40f00c:	ldrsh	w0, [x0, w2, sxtw #1]
  40f010:	sxtw	x28, w0
  40f014:	b	40edc0 <printf@plt+0xd8a0>
  40f018:	mov	w0, #0xfffffffe            	// #-2
  40f01c:	str	w0, [x25, #4]
  40f020:	b	40eec4 <printf@plt+0xd9a4>
  40f024:	bl	4056a0 <printf@plt+0x4180>
  40f028:	str	w0, [x25, #4]
  40f02c:	b	40ed54 <printf@plt+0xd834>
  40f030:	ldr	w1, [x25]
  40f034:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40f038:	add	x0, x0, #0x4a0
  40f03c:	add	w1, w1, #0x1
  40f040:	str	w1, [x25]
  40f044:	bl	405898 <printf@plt+0x4378>
  40f048:	b	40eec4 <printf@plt+0xd9a4>
  40f04c:	add	x1, x21, #0x558
  40f050:	ldrb	w28, [x1, w0, sxtw]
  40f054:	sxth	w0, w28
  40f058:	b	40edc0 <printf@plt+0xd8a0>
  40f05c:	mov	x26, x20
  40f060:	sub	x19, x19, #0x2
  40f064:	mov	w2, #0x10                  	// #16
  40f068:	mov	w0, #0xffffffff            	// #-1
  40f06c:	ldr	x24, [x26], #-8
  40f070:	b	40efe0 <printf@plt+0xdac0>
  40f074:	mov	x26, x20
  40f078:	mov	w1, #0x2                   	// #2
  40f07c:	ldr	x24, [x26], #-16
  40f080:	sub	x19, x19, #0x4
  40f084:	add	x0, x24, #0x10
  40f088:	bl	40e7f0 <printf@plt+0xd2d0>
  40f08c:	mov	w2, #0x8                   	// #8
  40f090:	mov	w0, #0x2e                  	// #46
  40f094:	b	40efe0 <printf@plt+0xdac0>
  40f098:	mov	x26, x20
  40f09c:	mov	w1, #0x2                   	// #2
  40f0a0:	ldr	x0, [x26], #-16
  40f0a4:	sub	x19, x19, #0x4
  40f0a8:	mov	x24, x0
  40f0ac:	bl	40e7f0 <printf@plt+0xd2d0>
  40f0b0:	mov	w2, #0xf                   	// #15
  40f0b4:	mov	w0, #0xfffffffc            	// #-4
  40f0b8:	b	40efe0 <printf@plt+0xdac0>
  40f0bc:	mov	x19, x22
  40f0c0:	mov	w20, #0x1                   	// #1
  40f0c4:	b	40ef6c <printf@plt+0xda4c>
  40f0c8:	mov	x0, #0x18                  	// #24
  40f0cc:	bl	4113a0 <_Znwm@@Base>
  40f0d0:	mov	x24, x0
  40f0d4:	bl	4068c0 <printf@plt+0x53a0>
  40f0d8:	sub	x26, x20, #0x8
  40f0dc:	sub	x19, x19, #0x2
  40f0e0:	mov	w2, #0x8                   	// #8
  40f0e4:	mov	w0, #0x2e                  	// #46
  40f0e8:	b	40efe0 <printf@plt+0xdac0>
  40f0ec:	sub	x19, x19, #0x6
  40f0f0:	sub	x26, x20, #0x18
  40f0f4:	mov	w2, #0x8                   	// #8
  40f0f8:	mov	w0, #0x2e                  	// #46
  40f0fc:	ldur	x24, [x20, #-8]
  40f100:	b	40efe0 <printf@plt+0xdac0>
  40f104:	mov	x26, x20
  40f108:	mov	w1, #0x0                   	// #0
  40f10c:	b	40f07c <printf@plt+0xdb5c>
  40f110:	mov	x26, x20
  40f114:	mov	w1, #0x1                   	// #1
  40f118:	b	40f07c <printf@plt+0xdb5c>
  40f11c:	bl	405f90 <printf@plt+0x4a70>
  40f120:	bl	412858 <_ZdlPvm@@Base+0x1450>
  40f124:	mov	x24, x0
  40f128:	mov	x0, #0x20                  	// #32
  40f12c:	bl	4113a0 <_Znwm@@Base>
  40f130:	ldr	x2, [x20]
  40f134:	mov	x1, x24
  40f138:	mov	x24, x0
  40f13c:	bl	40c930 <printf@plt+0xb410>
  40f140:	sub	x26, x20, #0x10
  40f144:	sub	x19, x19, #0x4
  40f148:	mov	w2, #0x8                   	// #8
  40f14c:	mov	w0, #0x2e                  	// #46
  40f150:	b	40efe0 <printf@plt+0xdac0>
  40f154:	mov	x0, #0x18                  	// #24
  40f158:	bl	4113a0 <_Znwm@@Base>
  40f15c:	ldr	x1, [x20]
  40f160:	mov	x24, x0
  40f164:	bl	40c968 <printf@plt+0xb448>
  40f168:	b	40f140 <printf@plt+0xdc20>
  40f16c:	mov	x0, #0x20                  	// #32
  40f170:	bl	4113a0 <_Znwm@@Base>
  40f174:	ldr	x2, [x20]
  40f178:	mov	x24, x0
  40f17c:	ldur	w1, [x20, #-8]
  40f180:	neg	w1, w1
  40f184:	bl	40c998 <printf@plt+0xb478>
  40f188:	sub	x26, x20, #0x18
  40f18c:	sub	x19, x19, #0x6
  40f190:	mov	w2, #0x8                   	// #8
  40f194:	mov	w0, #0x2e                  	// #46
  40f198:	b	40efe0 <printf@plt+0xdac0>
  40f19c:	mov	x26, x20
  40f1a0:	sub	x19, x19, #0x2
  40f1a4:	mov	w2, #0x7                   	// #7
  40f1a8:	mov	w0, #0xfffffff3            	// #-13
  40f1ac:	ldr	x24, [x26], #-8
  40f1b0:	b	40efe0 <printf@plt+0xdac0>
  40f1b4:	bl	405fd0 <printf@plt+0x4ab0>
  40f1b8:	bl	412858 <_ZdlPvm@@Base+0x1450>
  40f1bc:	mov	x24, x0
  40f1c0:	mov	x0, #0x20                  	// #32
  40f1c4:	bl	4113a0 <_Znwm@@Base>
  40f1c8:	ldr	x2, [x20]
  40f1cc:	mov	x1, x24
  40f1d0:	mov	x24, x0
  40f1d4:	bl	40c930 <printf@plt+0xb410>
  40f1d8:	b	40f140 <printf@plt+0xdc20>
  40f1dc:	mov	x0, #0x20                  	// #32
  40f1e0:	bl	4113a0 <_Znwm@@Base>
  40f1e4:	ldr	x1, [x20]
  40f1e8:	mov	x24, x0
  40f1ec:	bl	40e6c0 <printf@plt+0xd1a0>
  40f1f0:	sub	x26, x20, #0x8
  40f1f4:	sub	x19, x19, #0x2
  40f1f8:	mov	w2, #0xc                   	// #12
  40f1fc:	mov	w0, #0xffffffb4            	// #-76
  40f200:	b	40efe0 <printf@plt+0xdac0>
  40f204:	ldur	x0, [x20, #-32]
  40f208:	sub	x26, x20, #0x28
  40f20c:	ldur	x1, [x20, #-16]
  40f210:	sub	x19, x19, #0xa
  40f214:	ldr	x2, [x20]
  40f218:	bl	407298 <printf@plt+0x5d78>
  40f21c:	mov	x24, x0
  40f220:	mov	w2, #0x4                   	// #4
  40f224:	mov	w0, #0xffffffb5            	// #-75
  40f228:	b	40efe0 <printf@plt+0xdac0>
  40f22c:	ldur	w1, [x20, #-24]
  40f230:	sub	x26, x20, #0x20
  40f234:	ldur	x24, [x20, #-8]
  40f238:	sub	x19, x19, #0x8
  40f23c:	add	x0, x24, #0x10
  40f240:	bl	40e7f8 <printf@plt+0xd2d8>
  40f244:	mov	w2, #0xb                   	// #11
  40f248:	mov	w0, #0xd                   	// #13
  40f24c:	b	40efe0 <printf@plt+0xdac0>
  40f250:	ldp	x0, x1, [x20, #-8]
  40f254:	mov	x2, #0x0                   	// #0
  40f258:	sub	x26, x20, #0x18
  40f25c:	sub	x19, x19, #0x6
  40f260:	bl	40d388 <printf@plt+0xbe68>
  40f264:	mov	x24, x0
  40f268:	mov	w2, #0x8                   	// #8
  40f26c:	mov	w0, #0x2e                  	// #46
  40f270:	b	40efe0 <printf@plt+0xdac0>
  40f274:	ldur	x0, [x20, #-8]
  40f278:	sub	x26, x20, #0x10
  40f27c:	sub	x19, x19, #0x4
  40f280:	bl	40c620 <printf@plt+0xb100>
  40f284:	mov	x24, x0
  40f288:	mov	w2, #0x8                   	// #8
  40f28c:	mov	w0, #0x2e                  	// #46
  40f290:	b	40efe0 <printf@plt+0xdac0>
  40f294:	ldur	x0, [x20, #-8]
  40f298:	sub	x26, x20, #0x10
  40f29c:	sub	x19, x19, #0x4
  40f2a0:	bl	40c7f0 <printf@plt+0xb2d0>
  40f2a4:	mov	x24, x0
  40f2a8:	mov	w2, #0x8                   	// #8
  40f2ac:	mov	w0, #0x2e                  	// #46
  40f2b0:	b	40efe0 <printf@plt+0xdac0>
  40f2b4:	ldur	x0, [x20, #-8]
  40f2b8:	sub	x26, x20, #0x10
  40f2bc:	sub	x19, x19, #0x4
  40f2c0:	bl	409708 <printf@plt+0x81e8>
  40f2c4:	mov	x24, x0
  40f2c8:	mov	w2, #0x8                   	// #8
  40f2cc:	mov	w0, #0x2e                  	// #46
  40f2d0:	b	40efe0 <printf@plt+0xdac0>
  40f2d4:	ldur	x0, [x20, #-16]
  40f2d8:	sub	x26, x20, #0x18
  40f2dc:	ldr	x1, [x20]
  40f2e0:	sub	x19, x19, #0x6
  40f2e4:	bl	40c558 <printf@plt+0xb038>
  40f2e8:	mov	x24, x0
  40f2ec:	mov	w2, #0x8                   	// #8
  40f2f0:	mov	w0, #0x2e                  	// #46
  40f2f4:	b	40efe0 <printf@plt+0xdac0>
  40f2f8:	ldur	x0, [x20, #-16]
  40f2fc:	sub	x26, x20, #0x18
  40f300:	ldr	x1, [x20]
  40f304:	sub	x19, x19, #0x6
  40f308:	bl	40c728 <printf@plt+0xb208>
  40f30c:	mov	x24, x0
  40f310:	mov	w2, #0x8                   	// #8
  40f314:	mov	w0, #0x2e                  	// #46
  40f318:	b	40efe0 <printf@plt+0xdac0>
  40f31c:	bl	405fb0 <printf@plt+0x4a90>
  40f320:	bl	412858 <_ZdlPvm@@Base+0x1450>
  40f324:	mov	x24, x0
  40f328:	mov	x0, #0x20                  	// #32
  40f32c:	bl	4113a0 <_Znwm@@Base>
  40f330:	ldr	x2, [x20]
  40f334:	mov	x1, x24
  40f338:	mov	x24, x0
  40f33c:	bl	40c930 <printf@plt+0xb410>
  40f340:	b	40f140 <printf@plt+0xdc20>
  40f344:	ldr	x26, [x20]
  40f348:	add	x2, sp, #0x9c
  40f34c:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  40f350:	add	x1, x1, #0xb88
  40f354:	mov	x0, x26
  40f358:	bl	4013c0 <__isoc99_sscanf@plt>
  40f35c:	cmp	w0, #0x1
  40f360:	b.eq	40f910 <printf@plt+0xe3f0>  // b.none
  40f364:	cbz	x26, 40f370 <printf@plt+0xde50>
  40f368:	mov	x0, x26
  40f36c:	bl	4013f0 <_ZdaPv@plt>
  40f370:	sub	x26, x20, #0x8
  40f374:	sub	x19, x19, #0x2
  40f378:	mov	w2, #0x9                   	// #9
  40f37c:	mov	w0, #0xfffffff9            	// #-7
  40f380:	b	40efe0 <printf@plt+0xdac0>
  40f384:	mov	x0, #0x18                  	// #24
  40f388:	bl	4113a0 <_Znwm@@Base>
  40f38c:	ldr	x1, [x20]
  40f390:	mov	x24, x0
  40f394:	bl	40ca08 <printf@plt+0xb4e8>
  40f398:	b	40f140 <printf@plt+0xdc20>
  40f39c:	ldp	x0, x1, [x20, #-8]
  40f3a0:	sub	x26, x20, #0x18
  40f3a4:	sub	x19, x19, #0x6
  40f3a8:	bl	40ec28 <printf@plt+0xd708>
  40f3ac:	mov	x24, x0
  40f3b0:	mov	w2, #0x8                   	// #8
  40f3b4:	mov	w0, #0x2e                  	// #46
  40f3b8:	b	40efe0 <printf@plt+0xdac0>
  40f3bc:	mov	x26, x20
  40f3c0:	sub	x19, x19, #0x6
  40f3c4:	ldur	x24, [x20, #-16]
  40f3c8:	ldr	x1, [x26], #-24
  40f3cc:	add	x0, x24, #0x10
  40f3d0:	bl	406668 <printf@plt+0x5148>
  40f3d4:	mov	w2, #0xa                   	// #10
  40f3d8:	mov	w0, #0x9                   	// #9
  40f3dc:	b	40efe0 <printf@plt+0xdac0>
  40f3e0:	sub	x19, x19, #0x6
  40f3e4:	sub	x26, x20, #0x18
  40f3e8:	mov	w2, #0xb                   	// #11
  40f3ec:	mov	w0, #0xd                   	// #13
  40f3f0:	ldur	x24, [x20, #-8]
  40f3f4:	b	40efe0 <printf@plt+0xdac0>
  40f3f8:	mov	x0, #0x30                  	// #48
  40f3fc:	bl	4113a0 <_Znwm@@Base>
  40f400:	ldr	x1, [x20]
  40f404:	mov	x24, x0
  40f408:	bl	40e660 <printf@plt+0xd140>
  40f40c:	sub	x26, x20, #0x8
  40f410:	sub	x19, x19, #0x2
  40f414:	mov	w2, #0xa                   	// #10
  40f418:	mov	w0, #0x9                   	// #9
  40f41c:	b	40efe0 <printf@plt+0xdac0>
  40f420:	ldp	x1, x0, [x20, #-8]
  40f424:	sub	x26, x20, #0x18
  40f428:	sub	x19, x19, #0x6
  40f42c:	mov	x24, x0
  40f430:	bl	409520 <printf@plt+0x8000>
  40f434:	mov	w2, #0x8                   	// #8
  40f438:	mov	w0, #0x2e                  	// #46
  40f43c:	b	40efe0 <printf@plt+0xdac0>
  40f440:	mov	x26, x20
  40f444:	mov	w1, #0x0                   	// #0
  40f448:	b	40f0a0 <printf@plt+0xdb80>
  40f44c:	ldur	x0, [x20, #-16]
  40f450:	sub	x26, x20, #0x28
  40f454:	ldr	x1, [x20]
  40f458:	mov	x2, #0x0                   	// #0
  40f45c:	ldur	x20, [x20, #-32]
  40f460:	sub	x19, x19, #0xa
  40f464:	bl	407298 <printf@plt+0x5d78>
  40f468:	mov	x1, x0
  40f46c:	mov	x2, #0x0                   	// #0
  40f470:	mov	x0, x20
  40f474:	bl	407298 <printf@plt+0x5d78>
  40f478:	mov	x24, x0
  40f47c:	mov	w2, #0x4                   	// #4
  40f480:	mov	w0, #0xffffffb5            	// #-75
  40f484:	b	40efe0 <printf@plt+0xdac0>
  40f488:	mov	x26, x20
  40f48c:	sub	x19, x19, #0x2
  40f490:	mov	w2, #0x5                   	// #5
  40f494:	mov	w0, #0x1                   	// #1
  40f498:	ldr	x24, [x26], #-8
  40f49c:	b	40efe0 <printf@plt+0xdac0>
  40f4a0:	mov	x26, x20
  40f4a4:	sub	x19, x19, #0x4
  40f4a8:	ldr	x0, [x26], #-16
  40f4ac:	bl	40d850 <printf@plt+0xc330>
  40f4b0:	mov	x24, x0
  40f4b4:	mov	w2, #0x5                   	// #5
  40f4b8:	mov	w0, #0x1                   	// #1
  40f4bc:	b	40efe0 <printf@plt+0xdac0>
  40f4c0:	ldur	x0, [x20, #-16]
  40f4c4:	sub	x26, x20, #0x18
  40f4c8:	ldr	x1, [x20]
  40f4cc:	sub	x19, x19, #0x6
  40f4d0:	bl	4085f0 <printf@plt+0x70d0>
  40f4d4:	mov	x24, x0
  40f4d8:	mov	w2, #0x5                   	// #5
  40f4dc:	mov	w0, #0x1                   	// #1
  40f4e0:	b	40efe0 <printf@plt+0xdac0>
  40f4e4:	ldur	x0, [x20, #-16]
  40f4e8:	sub	x26, x20, #0x18
  40f4ec:	ldr	x1, [x20]
  40f4f0:	sub	x19, x19, #0x6
  40f4f4:	bl	408660 <printf@plt+0x7140>
  40f4f8:	mov	x24, x0
  40f4fc:	mov	w2, #0x5                   	// #5
  40f500:	mov	w0, #0x1                   	// #1
  40f504:	b	40efe0 <printf@plt+0xdac0>
  40f508:	mov	x26, x20
  40f50c:	sub	x19, x19, #0x2
  40f510:	mov	w2, #0x6                   	// #6
  40f514:	mov	w0, #0xffffffbd            	// #-67
  40f518:	ldr	x24, [x26], #-8
  40f51c:	b	40efe0 <printf@plt+0xdac0>
  40f520:	ldur	x0, [x20, #-16]
  40f524:	mov	x1, #0x0                   	// #0
  40f528:	ldr	x2, [x20]
  40f52c:	sub	x26, x20, #0x18
  40f530:	sub	x19, x19, #0x6
  40f534:	bl	40a858 <printf@plt+0x9338>
  40f538:	mov	x24, x0
  40f53c:	mov	w2, #0x6                   	// #6
  40f540:	mov	w0, #0xffffffbd            	// #-67
  40f544:	b	40efe0 <printf@plt+0xdac0>
  40f548:	mov	x26, x20
  40f54c:	sub	x19, x19, #0x6
  40f550:	ldur	x0, [x20, #-16]
  40f554:	ldr	x1, [x26], #-24
  40f558:	mov	x24, x0
  40f55c:	bl	406668 <printf@plt+0x5148>
  40f560:	mov	w2, #0xd                   	// #13
  40f564:	mov	w0, #0xffffffd1            	// #-47
  40f568:	b	40efe0 <printf@plt+0xdac0>
  40f56c:	sub	x19, x19, #0x6
  40f570:	sub	x26, x20, #0x18
  40f574:	mov	w2, #0xe                   	// #14
  40f578:	mov	w0, #0x16                  	// #22
  40f57c:	ldur	x24, [x20, #-8]
  40f580:	b	40efe0 <printf@plt+0xdac0>
  40f584:	ldur	w1, [x20, #-24]
  40f588:	sub	x26, x20, #0x20
  40f58c:	ldur	x0, [x20, #-8]
  40f590:	sub	x19, x19, #0x8
  40f594:	mov	x24, x0
  40f598:	bl	40e7f8 <printf@plt+0xd2d8>
  40f59c:	mov	w2, #0xe                   	// #14
  40f5a0:	mov	w0, #0x16                  	// #22
  40f5a4:	b	40efe0 <printf@plt+0xdac0>
  40f5a8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x7bf8>
  40f5ac:	add	x0, x0, #0x660
  40f5b0:	bl	412858 <_ZdlPvm@@Base+0x1450>
  40f5b4:	sub	x26, x20, #0x8
  40f5b8:	mov	x24, x0
  40f5bc:	sub	x19, x19, #0x2
  40f5c0:	mov	w2, #0x11                  	// #17
  40f5c4:	mov	w0, #0xffffffe3            	// #-29
  40f5c8:	b	40efe0 <printf@plt+0xdac0>
  40f5cc:	mov	x26, x20
  40f5d0:	sub	x19, x19, #0x4
  40f5d4:	ldur	x0, [x20, #-8]
  40f5d8:	ldr	x1, [x26], #-16
  40f5dc:	mov	x24, x0
  40f5e0:	bl	40e738 <printf@plt+0xd218>
  40f5e4:	mov	w2, #0xc                   	// #12
  40f5e8:	mov	w0, #0xffffffb4            	// #-76
  40f5ec:	b	40efe0 <printf@plt+0xdac0>
  40f5f0:	mov	x0, #0x20                  	// #32
  40f5f4:	bl	4113a0 <_Znwm@@Base>
  40f5f8:	ldr	x1, [x20]
  40f5fc:	mov	x24, x0
  40f600:	bl	40e7c8 <printf@plt+0xd2a8>
  40f604:	sub	x26, x20, #0x8
  40f608:	sub	x19, x19, #0x2
  40f60c:	mov	w2, #0xd                   	// #13
  40f610:	mov	w0, #0xffffffd1            	// #-47
  40f614:	b	40efe0 <printf@plt+0xdac0>
  40f618:	mov	x0, #0x10                  	// #16
  40f61c:	bl	4113a0 <_Znwm@@Base>
  40f620:	mov	x24, x0
  40f624:	bl	4068f0 <printf@plt+0x53d0>
  40f628:	b	40f0d8 <printf@plt+0xdbb8>
  40f62c:	mov	x0, #0x20                  	// #32
  40f630:	bl	4113a0 <_Znwm@@Base>
  40f634:	ldp	x1, x2, [x20, #-8]
  40f638:	mov	x24, x0
  40f63c:	bl	40c8f8 <printf@plt+0xb3d8>
  40f640:	b	40f188 <printf@plt+0xdc68>
  40f644:	mov	x0, #0x18                  	// #24
  40f648:	bl	4113a0 <_Znwm@@Base>
  40f64c:	ldr	x1, [x20]
  40f650:	mov	x24, x0
  40f654:	bl	406890 <printf@plt+0x5370>
  40f658:	b	40f0d8 <printf@plt+0xdbb8>
  40f65c:	mov	x26, x20
  40f660:	sub	x19, x19, #0x2
  40f664:	mov	w2, #0x11                  	// #17
  40f668:	mov	w0, #0xffffffe3            	// #-29
  40f66c:	ldr	x24, [x26], #-8
  40f670:	b	40efe0 <printf@plt+0xdac0>
  40f674:	mov	x26, x20
  40f678:	sub	x19, x19, #0x4
  40f67c:	ldr	x0, [x26], #-16
  40f680:	bl	40ac60 <printf@plt+0x9740>
  40f684:	mov	x24, x0
  40f688:	mov	w2, #0x3                   	// #3
  40f68c:	mov	w0, #0xffffffef            	// #-17
  40f690:	b	40efe0 <printf@plt+0xdac0>
  40f694:	mov	x26, x20
  40f698:	sub	x19, x19, #0x2
  40f69c:	mov	w2, #0x4                   	// #4
  40f6a0:	mov	w0, #0xffffffb5            	// #-75
  40f6a4:	ldr	x24, [x26], #-8
  40f6a8:	b	40efe0 <printf@plt+0xdac0>
  40f6ac:	ldur	x0, [x20, #-16]
  40f6b0:	mov	x1, #0x0                   	// #0
  40f6b4:	ldr	x2, [x20]
  40f6b8:	bl	407298 <printf@plt+0x5d78>
  40f6bc:	sub	x26, x20, #0x18
  40f6c0:	mov	x24, x0
  40f6c4:	sub	x19, x19, #0x6
  40f6c8:	mov	w2, #0x4                   	// #4
  40f6cc:	mov	w0, #0xffffffb5            	// #-75
  40f6d0:	b	40efe0 <printf@plt+0xdac0>
  40f6d4:	mov	x2, #0x0                   	// #0
  40f6d8:	ldur	x0, [x20, #-16]
  40f6dc:	ldr	x1, [x20]
  40f6e0:	b	40f6b8 <printf@plt+0xe198>
  40f6e4:	mov	x26, x20
  40f6e8:	sub	x19, x19, #0x2
  40f6ec:	mov	w2, #0x3                   	// #3
  40f6f0:	mov	w0, #0xffffffef            	// #-17
  40f6f4:	ldr	x24, [x26], #-8
  40f6f8:	b	40efe0 <printf@plt+0xdac0>
  40f6fc:	mov	x26, x20
  40f700:	sub	x19, x19, #0x4
  40f704:	ldr	x0, [x26], #-16
  40f708:	bl	40aba0 <printf@plt+0x9680>
  40f70c:	mov	x24, x0
  40f710:	mov	w2, #0x3                   	// #3
  40f714:	mov	w0, #0xffffffef            	// #-17
  40f718:	b	40efe0 <printf@plt+0xdac0>
  40f71c:	ldur	x26, [x20, #-8]
  40f720:	mov	x0, x26
  40f724:	ldr	x1, [x26]
  40f728:	ldr	x1, [x1, #56]
  40f72c:	blr	x1
  40f730:	mov	x24, x0
  40f734:	cbz	x0, 40f940 <printf@plt+0xe420>
  40f738:	mov	x26, x20
  40f73c:	mov	x0, x24
  40f740:	sub	x19, x19, #0x4
  40f744:	ldr	x1, [x26], #-16
  40f748:	bl	407688 <printf@plt+0x6168>
  40f74c:	mov	w2, #0x2                   	// #2
  40f750:	mov	w0, #0x0                   	// #0
  40f754:	b	40efe0 <printf@plt+0xdac0>
  40f758:	ldur	x0, [x20, #-32]
  40f75c:	sub	x26, x20, #0x28
  40f760:	ldur	x1, [x20, #-16]
  40f764:	sub	x19, x19, #0xa
  40f768:	ldr	x2, [x20]
  40f76c:	bl	40a858 <printf@plt+0x9338>
  40f770:	mov	x24, x0
  40f774:	mov	w2, #0x7                   	// #7
  40f778:	mov	w0, #0xfffffff3            	// #-13
  40f77c:	b	40efe0 <printf@plt+0xdac0>
  40f780:	mov	x0, #0x20                  	// #32
  40f784:	bl	4113a0 <_Znwm@@Base>
  40f788:	ldp	x1, x2, [x20, #-8]
  40f78c:	mov	x24, x0
  40f790:	bl	40c930 <printf@plt+0xb410>
  40f794:	b	40f188 <printf@plt+0xdc68>
  40f798:	mov	x0, #0x20                  	// #32
  40f79c:	bl	4113a0 <_Znwm@@Base>
  40f7a0:	ldr	x2, [x20]
  40f7a4:	mov	x24, x0
  40f7a8:	ldur	w1, [x20, #-8]
  40f7ac:	neg	w1, w1
  40f7b0:	bl	40c9d0 <printf@plt+0xb4b0>
  40f7b4:	b	40f188 <printf@plt+0xdc68>
  40f7b8:	mov	x0, #0x20                  	// #32
  40f7bc:	bl	4113a0 <_Znwm@@Base>
  40f7c0:	ldur	w1, [x20, #-8]
  40f7c4:	mov	x24, x0
  40f7c8:	ldr	x2, [x20]
  40f7cc:	bl	40c9d0 <printf@plt+0xb4b0>
  40f7d0:	b	40f188 <printf@plt+0xdc68>
  40f7d4:	mov	x0, #0x20                  	// #32
  40f7d8:	bl	4113a0 <_Znwm@@Base>
  40f7dc:	ldur	w1, [x20, #-8]
  40f7e0:	mov	x24, x0
  40f7e4:	ldr	x2, [x20]
  40f7e8:	bl	40c998 <printf@plt+0xb478>
  40f7ec:	b	40f188 <printf@plt+0xdc68>
  40f7f0:	mov	x26, x20
  40f7f4:	sub	x19, x19, #0x2
  40f7f8:	mov	w2, #0x2                   	// #2
  40f7fc:	mov	w0, #0x0                   	// #0
  40f800:	ldr	x24, [x26], #-8
  40f804:	b	40efe0 <printf@plt+0xdac0>
  40f808:	sub	x19, x19, #0x8
  40f80c:	sub	x26, x20, #0x20
  40f810:	mov	w2, #0x8                   	// #8
  40f814:	mov	w0, #0x2e                  	// #46
  40f818:	ldur	x24, [x20, #-8]
  40f81c:	b	40efe0 <printf@plt+0xdac0>
  40f820:	ldp	x0, x1, [x20, #-24]
  40f824:	sub	x26, x20, #0x28
  40f828:	ldr	x2, [x20]
  40f82c:	sub	x19, x19, #0xa
  40f830:	bl	40d388 <printf@plt+0xbe68>
  40f834:	mov	x24, x0
  40f838:	mov	w2, #0x8                   	// #8
  40f83c:	mov	w0, #0x2e                  	// #46
  40f840:	b	40efe0 <printf@plt+0xdac0>
  40f844:	mov	x26, x20
  40f848:	mov	w1, #0x1                   	// #1
  40f84c:	b	40f0a0 <printf@plt+0xdb80>
  40f850:	mov	x26, x20
  40f854:	sub	x19, x19, #0x2
  40f858:	ldr	x0, [x26], #-8
  40f85c:	bl	406320 <printf@plt+0x4e00>
  40f860:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f864:	mov	w2, #0x1                   	// #1
  40f868:	mov	w0, #0xffffffb4            	// #-76
  40f86c:	str	w2, [x1, #3460]
  40f870:	b	40efe0 <printf@plt+0xdac0>
  40f874:	ldr	x0, [sp, #136]
  40f878:	b	40f5b0 <printf@plt+0xe090>
  40f87c:	mov	x0, #0x18                  	// #24
  40f880:	bl	4113a0 <_Znwm@@Base>
  40f884:	ldr	x1, [x20]
  40f888:	mov	x24, x0
  40f88c:	bl	406890 <printf@plt+0x5370>
  40f890:	b	40f140 <printf@plt+0xdc20>
  40f894:	mov	x0, #0x10                  	// #16
  40f898:	bl	4113a0 <_Znwm@@Base>
  40f89c:	mov	x24, x0
  40f8a0:	bl	406920 <printf@plt+0x5400>
  40f8a4:	b	40f0d8 <printf@plt+0xdbb8>
  40f8a8:	mov	x26, x20
  40f8ac:	sub	x19, x19, #0x4
  40f8b0:	ldr	x0, [x26], #-16
  40f8b4:	bl	409758 <printf@plt+0x8238>
  40f8b8:	mov	x24, x0
  40f8bc:	mov	w2, #0x8                   	// #8
  40f8c0:	mov	w0, #0x2e                  	// #46
  40f8c4:	b	40efe0 <printf@plt+0xdac0>
  40f8c8:	ldur	x0, [x20, #-16]
  40f8cc:	mov	x2, #0x0                   	// #0
  40f8d0:	ldr	x1, [x20]
  40f8d4:	sub	x26, x20, #0x18
  40f8d8:	sub	x19, x19, #0x6
  40f8dc:	bl	40a858 <printf@plt+0x9338>
  40f8e0:	mov	x24, x0
  40f8e4:	mov	w2, #0x7                   	// #7
  40f8e8:	mov	w0, #0xfffffff3            	// #-13
  40f8ec:	b	40efe0 <printf@plt+0xdac0>
  40f8f0:	mov	x26, x20
  40f8f4:	sub	x19, x19, #0x2
  40f8f8:	ldr	x0, [x26], #-8
  40f8fc:	bl	409758 <printf@plt+0x8238>
  40f900:	mov	x24, x0
  40f904:	mov	w2, #0x8                   	// #8
  40f908:	mov	w0, #0x2e                  	// #46
  40f90c:	b	40efe0 <printf@plt+0xdac0>
  40f910:	ldr	w0, [sp, #156]
  40f914:	bfxil	x24, x0, #0, #32
  40f918:	b	40f364 <printf@plt+0xde44>
  40f91c:	mov	x19, x22
  40f920:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40f924:	mov	w20, #0x2                   	// #2
  40f928:	add	x0, x0, #0x4b0
  40f92c:	bl	405898 <printf@plt+0x4378>
  40f930:	b	40ef6c <printf@plt+0xda4c>
  40f934:	mov	x19, x4
  40f938:	mov	w20, #0x1                   	// #1
  40f93c:	b	40ef74 <printf@plt+0xda54>
  40f940:	mov	x0, #0x38                  	// #56
  40f944:	bl	4113a0 <_Znwm@@Base>
  40f948:	mov	x1, x26
  40f94c:	mov	x24, x0
  40f950:	bl	407730 <printf@plt+0x6210>
  40f954:	b	40f738 <printf@plt+0xe218>
  40f958:	mov	x1, #0x18                  	// #24
  40f95c:	mov	x19, x0
  40f960:	mov	x0, x24
  40f964:	bl	411408 <_ZdlPvm@@Base>
  40f968:	mov	x0, x19
  40f96c:	bl	4014b0 <_Unwind_Resume@plt>
  40f970:	mov	x1, #0x38                  	// #56
  40f974:	b	40f95c <printf@plt+0xe43c>
  40f978:	mov	x1, #0x18                  	// #24
  40f97c:	b	40f95c <printf@plt+0xe43c>
  40f980:	mov	x1, #0x30                  	// #48
  40f984:	b	40f95c <printf@plt+0xe43c>
  40f988:	mov	x1, #0x20                  	// #32
  40f98c:	b	40f95c <printf@plt+0xe43c>
  40f990:	mov	x1, #0x20                  	// #32
  40f994:	b	40f95c <printf@plt+0xe43c>
  40f998:	mov	x1, #0x20                  	// #32
  40f99c:	b	40f95c <printf@plt+0xe43c>
  40f9a0:	mov	x1, #0x10                  	// #16
  40f9a4:	b	40f95c <printf@plt+0xe43c>
  40f9a8:	mov	x1, #0x18                  	// #24
  40f9ac:	b	40f95c <printf@plt+0xe43c>
  40f9b0:	mov	x1, #0x20                  	// #32
  40f9b4:	b	40f95c <printf@plt+0xe43c>
  40f9b8:	mov	x1, #0x20                  	// #32
  40f9bc:	b	40f95c <printf@plt+0xe43c>
  40f9c0:	mov	x1, #0x20                  	// #32
  40f9c4:	b	40f95c <printf@plt+0xe43c>
  40f9c8:	mov	x1, #0x20                  	// #32
  40f9cc:	b	40f95c <printf@plt+0xe43c>
  40f9d0:	mov	x1, #0x18                  	// #24
  40f9d4:	b	40f95c <printf@plt+0xe43c>
  40f9d8:	mov	x1, #0x20                  	// #32
  40f9dc:	b	40f95c <printf@plt+0xe43c>
  40f9e0:	mov	x1, #0x18                  	// #24
  40f9e4:	b	40f95c <printf@plt+0xe43c>
  40f9e8:	mov	x1, #0x10                  	// #16
  40f9ec:	b	40f95c <printf@plt+0xe43c>
  40f9f0:	mov	x1, #0x20                  	// #32
  40f9f4:	b	40f95c <printf@plt+0xe43c>
  40f9f8:	mov	x1, #0x20                  	// #32
  40f9fc:	b	40f95c <printf@plt+0xe43c>
  40fa00:	mov	x1, #0x20                  	// #32
  40fa04:	b	40f95c <printf@plt+0xe43c>
  40fa08:	stp	x29, x30, [sp, #-48]!
  40fa0c:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x3298>
  40fa10:	mov	x29, sp
  40fa14:	ldr	x2, [x2, #696]
  40fa18:	stp	x19, x20, [sp, #16]
  40fa1c:	mov	w19, w0
  40fa20:	str	x21, [sp, #32]
  40fa24:	mov	x20, x1
  40fa28:	adrp	x21, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fa2c:	cbz	x2, 40fa40 <printf@plt+0xe520>
  40fa30:	ldr	x0, [x21, #3432]
  40fa34:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40fa38:	add	x1, x1, #0xda8
  40fa3c:	bl	4012a0 <fprintf@plt>
  40fa40:	ldr	x0, [x21, #3432]
  40fa44:	mov	x3, x20
  40fa48:	mov	w2, w19
  40fa4c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40fa50:	add	x1, x1, #0xdb0
  40fa54:	bl	4012a0 <fprintf@plt>
  40fa58:	ldr	x0, [x21, #3432]
  40fa5c:	bl	4013e0 <fflush@plt>
  40fa60:	bl	401460 <abort@plt>
  40fa64:	nop
  40fa68:	stp	x29, x30, [sp, #-128]!
  40fa6c:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x2298>
  40fa70:	mov	w1, #0x1                   	// #1
  40fa74:	mov	x29, sp
  40fa78:	stp	x21, x22, [sp, #32]
  40fa7c:	add	x22, x0, #0x6e8
  40fa80:	add	x4, x22, #0xa08
  40fa84:	add	x3, x22, #0x8
  40fa88:	add	x6, x22, #0x408
  40fa8c:	add	x5, x22, #0x608
  40fa90:	stp	x19, x20, [sp, #16]
  40fa94:	mov	w20, w1
  40fa98:	stp	x23, x24, [sp, #48]
  40fa9c:	add	x24, x22, #0x208
  40faa0:	add	x23, x22, #0x808
  40faa4:	stp	x25, x26, [sp, #64]
  40faa8:	add	x26, x22, #0x508
  40faac:	add	x25, x22, #0x708
  40fab0:	stp	x27, x28, [sp, #80]
  40fab4:	add	x28, x22, #0x108
  40fab8:	add	x27, x22, #0x308
  40fabc:	add	x22, x22, #0x908
  40fac0:	str	w1, [x0, #1768]
  40fac4:	mov	x19, #0x0                   	// #0
  40fac8:	tst	w19, #0xffffff80
  40facc:	mov	w21, w19
  40fad0:	b.ne	40fc18 <printf@plt+0xe6f8>  // b.any
  40fad4:	stp	x4, x3, [sp, #96]
  40fad8:	stp	x6, x5, [sp, #112]
  40fadc:	bl	4013b0 <__ctype_b_loc@plt>
  40fae0:	lsl	x1, x19, #1
  40fae4:	ldr	x2, [x0]
  40fae8:	ldp	x4, x3, [sp, #96]
  40faec:	ldrh	w2, [x2, x1]
  40faf0:	ldp	x6, x5, [sp, #112]
  40faf4:	tbz	w2, #10, 40fc48 <printf@plt+0xe728>
  40faf8:	strb	w20, [x19, x4]
  40fafc:	ldr	x2, [x0]
  40fb00:	ldrh	w2, [x2, x1]
  40fb04:	tbnz	w2, #8, 40fc58 <printf@plt+0xe738>
  40fb08:	strb	wzr, [x19, x3]
  40fb0c:	ldr	x2, [x0]
  40fb10:	ldrh	w2, [x2, x1]
  40fb14:	tbnz	w2, #9, 40fc68 <printf@plt+0xe748>
  40fb18:	strb	wzr, [x19, x28]
  40fb1c:	sub	w21, w21, #0x30
  40fb20:	mov	w2, #0x0                   	// #0
  40fb24:	cmp	w21, #0xa
  40fb28:	csel	w2, w20, w2, cc  // cc = lo, ul, last
  40fb2c:	strb	w2, [x19, x24]
  40fb30:	ldr	x2, [x0]
  40fb34:	ldrh	w2, [x2, x1]
  40fb38:	tbnz	w2, #12, 40fc00 <printf@plt+0xe6e0>
  40fb3c:	strb	wzr, [x19, x27]
  40fb40:	ldr	x2, [x0]
  40fb44:	ldrh	w2, [x2, x1]
  40fb48:	tbnz	w2, #13, 40fc10 <printf@plt+0xe6f0>
  40fb4c:	strb	wzr, [x19, x6]
  40fb50:	ldr	x2, [x0]
  40fb54:	ldrh	w2, [x2, x1]
  40fb58:	tbnz	w2, #2, 40fbc8 <printf@plt+0xe6a8>
  40fb5c:	strb	wzr, [x19, x26]
  40fb60:	ldr	x2, [x0]
  40fb64:	ldrh	w2, [x2, x1]
  40fb68:	tbnz	w2, #3, 40fbd8 <printf@plt+0xe6b8>
  40fb6c:	strb	wzr, [x19, x5]
  40fb70:	ldr	x2, [x0]
  40fb74:	ldrh	w2, [x2, x1]
  40fb78:	tbnz	w2, #14, 40fbe8 <printf@plt+0xe6c8>
  40fb7c:	strb	wzr, [x19, x25]
  40fb80:	ldr	x2, [x0]
  40fb84:	ldrsh	w2, [x2, x1]
  40fb88:	tbnz	w2, #31, 40fbf8 <printf@plt+0xe6d8>
  40fb8c:	strb	wzr, [x19, x23]
  40fb90:	ldr	x0, [x0]
  40fb94:	ldrh	w0, [x0, x1]
  40fb98:	ubfx	x0, x0, #1, #1
  40fb9c:	strb	w0, [x19, x22]
  40fba0:	add	x19, x19, #0x1
  40fba4:	cmp	x19, #0x100
  40fba8:	b.ne	40fac8 <printf@plt+0xe5a8>  // b.any
  40fbac:	ldp	x19, x20, [sp, #16]
  40fbb0:	ldp	x21, x22, [sp, #32]
  40fbb4:	ldp	x23, x24, [sp, #48]
  40fbb8:	ldp	x25, x26, [sp, #64]
  40fbbc:	ldp	x27, x28, [sp, #80]
  40fbc0:	ldp	x29, x30, [sp], #128
  40fbc4:	ret
  40fbc8:	strb	w20, [x19, x26]
  40fbcc:	ldr	x2, [x0]
  40fbd0:	ldrh	w2, [x2, x1]
  40fbd4:	tbz	w2, #3, 40fb6c <printf@plt+0xe64c>
  40fbd8:	strb	w20, [x19, x5]
  40fbdc:	ldr	x2, [x0]
  40fbe0:	ldrh	w2, [x2, x1]
  40fbe4:	tbz	w2, #14, 40fb7c <printf@plt+0xe65c>
  40fbe8:	strb	w20, [x19, x25]
  40fbec:	ldr	x2, [x0]
  40fbf0:	ldrsh	w2, [x2, x1]
  40fbf4:	tbz	w2, #31, 40fb8c <printf@plt+0xe66c>
  40fbf8:	strb	w20, [x19, x23]
  40fbfc:	b	40fb90 <printf@plt+0xe670>
  40fc00:	strb	w20, [x19, x27]
  40fc04:	ldr	x2, [x0]
  40fc08:	ldrh	w2, [x2, x1]
  40fc0c:	tbz	w2, #13, 40fb4c <printf@plt+0xe62c>
  40fc10:	strb	w20, [x19, x6]
  40fc14:	b	40fb50 <printf@plt+0xe630>
  40fc18:	mov	w0, #0x0                   	// #0
  40fc1c:	strb	wzr, [x19, x4]
  40fc20:	strb	wzr, [x19, x3]
  40fc24:	strb	wzr, [x19, x28]
  40fc28:	strb	wzr, [x19, x24]
  40fc2c:	strb	wzr, [x19, x27]
  40fc30:	strb	wzr, [x19, x6]
  40fc34:	strb	wzr, [x19, x26]
  40fc38:	strb	wzr, [x19, x5]
  40fc3c:	strb	wzr, [x19, x25]
  40fc40:	strb	wzr, [x19, x23]
  40fc44:	b	40fb9c <printf@plt+0xe67c>
  40fc48:	strb	wzr, [x19, x4]
  40fc4c:	ldr	x2, [x0]
  40fc50:	ldrh	w2, [x2, x1]
  40fc54:	tbz	w2, #8, 40fb08 <printf@plt+0xe5e8>
  40fc58:	strb	w20, [x19, x3]
  40fc5c:	ldr	x2, [x0]
  40fc60:	ldrh	w2, [x2, x1]
  40fc64:	tbz	w2, #9, 40fb18 <printf@plt+0xe5f8>
  40fc68:	strb	w20, [x19, x28]
  40fc6c:	b	40fb1c <printf@plt+0xe5fc>
  40fc70:	add	x1, x0, #0x100
  40fc74:	nop
  40fc78:	strb	wzr, [x0], #1
  40fc7c:	cmp	x0, x1
  40fc80:	b.ne	40fc78 <printf@plt+0xe758>  // b.any
  40fc84:	ret
  40fc88:	add	x1, x0, #0x100
  40fc8c:	nop
  40fc90:	strb	wzr, [x0], #1
  40fc94:	cmp	x0, x1
  40fc98:	b.ne	40fc90 <printf@plt+0xe770>  // b.any
  40fc9c:	ret
  40fca0:	mov	x2, x0
  40fca4:	add	x3, x0, #0x100
  40fca8:	strb	wzr, [x2], #1
  40fcac:	cmp	x2, x3
  40fcb0:	b.ne	40fca8 <printf@plt+0xe788>  // b.any
  40fcb4:	ldrb	w2, [x1]
  40fcb8:	cbz	w2, 40fccc <printf@plt+0xe7ac>
  40fcbc:	mov	w3, #0x1                   	// #1
  40fcc0:	strb	w3, [x0, w2, sxtw]
  40fcc4:	ldrb	w2, [x1, #1]!
  40fcc8:	cbnz	w2, 40fcc0 <printf@plt+0xe7a0>
  40fccc:	ret
  40fcd0:	mov	x2, x0
  40fcd4:	add	x3, x0, #0x100
  40fcd8:	strb	wzr, [x2], #1
  40fcdc:	cmp	x2, x3
  40fce0:	b.ne	40fcd8 <printf@plt+0xe7b8>  // b.any
  40fce4:	ldrb	w2, [x1]
  40fce8:	cbz	w2, 40fcfc <printf@plt+0xe7dc>
  40fcec:	mov	w3, #0x1                   	// #1
  40fcf0:	strb	w3, [x0, w2, sxtw]
  40fcf4:	ldrb	w2, [x1, #1]!
  40fcf8:	cbnz	w2, 40fcf0 <printf@plt+0xe7d0>
  40fcfc:	ret
  40fd00:	ret
  40fd04:	nop
  40fd08:	mov	x2, #0x0                   	// #0
  40fd0c:	mov	w4, #0x1                   	// #1
  40fd10:	ldrb	w3, [x1, x2]
  40fd14:	cbz	w3, 40fd1c <printf@plt+0xe7fc>
  40fd18:	strb	w4, [x0, x2]
  40fd1c:	add	x2, x2, #0x1
  40fd20:	cmp	x2, #0x100
  40fd24:	b.ne	40fd10 <printf@plt+0xe7f0>  // b.any
  40fd28:	ret
  40fd2c:	nop
  40fd30:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x2298>
  40fd34:	ldr	w0, [x0, #1768]
  40fd38:	cbnz	w0, 40fd40 <printf@plt+0xe820>
  40fd3c:	b	40fa68 <printf@plt+0xe548>
  40fd40:	ret
  40fd44:	nop
  40fd48:	stp	x29, x30, [sp, #-16]!
  40fd4c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40fd50:	add	x0, x0, #0xde0
  40fd54:	mov	x29, sp
  40fd58:	bl	401470 <getenv@plt>
  40fd5c:	cbz	x0, 40fd68 <printf@plt+0xe848>
  40fd60:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fd64:	str	x0, [x1, #3112]
  40fd68:	ldp	x29, x30, [sp], #16
  40fd6c:	ret
  40fd70:	cmp	x1, #0x0
  40fd74:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40fd78:	add	x2, x2, #0xdf8
  40fd7c:	mov	w3, #0x1                   	// #1
  40fd80:	csel	x1, x2, x1, eq  // eq = none
  40fd84:	str	w3, [x0]
  40fd88:	str	x1, [x0, #8]
  40fd8c:	ret
  40fd90:	str	wzr, [x0]
  40fd94:	ret
  40fd98:	mov	w2, #0x3                   	// #3
  40fd9c:	str	w2, [x0]
  40fda0:	str	w1, [x0, #8]
  40fda4:	ret
  40fda8:	mov	w2, #0x4                   	// #4
  40fdac:	str	w2, [x0]
  40fdb0:	str	w1, [x0, #8]
  40fdb4:	ret
  40fdb8:	mov	w2, #0x2                   	// #2
  40fdbc:	str	w2, [x0]
  40fdc0:	strb	w1, [x0, #8]
  40fdc4:	ret
  40fdc8:	mov	w1, #0x5                   	// #5
  40fdcc:	str	w1, [x0]
  40fdd0:	str	d0, [x0, #8]
  40fdd4:	ret
  40fdd8:	ldr	w0, [x0]
  40fddc:	cmp	w0, #0x0
  40fde0:	cset	w0, eq  // eq = none
  40fde4:	ret
  40fde8:	stp	x29, x30, [sp, #-16]!
  40fdec:	mov	x29, sp
  40fdf0:	ldr	w1, [x0]
  40fdf4:	cmp	w1, #0x3
  40fdf8:	b.eq	40fe50 <printf@plt+0xe930>  // b.none
  40fdfc:	b.ls	40fe2c <printf@plt+0xe90c>  // b.plast
  40fe00:	cmp	w1, #0x4
  40fe04:	b.eq	40fe68 <printf@plt+0xe948>  // b.none
  40fe08:	cmp	w1, #0x5
  40fe0c:	b.ne	40fe80 <printf@plt+0xe960>  // b.any
  40fe10:	adrp	x2, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fe14:	ldr	d0, [x0, #8]
  40fe18:	ldp	x29, x30, [sp], #16
  40fe1c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40fe20:	ldr	x0, [x2, #3432]
  40fe24:	add	x1, x1, #0xe00
  40fe28:	b	4012a0 <fprintf@plt>
  40fe2c:	cmp	w1, #0x1
  40fe30:	b.eq	40fe88 <printf@plt+0xe968>  // b.none
  40fe34:	cmp	w1, #0x2
  40fe38:	b.ne	40fe80 <printf@plt+0xe960>  // b.any
  40fe3c:	ldp	x29, x30, [sp], #16
  40fe40:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fe44:	ldrb	w0, [x0, #8]
  40fe48:	ldr	x1, [x1, #3432]
  40fe4c:	b	4012b0 <putc@plt>
  40fe50:	ldr	w0, [x0, #8]
  40fe54:	bl	4110f0 <printf@plt+0xfbd0>
  40fe58:	ldp	x29, x30, [sp], #16
  40fe5c:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fe60:	ldr	x1, [x1, #3432]
  40fe64:	b	401260 <fputs@plt>
  40fe68:	ldr	w0, [x0, #8]
  40fe6c:	bl	411188 <printf@plt+0xfc68>
  40fe70:	ldp	x29, x30, [sp], #16
  40fe74:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fe78:	ldr	x1, [x1, #3432]
  40fe7c:	b	401260 <fputs@plt>
  40fe80:	ldp	x29, x30, [sp], #16
  40fe84:	ret
  40fe88:	ldp	x29, x30, [sp], #16
  40fe8c:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fe90:	ldr	x0, [x0, #8]
  40fe94:	ldr	x1, [x1, #3432]
  40fe98:	b	401260 <fputs@plt>
  40fe9c:	nop
  40fea0:	stp	x29, x30, [sp, #-64]!
  40fea4:	mov	x29, sp
  40fea8:	stp	x19, x20, [sp, #16]
  40feac:	mov	x19, x0
  40feb0:	stp	x21, x22, [sp, #32]
  40feb4:	stp	x23, x24, [sp, #48]
  40feb8:	cbz	x0, 40ffd4 <printf@plt+0xeab4>
  40febc:	mov	x4, x0
  40fec0:	adrp	x24, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40fec4:	mov	x21, x1
  40fec8:	mov	x22, x2
  40fecc:	mov	x23, x3
  40fed0:	add	x24, x24, #0xe08
  40fed4:	ldrb	w0, [x4], #1
  40fed8:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fedc:	cbnz	w0, 40ff24 <printf@plt+0xea04>
  40fee0:	b	40ff44 <printf@plt+0xea24>
  40fee4:	ldrb	w4, [x19, #1]
  40fee8:	add	x19, x19, #0x2
  40feec:	cmp	w4, #0x32
  40fef0:	b.eq	40ff74 <printf@plt+0xea54>  // b.none
  40fef4:	b.hi	40ff58 <printf@plt+0xea38>  // b.pmore
  40fef8:	cmp	w4, #0x25
  40fefc:	b.eq	40ff98 <printf@plt+0xea78>  // b.none
  40ff00:	cmp	w4, #0x31
  40ff04:	b.ne	40ff88 <printf@plt+0xea68>  // b.any
  40ff08:	ldr	w0, [x21]
  40ff0c:	cbz	w0, 40ffa4 <printf@plt+0xea84>
  40ff10:	mov	x0, x21
  40ff14:	bl	40fde8 <printf@plt+0xe8c8>
  40ff18:	mov	x4, x19
  40ff1c:	ldrb	w0, [x4], #1
  40ff20:	cbz	w0, 40ff44 <printf@plt+0xea24>
  40ff24:	cmp	w0, #0x25
  40ff28:	b.eq	40fee4 <printf@plt+0xe9c4>  // b.none
  40ff2c:	ldr	x1, [x20, #3432]
  40ff30:	mov	x19, x4
  40ff34:	bl	4012b0 <putc@plt>
  40ff38:	mov	x4, x19
  40ff3c:	ldrb	w0, [x4], #1
  40ff40:	cbnz	w0, 40ff24 <printf@plt+0xea04>
  40ff44:	ldp	x19, x20, [sp, #16]
  40ff48:	ldp	x21, x22, [sp, #32]
  40ff4c:	ldp	x23, x24, [sp, #48]
  40ff50:	ldp	x29, x30, [sp], #64
  40ff54:	ret
  40ff58:	cmp	w4, #0x33
  40ff5c:	b.ne	40ff88 <printf@plt+0xea68>  // b.any
  40ff60:	ldr	w0, [x23]
  40ff64:	cbz	w0, 40ffc4 <printf@plt+0xeaa4>
  40ff68:	mov	x0, x23
  40ff6c:	bl	40fde8 <printf@plt+0xe8c8>
  40ff70:	b	40ff18 <printf@plt+0xe9f8>
  40ff74:	ldr	w0, [x22]
  40ff78:	cbz	w0, 40ffb4 <printf@plt+0xea94>
  40ff7c:	mov	x0, x22
  40ff80:	bl	40fde8 <printf@plt+0xe8c8>
  40ff84:	b	40ff18 <printf@plt+0xe9f8>
  40ff88:	mov	x1, x24
  40ff8c:	mov	w0, #0x78                  	// #120
  40ff90:	bl	40fa08 <printf@plt+0xe4e8>
  40ff94:	b	40ff18 <printf@plt+0xe9f8>
  40ff98:	ldr	x1, [x20, #3432]
  40ff9c:	bl	4013a0 <fputc@plt>
  40ffa0:	b	40ff18 <printf@plt+0xe9f8>
  40ffa4:	mov	x1, x24
  40ffa8:	mov	w0, #0x6c                  	// #108
  40ffac:	bl	40fa08 <printf@plt+0xe4e8>
  40ffb0:	b	40ff10 <printf@plt+0xe9f0>
  40ffb4:	mov	x1, x24
  40ffb8:	mov	w0, #0x70                  	// #112
  40ffbc:	bl	40fa08 <printf@plt+0xe4e8>
  40ffc0:	b	40ff7c <printf@plt+0xea5c>
  40ffc4:	mov	x1, x24
  40ffc8:	mov	w0, #0x74                  	// #116
  40ffcc:	bl	40fa08 <printf@plt+0xe4e8>
  40ffd0:	b	40ff68 <printf@plt+0xea48>
  40ffd4:	mov	w0, #0x62                  	// #98
  40ffd8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  40ffdc:	add	x1, x1, #0xe08
  40ffe0:	bl	40fa08 <printf@plt+0xe4e8>
  40ffe4:	ldrb	w0, [x19]
  40ffe8:	brk	#0x3e8
  40ffec:	nop
  40fff0:	stp	x29, x30, [sp, #-96]!
  40fff4:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x3298>
  40fff8:	cmp	x0, #0x0
  40fffc:	mov	x29, sp
  410000:	stp	x23, x24, [sp, #48]
  410004:	mov	w23, w2
  410008:	mov	x24, x4
  41000c:	ldr	x2, [x8, #696]
  410010:	mvn	w8, w23
  410014:	stp	x19, x20, [sp, #16]
  410018:	adrp	x19, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41001c:	lsr	w8, w8, #31
  410020:	stp	x21, x22, [sp, #32]
  410024:	csel	w20, w8, wzr, ne  // ne = any
  410028:	mov	x21, x0
  41002c:	stp	x25, x26, [sp, #64]
  410030:	mov	w22, w3
  410034:	mov	x25, x5
  410038:	stp	x27, x28, [sp, #80]
  41003c:	mov	x26, x6
  410040:	mov	x28, x1
  410044:	mov	x27, x7
  410048:	cbz	x2, 410190 <printf@plt+0xec70>
  41004c:	ldr	x0, [x19, #3432]
  410050:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  410054:	add	x1, x1, #0xe40
  410058:	bl	4012a0 <fprintf@plt>
  41005c:	cbz	w20, 41008c <printf@plt+0xeb6c>
  410060:	ldrb	w0, [x21]
  410064:	cmp	w0, #0x2d
  410068:	b.eq	410170 <printf@plt+0xec50>  // b.none
  41006c:	ldr	x0, [x19, #3432]
  410070:	cbz	x28, 4101a4 <printf@plt+0xec84>
  410074:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  410078:	mov	w4, w23
  41007c:	mov	x3, x28
  410080:	mov	x2, x21
  410084:	add	x1, x1, #0xe48
  410088:	bl	4012a0 <fprintf@plt>
  41008c:	ldr	x1, [x19, #3432]
  410090:	mov	w0, #0x20                  	// #32
  410094:	bl	4013a0 <fputc@plt>
  410098:	cbz	w22, 41010c <printf@plt+0xebec>
  41009c:	cmp	w22, #0x2
  4100a0:	b.ne	410130 <printf@plt+0xec10>  // b.any
  4100a4:	ldr	x3, [x19, #3432]
  4100a8:	mov	x2, #0xc                   	// #12
  4100ac:	mov	x1, #0x1                   	// #1
  4100b0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  4100b4:	add	x0, x0, #0xe60
  4100b8:	bl	4014a0 <fwrite@plt>
  4100bc:	ldr	x1, [x19, #3432]
  4100c0:	mov	w0, #0x20                  	// #32
  4100c4:	bl	4013a0 <fputc@plt>
  4100c8:	mov	x3, x27
  4100cc:	mov	x2, x26
  4100d0:	mov	x1, x25
  4100d4:	mov	x0, x24
  4100d8:	bl	40fea0 <printf@plt+0xe980>
  4100dc:	ldr	x1, [x19, #3432]
  4100e0:	mov	w0, #0xa                   	// #10
  4100e4:	bl	4013a0 <fputc@plt>
  4100e8:	ldr	x0, [x19, #3432]
  4100ec:	bl	4013e0 <fflush@plt>
  4100f0:	ldp	x19, x20, [sp, #16]
  4100f4:	ldp	x21, x22, [sp, #32]
  4100f8:	ldp	x23, x24, [sp, #48]
  4100fc:	ldp	x25, x26, [sp, #64]
  410100:	ldp	x27, x28, [sp, #80]
  410104:	ldp	x29, x30, [sp], #96
  410108:	b	4102d0 <printf@plt+0xedb0>
  41010c:	ldr	x3, [x19, #3432]
  410110:	mov	x1, #0x1                   	// #1
  410114:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  410118:	mov	x2, #0x8                   	// #8
  41011c:	add	x0, x0, #0xe70
  410120:	bl	4014a0 <fwrite@plt>
  410124:	ldr	x1, [x19, #3432]
  410128:	mov	w0, #0x20                  	// #32
  41012c:	bl	4013a0 <fputc@plt>
  410130:	mov	x3, x27
  410134:	mov	x2, x26
  410138:	mov	x1, x25
  41013c:	mov	x0, x24
  410140:	bl	40fea0 <printf@plt+0xe980>
  410144:	ldr	x1, [x19, #3432]
  410148:	mov	w0, #0xa                   	// #10
  41014c:	bl	4013a0 <fputc@plt>
  410150:	ldr	x0, [x19, #3432]
  410154:	ldp	x19, x20, [sp, #16]
  410158:	ldp	x21, x22, [sp, #32]
  41015c:	ldp	x23, x24, [sp, #48]
  410160:	ldp	x25, x26, [sp, #64]
  410164:	ldp	x27, x28, [sp, #80]
  410168:	ldp	x29, x30, [sp], #96
  41016c:	b	4013e0 <fflush@plt>
  410170:	ldrb	w1, [x21, #1]
  410174:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  410178:	add	x0, x0, #0xe28
  41017c:	cmp	w1, #0x0
  410180:	csel	x21, x0, x21, eq  // eq = none
  410184:	ldr	x0, [x19, #3432]
  410188:	cbnz	x28, 410074 <printf@plt+0xeb54>
  41018c:	b	4101a4 <printf@plt+0xec84>
  410190:	cbz	w20, 410098 <printf@plt+0xeb78>
  410194:	ldrb	w0, [x21]
  410198:	cmp	w0, #0x2d
  41019c:	b.ne	41006c <printf@plt+0xeb4c>  // b.any
  4101a0:	b	410170 <printf@plt+0xec50>
  4101a4:	mov	w3, w23
  4101a8:	mov	x2, x21
  4101ac:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  4101b0:	add	x1, x1, #0xe58
  4101b4:	bl	4012a0 <fprintf@plt>
  4101b8:	ldr	x1, [x19, #3432]
  4101bc:	mov	w0, #0x20                  	// #32
  4101c0:	bl	4013a0 <fputc@plt>
  4101c4:	b	410098 <printf@plt+0xeb78>
  4101c8:	adrp	x4, 437000 <stderr@@GLIBC_2.17+0x3298>
  4101cc:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x3298>
  4101d0:	adrp	x7, 437000 <stderr@@GLIBC_2.17+0x3298>
  4101d4:	mov	x5, x1
  4101d8:	mov	x6, x2
  4101dc:	ldr	w2, [x4, #644]
  4101e0:	ldr	x1, [x8, #520]
  4101e4:	mov	x4, x0
  4101e8:	ldr	x0, [x7, #528]
  4101ec:	mov	x7, x3
  4101f0:	mov	w3, #0x1                   	// #1
  4101f4:	b	40fff0 <printf@plt+0xead0>
  4101f8:	adrp	x4, 437000 <stderr@@GLIBC_2.17+0x3298>
  4101fc:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x3298>
  410200:	adrp	x7, 437000 <stderr@@GLIBC_2.17+0x3298>
  410204:	mov	x5, x1
  410208:	mov	x6, x2
  41020c:	ldr	w2, [x4, #644]
  410210:	ldr	x1, [x8, #520]
  410214:	mov	x4, x0
  410218:	ldr	x0, [x7, #528]
  41021c:	mov	x7, x3
  410220:	mov	w3, #0x0                   	// #0
  410224:	b	40fff0 <printf@plt+0xead0>
  410228:	adrp	x4, 437000 <stderr@@GLIBC_2.17+0x3298>
  41022c:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x3298>
  410230:	adrp	x7, 437000 <stderr@@GLIBC_2.17+0x3298>
  410234:	mov	x5, x1
  410238:	mov	x6, x2
  41023c:	ldr	w2, [x4, #644]
  410240:	ldr	x1, [x8, #520]
  410244:	mov	x4, x0
  410248:	ldr	x0, [x7, #528]
  41024c:	mov	x7, x3
  410250:	mov	w3, #0x2                   	// #2
  410254:	b	40fff0 <printf@plt+0xead0>
  410258:	mov	x7, x2
  41025c:	mov	x6, x4
  410260:	mov	w2, w1
  410264:	mov	x4, x7
  410268:	mov	x1, #0x0                   	// #0
  41026c:	mov	x7, x5
  410270:	mov	x5, x3
  410274:	mov	w3, #0x1                   	// #1
  410278:	b	40fff0 <printf@plt+0xead0>
  41027c:	nop
  410280:	mov	x7, x2
  410284:	mov	x6, x4
  410288:	mov	w2, w1
  41028c:	mov	x4, x7
  410290:	mov	x1, #0x0                   	// #0
  410294:	mov	x7, x5
  410298:	mov	x5, x3
  41029c:	mov	w3, #0x0                   	// #0
  4102a0:	b	40fff0 <printf@plt+0xead0>
  4102a4:	nop
  4102a8:	mov	x7, x2
  4102ac:	mov	x6, x4
  4102b0:	mov	w2, w1
  4102b4:	mov	x4, x7
  4102b8:	mov	x1, #0x0                   	// #0
  4102bc:	mov	x7, x5
  4102c0:	mov	x5, x3
  4102c4:	mov	w3, #0x2                   	// #2
  4102c8:	b	40fff0 <printf@plt+0xead0>
  4102cc:	nop
  4102d0:	stp	x29, x30, [sp, #-16]!
  4102d4:	mov	w0, #0x3                   	// #3
  4102d8:	mov	x29, sp
  4102dc:	bl	401490 <exit@plt>
  4102e0:	ldp	w13, w8, [x1, #48]
  4102e4:	add	x11, x0, #0x8
  4102e8:	ldr	w12, [x1]
  4102ec:	cmp	w13, w8
  4102f0:	mov	w7, w13
  4102f4:	ccmp	w8, w12, #0x0, lt  // lt = tstop
  4102f8:	mov	w9, w12
  4102fc:	sxtw	x14, w8
  410300:	b.ge	410368 <printf@plt+0xee48>  // b.tcont
  410304:	nop
  410308:	sub	w10, w9, w8
  41030c:	sub	w2, w8, w7
  410310:	cmp	w10, w2
  410314:	b.le	410378 <printf@plt+0xee58>
  410318:	sxtw	x3, w7
  41031c:	sub	w9, w9, w2
  410320:	sub	w4, w2, #0x1
  410324:	mov	x5, x3
  410328:	add	x4, x4, x3
  41032c:	sxtw	x3, w9
  410330:	add	x2, x0, w7, sxtw #3
  410334:	sub	x3, x3, x5
  410338:	add	x4, x11, x4, lsl #3
  41033c:	nop
  410340:	ldr	x6, [x2, x3, lsl #3]
  410344:	ldr	x5, [x2]
  410348:	str	x6, [x2]
  41034c:	str	x5, [x2, x3, lsl #3]
  410350:	add	x2, x2, #0x8
  410354:	cmp	x4, x2
  410358:	b.ne	410340 <printf@plt+0xee20>  // b.any
  41035c:	cmp	w9, w8
  410360:	ccmp	w7, w8, #0x0, gt
  410364:	b.lt	410308 <printf@plt+0xede8>  // b.tstop
  410368:	sub	w0, w12, w8
  41036c:	add	w0, w0, w13
  410370:	stp	w0, w12, [x1, #48]
  410374:	ret
  410378:	sxtw	x3, w7
  41037c:	sub	w6, w10, #0x1
  410380:	add	x6, x6, x3
  410384:	add	x2, x0, w7, sxtw #3
  410388:	sub	x3, x14, x3
  41038c:	add	x6, x11, x6, lsl #3
  410390:	ldr	x5, [x2, x3, lsl #3]
  410394:	ldr	x4, [x2]
  410398:	str	x5, [x2]
  41039c:	str	x4, [x2, x3, lsl #3]
  4103a0:	add	x2, x2, #0x8
  4103a4:	cmp	x2, x6
  4103a8:	b.ne	410390 <printf@plt+0xee70>  // b.any
  4103ac:	add	w7, w7, w10
  4103b0:	cmp	w9, w8
  4103b4:	ccmp	w7, w8, #0x0, gt
  4103b8:	b.lt	410308 <printf@plt+0xede8>  // b.tstop
  4103bc:	b	410368 <printf@plt+0xee48>
  4103c0:	stp	x29, x30, [sp, #-192]!
  4103c4:	mov	x29, sp
  4103c8:	stp	x19, x20, [sp, #16]
  4103cc:	mov	w19, w0
  4103d0:	stp	x21, x22, [sp, #32]
  4103d4:	mov	x21, x2
  4103d8:	ldrb	w0, [x2]
  4103dc:	ldr	w2, [x7, #4]
  4103e0:	cmp	w0, #0x3a
  4103e4:	str	x3, [sp, #96]
  4103e8:	csel	w0, w2, wzr, ne  // ne = any
  4103ec:	stp	w5, w0, [sp, #104]
  4103f0:	str	x4, [sp, #112]
  4103f4:	cmp	w19, #0x0
  4103f8:	b.le	410ab4 <printf@plt+0xf594>
  4103fc:	ldr	w0, [x7]
  410400:	mov	x20, x1
  410404:	str	xzr, [x7, #16]
  410408:	stp	x23, x24, [sp, #48]
  41040c:	mov	x24, x7
  410410:	stp	x27, x28, [sp, #80]
  410414:	cbnz	w0, 4104e8 <printf@plt+0xefc8>
  410418:	mov	w1, #0x1                   	// #1
  41041c:	mov	w0, w1
  410420:	str	w1, [x7]
  410424:	str	xzr, [x24, #32]
  410428:	stp	w0, w0, [x24, #48]
  41042c:	cbz	w6, 4105f8 <printf@plt+0xf0d8>
  410430:	mov	w0, #0x1                   	// #1
  410434:	str	w0, [x24, #44]
  410438:	ldrb	w1, [x21]
  41043c:	cmp	w1, #0x2d
  410440:	b.eq	410974 <printf@plt+0xf454>  // b.none
  410444:	cmp	w1, #0x2b
  410448:	b.eq	410994 <printf@plt+0xf474>  // b.none
  41044c:	str	w0, [x24, #24]
  410450:	str	wzr, [x24, #40]
  410454:	ldr	w0, [x24]
  410458:	ldr	w1, [x24, #52]
  41045c:	cmp	w1, w0
  410460:	b.le	410468 <printf@plt+0xef48>
  410464:	str	w0, [x24, #52]
  410468:	ldr	w1, [x24, #48]
  41046c:	cmp	w0, w1
  410470:	b.ge	410478 <printf@plt+0xef58>  // b.tcont
  410474:	str	w0, [x24, #48]
  410478:	ldr	w1, [x24, #40]
  41047c:	cmp	w1, #0x1
  410480:	b.eq	410650 <printf@plt+0xf130>  // b.none
  410484:	cmp	w19, w0
  410488:	b.eq	410630 <printf@plt+0xf110>  // b.none
  41048c:	ldr	x4, [x20, w0, sxtw #3]
  410490:	ldrb	w1, [x4]
  410494:	cmp	w1, #0x2d
  410498:	b.ne	4105bc <printf@plt+0xf09c>  // b.any
  41049c:	ldrb	w1, [x4, #1]
  4104a0:	cmp	w1, #0x2d
  4104a4:	b.ne	4105bc <printf@plt+0xf09c>  // b.any
  4104a8:	ldrb	w1, [x4, #2]
  4104ac:	cbnz	w1, 4105bc <printf@plt+0xf09c>
  4104b0:	ldp	w1, w2, [x24, #48]
  4104b4:	add	w0, w0, #0x1
  4104b8:	str	w0, [x24]
  4104bc:	cmp	w1, w2
  4104c0:	b.eq	410abc <printf@plt+0xf59c>  // b.none
  4104c4:	cmp	w0, w2
  4104c8:	b.eq	4104dc <printf@plt+0xefbc>  // b.none
  4104cc:	mov	x1, x24
  4104d0:	mov	x0, x20
  4104d4:	bl	4102e0 <printf@plt+0xedc0>
  4104d8:	ldr	w1, [x24, #48]
  4104dc:	str	w19, [x24]
  4104e0:	str	w19, [x24, #52]
  4104e4:	b	410634 <printf@plt+0xf114>
  4104e8:	ldr	w1, [x7, #24]
  4104ec:	cbz	w1, 410424 <printf@plt+0xef04>
  4104f0:	ldr	x28, [x7, #32]
  4104f4:	cbz	x28, 410454 <printf@plt+0xef34>
  4104f8:	ldrb	w0, [x28]
  4104fc:	cbz	w0, 410454 <printf@plt+0xef34>
  410500:	ldr	x0, [sp, #96]
  410504:	cbz	x0, 410558 <printf@plt+0xf038>
  410508:	ldr	w0, [x24]
  41050c:	stp	w0, w0, [sp, #136]
  410510:	sxtw	x1, w0
  410514:	sbfiz	x0, x0, #3, #32
  410518:	str	x0, [sp, #168]
  41051c:	str	x1, [sp, #176]
  410520:	ldr	x0, [x20, x1, lsl #3]
  410524:	str	x0, [sp, #144]
  410528:	ldrb	w1, [x0, #1]
  41052c:	str	w1, [sp, #128]
  410530:	cmp	w1, #0x2d
  410534:	b.eq	41086c <printf@plt+0xf34c>  // b.none
  410538:	ldr	w2, [sp, #104]
  41053c:	cbz	w2, 410558 <printf@plt+0xf038>
  410540:	ldrb	w0, [x0, #2]
  410544:	cbnz	w0, 41086c <printf@plt+0xf34c>
  410548:	mov	x0, x21
  41054c:	bl	401300 <strchr@plt>
  410550:	cbz	x0, 41086c <printf@plt+0xf34c>
  410554:	nop
  410558:	add	x22, x28, #0x1
  41055c:	str	x22, [x24, #32]
  410560:	mov	x0, x21
  410564:	ldrb	w23, [x28]
  410568:	mov	w1, w23
  41056c:	bl	401300 <strchr@plt>
  410570:	ldrb	w2, [x28, #1]
  410574:	mov	x1, x0
  410578:	mov	w0, w23
  41057c:	cbz	w2, 4106ec <printf@plt+0xf1cc>
  410580:	cmp	w23, #0x3a
  410584:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  410588:	b.eq	4109a4 <printf@plt+0xf484>  // b.none
  41058c:	ldrb	w3, [x1]
  410590:	ldrb	w2, [x1, #1]
  410594:	cmp	w3, #0x57
  410598:	b.eq	4106fc <printf@plt+0xf1dc>  // b.none
  41059c:	cmp	w2, #0x3a
  4105a0:	b.eq	410820 <printf@plt+0xf300>  // b.none
  4105a4:	ldp	x19, x20, [sp, #16]
  4105a8:	ldp	x21, x22, [sp, #32]
  4105ac:	ldp	x23, x24, [sp, #48]
  4105b0:	ldp	x27, x28, [sp, #80]
  4105b4:	ldp	x29, x30, [sp], #192
  4105b8:	ret
  4105bc:	ldrb	w1, [x4]
  4105c0:	cmp	w1, #0x2d
  4105c4:	b.eq	4106c4 <printf@plt+0xf1a4>  // b.none
  4105c8:	ldr	w1, [x24, #40]
  4105cc:	cbz	w1, 410aac <printf@plt+0xf58c>
  4105d0:	add	w1, w0, #0x1
  4105d4:	mov	w0, #0x1                   	// #1
  4105d8:	ldp	x27, x28, [sp, #80]
  4105dc:	str	w1, [x24]
  4105e0:	str	x4, [x24, #16]
  4105e4:	ldp	x23, x24, [sp, #48]
  4105e8:	ldp	x19, x20, [sp, #16]
  4105ec:	ldp	x21, x22, [sp, #32]
  4105f0:	ldp	x29, x30, [sp], #192
  4105f4:	ret
  4105f8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x8bf8>
  4105fc:	add	x0, x0, #0xe80
  410600:	bl	401470 <getenv@plt>
  410604:	cbz	x0, 4107f8 <printf@plt+0xf2d8>
  410608:	mov	w0, #0x1                   	// #1
  41060c:	str	w0, [x24, #44]
  410610:	ldr	x28, [x24, #32]
  410614:	ldrb	w0, [x21]
  410618:	cmp	w0, #0x2d
  41061c:	b.eq	410854 <printf@plt+0xf334>  // b.none
  410620:	cmp	w0, #0x2b
  410624:	b.eq	410a4c <printf@plt+0xf52c>  // b.none
  410628:	str	wzr, [x24, #40]
  41062c:	b	410860 <printf@plt+0xf340>
  410630:	ldp	w1, w19, [x24, #48]
  410634:	cmp	w1, w19
  410638:	b.eq	410aac <printf@plt+0xf58c>  // b.none
  41063c:	mov	w0, #0xffffffff            	// #-1
  410640:	ldp	x27, x28, [sp, #80]
  410644:	str	w1, [x24]
  410648:	ldp	x23, x24, [sp, #48]
  41064c:	b	4105e8 <printf@plt+0xf0c8>
  410650:	ldp	w2, w1, [x24, #48]
  410654:	cmp	w2, w1
  410658:	b.eq	4107e4 <printf@plt+0xf2c4>  // b.none
  41065c:	cmp	w0, w1
  410660:	b.eq	410674 <printf@plt+0xf154>  // b.none
  410664:	mov	x1, x24
  410668:	mov	x0, x20
  41066c:	bl	4102e0 <printf@plt+0xedc0>
  410670:	ldr	w1, [x24]
  410674:	cmp	w19, w1
  410678:	b.le	410988 <printf@plt+0xf468>
  41067c:	sxtw	x0, w1
  410680:	b	410694 <printf@plt+0xf174>
  410684:	add	w1, w4, #0x1
  410688:	str	w1, [x24]
  41068c:	cmp	w19, w0
  410690:	b.le	410988 <printf@plt+0xf468>
  410694:	ldr	x2, [x20, x0, lsl #3]
  410698:	mov	w4, w0
  41069c:	mov	w1, w0
  4106a0:	add	x0, x0, #0x1
  4106a4:	ldrb	w3, [x2]
  4106a8:	cmp	w3, #0x2d
  4106ac:	b.ne	410684 <printf@plt+0xf164>  // b.any
  4106b0:	ldrb	w2, [x2, #1]
  4106b4:	cbz	w2, 410684 <printf@plt+0xf164>
  4106b8:	ldr	w0, [x24]
  4106bc:	str	w1, [x24, #52]
  4106c0:	b	410484 <printf@plt+0xef64>
  4106c4:	ldrb	w1, [x4, #1]
  4106c8:	cbz	w1, 4105c8 <printf@plt+0xf0a8>
  4106cc:	ldr	x0, [sp, #96]
  4106d0:	cmp	w1, #0x2d
  4106d4:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4106d8:	cset	x0, ne  // ne = any
  4106dc:	add	x0, x0, #0x1
  4106e0:	add	x28, x4, x0
  4106e4:	str	x28, [x24, #32]
  4106e8:	b	410500 <printf@plt+0xefe0>
  4106ec:	ldr	w2, [x24]
  4106f0:	add	w2, w2, #0x1
  4106f4:	str	w2, [x24]
  4106f8:	b	410580 <printf@plt+0xf060>
  4106fc:	cmp	w2, #0x3b
  410700:	b.ne	41059c <printf@plt+0xf07c>  // b.any
  410704:	ldrb	w1, [x28, #1]
  410708:	ldr	w0, [x24]
  41070c:	cbnz	w1, 41071c <printf@plt+0xf1fc>
  410710:	cmp	w19, w0
  410714:	b.eq	410de8 <printf@plt+0xf8c8>  // b.none
  410718:	ldr	x22, [x20, w0, sxtw #3]
  41071c:	add	w0, w0, #0x1
  410720:	str	w0, [x24]
  410724:	mov	x27, x22
  410728:	str	x22, [x24, #16]
  41072c:	str	x22, [x24, #32]
  410730:	ldrb	w23, [x22]
  410734:	cmp	w23, #0x3d
  410738:	ccmp	w23, #0x0, #0x4, ne  // ne = any
  41073c:	b.eq	410750 <printf@plt+0xf230>  // b.none
  410740:	ldrb	w23, [x27, #1]!
  410744:	cmp	w23, #0x3d
  410748:	ccmp	w23, #0x0, #0x4, ne  // ne = any
  41074c:	b.ne	410740 <printf@plt+0xf220>  // b.any
  410750:	ldr	x0, [sp, #96]
  410754:	ldr	x28, [x0]
  410758:	cbz	x28, 410e44 <printf@plt+0xf924>
  41075c:	sub	w1, w27, w22
  410760:	mov	w3, #0x0                   	// #0
  410764:	mov	x2, #0x0                   	// #0
  410768:	stp	x25, x26, [sp, #64]
  41076c:	sub	x26, x27, x22
  410770:	mov	w25, #0x0                   	// #0
  410774:	str	wzr, [sp, #96]
  410778:	str	w23, [sp, #104]
  41077c:	mov	x23, x0
  410780:	stp	x27, x20, [sp, #120]
  410784:	mov	x27, x2
  410788:	mov	w20, w3
  41078c:	str	w19, [sp, #136]
  410790:	mov	x19, x28
  410794:	mov	x28, x1
  410798:	b	4107ac <printf@plt+0xf28c>
  41079c:	mov	w20, #0x1                   	// #1
  4107a0:	ldr	x19, [x23, #32]!
  4107a4:	add	w25, w25, #0x1
  4107a8:	cbz	x19, 410b04 <printf@plt+0xf5e4>
  4107ac:	mov	x1, x22
  4107b0:	mov	x2, x26
  4107b4:	mov	x0, x19
  4107b8:	bl	401390 <strncmp@plt>
  4107bc:	mov	w1, w0
  4107c0:	mov	x0, x19
  4107c4:	cbnz	w1, 4107a0 <printf@plt+0xf280>
  4107c8:	bl	401290 <strlen@plt>
  4107cc:	cmp	x28, x0
  4107d0:	b.eq	410d24 <printf@plt+0xf804>  // b.none
  4107d4:	cbnz	x27, 41079c <printf@plt+0xf27c>
  4107d8:	mov	x27, x23
  4107dc:	str	w25, [sp, #96]
  4107e0:	b	4107a0 <printf@plt+0xf280>
  4107e4:	cmp	w0, w1
  4107e8:	b.eq	410674 <printf@plt+0xf154>  // b.none
  4107ec:	mov	w1, w0
  4107f0:	str	w0, [x24, #48]
  4107f4:	b	410674 <printf@plt+0xf154>
  4107f8:	str	wzr, [x24, #44]
  4107fc:	ldr	x28, [x24, #32]
  410800:	ldrb	w0, [x21]
  410804:	cmp	w0, #0x2d
  410808:	b.eq	410854 <printf@plt+0xf334>  // b.none
  41080c:	cmp	w0, #0x2b
  410810:	b.eq	410a4c <printf@plt+0xf52c>  // b.none
  410814:	mov	w0, #0x1                   	// #1
  410818:	str	w0, [x24, #40]
  41081c:	b	410860 <printf@plt+0xf340>
  410820:	ldrb	w1, [x1, #2]
  410824:	ldrb	w2, [x28, #1]
  410828:	cmp	w1, #0x3a
  41082c:	b.eq	410a94 <printf@plt+0xf574>  // b.none
  410830:	ldr	w1, [x24]
  410834:	cbz	w2, 410b70 <printf@plt+0xf650>
  410838:	add	w1, w1, #0x1
  41083c:	str	w1, [x24]
  410840:	str	x22, [x24, #16]
  410844:	ldp	x27, x28, [sp, #80]
  410848:	str	xzr, [x24, #32]
  41084c:	ldp	x23, x24, [sp, #48]
  410850:	b	4105e8 <printf@plt+0xf0c8>
  410854:	add	x21, x21, #0x1
  410858:	mov	w0, #0x2                   	// #2
  41085c:	str	w0, [x24, #40]
  410860:	mov	w0, #0x1                   	// #1
  410864:	str	w0, [x24, #24]
  410868:	b	4104f4 <printf@plt+0xefd4>
  41086c:	stp	x25, x26, [sp, #64]
  410870:	mov	x25, x28
  410874:	ldrb	w0, [x28]
  410878:	str	w0, [sp, #188]
  41087c:	cmp	w0, #0x3d
  410880:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  410884:	b.eq	410898 <printf@plt+0xf378>  // b.none
  410888:	ldrb	w0, [x25, #1]!
  41088c:	cmp	w0, #0x3d
  410890:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  410894:	b.ne	410888 <printf@plt+0xf368>  // b.any
  410898:	ldr	x22, [sp, #96]
  41089c:	ldr	x27, [x22]
  4108a0:	cbz	x27, 410a68 <printf@plt+0xf548>
  4108a4:	mov	w0, #0xffffffff            	// #-1
  4108a8:	stp	x20, x21, [sp, #152]
  4108ac:	ldr	w21, [sp, #104]
  4108b0:	mov	w1, #0x0                   	// #0
  4108b4:	sub	x26, x25, x28
  4108b8:	mov	w20, w1
  4108bc:	str	w0, [sp, #120]
  4108c0:	mov	x0, #0x0                   	// #0
  4108c4:	str	w19, [sp, #184]
  4108c8:	mov	x19, x27
  4108cc:	mov	x27, x0
  4108d0:	mov	w23, #0x0                   	// #0
  4108d4:	nop
  4108d8:	mov	x2, x26
  4108dc:	mov	x1, x28
  4108e0:	mov	x0, x19
  4108e4:	bl	401390 <strncmp@plt>
  4108e8:	cbnz	w0, 410918 <printf@plt+0xf3f8>
  4108ec:	mov	x0, x19
  4108f0:	bl	401290 <strlen@plt>
  4108f4:	cmp	w26, w0
  4108f8:	b.eq	4109e4 <printf@plt+0xf4c4>  // b.none
  4108fc:	cbz	x27, 410968 <printf@plt+0xf448>
  410900:	cbnz	w21, 410914 <printf@plt+0xf3f4>
  410904:	ldr	w0, [x22, #8]
  410908:	ldr	w1, [x27, #8]
  41090c:	cmp	w1, w0
  410910:	b.eq	410944 <printf@plt+0xf424>  // b.none
  410914:	mov	w20, #0x1                   	// #1
  410918:	ldr	x19, [x22, #32]!
  41091c:	add	w23, w23, #0x1
  410920:	cbnz	x19, 4108d8 <printf@plt+0xf3b8>
  410924:	mov	w0, w20
  410928:	ldr	w19, [sp, #184]
  41092c:	ldp	x20, x21, [sp, #152]
  410930:	cbnz	w0, 410ac8 <printf@plt+0xf5a8>
  410934:	mov	x22, x27
  410938:	cbz	x27, 410a68 <printf@plt+0xf548>
  41093c:	ldr	w23, [sp, #120]
  410940:	b	4109ec <printf@plt+0xf4cc>
  410944:	ldr	x0, [x22, #16]
  410948:	ldr	x1, [x27, #16]
  41094c:	cmp	x1, x0
  410950:	b.ne	410914 <printf@plt+0xf3f4>  // b.any
  410954:	ldr	w0, [x22, #24]
  410958:	ldr	w1, [x27, #24]
  41095c:	cmp	w1, w0
  410960:	csinc	w20, w20, wzr, eq  // eq = none
  410964:	b	410918 <printf@plt+0xf3f8>
  410968:	mov	x27, x22
  41096c:	str	w23, [sp, #120]
  410970:	b	410918 <printf@plt+0xf3f8>
  410974:	mov	w1, #0x2                   	// #2
  410978:	add	x21, x21, #0x1
  41097c:	str	w0, [x24, #24]
  410980:	str	w1, [x24, #40]
  410984:	b	410454 <printf@plt+0xef34>
  410988:	mov	w0, w1
  41098c:	str	w1, [x24, #52]
  410990:	b	410484 <printf@plt+0xef64>
  410994:	add	x21, x21, #0x1
  410998:	str	w0, [x24, #24]
  41099c:	str	wzr, [x24, #40]
  4109a0:	b	410454 <printf@plt+0xef34>
  4109a4:	ldr	w0, [sp, #108]
  4109a8:	cbz	w0, 4109d0 <printf@plt+0xf4b0>
  4109ac:	ldr	w1, [x24, #44]
  4109b0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4109b4:	ldr	x2, [x20]
  4109b8:	ldr	x0, [x0, #3432]
  4109bc:	cbz	w1, 410b8c <printf@plt+0xf66c>
  4109c0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  4109c4:	mov	w3, w23
  4109c8:	add	x1, x1, #0xf78
  4109cc:	bl	4012a0 <fprintf@plt>
  4109d0:	mov	w0, #0x3f                  	// #63
  4109d4:	ldp	x27, x28, [sp, #80]
  4109d8:	str	w23, [x24, #8]
  4109dc:	ldp	x23, x24, [sp, #48]
  4109e0:	b	4105e8 <printf@plt+0xf0c8>
  4109e4:	ldp	x20, x21, [sp, #152]
  4109e8:	ldr	w19, [sp, #184]
  4109ec:	ldr	w0, [sp, #136]
  4109f0:	ldr	w1, [x22, #8]
  4109f4:	add	w0, w0, #0x1
  4109f8:	str	w0, [x24]
  4109fc:	ldrb	w2, [x25]
  410a00:	cbnz	w2, 410a58 <printf@plt+0xf538>
  410a04:	cmp	w1, #0x1
  410a08:	b.eq	410ba0 <printf@plt+0xf680>  // b.none
  410a0c:	mov	x0, x28
  410a10:	bl	401290 <strlen@plt>
  410a14:	add	x0, x28, x0
  410a18:	str	x0, [x24, #32]
  410a1c:	ldr	x0, [sp, #112]
  410a20:	cbz	x0, 410a28 <printf@plt+0xf508>
  410a24:	str	w23, [x0]
  410a28:	ldr	x1, [x22, #16]
  410a2c:	ldr	w0, [x22, #24]
  410a30:	cbz	x1, 410b60 <printf@plt+0xf640>
  410a34:	ldp	x23, x24, [sp, #48]
  410a38:	ldp	x25, x26, [sp, #64]
  410a3c:	ldp	x27, x28, [sp, #80]
  410a40:	str	w0, [x1]
  410a44:	mov	w0, #0x0                   	// #0
  410a48:	b	4105e8 <printf@plt+0xf0c8>
  410a4c:	add	x21, x21, #0x1
  410a50:	str	wzr, [x24, #40]
  410a54:	b	410860 <printf@plt+0xf340>
  410a58:	cbz	w1, 410bfc <printf@plt+0xf6dc>
  410a5c:	add	x25, x25, #0x1
  410a60:	str	x25, [x24, #16]
  410a64:	b	410a0c <printf@plt+0xf4ec>
  410a68:	ldr	w0, [sp, #104]
  410a6c:	cbz	w0, 410c68 <printf@plt+0xf748>
  410a70:	ldr	w0, [sp, #128]
  410a74:	cmp	w0, #0x2d
  410a78:	b.eq	410db8 <printf@plt+0xf898>  // b.none
  410a7c:	ldr	w1, [sp, #188]
  410a80:	mov	x0, x21
  410a84:	bl	401300 <strchr@plt>
  410a88:	cbz	x0, 410e14 <printf@plt+0xf8f4>
  410a8c:	ldp	x25, x26, [sp, #64]
  410a90:	b	410558 <printf@plt+0xf038>
  410a94:	cbz	w2, 410bf4 <printf@plt+0xf6d4>
  410a98:	ldr	w1, [x24]
  410a9c:	str	x22, [x24, #16]
  410aa0:	add	w1, w1, #0x1
  410aa4:	str	w1, [x24]
  410aa8:	b	410844 <printf@plt+0xf324>
  410aac:	ldp	x23, x24, [sp, #48]
  410ab0:	ldp	x27, x28, [sp, #80]
  410ab4:	mov	w0, #0xffffffff            	// #-1
  410ab8:	b	4105e8 <printf@plt+0xf0c8>
  410abc:	mov	w1, w0
  410ac0:	str	w0, [x24, #48]
  410ac4:	b	4104dc <printf@plt+0xefbc>
  410ac8:	ldr	w0, [sp, #108]
  410acc:	cbnz	w0, 410bc8 <printf@plt+0xf6a8>
  410ad0:	mov	x0, x28
  410ad4:	bl	401290 <strlen@plt>
  410ad8:	add	x4, x28, x0
  410adc:	ldr	w0, [sp, #136]
  410ae0:	ldp	x25, x26, [sp, #64]
  410ae4:	add	w1, w0, #0x1
  410ae8:	mov	w0, #0x3f                  	// #63
  410aec:	ldp	x27, x28, [sp, #80]
  410af0:	str	w1, [x24]
  410af4:	str	wzr, [x24, #8]
  410af8:	str	x4, [x24, #32]
  410afc:	ldp	x23, x24, [sp, #48]
  410b00:	b	4105e8 <printf@plt+0xf0c8>
  410b04:	mov	x25, x27
  410b08:	mov	w0, w20
  410b0c:	ldr	w23, [sp, #104]
  410b10:	ldr	w19, [sp, #136]
  410b14:	ldp	x27, x20, [sp, #120]
  410b18:	cbnz	w0, 410d80 <printf@plt+0xf860>
  410b1c:	cbz	x25, 410e40 <printf@plt+0xf920>
  410b20:	ldr	w0, [x25, #8]
  410b24:	cbz	w23, 410cd8 <printf@plt+0xf7b8>
  410b28:	cbz	w0, 410efc <printf@plt+0xf9dc>
  410b2c:	add	x28, x27, #0x1
  410b30:	str	x28, [x24, #16]
  410b34:	mov	x0, x22
  410b38:	bl	401290 <strlen@plt>
  410b3c:	add	x22, x22, x0
  410b40:	str	x22, [x24, #32]
  410b44:	ldr	x0, [sp, #112]
  410b48:	cbz	x0, 410b54 <printf@plt+0xf634>
  410b4c:	ldr	w1, [sp, #96]
  410b50:	str	w1, [x0]
  410b54:	ldr	x1, [x25, #16]
  410b58:	ldr	w0, [x25, #24]
  410b5c:	cbnz	x1, 410a34 <printf@plt+0xf514>
  410b60:	ldp	x23, x24, [sp, #48]
  410b64:	ldp	x25, x26, [sp, #64]
  410b68:	ldp	x27, x28, [sp, #80]
  410b6c:	b	4105e8 <printf@plt+0xf0c8>
  410b70:	cmp	w19, w1
  410b74:	b.eq	410d00 <printf@plt+0xf7e0>  // b.none
  410b78:	ldr	x2, [x20, w1, sxtw #3]
  410b7c:	add	w1, w1, #0x1
  410b80:	str	w1, [x24]
  410b84:	str	x2, [x24, #16]
  410b88:	b	410844 <printf@plt+0xf324>
  410b8c:	mov	w3, w23
  410b90:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  410b94:	add	x1, x1, #0xf98
  410b98:	bl	4012a0 <fprintf@plt>
  410b9c:	b	4109d0 <printf@plt+0xf4b0>
  410ba0:	cmp	w0, w19
  410ba4:	b.ge	410d40 <printf@plt+0xf820>  // b.tcont
  410ba8:	ldr	x0, [sp, #168]
  410bac:	add	x20, x20, x0
  410bb0:	ldr	w0, [sp, #136]
  410bb4:	add	w0, w0, #0x2
  410bb8:	str	w0, [x24]
  410bbc:	ldr	x0, [x20, #8]
  410bc0:	str	x0, [x24, #16]
  410bc4:	b	410a0c <printf@plt+0xf4ec>
  410bc8:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410bcc:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  410bd0:	ldr	x2, [x20]
  410bd4:	add	x1, x1, #0xe90
  410bd8:	ldr	x0, [x0, #3432]
  410bdc:	ldr	x3, [sp, #144]
  410be0:	bl	4012a0 <fprintf@plt>
  410be4:	ldr	w0, [x24]
  410be8:	str	w0, [sp, #136]
  410bec:	ldr	x28, [x24, #32]
  410bf0:	b	410ad0 <printf@plt+0xf5b0>
  410bf4:	str	xzr, [x24, #16]
  410bf8:	b	410844 <printf@plt+0xf324>
  410bfc:	ldr	w0, [sp, #108]
  410c00:	cbz	w0, 410c3c <printf@plt+0xf71c>
  410c04:	ldr	x0, [sp, #176]
  410c08:	ldr	x2, [x20]
  410c0c:	ldr	x1, [x20, x0, lsl #3]
  410c10:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410c14:	ldr	x4, [x22]
  410c18:	ldrb	w3, [x1, #1]
  410c1c:	ldr	x0, [x0, #3432]
  410c20:	cmp	w3, #0x2d
  410c24:	b.eq	410ebc <printf@plt+0xf99c>  // b.none
  410c28:	ldrb	w3, [x1]
  410c2c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  410c30:	add	x1, x1, #0xee0
  410c34:	bl	4012a0 <fprintf@plt>
  410c38:	ldr	x28, [x24, #32]
  410c3c:	mov	x0, x28
  410c40:	bl	401290 <strlen@plt>
  410c44:	add	x4, x28, x0
  410c48:	ldr	w1, [x22, #24]
  410c4c:	mov	w0, #0x3f                  	// #63
  410c50:	ldp	x25, x26, [sp, #64]
  410c54:	ldp	x27, x28, [sp, #80]
  410c58:	str	w1, [x24, #8]
  410c5c:	str	x4, [x24, #32]
  410c60:	ldp	x23, x24, [sp, #48]
  410c64:	b	4105e8 <printf@plt+0xf0c8>
  410c68:	ldr	w0, [sp, #108]
  410c6c:	cbz	w0, 410ca8 <printf@plt+0xf788>
  410c70:	ldr	w0, [sp, #128]
  410c74:	cmp	w0, #0x2d
  410c78:	b.eq	410dc0 <printf@plt+0xf8a0>  // b.none
  410c7c:	ldr	x1, [sp, #144]
  410c80:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410c84:	ldr	x2, [x20]
  410c88:	mov	x4, x28
  410c8c:	ldrb	w3, [x1]
  410c90:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  410c94:	ldr	x0, [x0, #3432]
  410c98:	add	x1, x1, #0xf58
  410c9c:	bl	4012a0 <fprintf@plt>
  410ca0:	ldr	w0, [x24]
  410ca4:	str	w0, [sp, #140]
  410ca8:	ldr	w0, [sp, #140]
  410cac:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3bf8>
  410cb0:	add	x1, x1, #0x2f0
  410cb4:	add	w2, w0, #0x1
  410cb8:	mov	w0, #0x3f                  	// #63
  410cbc:	ldp	x25, x26, [sp, #64]
  410cc0:	ldp	x27, x28, [sp, #80]
  410cc4:	str	w2, [x24]
  410cc8:	str	wzr, [x24, #8]
  410ccc:	str	x1, [x24, #32]
  410cd0:	ldp	x23, x24, [sp, #48]
  410cd4:	b	4105e8 <printf@plt+0xf0c8>
  410cd8:	cmp	w0, #0x1
  410cdc:	b.ne	410b34 <printf@plt+0xf614>  // b.any
  410ce0:	ldr	w0, [x24]
  410ce4:	cmp	w0, w19
  410ce8:	b.ge	410e58 <printf@plt+0xf938>  // b.tcont
  410cec:	ldr	x1, [x20, w0, sxtw #3]
  410cf0:	add	w0, w0, #0x1
  410cf4:	str	w0, [x24]
  410cf8:	str	x1, [x24, #16]
  410cfc:	b	410b34 <printf@plt+0xf614>
  410d00:	ldr	w0, [sp, #108]
  410d04:	cbnz	w0, 410e20 <printf@plt+0xf900>
  410d08:	str	w23, [x24, #8]
  410d0c:	mov	w1, #0x3a                  	// #58
  410d10:	mov	w0, #0x3f                  	// #63
  410d14:	ldrb	w2, [x21]
  410d18:	cmp	w2, w1
  410d1c:	csel	w0, w1, w0, eq  // eq = none
  410d20:	b	410844 <printf@plt+0xf324>
  410d24:	mov	x0, x23
  410d28:	ldr	w19, [sp, #136]
  410d2c:	ldr	w23, [sp, #104]
  410d30:	str	w25, [sp, #96]
  410d34:	mov	x25, x0
  410d38:	ldp	x27, x20, [sp, #120]
  410d3c:	b	410b20 <printf@plt+0xf600>
  410d40:	ldr	w0, [sp, #108]
  410d44:	cbnz	w0, 410e94 <printf@plt+0xf974>
  410d48:	mov	x0, x28
  410d4c:	bl	401290 <strlen@plt>
  410d50:	ldr	w1, [x22, #24]
  410d54:	add	x0, x28, x0
  410d58:	str	w1, [x24, #8]
  410d5c:	str	x0, [x24, #32]
  410d60:	ldrb	w0, [x21]
  410d64:	cmp	w0, #0x3a
  410d68:	b.eq	410e80 <printf@plt+0xf960>  // b.none
  410d6c:	mov	w0, #0x3f                  	// #63
  410d70:	ldp	x23, x24, [sp, #48]
  410d74:	ldp	x25, x26, [sp, #64]
  410d78:	ldp	x27, x28, [sp, #80]
  410d7c:	b	4105e8 <printf@plt+0xf0c8>
  410d80:	ldr	w0, [sp, #108]
  410d84:	cbnz	w0, 410ed4 <printf@plt+0xf9b4>
  410d88:	mov	x0, x22
  410d8c:	bl	401290 <strlen@plt>
  410d90:	ldr	w1, [x24]
  410d94:	add	x22, x22, x0
  410d98:	mov	w0, #0x3f                  	// #63
  410d9c:	add	w1, w1, #0x1
  410da0:	ldp	x25, x26, [sp, #64]
  410da4:	ldp	x27, x28, [sp, #80]
  410da8:	str	w1, [x24]
  410dac:	str	x22, [x24, #32]
  410db0:	ldp	x23, x24, [sp, #48]
  410db4:	b	4105e8 <printf@plt+0xf0c8>
  410db8:	ldr	w0, [sp, #108]
  410dbc:	cbz	w0, 410ca8 <printf@plt+0xf788>
  410dc0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410dc4:	mov	x3, x28
  410dc8:	ldr	x2, [x20]
  410dcc:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  410dd0:	ldr	x0, [x0, #3432]
  410dd4:	add	x1, x1, #0xf38
  410dd8:	bl	4012a0 <fprintf@plt>
  410ddc:	ldr	w0, [x24]
  410de0:	str	w0, [sp, #140]
  410de4:	b	410ca8 <printf@plt+0xf788>
  410de8:	ldr	w0, [sp, #108]
  410dec:	cbnz	w0, 410f28 <printf@plt+0xfa08>
  410df0:	ldp	x27, x28, [sp, #80]
  410df4:	str	w23, [x24, #8]
  410df8:	mov	w1, #0x3a                  	// #58
  410dfc:	mov	w0, #0x3f                  	// #63
  410e00:	ldrb	w2, [x21]
  410e04:	ldp	x23, x24, [sp, #48]
  410e08:	cmp	w2, w1
  410e0c:	csel	w0, w1, w0, eq  // eq = none
  410e10:	b	4105e8 <printf@plt+0xf0c8>
  410e14:	ldr	w0, [sp, #108]
  410e18:	cbnz	w0, 410c7c <printf@plt+0xf75c>
  410e1c:	b	410ca8 <printf@plt+0xf788>
  410e20:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410e24:	mov	w3, w23
  410e28:	ldr	x2, [x20]
  410e2c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  410e30:	ldr	x0, [x0, #3432]
  410e34:	add	x1, x1, #0xfb8
  410e38:	bl	4012a0 <fprintf@plt>
  410e3c:	b	410d08 <printf@plt+0xf7e8>
  410e40:	ldp	x25, x26, [sp, #64]
  410e44:	mov	w0, #0x57                  	// #87
  410e48:	ldp	x27, x28, [sp, #80]
  410e4c:	str	xzr, [x24, #32]
  410e50:	ldp	x23, x24, [sp, #48]
  410e54:	b	4105e8 <printf@plt+0xf0c8>
  410e58:	ldr	w1, [sp, #108]
  410e5c:	cbnz	w1, 410f6c <printf@plt+0xfa4c>
  410e60:	ldr	x19, [x24, #32]
  410e64:	mov	x0, x19
  410e68:	bl	401290 <strlen@plt>
  410e6c:	add	x19, x19, x0
  410e70:	str	x19, [x24, #32]
  410e74:	ldrb	w0, [x21]
  410e78:	cmp	w0, #0x3a
  410e7c:	b.ne	410d6c <printf@plt+0xf84c>  // b.any
  410e80:	mov	w0, #0x3a                  	// #58
  410e84:	ldp	x23, x24, [sp, #48]
  410e88:	ldp	x25, x26, [sp, #64]
  410e8c:	ldp	x27, x28, [sp, #80]
  410e90:	b	4105e8 <printf@plt+0xf0c8>
  410e94:	ldr	x2, [sp, #176]
  410e98:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410e9c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  410ea0:	add	x1, x1, #0xf10
  410ea4:	ldr	x0, [x0, #3432]
  410ea8:	ldr	x3, [x20, x2, lsl #3]
  410eac:	ldr	x2, [x20]
  410eb0:	bl	4012a0 <fprintf@plt>
  410eb4:	ldr	x28, [x24, #32]
  410eb8:	b	410d48 <printf@plt+0xf828>
  410ebc:	mov	x3, x4
  410ec0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  410ec4:	add	x1, x1, #0xeb0
  410ec8:	bl	4012a0 <fprintf@plt>
  410ecc:	ldr	x28, [x24, #32]
  410ed0:	b	410c3c <printf@plt+0xf71c>
  410ed4:	ldrsw	x3, [x24]
  410ed8:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410edc:	ldr	x2, [x20]
  410ee0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  410ee4:	ldr	x0, [x0, #3432]
  410ee8:	add	x1, x1, #0xfe0
  410eec:	ldr	x3, [x20, x3, lsl #3]
  410ef0:	bl	4012a0 <fprintf@plt>
  410ef4:	ldr	x22, [x24, #32]
  410ef8:	b	410d88 <printf@plt+0xf868>
  410efc:	ldr	w0, [sp, #108]
  410f00:	cbnz	w0, 410f48 <printf@plt+0xfa28>
  410f04:	mov	x0, x22
  410f08:	bl	401290 <strlen@plt>
  410f0c:	add	x22, x22, x0
  410f10:	mov	w0, #0x3f                  	// #63
  410f14:	ldp	x25, x26, [sp, #64]
  410f18:	ldp	x27, x28, [sp, #80]
  410f1c:	str	x22, [x24, #32]
  410f20:	ldp	x23, x24, [sp, #48]
  410f24:	b	4105e8 <printf@plt+0xf0c8>
  410f28:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410f2c:	mov	w3, w23
  410f30:	ldr	x2, [x20]
  410f34:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  410f38:	ldr	x0, [x0, #3432]
  410f3c:	add	x1, x1, #0xfb8
  410f40:	bl	4012a0 <fprintf@plt>
  410f44:	b	410df0 <printf@plt+0xf8d0>
  410f48:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410f4c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x9bf8>
  410f50:	ldr	x3, [x25]
  410f54:	add	x1, x1, #0x8
  410f58:	ldr	x0, [x0, #3432]
  410f5c:	ldr	x2, [x20]
  410f60:	bl	4012a0 <fprintf@plt>
  410f64:	ldr	x22, [x24, #32]
  410f68:	b	410f04 <printf@plt+0xf9e4>
  410f6c:	add	x3, x20, w0, sxtw #3
  410f70:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410f74:	ldr	x2, [x20]
  410f78:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x8bf8>
  410f7c:	ldr	x0, [x0, #3432]
  410f80:	add	x1, x1, #0xf10
  410f84:	ldur	x3, [x3, #-8]
  410f88:	bl	4012a0 <fprintf@plt>
  410f8c:	b	410e60 <printf@plt+0xf940>
  410f90:	stp	x29, x30, [sp, #-48]!
  410f94:	mov	x29, sp
  410f98:	stp	x19, x20, [sp, #16]
  410f9c:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410fa0:	stp	x21, x22, [sp, #32]
  410fa4:	add	x22, x20, #0xc30
  410fa8:	ldr	w9, [x20, #3120]
  410fac:	adrp	x21, 437000 <stderr@@GLIBC_2.17+0x3298>
  410fb0:	add	x19, x21, #0x218
  410fb4:	ldr	w8, [x22, #4]
  410fb8:	mov	x7, x19
  410fbc:	str	w9, [x21, #536]
  410fc0:	str	w8, [x19, #4]
  410fc4:	bl	4103c0 <printf@plt+0xeea0>
  410fc8:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x3298>
  410fcc:	ldr	w4, [x21, #536]
  410fd0:	ldr	w1, [x19, #8]
  410fd4:	ldr	x3, [x19, #16]
  410fd8:	str	w4, [x20, #3120]
  410fdc:	str	x3, [x2, #720]
  410fe0:	str	w1, [x22, #8]
  410fe4:	ldp	x19, x20, [sp, #16]
  410fe8:	ldp	x21, x22, [sp, #32]
  410fec:	ldp	x29, x30, [sp], #48
  410ff0:	ret
  410ff4:	nop
  410ff8:	mov	w6, #0x1                   	// #1
  410ffc:	mov	w5, #0x0                   	// #0
  411000:	mov	x4, #0x0                   	// #0
  411004:	mov	x3, #0x0                   	// #0
  411008:	b	410f90 <printf@plt+0xfa70>
  41100c:	nop
  411010:	mov	w6, #0x0                   	// #0
  411014:	mov	w5, #0x0                   	// #0
  411018:	b	410f90 <printf@plt+0xfa70>
  41101c:	nop
  411020:	mov	x7, x5
  411024:	mov	w6, #0x0                   	// #0
  411028:	mov	w5, #0x0                   	// #0
  41102c:	b	4103c0 <printf@plt+0xeea0>
  411030:	mov	w6, #0x0                   	// #0
  411034:	mov	w5, #0x1                   	// #1
  411038:	b	410f90 <printf@plt+0xfa70>
  41103c:	nop
  411040:	mov	x7, x5
  411044:	mov	w6, #0x0                   	// #0
  411048:	mov	w5, #0x1                   	// #1
  41104c:	b	4103c0 <printf@plt+0xeea0>
  411050:	stp	x29, x30, [sp, #-48]!
  411054:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x9bf8>
  411058:	add	x1, x1, #0x38
  41105c:	mov	x29, sp
  411060:	add	x0, sp, #0x20
  411064:	bl	411e18 <_ZdlPvm@@Base+0xa10>
  411068:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41106c:	add	x0, sp, #0x20
  411070:	ldr	x1, [x1, #3424]
  411074:	bl	4127b8 <_ZdlPvm@@Base+0x13b0>
  411078:	add	x0, sp, #0x20
  41107c:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  411080:	ldp	x29, x30, [sp], #48
  411084:	ret
  411088:	str	x19, [sp, #16]
  41108c:	mov	x19, x0
  411090:	add	x0, sp, #0x20
  411094:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  411098:	mov	x0, x19
  41109c:	bl	4014b0 <_Unwind_Resume@plt>
  4110a0:	stp	x29, x30, [sp, #-48]!
  4110a4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x9bf8>
  4110a8:	add	x1, x1, #0x58
  4110ac:	mov	x29, sp
  4110b0:	add	x0, sp, #0x20
  4110b4:	bl	411e18 <_ZdlPvm@@Base+0xa10>
  4110b8:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4110bc:	add	x0, sp, #0x20
  4110c0:	ldr	x1, [x1, #3424]
  4110c4:	bl	4127b8 <_ZdlPvm@@Base+0x13b0>
  4110c8:	add	x0, sp, #0x20
  4110cc:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  4110d0:	ldp	x29, x30, [sp], #48
  4110d4:	ret
  4110d8:	str	x19, [sp, #16]
  4110dc:	mov	x19, x0
  4110e0:	add	x0, sp, #0x20
  4110e4:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  4110e8:	mov	x0, x19
  4110ec:	bl	4014b0 <_Unwind_Resume@plt>
  4110f0:	mov	w1, w0
  4110f4:	tbz	w0, #31, 411148 <printf@plt+0xfc28>
  4110f8:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x3298>
  4110fc:	add	x3, x3, #0x250
  411100:	mov	w6, #0x6667                	// #26215
  411104:	add	x3, x3, #0x14
  411108:	movk	w6, #0x6666, lsl #16
  41110c:	mov	w5, #0x30                  	// #48
  411110:	smull	x0, w1, w6
  411114:	mov	x4, x3
  411118:	asr	x0, x0, #34
  41111c:	sub	w0, w0, w1, asr #31
  411120:	add	w2, w0, w0, lsl #2
  411124:	sub	w2, w1, w2, lsl #1
  411128:	mov	w1, w0
  41112c:	sub	w0, w5, w2
  411130:	strb	w0, [x3, #-1]!
  411134:	cbnz	w1, 411110 <printf@plt+0xfbf0>
  411138:	mov	w1, #0x2d                  	// #45
  41113c:	sub	x0, x4, #0x2
  411140:	sturb	w1, [x3, #-1]
  411144:	ret
  411148:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x3298>
  41114c:	add	x0, x0, #0x250
  411150:	mov	w4, #0xcccd                	// #52429
  411154:	add	x0, x0, #0x14
  411158:	movk	w4, #0xcccc, lsl #16
  41115c:	nop
  411160:	umull	x3, w1, w4
  411164:	lsr	x3, x3, #35
  411168:	add	w2, w3, w3, lsl #2
  41116c:	sub	w2, w1, w2, lsl #1
  411170:	mov	w1, w3
  411174:	add	w2, w2, #0x30
  411178:	strb	w2, [x0, #-1]!
  41117c:	cbnz	w3, 411160 <printf@plt+0xfc40>
  411180:	ret
  411184:	nop
  411188:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x3298>
  41118c:	add	x1, x1, #0x250
  411190:	mov	w3, w0
  411194:	mov	w4, #0xcccd                	// #52429
  411198:	add	x0, x1, #0x2c
  41119c:	movk	w4, #0xcccc, lsl #16
  4111a0:	umull	x2, w3, w4
  4111a4:	cmp	w3, #0x9
  4111a8:	lsr	x2, x2, #35
  4111ac:	add	w1, w2, w2, lsl #2
  4111b0:	sub	w1, w3, w1, lsl #1
  4111b4:	mov	w3, w2
  4111b8:	add	w1, w1, #0x30
  4111bc:	strb	w1, [x0, #-1]!
  4111c0:	b.hi	4111a0 <printf@plt+0xfc80>  // b.pmore
  4111c4:	ret
  4111c8:	stp	x29, x30, [sp, #-48]!
  4111cc:	mov	x1, x0
  4111d0:	mov	x29, sp
  4111d4:	stp	x19, x20, [sp, #16]
  4111d8:	ldrb	w0, [x0]
  4111dc:	cmp	w0, #0x20
  4111e0:	b.ne	4111f4 <printf@plt+0xfcd4>  // b.any
  4111e4:	nop
  4111e8:	ldrb	w0, [x1, #1]!
  4111ec:	cmp	w0, #0x20
  4111f0:	b.eq	4111e8 <printf@plt+0xfcc8>  // b.none
  4111f4:	adrp	x3, 436000 <stderr@@GLIBC_2.17+0x2298>
  4111f8:	add	x3, x3, #0x8f0
  4111fc:	ldrb	w0, [x3, w0, sxtw]
  411200:	cbz	w0, 41131c <printf@plt+0xfdfc>
  411204:	ldrb	w0, [x1]
  411208:	mov	w19, #0x0                   	// #0
  41120c:	nop
  411210:	sub	w2, w0, #0x30
  411214:	ldrb	w0, [x1, #1]!
  411218:	add	w19, w19, w19, lsl #2
  41121c:	add	w19, w2, w19, lsl #1
  411220:	ldrb	w2, [x3, w0, sxtw]
  411224:	cbnz	w2, 411210 <printf@plt+0xfcf0>
  411228:	mov	w2, #0xdf                  	// #223
  41122c:	tst	w0, w2
  411230:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  411234:	b.eq	411240 <printf@plt+0xfd20>  // b.none
  411238:	b	41131c <printf@plt+0xfdfc>
  41123c:	ldrb	w0, [x1, #1]!
  411240:	cmp	w0, #0x20
  411244:	b.eq	41123c <printf@plt+0xfd1c>  // b.none
  411248:	cmp	w0, #0x0
  41124c:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  411250:	b.eq	411300 <printf@plt+0xfde0>  // b.none
  411254:	ldrb	w0, [x1]
  411258:	mov	x20, x1
  41125c:	cmp	w0, #0x5c
  411260:	and	w2, w0, #0xffffffdf
  411264:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  411268:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  41126c:	b.eq	411348 <printf@plt+0xfe28>  // b.none
  411270:	ldrb	w0, [x20, #1]!
  411274:	cmp	w0, #0x5c
  411278:	and	w2, w0, #0xffffffdf
  41127c:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  411280:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  411284:	b.ne	411270 <printf@plt+0xfd50>  // b.any
  411288:	sub	w2, w20, w1
  41128c:	add	x0, sp, #0x20
  411290:	bl	411d90 <_ZdlPvm@@Base+0x988>
  411294:	ldrb	w0, [x20]
  411298:	cmp	w0, #0x20
  41129c:	b.ne	4112ac <printf@plt+0xfd8c>  // b.any
  4112a0:	ldrb	w0, [x20, #1]!
  4112a4:	cmp	w0, #0x20
  4112a8:	b.eq	4112a0 <printf@plt+0xfd80>  // b.none
  4112ac:	cmp	w0, #0x0
  4112b0:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  4112b4:	b.ne	411340 <printf@plt+0xfe20>  // b.any
  4112b8:	ldp	w0, w1, [sp, #40]
  4112bc:	cmp	w0, w1
  4112c0:	b.ge	411330 <printf@plt+0xfe10>  // b.tcont
  4112c4:	ldr	x1, [sp, #32]
  4112c8:	add	w2, w0, #0x1
  4112cc:	str	w2, [sp, #40]
  4112d0:	strb	wzr, [x1, w0, sxtw]
  4112d4:	ldr	x0, [sp, #32]
  4112d8:	bl	4128b0 <_ZdlPvm@@Base+0x14a8>
  4112dc:	mov	w0, w19
  4112e0:	bl	4128f0 <_ZdlPvm@@Base+0x14e8>
  4112e4:	mov	w19, #0x1                   	// #1
  4112e8:	add	x0, sp, #0x20
  4112ec:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  4112f0:	mov	w0, w19
  4112f4:	ldp	x19, x20, [sp, #16]
  4112f8:	ldp	x29, x30, [sp], #48
  4112fc:	ret
  411300:	mov	w0, w19
  411304:	mov	w19, #0x1                   	// #1
  411308:	bl	4128f0 <_ZdlPvm@@Base+0x14e8>
  41130c:	mov	w0, w19
  411310:	ldp	x19, x20, [sp, #16]
  411314:	ldp	x29, x30, [sp], #48
  411318:	ret
  41131c:	mov	w19, #0x0                   	// #0
  411320:	mov	w0, w19
  411324:	ldp	x19, x20, [sp, #16]
  411328:	ldp	x29, x30, [sp], #48
  41132c:	ret
  411330:	add	x0, sp, #0x20
  411334:	bl	412100 <_ZdlPvm@@Base+0xcf8>
  411338:	ldr	w0, [sp, #40]
  41133c:	b	4112c4 <printf@plt+0xfda4>
  411340:	mov	w19, #0x0                   	// #0
  411344:	b	4112e8 <printf@plt+0xfdc8>
  411348:	mov	w2, #0x0                   	// #0
  41134c:	b	41128c <printf@plt+0xfd6c>
  411350:	mov	x19, x0
  411354:	add	x0, sp, #0x20
  411358:	bl	411f50 <_ZdlPvm@@Base+0xb48>
  41135c:	mov	x0, x19
  411360:	bl	4014b0 <_Unwind_Resume@plt>
  411364:	nop
  411368:	ret
  41136c:	nop
  411370:	stp	x29, x30, [sp, #-32]!
  411374:	mov	x29, sp
  411378:	str	x19, [sp, #16]
  41137c:	mov	x19, x0
  411380:	bl	401290 <strlen@plt>
  411384:	mov	x2, x0
  411388:	mov	x1, x19
  41138c:	mov	w0, #0x2                   	// #2
  411390:	ldr	x19, [sp, #16]
  411394:	ldp	x29, x30, [sp], #32
  411398:	b	401440 <write@plt>
  41139c:	nop

00000000004113a0 <_Znwm@@Base>:
  4113a0:	cmp	x0, #0x0
  4113a4:	stp	x29, x30, [sp, #-16]!
  4113a8:	csinc	x0, x0, xzr, ne  // ne = any
  4113ac:	mov	x29, sp
  4113b0:	mov	w0, w0
  4113b4:	bl	401450 <malloc@plt>
  4113b8:	cbz	x0, 4113c4 <_Znwm@@Base+0x24>
  4113bc:	ldp	x29, x30, [sp], #16
  4113c0:	ret
  4113c4:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x3298>
  4113c8:	ldr	x0, [x0, #696]
  4113cc:	cbz	x0, 4113e0 <_Znwm@@Base+0x40>
  4113d0:	bl	411370 <printf@plt+0xfe50>
  4113d4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x9bf8>
  4113d8:	add	x0, x0, #0xe0
  4113dc:	bl	411370 <printf@plt+0xfe50>
  4113e0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x9bf8>
  4113e4:	add	x0, x0, #0xe8
  4113e8:	bl	411370 <printf@plt+0xfe50>
  4113ec:	mov	w0, #0xffffffff            	// #-1
  4113f0:	bl	401310 <_exit@plt>
  4113f4:	nop

00000000004113f8 <_ZdlPv@@Base>:
  4113f8:	cbz	x0, 411400 <_ZdlPv@@Base+0x8>
  4113fc:	b	4012f0 <free@plt>
  411400:	ret
  411404:	nop

0000000000411408 <_ZdlPvm@@Base>:
  411408:	cbz	x0, 411410 <_ZdlPvm@@Base+0x8>
  41140c:	b	4012f0 <free@plt>
  411410:	ret
  411414:	nop
  411418:	stp	x29, x30, [sp, #-32]!
  41141c:	mov	x29, sp
  411420:	str	x19, [sp, #16]
  411424:	mov	x19, x0
  411428:	cbz	x0, 411470 <_ZdlPvm@@Base+0x68>
  41142c:	ldrb	w1, [x19]
  411430:	add	x2, x19, #0x1
  411434:	and	x0, x1, #0xff
  411438:	cbnz	w1, 411454 <_ZdlPvm@@Base+0x4c>
  41143c:	b	411490 <_ZdlPvm@@Base+0x88>
  411440:	add	x0, x3, x0, lsl #4
  411444:	ands	x1, x0, #0xf0000000
  411448:	and	x3, x0, #0xffffffff0fffffff
  41144c:	eor	x1, x3, x1, lsr #24
  411450:	csel	x0, x0, x1, eq  // eq = none
  411454:	ldrb	w1, [x2]
  411458:	add	x2, x2, #0x1
  41145c:	and	x3, x1, #0xff
  411460:	cbnz	w1, 411440 <_ZdlPvm@@Base+0x38>
  411464:	ldr	x19, [sp, #16]
  411468:	ldp	x29, x30, [sp], #32
  41146c:	ret
  411470:	mov	w0, #0x1b                  	// #27
  411474:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x9bf8>
  411478:	add	x1, x1, #0xf8
  41147c:	bl	40fa08 <printf@plt+0xe4e8>
  411480:	ldrb	w1, [x19]
  411484:	add	x2, x19, #0x1
  411488:	and	x0, x1, #0xff
  41148c:	cbnz	w1, 411454 <_ZdlPvm@@Base+0x4c>
  411490:	mov	x0, #0x0                   	// #0
  411494:	ldr	x19, [sp, #16]
  411498:	ldp	x29, x30, [sp], #32
  41149c:	ret
  4114a0:	cmp	w0, #0x64
  4114a4:	b.ls	411528 <_ZdlPvm@@Base+0x120>  // b.plast
  4114a8:	stp	x29, x30, [sp, #-48]!
  4114ac:	mov	x29, sp
  4114b0:	stp	x19, x20, [sp, #16]
  4114b4:	mov	w20, w0
  4114b8:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x9bf8>
  4114bc:	stp	x21, x22, [sp, #32]
  4114c0:	add	x19, x19, #0x130
  4114c4:	adrp	x21, 437000 <stderr@@GLIBC_2.17+0x3298>
  4114c8:	adrp	x22, 41b000 <_ZdlPvm@@Base+0x9bf8>
  4114cc:	mov	w0, #0x1f7                 	// #503
  4114d0:	add	x21, x21, #0x1f8
  4114d4:	add	x22, x22, #0x118
  4114d8:	add	x19, x19, #0x4
  4114dc:	cmp	w20, w0
  4114e0:	b.cc	4114fc <_ZdlPvm@@Base+0xf4>  // b.lo, b.ul, b.last
  4114e4:	nop
  4114e8:	cbz	w0, 41150c <_ZdlPvm@@Base+0x104>
  4114ec:	ldr	w0, [x19, #4]
  4114f0:	add	x19, x19, #0x4
  4114f4:	cmp	w20, w0
  4114f8:	b.cs	4114e8 <_ZdlPvm@@Base+0xe0>  // b.hs, b.nlast
  4114fc:	ldp	x19, x20, [sp, #16]
  411500:	ldp	x21, x22, [sp, #32]
  411504:	ldp	x29, x30, [sp], #48
  411508:	ret
  41150c:	mov	x0, x22
  411510:	mov	x3, x21
  411514:	mov	x2, x21
  411518:	mov	x1, x21
  41151c:	bl	410228 <printf@plt+0xed08>
  411520:	ldr	w0, [x19, #4]
  411524:	b	4114f0 <_ZdlPvm@@Base+0xe8>
  411528:	mov	w0, #0x65                  	// #101
  41152c:	ret
  411530:	stp	x29, x30, [sp, #-80]!
  411534:	mov	x29, sp
  411538:	stp	x19, x20, [sp, #16]
  41153c:	mov	x19, x1
  411540:	mov	x20, x2
  411544:	stp	x21, x22, [sp, #32]
  411548:	mov	x21, x0
  41154c:	mov	x22, #0x0                   	// #0
  411550:	stp	x23, x24, [sp, #48]
  411554:	mov	w24, w4
  411558:	str	x25, [sp, #64]
  41155c:	cbnz	w3, 41164c <_ZdlPvm@@Base+0x244>
  411560:	cbz	x19, 411608 <_ZdlPvm@@Base+0x200>
  411564:	mov	x0, x19
  411568:	bl	401470 <getenv@plt>
  41156c:	mov	x25, x0
  411570:	cbz	x0, 411608 <_ZdlPvm@@Base+0x200>
  411574:	ldrb	w1, [x0]
  411578:	mov	x23, #0x1                   	// #1
  41157c:	cbz	w1, 411610 <_ZdlPvm@@Base+0x208>
  411580:	bl	401290 <strlen@plt>
  411584:	add	x23, x0, #0x2
  411588:	cmp	w24, #0x0
  41158c:	cset	x19, ne  // ne = any
  411590:	lsl	x19, x19, #1
  411594:	cbnz	x22, 411620 <_ZdlPvm@@Base+0x218>
  411598:	add	x19, x23, x19
  41159c:	cbz	x20, 4115a8 <_ZdlPvm@@Base+0x1a0>
  4115a0:	ldrb	w0, [x20]
  4115a4:	cbnz	w0, 41163c <_ZdlPvm@@Base+0x234>
  4115a8:	mov	x0, x19
  4115ac:	bl	401250 <_Znam@plt>
  4115b0:	strb	wzr, [x0]
  4115b4:	mov	x19, x0
  4115b8:	str	x0, [x21]
  4115bc:	cbz	x25, 4115c8 <_ZdlPvm@@Base+0x1c0>
  4115c0:	ldrb	w1, [x25]
  4115c4:	cbnz	w1, 411684 <_ZdlPvm@@Base+0x27c>
  4115c8:	cbnz	w24, 411660 <_ZdlPvm@@Base+0x258>
  4115cc:	cbz	x22, 4115d8 <_ZdlPvm@@Base+0x1d0>
  4115d0:	ldrb	w0, [x22]
  4115d4:	cbnz	w0, 4116b0 <_ZdlPvm@@Base+0x2a8>
  4115d8:	cbz	x20, 4115e4 <_ZdlPvm@@Base+0x1dc>
  4115dc:	ldrb	w0, [x20]
  4115e0:	cbnz	w0, 41169c <_ZdlPvm@@Base+0x294>
  4115e4:	mov	x0, x19
  4115e8:	bl	401290 <strlen@plt>
  4115ec:	ldp	x19, x20, [sp, #16]
  4115f0:	ldp	x23, x24, [sp, #48]
  4115f4:	ldr	x25, [sp, #64]
  4115f8:	str	w0, [x21, #8]
  4115fc:	ldp	x21, x22, [sp, #32]
  411600:	ldp	x29, x30, [sp], #80
  411604:	ret
  411608:	mov	x23, #0x1                   	// #1
  41160c:	mov	x25, #0x0                   	// #0
  411610:	cmp	w24, #0x0
  411614:	cset	x19, ne  // ne = any
  411618:	lsl	x19, x19, #1
  41161c:	cbz	x22, 411598 <_ZdlPvm@@Base+0x190>
  411620:	ldrb	w0, [x22]
  411624:	cbz	w0, 411598 <_ZdlPvm@@Base+0x190>
  411628:	add	x19, x19, #0x1
  41162c:	mov	x0, x22
  411630:	bl	401290 <strlen@plt>
  411634:	add	x19, x19, x0
  411638:	b	411598 <_ZdlPvm@@Base+0x190>
  41163c:	mov	x0, x20
  411640:	bl	401290 <strlen@plt>
  411644:	add	x19, x19, x0
  411648:	b	4115a8 <_ZdlPvm@@Base+0x1a0>
  41164c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x9bf8>
  411650:	add	x0, x0, #0x188
  411654:	bl	401470 <getenv@plt>
  411658:	mov	x22, x0
  41165c:	b	411560 <_ZdlPvm@@Base+0x158>
  411660:	mov	x0, x19
  411664:	bl	401290 <strlen@plt>
  411668:	add	x1, x0, #0x1
  41166c:	mov	w3, #0x2e                  	// #46
  411670:	strb	w3, [x19, x0]
  411674:	mov	w2, #0x3a                  	// #58
  411678:	strh	w2, [x19, x1]
  41167c:	ldr	x19, [x21]
  411680:	b	4115cc <_ZdlPvm@@Base+0x1c4>
  411684:	mov	x1, x25
  411688:	bl	4014d0 <stpcpy@plt>
  41168c:	mov	w1, #0x3a                  	// #58
  411690:	strh	w1, [x0]
  411694:	cbz	w24, 4115cc <_ZdlPvm@@Base+0x1c4>
  411698:	b	411660 <_ZdlPvm@@Base+0x258>
  41169c:	mov	x0, x19
  4116a0:	mov	x1, x20
  4116a4:	bl	401510 <strcat@plt>
  4116a8:	ldr	x19, [x21]
  4116ac:	b	4115e4 <_ZdlPvm@@Base+0x1dc>
  4116b0:	mov	x1, x22
  4116b4:	mov	x0, x19
  4116b8:	bl	401510 <strcat@plt>
  4116bc:	ldr	x19, [x21]
  4116c0:	mov	x0, x19
  4116c4:	bl	401290 <strlen@plt>
  4116c8:	mov	w1, #0x3a                  	// #58
  4116cc:	strh	w1, [x19, x0]
  4116d0:	ldr	x19, [x21]
  4116d4:	b	4115d8 <_ZdlPvm@@Base+0x1d0>
  4116d8:	ldr	x0, [x0]
  4116dc:	cbz	x0, 4116e4 <_ZdlPvm@@Base+0x2dc>
  4116e0:	b	4013f0 <_ZdaPv@plt>
  4116e4:	ret
  4116e8:	stp	x29, x30, [sp, #-80]!
  4116ec:	mov	x29, sp
  4116f0:	str	x25, [sp, #64]
  4116f4:	ldr	x25, [x0]
  4116f8:	stp	x19, x20, [sp, #16]
  4116fc:	stp	x21, x22, [sp, #32]
  411700:	mov	x21, x0
  411704:	mov	x0, x25
  411708:	stp	x23, x24, [sp, #48]
  41170c:	mov	x24, x1
  411710:	bl	401290 <strlen@plt>
  411714:	mov	x20, x0
  411718:	mov	x0, x24
  41171c:	bl	401290 <strlen@plt>
  411720:	add	w1, w0, w20
  411724:	and	x19, x0, #0xffffffff
  411728:	add	w0, w1, #0x2
  41172c:	bl	401250 <_Znam@plt>
  411730:	ldr	w22, [x21, #8]
  411734:	str	x0, [x21]
  411738:	mov	x23, x0
  41173c:	sub	w2, w20, w22
  411740:	mov	x1, x25
  411744:	add	x21, x0, x2
  411748:	bl	401270 <memcpy@plt>
  41174c:	sub	w3, w20, w22
  411750:	cbz	w22, 4117b4 <_ZdlPvm@@Base+0x3ac>
  411754:	mov	x1, x24
  411758:	mov	x2, x19
  41175c:	mov	x0, x21
  411760:	bl	401270 <memcpy@plt>
  411764:	add	x3, x21, x19
  411768:	mov	w22, w22
  41176c:	add	x3, x3, #0x1
  411770:	mov	w4, #0x3a                  	// #58
  411774:	and	x1, x20, #0xffffffff
  411778:	strb	w4, [x21, x19]
  41177c:	sub	x1, x1, x22
  411780:	mov	x2, x22
  411784:	add	x1, x25, x1
  411788:	mov	x0, x3
  41178c:	bl	401270 <memcpy@plt>
  411790:	add	x19, x0, x22
  411794:	mov	x0, x25
  411798:	strb	wzr, [x19]
  41179c:	ldp	x19, x20, [sp, #16]
  4117a0:	ldp	x21, x22, [sp, #32]
  4117a4:	ldp	x23, x24, [sp, #48]
  4117a8:	ldr	x25, [sp, #64]
  4117ac:	ldp	x29, x30, [sp], #80
  4117b0:	b	4013f0 <_ZdaPv@plt>
  4117b4:	add	x21, x21, #0x1
  4117b8:	mov	x2, x19
  4117bc:	add	x19, x21, x19
  4117c0:	mov	w4, #0x3a                  	// #58
  4117c4:	mov	x1, x24
  4117c8:	mov	x0, x21
  4117cc:	strb	w4, [x23, w3, uxtw]
  4117d0:	bl	401270 <memcpy@plt>
  4117d4:	strb	wzr, [x19]
  4117d8:	mov	x0, x25
  4117dc:	ldp	x19, x20, [sp, #16]
  4117e0:	ldp	x21, x22, [sp, #32]
  4117e4:	ldp	x23, x24, [sp, #48]
  4117e8:	ldr	x25, [sp, #64]
  4117ec:	ldp	x29, x30, [sp], #80
  4117f0:	b	4013f0 <_ZdaPv@plt>
  4117f4:	nop
  4117f8:	stp	x29, x30, [sp, #-112]!
  4117fc:	mov	x29, sp
  411800:	stp	x19, x20, [sp, #16]
  411804:	mov	x19, x0
  411808:	stp	x21, x22, [sp, #32]
  41180c:	mov	x22, x1
  411810:	str	x2, [sp, #104]
  411814:	cbz	x1, 411970 <_ZdlPvm@@Base+0x568>
  411818:	ldrb	w0, [x22]
  41181c:	cmp	w0, #0x2f
  411820:	b.eq	411904 <_ZdlPvm@@Base+0x4fc>  // b.none
  411824:	ldr	x21, [x19]
  411828:	ldrb	w0, [x21]
  41182c:	cbz	w0, 411904 <_ZdlPvm@@Base+0x4fc>
  411830:	mov	x0, x22
  411834:	stp	x23, x24, [sp, #48]
  411838:	adrp	x23, 413000 <_ZdlPvm@@Base+0x1bf8>
  41183c:	add	x23, x23, #0xd30
  411840:	stp	x25, x26, [sp, #64]
  411844:	adrp	x26, 416000 <_ZdlPvm@@Base+0x4bf8>
  411848:	add	x26, x26, #0x330
  41184c:	stp	x27, x28, [sp, #80]
  411850:	bl	401290 <strlen@plt>
  411854:	mov	w27, #0x2f                  	// #47
  411858:	mov	w24, w0
  41185c:	b	4118e0 <_ZdlPvm@@Base+0x4d8>
  411860:	cmp	x21, x19
  411864:	sub	x28, x19, x21
  411868:	b.cs	41187c <_ZdlPvm@@Base+0x474>  // b.hs, b.nlast
  41186c:	ldurb	w1, [x19, #-1]
  411870:	mov	x0, x26
  411874:	bl	401300 <strchr@plt>
  411878:	cbz	x0, 411944 <_ZdlPvm@@Base+0x53c>
  41187c:	add	x0, x24, x28
  411880:	add	x0, x0, #0x1
  411884:	bl	401250 <_Znam@plt>
  411888:	mov	x1, x21
  41188c:	mov	x20, x0
  411890:	mov	x2, x28
  411894:	bl	401270 <memcpy@plt>
  411898:	mov	x1, x22
  41189c:	add	x0, x20, x28
  4118a0:	bl	401330 <strcpy@plt>
  4118a4:	add	x21, x19, #0x1
  4118a8:	mov	x0, x20
  4118ac:	bl	412858 <_ZdlPvm@@Base+0x1450>
  4118b0:	mov	x28, x0
  4118b4:	mov	x0, x20
  4118b8:	bl	4013f0 <_ZdaPv@plt>
  4118bc:	mov	x1, x23
  4118c0:	mov	x0, x28
  4118c4:	bl	401410 <fopen@plt>
  4118c8:	mov	x20, x0
  4118cc:	mov	x0, x28
  4118d0:	cbnz	x20, 4119a8 <_ZdlPvm@@Base+0x5a0>
  4118d4:	bl	4012f0 <free@plt>
  4118d8:	ldrb	w0, [x19]
  4118dc:	cbz	w0, 411984 <_ZdlPvm@@Base+0x57c>
  4118e0:	mov	x0, x21
  4118e4:	mov	w1, #0x3a                  	// #58
  4118e8:	bl	401300 <strchr@plt>
  4118ec:	mov	x19, x0
  4118f0:	cbnz	x0, 411860 <_ZdlPvm@@Base+0x458>
  4118f4:	mov	x0, x21
  4118f8:	bl	401290 <strlen@plt>
  4118fc:	add	x19, x21, x0
  411900:	b	411860 <_ZdlPvm@@Base+0x458>
  411904:	mov	x0, x22
  411908:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1bf8>
  41190c:	add	x1, x1, #0xd30
  411910:	bl	401410 <fopen@plt>
  411914:	mov	x20, x0
  411918:	cbz	x0, 411990 <_ZdlPvm@@Base+0x588>
  41191c:	ldr	x19, [sp, #104]
  411920:	cbz	x19, 411930 <_ZdlPvm@@Base+0x528>
  411924:	mov	x0, x22
  411928:	bl	412858 <_ZdlPvm@@Base+0x1450>
  41192c:	str	x0, [x19]
  411930:	mov	x0, x20
  411934:	ldp	x19, x20, [sp, #16]
  411938:	ldp	x21, x22, [sp, #32]
  41193c:	ldp	x29, x30, [sp], #112
  411940:	ret
  411944:	add	x25, x28, #0x1
  411948:	add	x0, x25, x24
  41194c:	add	x0, x0, #0x1
  411950:	bl	401250 <_Znam@plt>
  411954:	mov	x20, x0
  411958:	mov	x2, x28
  41195c:	mov	x1, x21
  411960:	bl	401270 <memcpy@plt>
  411964:	strb	w27, [x20, x28]
  411968:	mov	x28, x25
  41196c:	b	411898 <_ZdlPvm@@Base+0x490>
  411970:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x9bf8>
  411974:	mov	w0, #0x61                  	// #97
  411978:	add	x1, x1, #0x190
  41197c:	bl	40fa08 <printf@plt+0xe4e8>
  411980:	b	411818 <_ZdlPvm@@Base+0x410>
  411984:	ldp	x23, x24, [sp, #48]
  411988:	ldp	x25, x26, [sp, #64]
  41198c:	ldp	x27, x28, [sp, #80]
  411990:	mov	x20, #0x0                   	// #0
  411994:	mov	x0, x20
  411998:	ldp	x19, x20, [sp, #16]
  41199c:	ldp	x21, x22, [sp, #32]
  4119a0:	ldp	x29, x30, [sp], #112
  4119a4:	ret
  4119a8:	ldr	x0, [sp, #104]
  4119ac:	cbz	x0, 4119d4 <_ZdlPvm@@Base+0x5cc>
  4119b0:	ldp	x23, x24, [sp, #48]
  4119b4:	ldp	x25, x26, [sp, #64]
  4119b8:	str	x28, [x0]
  4119bc:	mov	x0, x20
  4119c0:	ldp	x19, x20, [sp, #16]
  4119c4:	ldp	x21, x22, [sp, #32]
  4119c8:	ldp	x27, x28, [sp, #80]
  4119cc:	ldp	x29, x30, [sp], #112
  4119d0:	ret
  4119d4:	mov	x0, x28
  4119d8:	bl	4012f0 <free@plt>
  4119dc:	ldp	x23, x24, [sp, #48]
  4119e0:	ldp	x25, x26, [sp, #64]
  4119e4:	ldp	x27, x28, [sp, #80]
  4119e8:	b	411930 <_ZdlPvm@@Base+0x528>
  4119ec:	nop
  4119f0:	stp	x29, x30, [sp, #-96]!
  4119f4:	adrp	x4, 413000 <_ZdlPvm@@Base+0x1bf8>
  4119f8:	mov	x29, sp
  4119fc:	stp	x21, x22, [sp, #32]
  411a00:	mov	x21, x3
  411a04:	cmp	x21, #0x0
  411a08:	add	x3, x4, #0xd30
  411a0c:	mov	x22, x1
  411a10:	csel	x21, x3, x21, eq  // eq = none
  411a14:	mov	w1, #0x72                  	// #114
  411a18:	stp	x19, x20, [sp, #16]
  411a1c:	mov	x20, x0
  411a20:	mov	x0, x21
  411a24:	stp	x23, x24, [sp, #48]
  411a28:	mov	x23, x2
  411a2c:	bl	401300 <strchr@plt>
  411a30:	mov	x19, x0
  411a34:	cbz	x22, 411b44 <_ZdlPvm@@Base+0x73c>
  411a38:	ldrb	w0, [x22]
  411a3c:	cmp	w0, #0x2d
  411a40:	b.eq	411b3c <_ZdlPvm@@Base+0x734>  // b.none
  411a44:	cbz	x19, 411b8c <_ZdlPvm@@Base+0x784>
  411a48:	ldrb	w0, [x22]
  411a4c:	cmp	w0, #0x2f
  411a50:	b.eq	411b8c <_ZdlPvm@@Base+0x784>  // b.none
  411a54:	ldr	x20, [x20]
  411a58:	ldrb	w0, [x20]
  411a5c:	cbz	w0, 411b8c <_ZdlPvm@@Base+0x784>
  411a60:	mov	x0, x22
  411a64:	stp	x25, x26, [sp, #64]
  411a68:	adrp	x25, 416000 <_ZdlPvm@@Base+0x4bf8>
  411a6c:	mov	w26, #0x2f                  	// #47
  411a70:	add	x25, x25, #0x330
  411a74:	stp	x27, x28, [sp, #80]
  411a78:	bl	401290 <strlen@plt>
  411a7c:	mov	w24, w0
  411a80:	b	411b18 <_ZdlPvm@@Base+0x710>
  411a84:	cmp	x20, x19
  411a88:	sub	x27, x19, x20
  411a8c:	b.cs	411aa0 <_ZdlPvm@@Base+0x698>  // b.hs, b.nlast
  411a90:	ldurb	w1, [x19, #-1]
  411a94:	mov	x0, x25
  411a98:	bl	401300 <strchr@plt>
  411a9c:	cbz	x0, 411bc8 <_ZdlPvm@@Base+0x7c0>
  411aa0:	add	x0, x24, x27
  411aa4:	add	x0, x0, #0x1
  411aa8:	bl	401250 <_Znam@plt>
  411aac:	mov	x1, x20
  411ab0:	mov	x2, x27
  411ab4:	mov	x20, x0
  411ab8:	bl	401270 <memcpy@plt>
  411abc:	mov	x1, x22
  411ac0:	add	x0, x20, x27
  411ac4:	bl	401330 <strcpy@plt>
  411ac8:	mov	x0, x20
  411acc:	bl	412858 <_ZdlPvm@@Base+0x1450>
  411ad0:	mov	x27, x0
  411ad4:	mov	x0, x20
  411ad8:	bl	4013f0 <_ZdaPv@plt>
  411adc:	mov	x1, x21
  411ae0:	mov	x0, x27
  411ae4:	bl	401410 <fopen@plt>
  411ae8:	mov	x20, x0
  411aec:	cbnz	x0, 411c24 <_ZdlPvm@@Base+0x81c>
  411af0:	bl	401400 <__errno_location@plt>
  411af4:	mov	x28, x0
  411af8:	mov	x0, x27
  411afc:	ldr	w27, [x28]
  411b00:	bl	4012f0 <free@plt>
  411b04:	cmp	w27, #0x2
  411b08:	b.ne	411c14 <_ZdlPvm@@Base+0x80c>  // b.any
  411b0c:	ldrb	w0, [x19]
  411b10:	cbz	w0, 411c14 <_ZdlPvm@@Base+0x80c>
  411b14:	add	x20, x19, #0x1
  411b18:	mov	x0, x20
  411b1c:	mov	w1, #0x3a                  	// #58
  411b20:	bl	401300 <strchr@plt>
  411b24:	mov	x19, x0
  411b28:	cbnz	x0, 411a84 <_ZdlPvm@@Base+0x67c>
  411b2c:	mov	x0, x20
  411b30:	bl	401290 <strlen@plt>
  411b34:	add	x19, x20, x0
  411b38:	b	411a84 <_ZdlPvm@@Base+0x67c>
  411b3c:	ldrb	w0, [x22, #1]
  411b40:	cbnz	w0, 411a44 <_ZdlPvm@@Base+0x63c>
  411b44:	cbz	x23, 411b68 <_ZdlPvm@@Base+0x760>
  411b48:	cmp	x19, #0x0
  411b4c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x9bf8>
  411b50:	add	x1, x1, #0x1c0
  411b54:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x9bf8>
  411b58:	add	x0, x0, #0x1b8
  411b5c:	csel	x0, x0, x1, ne  // ne = any
  411b60:	bl	412858 <_ZdlPvm@@Base+0x1450>
  411b64:	str	x0, [x23]
  411b68:	cbz	x19, 411bf4 <_ZdlPvm@@Base+0x7ec>
  411b6c:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411b70:	ldr	x20, [x0, #3416]
  411b74:	mov	x0, x20
  411b78:	ldp	x19, x20, [sp, #16]
  411b7c:	ldp	x21, x22, [sp, #32]
  411b80:	ldp	x23, x24, [sp, #48]
  411b84:	ldp	x29, x30, [sp], #96
  411b88:	ret
  411b8c:	mov	x1, x21
  411b90:	mov	x0, x22
  411b94:	bl	401410 <fopen@plt>
  411b98:	mov	x20, x0
  411b9c:	cbz	x0, 411b74 <_ZdlPvm@@Base+0x76c>
  411ba0:	cbz	x23, 411b74 <_ZdlPvm@@Base+0x76c>
  411ba4:	mov	x0, x22
  411ba8:	bl	412858 <_ZdlPvm@@Base+0x1450>
  411bac:	str	x0, [x23]
  411bb0:	mov	x0, x20
  411bb4:	ldp	x19, x20, [sp, #16]
  411bb8:	ldp	x21, x22, [sp, #32]
  411bbc:	ldp	x23, x24, [sp, #48]
  411bc0:	ldp	x29, x30, [sp], #96
  411bc4:	ret
  411bc8:	add	x28, x27, #0x1
  411bcc:	add	x0, x28, x24
  411bd0:	add	x0, x0, #0x1
  411bd4:	bl	401250 <_Znam@plt>
  411bd8:	mov	x1, x20
  411bdc:	mov	x20, x0
  411be0:	mov	x2, x27
  411be4:	bl	401270 <memcpy@plt>
  411be8:	strb	w26, [x20, x27]
  411bec:	mov	x27, x28
  411bf0:	b	411abc <_ZdlPvm@@Base+0x6b4>
  411bf4:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411bf8:	ldp	x21, x22, [sp, #32]
  411bfc:	ldr	x20, [x0, #3424]
  411c00:	ldp	x23, x24, [sp, #48]
  411c04:	mov	x0, x20
  411c08:	ldp	x19, x20, [sp, #16]
  411c0c:	ldp	x29, x30, [sp], #96
  411c10:	ret
  411c14:	ldp	x25, x26, [sp, #64]
  411c18:	str	w27, [x28]
  411c1c:	ldp	x27, x28, [sp, #80]
  411c20:	b	411b74 <_ZdlPvm@@Base+0x76c>
  411c24:	cbz	x23, 411c38 <_ZdlPvm@@Base+0x830>
  411c28:	ldp	x25, x26, [sp, #64]
  411c2c:	str	x27, [x23]
  411c30:	ldp	x27, x28, [sp, #80]
  411c34:	b	411b74 <_ZdlPvm@@Base+0x76c>
  411c38:	mov	x0, x27
  411c3c:	bl	4012f0 <free@plt>
  411c40:	ldp	x25, x26, [sp, #64]
  411c44:	ldp	x27, x28, [sp, #80]
  411c48:	b	411b74 <_ZdlPvm@@Base+0x76c>
  411c4c:	nop
  411c50:	stp	x29, x30, [sp, #-32]!
  411c54:	cmp	w1, w2
  411c58:	mov	x29, sp
  411c5c:	stp	x19, x20, [sp, #16]
  411c60:	mov	w19, w2
  411c64:	mov	x20, x3
  411c68:	b.ge	411c90 <_ZdlPvm@@Base+0x888>  // b.tcont
  411c6c:	cbz	x0, 411c74 <_ZdlPvm@@Base+0x86c>
  411c70:	bl	4013f0 <_ZdaPv@plt>
  411c74:	cbz	w19, 411ca0 <_ZdlPvm@@Base+0x898>
  411c78:	lsl	w0, w19, #1
  411c7c:	str	w0, [x20]
  411c80:	ldp	x19, x20, [sp, #16]
  411c84:	sxtw	x0, w0
  411c88:	ldp	x29, x30, [sp], #32
  411c8c:	b	401250 <_Znam@plt>
  411c90:	str	w1, [x3]
  411c94:	ldp	x19, x20, [sp, #16]
  411c98:	ldp	x29, x30, [sp], #32
  411c9c:	ret
  411ca0:	str	wzr, [x20]
  411ca4:	mov	x0, #0x0                   	// #0
  411ca8:	ldp	x19, x20, [sp, #16]
  411cac:	ldp	x29, x30, [sp], #32
  411cb0:	ret
  411cb4:	nop
  411cb8:	stp	x29, x30, [sp, #-48]!
  411cbc:	cmp	w1, w3
  411cc0:	mov	x29, sp
  411cc4:	stp	x19, x20, [sp, #16]
  411cc8:	mov	x20, x0
  411ccc:	stp	x21, x22, [sp, #32]
  411cd0:	mov	x21, x4
  411cd4:	b.ge	411d40 <_ZdlPvm@@Base+0x938>  // b.tcont
  411cd8:	mov	w19, w3
  411cdc:	cbz	w3, 411d1c <_ZdlPvm@@Base+0x914>
  411ce0:	lsl	w0, w3, #1
  411ce4:	str	w0, [x4]
  411ce8:	mov	w22, w2
  411cec:	sxtw	x0, w0
  411cf0:	bl	401250 <_Znam@plt>
  411cf4:	cmp	w22, #0x0
  411cf8:	ccmp	w19, w22, #0x4, ne  // ne = any
  411cfc:	mov	x19, x0
  411d00:	b.gt	411d5c <_ZdlPvm@@Base+0x954>
  411d04:	cbnz	x20, 411d68 <_ZdlPvm@@Base+0x960>
  411d08:	mov	x0, x19
  411d0c:	ldp	x19, x20, [sp, #16]
  411d10:	ldp	x21, x22, [sp, #32]
  411d14:	ldp	x29, x30, [sp], #48
  411d18:	ret
  411d1c:	cbz	x0, 411d24 <_ZdlPvm@@Base+0x91c>
  411d20:	bl	4013f0 <_ZdaPv@plt>
  411d24:	str	wzr, [x21]
  411d28:	mov	x19, #0x0                   	// #0
  411d2c:	mov	x0, x19
  411d30:	ldp	x19, x20, [sp, #16]
  411d34:	ldp	x21, x22, [sp, #32]
  411d38:	ldp	x29, x30, [sp], #48
  411d3c:	ret
  411d40:	mov	x19, x0
  411d44:	str	w1, [x4]
  411d48:	mov	x0, x19
  411d4c:	ldp	x19, x20, [sp, #16]
  411d50:	ldp	x21, x22, [sp, #32]
  411d54:	ldp	x29, x30, [sp], #48
  411d58:	ret
  411d5c:	sxtw	x2, w22
  411d60:	mov	x1, x20
  411d64:	bl	401270 <memcpy@plt>
  411d68:	mov	x0, x20
  411d6c:	bl	4013f0 <_ZdaPv@plt>
  411d70:	mov	x0, x19
  411d74:	ldp	x19, x20, [sp, #16]
  411d78:	ldp	x21, x22, [sp, #32]
  411d7c:	ldp	x29, x30, [sp], #48
  411d80:	ret
  411d84:	nop
  411d88:	stp	xzr, xzr, [x0]
  411d8c:	ret
  411d90:	stp	x29, x30, [sp, #-48]!
  411d94:	cmp	w2, #0x0
  411d98:	mov	x29, sp
  411d9c:	stp	x19, x20, [sp, #16]
  411da0:	mov	x20, x0
  411da4:	mov	w19, w2
  411da8:	str	x21, [sp, #32]
  411dac:	mov	x21, x1
  411db0:	str	w2, [x0, #8]
  411db4:	b.lt	411e00 <_ZdlPvm@@Base+0x9f8>  // b.tstop
  411db8:	b.eq	411de8 <_ZdlPvm@@Base+0x9e0>  // b.none
  411dbc:	lsl	w0, w19, #1
  411dc0:	str	w0, [x20, #12]
  411dc4:	sxtw	x0, w0
  411dc8:	bl	401250 <_Znam@plt>
  411dcc:	mov	x1, x21
  411dd0:	sxtw	x2, w19
  411dd4:	ldr	x21, [sp, #32]
  411dd8:	str	x0, [x20]
  411ddc:	ldp	x19, x20, [sp, #16]
  411de0:	ldp	x29, x30, [sp], #48
  411de4:	b	401270 <memcpy@plt>
  411de8:	ldr	x21, [sp, #32]
  411dec:	str	xzr, [x0]
  411df0:	str	wzr, [x0, #12]
  411df4:	ldp	x19, x20, [sp, #16]
  411df8:	ldp	x29, x30, [sp], #48
  411dfc:	ret
  411e00:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x9bf8>
  411e04:	mov	w0, #0x57                  	// #87
  411e08:	add	x1, x1, #0x1c8
  411e0c:	bl	40fa08 <printf@plt+0xe4e8>
  411e10:	b	411dbc <_ZdlPvm@@Base+0x9b4>
  411e14:	nop
  411e18:	stp	x29, x30, [sp, #-32]!
  411e1c:	mov	x29, sp
  411e20:	stp	x19, x20, [sp, #16]
  411e24:	mov	x19, x0
  411e28:	cbz	x1, 411e7c <_ZdlPvm@@Base+0xa74>
  411e2c:	mov	x20, x1
  411e30:	mov	x0, x1
  411e34:	bl	401290 <strlen@plt>
  411e38:	str	w0, [x19, #8]
  411e3c:	cbz	w0, 411e68 <_ZdlPvm@@Base+0xa60>
  411e40:	lsl	w0, w0, #1
  411e44:	str	w0, [x19, #12]
  411e48:	sxtw	x0, w0
  411e4c:	bl	401250 <_Znam@plt>
  411e50:	ldr	w2, [x19, #8]
  411e54:	str	x0, [x19]
  411e58:	cbnz	w2, 411e8c <_ZdlPvm@@Base+0xa84>
  411e5c:	ldp	x19, x20, [sp, #16]
  411e60:	ldp	x29, x30, [sp], #32
  411e64:	ret
  411e68:	str	xzr, [x19]
  411e6c:	str	wzr, [x19, #12]
  411e70:	ldp	x19, x20, [sp, #16]
  411e74:	ldp	x29, x30, [sp], #32
  411e78:	ret
  411e7c:	stp	xzr, xzr, [x0]
  411e80:	ldp	x19, x20, [sp, #16]
  411e84:	ldp	x29, x30, [sp], #32
  411e88:	ret
  411e8c:	mov	x1, x20
  411e90:	sxtw	x2, w2
  411e94:	ldp	x19, x20, [sp, #16]
  411e98:	ldp	x29, x30, [sp], #32
  411e9c:	b	401270 <memcpy@plt>
  411ea0:	stp	x29, x30, [sp, #-32]!
  411ea4:	mov	x2, #0x1                   	// #1
  411ea8:	movk	x2, #0x2, lsl #32
  411eac:	mov	x29, sp
  411eb0:	stp	x19, x20, [sp, #16]
  411eb4:	mov	x19, x0
  411eb8:	and	w20, w1, #0xff
  411ebc:	mov	x0, #0x2                   	// #2
  411ec0:	str	x2, [x19, #8]
  411ec4:	bl	401250 <_Znam@plt>
  411ec8:	strb	w20, [x0]
  411ecc:	str	x0, [x19]
  411ed0:	ldp	x19, x20, [sp, #16]
  411ed4:	ldp	x29, x30, [sp], #32
  411ed8:	ret
  411edc:	nop
  411ee0:	stp	x29, x30, [sp, #-32]!
  411ee4:	mov	x29, sp
  411ee8:	stp	x19, x20, [sp, #16]
  411eec:	mov	x19, x0
  411ef0:	ldr	w0, [x1, #8]
  411ef4:	str	w0, [x19, #8]
  411ef8:	cbz	w0, 411f3c <_ZdlPvm@@Base+0xb34>
  411efc:	lsl	w0, w0, #1
  411f00:	str	w0, [x19, #12]
  411f04:	mov	x20, x1
  411f08:	sxtw	x0, w0
  411f0c:	bl	401250 <_Znam@plt>
  411f10:	ldr	w2, [x19, #8]
  411f14:	str	x0, [x19]
  411f18:	cbnz	w2, 411f28 <_ZdlPvm@@Base+0xb20>
  411f1c:	ldp	x19, x20, [sp, #16]
  411f20:	ldp	x29, x30, [sp], #32
  411f24:	ret
  411f28:	ldr	x1, [x20]
  411f2c:	sxtw	x2, w2
  411f30:	ldp	x19, x20, [sp, #16]
  411f34:	ldp	x29, x30, [sp], #32
  411f38:	b	401270 <memcpy@plt>
  411f3c:	str	xzr, [x19]
  411f40:	str	wzr, [x19, #12]
  411f44:	ldp	x19, x20, [sp, #16]
  411f48:	ldp	x29, x30, [sp], #32
  411f4c:	ret
  411f50:	ldr	x0, [x0]
  411f54:	cbz	x0, 411f5c <_ZdlPvm@@Base+0xb54>
  411f58:	b	4013f0 <_ZdaPv@plt>
  411f5c:	ret
  411f60:	stp	x29, x30, [sp, #-32]!
  411f64:	add	x3, x0, #0xc
  411f68:	mov	x29, sp
  411f6c:	ldr	w2, [x1, #8]
  411f70:	stp	x19, x20, [sp, #16]
  411f74:	mov	x19, x0
  411f78:	mov	x20, x1
  411f7c:	ldr	w1, [x0, #12]
  411f80:	ldr	x0, [x0]
  411f84:	bl	411c50 <_ZdlPvm@@Base+0x848>
  411f88:	ldr	w2, [x20, #8]
  411f8c:	str	x0, [x19]
  411f90:	str	w2, [x19, #8]
  411f94:	cbnz	w2, 411fa8 <_ZdlPvm@@Base+0xba0>
  411f98:	mov	x0, x19
  411f9c:	ldp	x19, x20, [sp, #16]
  411fa0:	ldp	x29, x30, [sp], #32
  411fa4:	ret
  411fa8:	ldr	x1, [x20]
  411fac:	sxtw	x2, w2
  411fb0:	bl	401270 <memcpy@plt>
  411fb4:	mov	x0, x19
  411fb8:	ldp	x19, x20, [sp, #16]
  411fbc:	ldp	x29, x30, [sp], #32
  411fc0:	ret
  411fc4:	nop
  411fc8:	stp	x29, x30, [sp, #-48]!
  411fcc:	mov	x29, sp
  411fd0:	stp	x19, x20, [sp, #16]
  411fd4:	mov	x19, x0
  411fd8:	cbz	x1, 412024 <_ZdlPvm@@Base+0xc1c>
  411fdc:	mov	x20, x1
  411fe0:	mov	x0, x1
  411fe4:	str	x21, [sp, #32]
  411fe8:	bl	401290 <strlen@plt>
  411fec:	ldr	w1, [x19, #12]
  411ff0:	mov	x21, x0
  411ff4:	mov	w2, w0
  411ff8:	add	x3, x19, #0xc
  411ffc:	ldr	x0, [x19]
  412000:	bl	411c50 <_ZdlPvm@@Base+0x848>
  412004:	str	x0, [x19]
  412008:	str	w21, [x19, #8]
  41200c:	cbnz	w21, 412044 <_ZdlPvm@@Base+0xc3c>
  412010:	mov	x0, x19
  412014:	ldp	x19, x20, [sp, #16]
  412018:	ldr	x21, [sp, #32]
  41201c:	ldp	x29, x30, [sp], #48
  412020:	ret
  412024:	ldr	x0, [x0]
  412028:	cbz	x0, 412030 <_ZdlPvm@@Base+0xc28>
  41202c:	bl	4013f0 <_ZdaPv@plt>
  412030:	stp	xzr, xzr, [x19]
  412034:	mov	x0, x19
  412038:	ldp	x19, x20, [sp, #16]
  41203c:	ldp	x29, x30, [sp], #48
  412040:	ret
  412044:	sxtw	x2, w21
  412048:	mov	x1, x20
  41204c:	bl	401270 <memcpy@plt>
  412050:	mov	x0, x19
  412054:	ldp	x19, x20, [sp, #16]
  412058:	ldr	x21, [sp, #32]
  41205c:	ldp	x29, x30, [sp], #48
  412060:	ret
  412064:	nop
  412068:	stp	x29, x30, [sp, #-32]!
  41206c:	add	x3, x0, #0xc
  412070:	mov	w2, #0x1                   	// #1
  412074:	mov	x29, sp
  412078:	stp	x19, x20, [sp, #16]
  41207c:	mov	x19, x0
  412080:	and	w20, w1, #0xff
  412084:	ldr	w1, [x0, #12]
  412088:	ldr	x0, [x0]
  41208c:	bl	411c50 <_ZdlPvm@@Base+0x848>
  412090:	mov	x1, x0
  412094:	mov	w2, #0x1                   	// #1
  412098:	str	x1, [x19]
  41209c:	str	w2, [x19, #8]
  4120a0:	mov	x0, x19
  4120a4:	strb	w20, [x1]
  4120a8:	ldp	x19, x20, [sp, #16]
  4120ac:	ldp	x29, x30, [sp], #32
  4120b0:	ret
  4120b4:	nop
  4120b8:	stp	x29, x30, [sp, #-32]!
  4120bc:	mov	x29, sp
  4120c0:	stp	x19, x20, [sp, #16]
  4120c4:	mov	x20, x0
  4120c8:	mov	x19, x1
  4120cc:	ldr	x0, [x0]
  4120d0:	cbz	x0, 4120d8 <_ZdlPvm@@Base+0xcd0>
  4120d4:	bl	4013f0 <_ZdaPv@plt>
  4120d8:	ldr	x0, [x19]
  4120dc:	ldr	w1, [x19, #8]
  4120e0:	str	x0, [x20]
  4120e4:	ldr	w0, [x19, #12]
  4120e8:	stp	w1, w0, [x20, #8]
  4120ec:	stp	xzr, xzr, [x19]
  4120f0:	ldp	x19, x20, [sp, #16]
  4120f4:	ldp	x29, x30, [sp], #32
  4120f8:	ret
  4120fc:	nop
  412100:	stp	x29, x30, [sp, #-32]!
  412104:	add	x4, x0, #0xc
  412108:	mov	x29, sp
  41210c:	ldp	w2, w1, [x0, #8]
  412110:	str	x19, [sp, #16]
  412114:	mov	x19, x0
  412118:	ldr	x0, [x0]
  41211c:	add	w3, w2, #0x1
  412120:	bl	411cb8 <_ZdlPvm@@Base+0x8b0>
  412124:	str	x0, [x19]
  412128:	ldr	x19, [sp, #16]
  41212c:	ldp	x29, x30, [sp], #32
  412130:	ret
  412134:	nop
  412138:	stp	x29, x30, [sp, #-48]!
  41213c:	mov	x29, sp
  412140:	stp	x19, x20, [sp, #16]
  412144:	mov	x19, x0
  412148:	cbz	x1, 41218c <_ZdlPvm@@Base+0xd84>
  41214c:	mov	x20, x1
  412150:	mov	x0, x1
  412154:	stp	x21, x22, [sp, #32]
  412158:	bl	401290 <strlen@plt>
  41215c:	mov	x21, x0
  412160:	ldp	w4, w1, [x19, #8]
  412164:	add	w22, w4, w0
  412168:	cmp	w1, w22
  41216c:	ldr	x0, [x19]
  412170:	b.lt	41219c <_ZdlPvm@@Base+0xd94>  // b.tstop
  412174:	sxtw	x2, w21
  412178:	mov	x1, x20
  41217c:	add	x0, x0, w4, sxtw
  412180:	bl	401270 <memcpy@plt>
  412184:	str	w22, [x19, #8]
  412188:	ldp	x21, x22, [sp, #32]
  41218c:	mov	x0, x19
  412190:	ldp	x19, x20, [sp, #16]
  412194:	ldp	x29, x30, [sp], #48
  412198:	ret
  41219c:	mov	w2, w4
  4121a0:	mov	w3, w22
  4121a4:	add	x4, x19, #0xc
  4121a8:	bl	411cb8 <_ZdlPvm@@Base+0x8b0>
  4121ac:	ldr	w4, [x19, #8]
  4121b0:	str	x0, [x19]
  4121b4:	b	412174 <_ZdlPvm@@Base+0xd6c>
  4121b8:	stp	x29, x30, [sp, #-48]!
  4121bc:	mov	x29, sp
  4121c0:	ldr	w2, [x1, #8]
  4121c4:	stp	x19, x20, [sp, #16]
  4121c8:	mov	x19, x0
  4121cc:	cbz	w2, 412204 <_ZdlPvm@@Base+0xdfc>
  4121d0:	mov	x20, x1
  4121d4:	ldp	w4, w1, [x0, #8]
  4121d8:	ldr	x0, [x0]
  4121dc:	str	x21, [sp, #32]
  4121e0:	add	w21, w2, w4
  4121e4:	cmp	w1, w21
  4121e8:	b.lt	412214 <_ZdlPvm@@Base+0xe0c>  // b.tstop
  4121ec:	ldr	x1, [x20]
  4121f0:	sxtw	x2, w2
  4121f4:	add	x0, x0, w4, sxtw
  4121f8:	bl	401270 <memcpy@plt>
  4121fc:	str	w21, [x19, #8]
  412200:	ldr	x21, [sp, #32]
  412204:	mov	x0, x19
  412208:	ldp	x19, x20, [sp, #16]
  41220c:	ldp	x29, x30, [sp], #48
  412210:	ret
  412214:	mov	w2, w4
  412218:	mov	w3, w21
  41221c:	add	x4, x19, #0xc
  412220:	bl	411cb8 <_ZdlPvm@@Base+0x8b0>
  412224:	ldr	w2, [x20, #8]
  412228:	ldr	w4, [x19, #8]
  41222c:	str	x0, [x19]
  412230:	b	4121ec <_ZdlPvm@@Base+0xde4>
  412234:	nop
  412238:	cmp	w2, #0x0
  41223c:	b.le	412294 <_ZdlPvm@@Base+0xe8c>
  412240:	stp	x29, x30, [sp, #-48]!
  412244:	mov	x29, sp
  412248:	stp	x21, x22, [sp, #32]
  41224c:	mov	x21, x1
  412250:	ldp	w4, w1, [x0, #8]
  412254:	stp	x19, x20, [sp, #16]
  412258:	mov	x19, x0
  41225c:	add	w22, w4, w2
  412260:	mov	w20, w2
  412264:	cmp	w1, w22
  412268:	ldr	x0, [x0]
  41226c:	b.lt	412298 <_ZdlPvm@@Base+0xe90>  // b.tstop
  412270:	sxtw	x2, w20
  412274:	mov	x1, x21
  412278:	add	x0, x0, w4, sxtw
  41227c:	bl	401270 <memcpy@plt>
  412280:	str	w22, [x19, #8]
  412284:	ldp	x19, x20, [sp, #16]
  412288:	ldp	x21, x22, [sp, #32]
  41228c:	ldp	x29, x30, [sp], #48
  412290:	ret
  412294:	ret
  412298:	mov	w2, w4
  41229c:	mov	w3, w22
  4122a0:	add	x4, x19, #0xc
  4122a4:	bl	411cb8 <_ZdlPvm@@Base+0x8b0>
  4122a8:	ldr	w4, [x19, #8]
  4122ac:	str	x0, [x19]
  4122b0:	b	412270 <_ZdlPvm@@Base+0xe68>
  4122b4:	nop
  4122b8:	stp	x29, x30, [sp, #-64]!
  4122bc:	mov	x29, sp
  4122c0:	stp	x19, x20, [sp, #16]
  4122c4:	sxtw	x20, w2
  4122c8:	cmp	w20, #0x0
  4122cc:	stp	x21, x22, [sp, #32]
  4122d0:	ccmp	w4, #0x0, #0x1, ge  // ge = tcont
  4122d4:	mov	w21, w4
  4122d8:	stp	x23, x24, [sp, #48]
  4122dc:	mov	x19, x0
  4122e0:	mov	x23, x1
  4122e4:	mov	x22, x3
  4122e8:	b.lt	412314 <_ZdlPvm@@Base+0xf0c>  // b.tstop
  4122ec:	add	w0, w20, w21
  4122f0:	str	w0, [x19, #8]
  4122f4:	cbnz	w0, 412330 <_ZdlPvm@@Base+0xf28>
  4122f8:	str	xzr, [x19]
  4122fc:	str	wzr, [x19, #12]
  412300:	ldp	x19, x20, [sp, #16]
  412304:	ldp	x21, x22, [sp, #32]
  412308:	ldp	x23, x24, [sp, #48]
  41230c:	ldp	x29, x30, [sp], #64
  412310:	ret
  412314:	mov	w0, #0xd7                  	// #215
  412318:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x9bf8>
  41231c:	add	x1, x1, #0x1c8
  412320:	bl	40fa08 <printf@plt+0xe4e8>
  412324:	add	w0, w20, w21
  412328:	str	w0, [x19, #8]
  41232c:	cbz	w0, 4122f8 <_ZdlPvm@@Base+0xef0>
  412330:	lsl	w0, w0, #1
  412334:	str	w0, [x19, #12]
  412338:	sxtw	x0, w0
  41233c:	bl	401250 <_Znam@plt>
  412340:	str	x0, [x19]
  412344:	mov	x24, x0
  412348:	cbz	w20, 41237c <_ZdlPvm@@Base+0xf74>
  41234c:	mov	x1, x23
  412350:	mov	x2, x20
  412354:	bl	401270 <memcpy@plt>
  412358:	cbz	w21, 412300 <_ZdlPvm@@Base+0xef8>
  41235c:	add	x0, x24, x20
  412360:	sxtw	x2, w21
  412364:	mov	x1, x22
  412368:	ldp	x19, x20, [sp, #16]
  41236c:	ldp	x21, x22, [sp, #32]
  412370:	ldp	x23, x24, [sp, #48]
  412374:	ldp	x29, x30, [sp], #64
  412378:	b	401270 <memcpy@plt>
  41237c:	sxtw	x2, w21
  412380:	mov	x1, x22
  412384:	ldp	x19, x20, [sp, #16]
  412388:	ldp	x21, x22, [sp, #32]
  41238c:	ldp	x23, x24, [sp, #48]
  412390:	ldp	x29, x30, [sp], #64
  412394:	b	401270 <memcpy@plt>
  412398:	stp	x29, x30, [sp, #-16]!
  41239c:	mov	x3, x0
  4123a0:	mov	x29, sp
  4123a4:	ldr	w2, [x0, #8]
  4123a8:	ldr	w0, [x1, #8]
  4123ac:	cmp	w2, w0
  4123b0:	b.gt	4123c4 <_ZdlPvm@@Base+0xfbc>
  4123b4:	mov	w0, #0x1                   	// #1
  4123b8:	cbnz	w2, 4123e4 <_ZdlPvm@@Base+0xfdc>
  4123bc:	ldp	x29, x30, [sp], #16
  4123c0:	ret
  4123c4:	cbz	w0, 4123bc <_ZdlPvm@@Base+0xfb4>
  4123c8:	sxtw	x2, w0
  4123cc:	ldr	x1, [x1]
  4123d0:	ldr	x0, [x3]
  4123d4:	bl	4012d0 <memcmp@plt>
  4123d8:	lsr	w0, w0, #31
  4123dc:	ldp	x29, x30, [sp], #16
  4123e0:	ret
  4123e4:	ldr	x1, [x1]
  4123e8:	sxtw	x2, w2
  4123ec:	ldr	x0, [x3]
  4123f0:	bl	4012d0 <memcmp@plt>
  4123f4:	cmp	w0, #0x0
  4123f8:	cset	w0, le
  4123fc:	ldp	x29, x30, [sp], #16
  412400:	ret
  412404:	nop
  412408:	stp	x29, x30, [sp, #-16]!
  41240c:	mov	x3, x0
  412410:	mov	x29, sp
  412414:	ldr	w2, [x0, #8]
  412418:	ldr	w0, [x1, #8]
  41241c:	cmp	w2, w0
  412420:	b.ge	412434 <_ZdlPvm@@Base+0x102c>  // b.tcont
  412424:	mov	w0, #0x1                   	// #1
  412428:	cbnz	w2, 412454 <_ZdlPvm@@Base+0x104c>
  41242c:	ldp	x29, x30, [sp], #16
  412430:	ret
  412434:	cbz	w0, 41242c <_ZdlPvm@@Base+0x1024>
  412438:	sxtw	x2, w0
  41243c:	ldr	x1, [x1]
  412440:	ldr	x0, [x3]
  412444:	bl	4012d0 <memcmp@plt>
  412448:	lsr	w0, w0, #31
  41244c:	ldp	x29, x30, [sp], #16
  412450:	ret
  412454:	ldr	x1, [x1]
  412458:	sxtw	x2, w2
  41245c:	ldr	x0, [x3]
  412460:	bl	4012d0 <memcmp@plt>
  412464:	cmp	w0, #0x0
  412468:	cset	w0, le
  41246c:	ldp	x29, x30, [sp], #16
  412470:	ret
  412474:	nop
  412478:	stp	x29, x30, [sp, #-16]!
  41247c:	mov	x3, x0
  412480:	mov	x29, sp
  412484:	ldr	w0, [x0, #8]
  412488:	ldr	w2, [x1, #8]
  41248c:	cmp	w0, w2
  412490:	b.lt	4124a4 <_ZdlPvm@@Base+0x109c>  // b.tstop
  412494:	mov	w0, #0x1                   	// #1
  412498:	cbnz	w2, 4124c8 <_ZdlPvm@@Base+0x10c0>
  41249c:	ldp	x29, x30, [sp], #16
  4124a0:	ret
  4124a4:	cbz	w0, 41249c <_ZdlPvm@@Base+0x1094>
  4124a8:	sxtw	x2, w0
  4124ac:	ldr	x1, [x1]
  4124b0:	ldr	x0, [x3]
  4124b4:	bl	4012d0 <memcmp@plt>
  4124b8:	cmp	w0, #0x0
  4124bc:	cset	w0, gt
  4124c0:	ldp	x29, x30, [sp], #16
  4124c4:	ret
  4124c8:	ldr	x1, [x1]
  4124cc:	sxtw	x2, w2
  4124d0:	ldr	x0, [x3]
  4124d4:	bl	4012d0 <memcmp@plt>
  4124d8:	mvn	w0, w0
  4124dc:	ldp	x29, x30, [sp], #16
  4124e0:	lsr	w0, w0, #31
  4124e4:	ret
  4124e8:	stp	x29, x30, [sp, #-16]!
  4124ec:	mov	x3, x0
  4124f0:	mov	x29, sp
  4124f4:	ldr	w0, [x0, #8]
  4124f8:	ldr	w2, [x1, #8]
  4124fc:	cmp	w0, w2
  412500:	b.le	412514 <_ZdlPvm@@Base+0x110c>
  412504:	mov	w0, #0x1                   	// #1
  412508:	cbnz	w2, 412538 <_ZdlPvm@@Base+0x1130>
  41250c:	ldp	x29, x30, [sp], #16
  412510:	ret
  412514:	cbz	w0, 41250c <_ZdlPvm@@Base+0x1104>
  412518:	sxtw	x2, w0
  41251c:	ldr	x1, [x1]
  412520:	ldr	x0, [x3]
  412524:	bl	4012d0 <memcmp@plt>
  412528:	cmp	w0, #0x0
  41252c:	cset	w0, gt
  412530:	ldp	x29, x30, [sp], #16
  412534:	ret
  412538:	ldr	x1, [x1]
  41253c:	sxtw	x2, w2
  412540:	ldr	x0, [x3]
  412544:	bl	4012d0 <memcmp@plt>
  412548:	mvn	w0, w0
  41254c:	ldp	x29, x30, [sp], #16
  412550:	lsr	w0, w0, #31
  412554:	ret
  412558:	stp	x29, x30, [sp, #-32]!
  41255c:	mov	x29, sp
  412560:	stp	x19, x20, [sp, #16]
  412564:	mov	x20, x0
  412568:	mov	w19, w1
  41256c:	tbnz	w1, #31, 41258c <_ZdlPvm@@Base+0x1184>
  412570:	ldr	w1, [x20, #12]
  412574:	cmp	w1, w19
  412578:	b.lt	4125a8 <_ZdlPvm@@Base+0x11a0>  // b.tstop
  41257c:	str	w19, [x20, #8]
  412580:	ldp	x19, x20, [sp, #16]
  412584:	ldp	x29, x30, [sp], #32
  412588:	ret
  41258c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x9bf8>
  412590:	mov	w0, #0x107                 	// #263
  412594:	add	x1, x1, #0x1c8
  412598:	bl	40fa08 <printf@plt+0xe4e8>
  41259c:	ldr	w1, [x20, #12]
  4125a0:	cmp	w1, w19
  4125a4:	b.ge	41257c <_ZdlPvm@@Base+0x1174>  // b.tcont
  4125a8:	ldr	w2, [x20, #8]
  4125ac:	add	x4, x20, #0xc
  4125b0:	ldr	x0, [x20]
  4125b4:	mov	w3, w19
  4125b8:	bl	411cb8 <_ZdlPvm@@Base+0x8b0>
  4125bc:	str	x0, [x20]
  4125c0:	str	w19, [x20, #8]
  4125c4:	ldp	x19, x20, [sp, #16]
  4125c8:	ldp	x29, x30, [sp], #32
  4125cc:	ret
  4125d0:	str	wzr, [x0, #8]
  4125d4:	ret
  4125d8:	stp	x29, x30, [sp, #-32]!
  4125dc:	mov	x29, sp
  4125e0:	str	x19, [sp, #16]
  4125e4:	ldr	x19, [x0]
  4125e8:	cbz	x19, 412610 <_ZdlPvm@@Base+0x1208>
  4125ec:	ldrsw	x2, [x0, #8]
  4125f0:	and	w1, w1, #0xff
  4125f4:	mov	x0, x19
  4125f8:	bl	401370 <memchr@plt>
  4125fc:	cbz	x0, 412610 <_ZdlPvm@@Base+0x1208>
  412600:	sub	w0, w0, w19
  412604:	ldr	x19, [sp, #16]
  412608:	ldp	x29, x30, [sp], #32
  41260c:	ret
  412610:	mov	w0, #0xffffffff            	// #-1
  412614:	b	412604 <_ZdlPvm@@Base+0x11fc>
  412618:	stp	x29, x30, [sp, #-32]!
  41261c:	mov	x29, sp
  412620:	stp	x19, x20, [sp, #16]
  412624:	ldr	w20, [x0, #8]
  412628:	ldr	x19, [x0]
  41262c:	cmp	w20, #0x0
  412630:	add	w3, w20, #0x1
  412634:	b.le	4126a8 <_ZdlPvm@@Base+0x12a0>
  412638:	sub	w2, w20, #0x1
  41263c:	add	x20, x19, #0x1
  412640:	mov	x1, x19
  412644:	add	x20, x20, x2
  412648:	mov	w0, #0x0                   	// #0
  41264c:	nop
  412650:	ldrb	w2, [x1], #1
  412654:	cmp	w2, #0x0
  412658:	cinc	w0, w0, eq  // eq = none
  41265c:	cmp	x1, x20
  412660:	b.ne	412650 <_ZdlPvm@@Base+0x1248>  // b.any
  412664:	sub	w0, w3, w0
  412668:	sxtw	x0, w0
  41266c:	bl	401450 <malloc@plt>
  412670:	mov	x3, x0
  412674:	nop
  412678:	ldrb	w2, [x19]
  41267c:	add	x19, x19, #0x1
  412680:	mov	x1, x3
  412684:	cmp	x19, x20
  412688:	cbz	w2, 412694 <_ZdlPvm@@Base+0x128c>
  41268c:	strb	w2, [x1], #1
  412690:	mov	x3, x1
  412694:	b.ne	412678 <_ZdlPvm@@Base+0x1270>  // b.any
  412698:	strb	wzr, [x3]
  41269c:	ldp	x19, x20, [sp, #16]
  4126a0:	ldp	x29, x30, [sp], #32
  4126a4:	ret
  4126a8:	sxtw	x0, w3
  4126ac:	bl	401450 <malloc@plt>
  4126b0:	mov	x3, x0
  4126b4:	strb	wzr, [x3]
  4126b8:	ldp	x19, x20, [sp, #16]
  4126bc:	ldp	x29, x30, [sp], #32
  4126c0:	ret
  4126c4:	nop
  4126c8:	stp	x29, x30, [sp, #-32]!
  4126cc:	mov	x29, sp
  4126d0:	ldr	w1, [x0, #8]
  4126d4:	stp	x19, x20, [sp, #16]
  4126d8:	mov	x20, x0
  4126dc:	subs	w5, w1, #0x1
  4126e0:	ldr	x0, [x0]
  4126e4:	b.mi	41275c <_ZdlPvm@@Base+0x1354>  // b.first
  4126e8:	sxtw	x2, w5
  4126ec:	b	4126fc <_ZdlPvm@@Base+0x12f4>
  4126f0:	sub	w3, w2, #0x1
  4126f4:	sub	x2, x2, #0x1
  4126f8:	tbnz	w2, #31, 4127ac <_ZdlPvm@@Base+0x13a4>
  4126fc:	ldrb	w1, [x0, x2]
  412700:	mov	w3, w2
  412704:	cmp	w1, #0x20
  412708:	b.eq	4126f0 <_ZdlPvm@@Base+0x12e8>  // b.none
  41270c:	cmp	w2, #0x0
  412710:	b.le	4127ac <_ZdlPvm@@Base+0x13a4>
  412714:	ldrb	w1, [x0]
  412718:	mov	x19, x0
  41271c:	cmp	w1, #0x20
  412720:	b.ne	412768 <_ZdlPvm@@Base+0x1360>  // b.any
  412724:	nop
  412728:	add	x19, x19, #0x1
  41272c:	ldrb	w1, [x19]
  412730:	sub	w3, w0, w19
  412734:	add	w3, w3, w2
  412738:	cmp	w1, #0x20
  41273c:	b.eq	412728 <_ZdlPvm@@Base+0x1320>  // b.none
  412740:	cmp	w3, w5
  412744:	b.eq	41275c <_ZdlPvm@@Base+0x1354>  // b.none
  412748:	tbz	w3, #31, 412770 <_ZdlPvm@@Base+0x1368>
  41274c:	str	wzr, [x20, #8]
  412750:	bl	4013f0 <_ZdaPv@plt>
  412754:	str	xzr, [x20]
  412758:	str	wzr, [x20, #12]
  41275c:	ldp	x19, x20, [sp, #16]
  412760:	ldp	x29, x30, [sp], #32
  412764:	ret
  412768:	cmp	w5, w2
  41276c:	b.eq	41275c <_ZdlPvm@@Base+0x1354>  // b.none
  412770:	ldrsw	x0, [x20, #12]
  412774:	add	w3, w3, #0x1
  412778:	str	w3, [x20, #8]
  41277c:	bl	401250 <_Znam@plt>
  412780:	ldrsw	x2, [x20, #8]
  412784:	mov	x1, x19
  412788:	mov	x19, x0
  41278c:	bl	401270 <memcpy@plt>
  412790:	ldr	x0, [x20]
  412794:	cbz	x0, 41279c <_ZdlPvm@@Base+0x1394>
  412798:	bl	4013f0 <_ZdaPv@plt>
  41279c:	str	x19, [x20]
  4127a0:	ldp	x19, x20, [sp, #16]
  4127a4:	ldp	x29, x30, [sp], #32
  4127a8:	ret
  4127ac:	mov	x19, x0
  4127b0:	b	412740 <_ZdlPvm@@Base+0x1338>
  4127b4:	nop
  4127b8:	stp	x29, x30, [sp, #-48]!
  4127bc:	mov	x29, sp
  4127c0:	stp	x19, x20, [sp, #16]
  4127c4:	ldr	x19, [x0]
  4127c8:	str	x21, [sp, #32]
  4127cc:	ldr	w21, [x0, #8]
  4127d0:	cmp	w21, #0x0
  4127d4:	b.le	4127fc <_ZdlPvm@@Base+0x13f4>
  4127d8:	sub	w0, w21, #0x1
  4127dc:	add	x21, x19, #0x1
  4127e0:	mov	x20, x1
  4127e4:	add	x21, x21, x0
  4127e8:	ldrb	w0, [x19], #1
  4127ec:	mov	x1, x20
  4127f0:	bl	4012b0 <putc@plt>
  4127f4:	cmp	x19, x21
  4127f8:	b.ne	4127e8 <_ZdlPvm@@Base+0x13e0>  // b.any
  4127fc:	ldp	x19, x20, [sp, #16]
  412800:	ldr	x21, [sp, #32]
  412804:	ldp	x29, x30, [sp], #48
  412808:	ret
  41280c:	nop
  412810:	stp	x29, x30, [sp, #-32]!
  412814:	mov	w2, w0
  412818:	adrp	x1, 412000 <_ZdlPvm@@Base+0xbf8>
  41281c:	mov	x29, sp
  412820:	stp	x19, x20, [sp, #16]
  412824:	adrp	x20, 437000 <stderr@@GLIBC_2.17+0x3298>
  412828:	add	x20, x20, #0x2c0
  41282c:	mov	x19, x8
  412830:	mov	x0, x20
  412834:	add	x1, x1, #0xb88
  412838:	bl	401340 <sprintf@plt>
  41283c:	mov	x1, x20
  412840:	mov	x0, x19
  412844:	bl	411e18 <_ZdlPvm@@Base+0xa10>
  412848:	mov	x0, x19
  41284c:	ldp	x19, x20, [sp, #16]
  412850:	ldp	x29, x30, [sp], #32
  412854:	ret
  412858:	stp	x29, x30, [sp, #-32]!
  41285c:	mov	x29, sp
  412860:	stp	x19, x20, [sp, #16]
  412864:	cbz	x0, 41289c <_ZdlPvm@@Base+0x1494>
  412868:	mov	x19, x0
  41286c:	bl	401290 <strlen@plt>
  412870:	add	x20, x0, #0x1
  412874:	mov	x0, x20
  412878:	bl	401450 <malloc@plt>
  41287c:	mov	x2, x20
  412880:	mov	x1, x19
  412884:	mov	x19, x0
  412888:	bl	401270 <memcpy@plt>
  41288c:	mov	x0, x19
  412890:	ldp	x19, x20, [sp, #16]
  412894:	ldp	x29, x30, [sp], #32
  412898:	ret
  41289c:	mov	x19, #0x0                   	// #0
  4128a0:	mov	x0, x19
  4128a4:	ldp	x19, x20, [sp, #16]
  4128a8:	ldp	x29, x30, [sp], #32
  4128ac:	ret
  4128b0:	stp	x29, x30, [sp, #-32]!
  4128b4:	mov	x29, sp
  4128b8:	stp	x19, x20, [sp, #16]
  4128bc:	adrp	x20, 437000 <stderr@@GLIBC_2.17+0x3298>
  4128c0:	mov	x19, x0
  4128c4:	ldr	x0, [x20, #528]
  4128c8:	cbz	x0, 4128d8 <_ZdlPvm@@Base+0x14d0>
  4128cc:	mov	x1, x19
  4128d0:	bl	401430 <strcmp@plt>
  4128d4:	cbz	w0, 4128e4 <_ZdlPvm@@Base+0x14dc>
  4128d8:	mov	x0, x19
  4128dc:	bl	412858 <_ZdlPvm@@Base+0x1450>
  4128e0:	str	x0, [x20, #528]
  4128e4:	ldp	x19, x20, [sp, #16]
  4128e8:	ldp	x29, x30, [sp], #32
  4128ec:	ret
  4128f0:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x3298>
  4128f4:	str	w0, [x1, #644]
  4128f8:	ret
  4128fc:	nop
  412900:	stp	x29, x30, [sp, #-64]!
  412904:	mov	x29, sp
  412908:	stp	x19, x20, [sp, #16]
  41290c:	adrp	x20, 431000 <_ZdlPvm@@Base+0x1fbf8>
  412910:	add	x20, x20, #0xd10
  412914:	stp	x21, x22, [sp, #32]
  412918:	adrp	x21, 431000 <_ZdlPvm@@Base+0x1fbf8>
  41291c:	add	x21, x21, #0xc70
  412920:	sub	x20, x20, x21
  412924:	mov	w22, w0
  412928:	stp	x23, x24, [sp, #48]
  41292c:	mov	x23, x1
  412930:	mov	x24, x2
  412934:	bl	401218 <_Znam@plt-0x38>
  412938:	cmp	xzr, x20, asr #3
  41293c:	b.eq	412968 <_ZdlPvm@@Base+0x1560>  // b.none
  412940:	asr	x20, x20, #3
  412944:	mov	x19, #0x0                   	// #0
  412948:	ldr	x3, [x21, x19, lsl #3]
  41294c:	mov	x2, x24
  412950:	add	x19, x19, #0x1
  412954:	mov	x1, x23
  412958:	mov	w0, w22
  41295c:	blr	x3
  412960:	cmp	x20, x19
  412964:	b.ne	412948 <_ZdlPvm@@Base+0x1540>  // b.any
  412968:	ldp	x19, x20, [sp, #16]
  41296c:	ldp	x21, x22, [sp, #32]
  412970:	ldp	x23, x24, [sp, #48]
  412974:	ldp	x29, x30, [sp], #64
  412978:	ret
  41297c:	nop
  412980:	ret

Disassembly of section .fini:

0000000000412984 <.fini>:
  412984:	stp	x29, x30, [sp, #-16]!
  412988:	mov	x29, sp
  41298c:	ldp	x29, x30, [sp], #16
  412990:	ret
