/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [3:0] _01_;
  reg [2:0] _02_;
  reg [6:0] _03_;
  wire [33:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [20:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire [12:0] celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire [10:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [12:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_42z;
  reg [13:0] celloutsig_0_43z;
  wire celloutsig_0_48z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_56z;
  reg [8:0] celloutsig_0_57z;
  wire [7:0] celloutsig_0_58z;
  wire [8:0] celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_67z;
  wire [18:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [6:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [5:0] _04_;
  always_latch
    if (!clkin_data[64]) _04_ = 6'h00;
    else if (!clkin_data[128]) _04_ = { celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_26z[5:0] = _04_;
  assign celloutsig_1_15z = celloutsig_1_11z ? celloutsig_1_0z : celloutsig_1_8z[2];
  assign celloutsig_1_11z = ~((celloutsig_1_4z | in_data[130]) & (celloutsig_1_0z | celloutsig_1_6z));
  assign celloutsig_1_12z = celloutsig_1_6z | celloutsig_1_5z;
  assign celloutsig_0_61z = celloutsig_0_60z[7] ^ celloutsig_0_15z;
  assign celloutsig_0_72z = celloutsig_0_69z[3] ^ celloutsig_0_6z;
  assign celloutsig_0_13z = celloutsig_0_4z[0] ^ celloutsig_0_7z;
  assign celloutsig_0_29z = celloutsig_0_22z[6] ^ celloutsig_0_22z[9];
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 3'h0;
    else _00_ <= in_data[124:122];
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 4'h0;
    else _01_ <= { celloutsig_1_10z[5:4], celloutsig_1_13z, celloutsig_1_5z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 7'h00;
    else _03_ <= celloutsig_0_0z[21:15];
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 3'h0;
    else _02_ <= in_data[83:81];
  assign celloutsig_0_4z = { celloutsig_0_2z[2], celloutsig_0_2z } & in_data[9:6];
  assign celloutsig_1_9z = celloutsig_1_3z[5:2] == celloutsig_1_8z[6:3];
  assign celloutsig_0_48z = celloutsig_0_0z[25:22] >= { celloutsig_0_35z[1:0], celloutsig_0_37z, celloutsig_0_25z };
  assign celloutsig_1_0z = in_data[165:152] >= in_data[116:103];
  assign celloutsig_0_14z = { _03_[2:0], celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_10z } >= _03_;
  assign celloutsig_0_7z = celloutsig_0_0z[11:5] || { in_data[37:32], celloutsig_0_6z };
  assign celloutsig_1_7z = in_data[120:116] || { celloutsig_1_3z[6:4], celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_25z = { _02_[1:0], celloutsig_0_3z } || { celloutsig_0_20z[2:1], celloutsig_0_3z };
  assign celloutsig_0_67z = celloutsig_0_58z[6:4] < celloutsig_0_57z[4:2];
  assign celloutsig_0_10z = { celloutsig_0_8z[4], celloutsig_0_0z[24], celloutsig_0_11z[4:3], celloutsig_0_8z[0], celloutsig_0_8z[4], celloutsig_0_0z[24], celloutsig_0_11z[4:3], celloutsig_0_8z[0], celloutsig_0_2z } < { in_data[88:80], celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_21z = celloutsig_0_0z[25] & ~(celloutsig_0_16z);
  assign celloutsig_1_14z = { celloutsig_1_7z, _00_, celloutsig_1_0z } % { 1'h1, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_12z };
  assign celloutsig_0_36z = { _03_[5:4], _03_, celloutsig_0_16z, celloutsig_0_14z } % { 1'h1, celloutsig_0_0z[7:6], celloutsig_0_31z, celloutsig_0_30z, celloutsig_0_29z };
  assign celloutsig_0_42z = { celloutsig_0_0z[10:9], celloutsig_0_27z, celloutsig_0_25z } % { 1'h1, celloutsig_0_26z[5:3] };
  assign celloutsig_0_60z = celloutsig_0_43z[9:1] % { 1'h1, in_data[70:67], 1'h0, celloutsig_0_35z[1:0], celloutsig_0_14z };
  assign celloutsig_0_31z = celloutsig_0_19z ? { celloutsig_0_23z[8:6], celloutsig_0_21z } : { celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_71z = celloutsig_0_61z ? { celloutsig_0_23z[7:4], celloutsig_0_48z, celloutsig_0_20z } : { celloutsig_0_9z[0], celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_27z };
  assign celloutsig_0_9z = celloutsig_0_0z[24] ? { celloutsig_0_8z[4], 1'h1, celloutsig_0_11z[4] } : in_data[31:29];
  assign celloutsig_1_18z = _01_[0] ? { celloutsig_1_14z[3:0], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_7z } : { celloutsig_1_6z, celloutsig_1_12z, _01_[3:1], 1'h0, celloutsig_1_9z };
  assign celloutsig_0_12z = celloutsig_0_3z ? { celloutsig_0_7z, _03_, celloutsig_0_9z, celloutsig_0_4z } : { celloutsig_0_0z[15:12], celloutsig_0_6z, 1'h0, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_0z[24], celloutsig_0_11z[4:3], celloutsig_0_2z, 1'h0 };
  assign celloutsig_0_20z = celloutsig_0_12z[10] ? { _02_[0], celloutsig_0_4z } : { celloutsig_0_0z[9], celloutsig_0_14z, 1'h0, celloutsig_0_19z, celloutsig_0_16z };
  assign celloutsig_0_30z = celloutsig_0_3z ? celloutsig_0_4z[2:0] : celloutsig_0_22z[12:10];
  assign celloutsig_0_38z = ~ { celloutsig_0_22z[14:3], celloutsig_0_37z };
  assign celloutsig_0_0z = in_data[76:43] | in_data[95:62];
  assign celloutsig_0_34z = { celloutsig_0_12z[11:3], celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_3z, celloutsig_0_13z } | { celloutsig_0_22z[20:19], celloutsig_0_29z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_58z = celloutsig_0_57z[8:1] | { celloutsig_0_38z[9:6], celloutsig_0_42z };
  assign celloutsig_1_10z = { in_data[97:96], _00_, celloutsig_1_1z } | { celloutsig_1_3z[8:7], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_17z = celloutsig_0_12z[14:8] | { celloutsig_0_11z[3], celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_56z = | { celloutsig_0_38z[6:3], celloutsig_0_17z };
  assign celloutsig_0_6z = | { celloutsig_0_0z[17:6], celloutsig_0_3z, _03_, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_5z = | celloutsig_1_3z[10:1];
  assign celloutsig_1_6z = | { celloutsig_1_0z, celloutsig_1_4z, _00_, celloutsig_1_5z, _00_, celloutsig_1_3z };
  assign celloutsig_0_15z = | { celloutsig_0_12z[12:10], celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_16z = | { celloutsig_0_11z[3], celloutsig_0_2z };
  assign celloutsig_0_3z = in_data[66] & celloutsig_0_2z[1];
  assign celloutsig_1_4z = celloutsig_1_3z[3] & _00_[2];
  assign celloutsig_0_37z = ~^ celloutsig_0_34z[12:1];
  assign celloutsig_1_13z = ~^ { in_data[161:155], celloutsig_1_9z };
  assign celloutsig_0_19z = ~^ { celloutsig_0_11z[4:3], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_14z, _02_, celloutsig_0_7z, _03_, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_1_19z = { in_data[191:189], celloutsig_1_15z, celloutsig_1_11z } << { _00_[2:1], celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_9z };
  assign celloutsig_1_3z = { _00_[0], celloutsig_1_1z, _00_, _00_, _00_ } >> { in_data[126:123], _00_, _00_, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_3z[10:5], celloutsig_1_5z } >> { in_data[136:134], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_22z = { celloutsig_0_4z, _03_, celloutsig_0_13z, _02_, celloutsig_0_20z, celloutsig_0_6z } >> { celloutsig_0_0z[24], celloutsig_0_11z[4:3], celloutsig_0_2z, celloutsig_0_8z[4], celloutsig_0_0z[24], celloutsig_0_11z[4:3], celloutsig_0_8z[0], celloutsig_0_3z, 1'h0, celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_0_23z = { _03_[1:0], _02_, celloutsig_0_4z } <<< { in_data[32:26], celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_2z = celloutsig_0_0z[20:18] ^ in_data[12:10];
  assign celloutsig_0_39z = ~((celloutsig_0_13z & celloutsig_0_25z) | celloutsig_0_6z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_0_27z = ~((celloutsig_0_21z & _02_[2]) | celloutsig_0_14z);
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_43z = 14'h0000;
    else if (!clkin_data[128]) celloutsig_0_43z = { celloutsig_0_36z[6], celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_39z, celloutsig_0_10z };
  always_latch
    if (clkin_data[64]) celloutsig_0_57z = 9'h000;
    else if (!clkin_data[128]) celloutsig_0_57z = celloutsig_0_0z[18:10];
  assign { celloutsig_0_8z[4], celloutsig_0_11z[4:3], celloutsig_0_8z[0] } = { celloutsig_0_0z[25], celloutsig_0_0z[23:21] } ^ { celloutsig_0_0z[29], celloutsig_0_2z };
  assign { celloutsig_0_69z[1], celloutsig_0_69z[7], celloutsig_0_69z[8], celloutsig_0_69z[15:9], celloutsig_0_69z[5:2], celloutsig_0_69z[18:16] } = { celloutsig_0_67z, celloutsig_0_56z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_0z[6:4] } ^ { celloutsig_0_26z[1], celloutsig_0_43z[1], celloutsig_0_43z[2], celloutsig_0_43z[9:3], celloutsig_0_26z[5:2], celloutsig_0_43z[12:10] };
  assign celloutsig_0_35z[1:0] = { celloutsig_0_26z[5], celloutsig_0_3z } & { celloutsig_0_26z[4], celloutsig_0_21z };
  assign { celloutsig_0_11z[5], celloutsig_0_11z[2:0] } = { celloutsig_0_0z[24], celloutsig_0_2z };
  assign celloutsig_0_26z[6] = 1'h0;
  assign celloutsig_0_35z[2] = 1'h0;
  assign { celloutsig_0_69z[6], celloutsig_0_69z[0] } = { celloutsig_0_21z, celloutsig_0_26z[0] };
  assign celloutsig_0_8z[3:1] = { celloutsig_0_0z[24], celloutsig_0_11z[4:3] };
  assign { out_data[134:128], out_data[100:96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
