// Seed: 2132225043
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wand id_4 = id_2;
  assign id_4 = id_4;
  wand id_5;
  wand id_6, id_7, id_8, id_9, id_10;
  wire id_11;
  wire id_12, id_13, id_14;
  wire id_15, id_16, id_17;
  function id_18;
    input id_19;
    @(posedge id_5 or posedge id_2 ? id_8 : 1, posedge id_7 or posedge 1) begin : LABEL_0
      if (id_7) id_8 += 1'h0;
      id_18 = 1'b0;
    end
  endfunction
  assign id_18 = 1;
  wire id_20;
  assign id_6  = 1;
  assign id_19 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_23;
  assign id_13 = id_5;
  assign id_5  = id_21;
  assign id_20 = 1;
  assign id_11 = 1;
  module_0 modCall_1 (
      id_21,
      id_12,
      id_2
  );
endmodule
