---
title: fpga 开发参考
tags: tools
---


## verilog

[IEEE Std 1364™-2005](https://standards.ieee.org/standard/1364-2005.html)
[IEEE Std 1364™-2001](https://standards.ieee.org/standard/1364-2001.html)

[2005]http://staff.ustc.edu.cn/~songch/download/IEEE.1364-2005.pdf
[2001]https://sutherland-hdl.com/pdfs/verilog_2001_ref_guide.pdf

## SystemVerilog

[SystemVerilog IEEE Std 1800™-2017](https://standards.ieee.org/standard/1800-2017.html)
[UVM IEEE Std 1800.2™-2017](https://standards.ieee.org/standard/1800_2-2017.html)
[SystemVerilog 3.1](http://www.eda-twiki.org/sv-ec/SystemVerilog_3.1_final.pdf)

[chipverify](https://www.chipverify.com/)
[verificationguide](https://verificationguide.com/)

## github

https://github.com/Vitorian/awesome-fpga
https://github.com/clin99/awesome-eda
http://www.asic-world.com/verilog/tools.html
https://github.com/TM90/awesome-hwd-tools