abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c2670.blif
Line 30: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 31: Skipping line ".default_output_required 0.00 0.00 ".
Line 32: Skipping line ".default_input_drive 0.10 0.10 ".
Line 33: Skipping line ".default_output_load 2.00 ".
Line 34: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc2670                         :[0m i/o =  233/  140  lat =    0  nd =   535  edge =   1225  area =1262.00  delay =21.90  lev = 17
--------------- round 1 ---------------
seed = 2295610732
maxLevel = 2
n731 is replaced by one with estimated error 0
error = 0
area = 1082
delay = 21.9
#gates = 475
output circuit appNtk/c2670_1_0_1082_21.9.blif
time = 4631750 us
--------------- round 2 ---------------
seed = 2849419780
maxLevel = 2
n574 is replaced by n621 with estimated error 0
error = 0
area = 1070
delay = 21.9
#gates = 471
output circuit appNtk/c2670_2_0_1070_21.9.blif
time = 11229685 us
--------------- round 3 ---------------
seed = 267968147
maxLevel = 2
n814 is replaced by one with estimated error 0
error = 0
area = 1067
delay = 21.9
#gates = 470
output circuit appNtk/c2670_3_0_1067_21.9.blif
time = 16751286 us
--------------- round 4 ---------------
seed = 686484261
maxLevel = 2
n856 is replaced by n505 with estimated error 1e-05
error = 1e-05
area = 1063
delay = 21.9
#gates = 469
output circuit appNtk/c2670_4_1e-05_1063_21.9.blif
time = 22225603 us
--------------- round 5 ---------------
seed = 3311381414
maxLevel = 2
n877 is replaced by n511 with estimated error 0
error = 0
area = 1059
delay = 21.9
#gates = 468
output circuit appNtk/c2670_5_0_1059_21.9.blif
time = 27798119 us
--------------- round 6 ---------------
seed = 469690655
maxLevel = 2
n524 is replaced by n733 with estimated error 2e-05
error = 2e-05
area = 1057
delay = 21.9
#gates = 467
output circuit appNtk/c2670_6_2e-05_1057_21.9.blif
time = 33277029 us
--------------- round 7 ---------------
seed = 3812224977
maxLevel = 2
n832 is replaced by n826 with estimated error 1e-05
error = 1e-05
area = 1055
delay = 21.9
#gates = 466
output circuit appNtk/c2670_7_1e-05_1055_21.9.blif
time = 38726658 us
--------------- round 8 ---------------
seed = 894786505
maxLevel = 2
n865 is replaced by n894 with estimated error 0
error = 0
area = 1053
delay = 21.9
#gates = 465
output circuit appNtk/c2670_8_0_1053_21.9.blif
time = 44766381 us
--------------- round 9 ---------------
seed = 1147226705
maxLevel = 2
n898 is replaced by n839 with estimated error 0
error = 0
area = 1051
delay = 21.9
#gates = 464
output circuit appNtk/c2670_9_0_1051_21.9.blif
time = 50354190 us
--------------- round 10 ---------------
seed = 214231511
maxLevel = 2
n732 is replaced by zero with estimated error 0
error = 0
area = 1050
delay = 21.9
#gates = 463
output circuit appNtk/c2670_10_0_1050_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 55953964 us
--------------- round 11 ---------------
seed = 4143456508
maxLevel = 2
n820 is replaced by n764 with estimated error 1e-05
error = 1e-05
area = 1049
delay = 21.9
#gates = 462
output circuit appNtk/c2670_11_1e-05_1049_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 61277805 us
--------------- round 12 ---------------
seed = 3302286527
maxLevel = 2
n822 is replaced by n611 with inverter with estimated error 0
error = 0
area = 1048
delay = 21.9
#gates = 462
output circuit appNtk/c2670_12_0_1048_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 66961831 us
--------------- round 13 ---------------
seed = 2490414927
maxLevel = 2
n830 is replaced by n760 with estimated error 0
error = 0
area = 1047
delay = 21.9
#gates = 461
output circuit appNtk/c2670_13_0_1047_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 72554176 us
--------------- round 14 ---------------
seed = 546930404
maxLevel = 2
n835 is replaced by n646 with inverter with estimated error 1e-05
error = 1e-05
area = 1046
delay = 21.9
#gates = 461
output circuit appNtk/c2670_14_1e-05_1046_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 77964297 us
--------------- round 15 ---------------
seed = 18059381
maxLevel = 2
exceed error bound
