//============================================
// Define VDD and VSS
//============================================
VVDD (VDD 0) vsource dc=pvdd
VVSS (VSS 0) vsource dc=0

//============================================
// Half cell for IRead
//============================================
subckt HALFCELL (IN OUT BL WL VDD VBP VSS VBN)
  MP (OUT IN VDD VBP) P_TRANSISTOR width=wpu length=lpu
  MN (OUT IN VSS VBN) N_TRANSISTOR width=wpd length=lpd
  MT (BL WL OUT VBN) N_TRANSISTOR width=wpg length=lpg
ends HALFCELL

//============================================
// Test Read Current
//============================================
ICellAh (QB Q BL WL VDD VDD VSS VSS) HALFCELL 
ICellBh (Q QB BLB WL VDD VDD VSS VSS) HALFCELL

VWL (WL 0) vsource dc=pvdd
VBL (BL 0) vsource dc=pvdd
VBLB (BLB 0) vsource dc=pvdd

//==================
//Initial Conditions
//==================
nodeset Q=0 QB=1.0
