// Generated by CIRCT 42e53322a
module top_module(	// /tmp/tmp.I50mfGAmCq/47791_verilog-doc_HDLBits_Circuits_Sequential_Logic_Finete_State_Machines_fsm3onehot.cleaned.mlir:2:3
  input        in,	// /tmp/tmp.I50mfGAmCq/47791_verilog-doc_HDLBits_Circuits_Sequential_Logic_Finete_State_Machines_fsm3onehot.cleaned.mlir:2:28
  input  [3:0] state,	// /tmp/tmp.I50mfGAmCq/47791_verilog-doc_HDLBits_Circuits_Sequential_Logic_Finete_State_Machines_fsm3onehot.cleaned.mlir:2:41
  output [3:0] next_state,	// /tmp/tmp.I50mfGAmCq/47791_verilog-doc_HDLBits_Circuits_Sequential_Logic_Finete_State_Machines_fsm3onehot.cleaned.mlir:2:58
  output       out	// /tmp/tmp.I50mfGAmCq/47791_verilog-doc_HDLBits_Circuits_Sequential_Logic_Finete_State_Machines_fsm3onehot.cleaned.mlir:2:79
);

  wire _state_3;	// /tmp/tmp.I50mfGAmCq/47791_verilog-doc_HDLBits_Circuits_Sequential_Logic_Finete_State_Machines_fsm3onehot.cleaned.mlir:23:11
  assign _state_3 = state[3];	// /tmp/tmp.I50mfGAmCq/47791_verilog-doc_HDLBits_Circuits_Sequential_Logic_Finete_State_Machines_fsm3onehot.cleaned.mlir:23:11
  assign next_state =
    {state[2] & in,
     state[1] & ~in | _state_3 & ~in,
     state[0] & in | state[1] & in | _state_3 & in,
     state[0] & ~in | state[2] & ~in};	// /tmp/tmp.I50mfGAmCq/47791_verilog-doc_HDLBits_Circuits_Sequential_Logic_Finete_State_Machines_fsm3onehot.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:11, :15:11, :17:11, :19:11, :20:11, :21:11, :22:11, :23:11, :24:5
  assign out = _state_3;	// /tmp/tmp.I50mfGAmCq/47791_verilog-doc_HDLBits_Circuits_Sequential_Logic_Finete_State_Machines_fsm3onehot.cleaned.mlir:23:11, :24:5
endmodule

