{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672707582143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672707582143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 03 00:59:42 2023 " "Processing started: Tue Jan 03 00:59:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672707582143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672707582143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MEF -c MEF " "Command: quartus_map --read_settings_files=on --write_settings_files=off MEF -c MEF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672707582143 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672707582353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672707582353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mef.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEF " "Found entity 1: MEF" {  } { { "MEF.bdf" "" { Schematic "C:/Users/Martina/Documents/Testeee/enunciado3/MEF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672707587796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672707587796 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MEF " "Elaborating entity \"MEF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672707587812 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Q\[1..0\] " "Pin \"Q\[1..0\]\" is missing source" {  } { { "MEF.bdf" "" { Schematic "C:/Users/Martina/Documents/Testeee/enunciado3/MEF.bdf" { { 176 968 1144 192 "Q\[1..0\]" "" } { 168 880 968 185 "Q\[1..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1672707587831 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "RESET " "Pin \"RESET\" not connected" {  } { { "MEF.bdf" "" { Schematic "C:/Users/Martina/Documents/Testeee/enunciado3/MEF.bdf" { { 384 128 296 400 "RESET" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1672707587831 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK " "Pin \"CLK\" not connected" {  } { { "MEF.bdf" "" { Schematic "C:/Users/Martina/Documents/Testeee/enunciado3/MEF.bdf" { { 464 136 304 480 "CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1672707587831 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "X " "Pin \"X\" not connected" {  } { { "MEF.bdf" "" { Schematic "C:/Users/Martina/Documents/Testeee/enunciado3/MEF.bdf" { { 128 136 304 144 "X" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1672707587831 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XNOR inst " "Primitive \"XNOR\" of instance \"inst\" not used" {  } { { "MEF.bdf" "" { Schematic "C:/Users/Martina/Documents/Testeee/enunciado3/MEF.bdf" { { 120 432 496 168 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1672707587831 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst2 " "Primitive \"XOR\" of instance \"inst2\" not used" {  } { { "MEF.bdf" "" { Schematic "C:/Users/Martina/Documents/Testeee/enunciado3/MEF.bdf" { { 224 432 496 272 "inst2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1672707587831 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst3 " "Primitive \"AND2\" of instance \"inst3\" not used" {  } { { "MEF.bdf" "" { Schematic "C:/Users/Martina/Documents/Testeee/enunciado3/MEF.bdf" { { 128 584 648 176 "inst3" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1672707587831 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst4 " "Primitive \"AND2\" of instance \"inst4\" not used" {  } { { "MEF.bdf" "" { Schematic "C:/Users/Martina/Documents/Testeee/enunciado3/MEF.bdf" { { 232 584 648 280 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1672707587831 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst6 " "Primitive \"DFF\" of instance \"inst6\" not used" {  } { { "MEF.bdf" "" { Schematic "C:/Users/Martina/Documents/Testeee/enunciado3/MEF.bdf" { { 128 752 816 208 "inst6" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1672707587831 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst7 " "Primitive \"DFF\" of instance \"inst7\" not used" {  } { { "MEF.bdf" "" { Schematic "C:/Users/Martina/Documents/Testeee/enunciado3/MEF.bdf" { { 232 752 816 312 "inst7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1672707587831 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[1\] GND " "Pin \"Q\[1\]\" is stuck at GND" {  } { { "MEF.bdf" "" { Schematic "C:/Users/Martina/Documents/Testeee/enunciado3/MEF.bdf" { { 176 968 1144 192 "Q\[1..0\]" "" } { 168 880 968 185 "Q\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672707588188 "|MEF|Q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[0\] GND " "Pin \"Q\[0\]\" is stuck at GND" {  } { { "MEF.bdf" "" { Schematic "C:/Users/Martina/Documents/Testeee/enunciado3/MEF.bdf" { { 176 968 1144 192 "Q\[1..0\]" "" } { 168 880 968 185 "Q\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672707588188 "|MEF|Q[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1672707588188 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672707588382 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672707588382 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "MEF.bdf" "" { Schematic "C:/Users/Martina/Documents/Testeee/enunciado3/MEF.bdf" { { 384 128 296 400 "RESET" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672707588527 "|MEF|RESET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "MEF.bdf" "" { Schematic "C:/Users/Martina/Documents/Testeee/enunciado3/MEF.bdf" { { 464 136 304 480 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672707588527 "|MEF|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X " "No output dependent on input pin \"X\"" {  } { { "MEF.bdf" "" { Schematic "C:/Users/Martina/Documents/Testeee/enunciado3/MEF.bdf" { { 128 136 304 144 "X" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672707588527 "|MEF|X"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1672707588527 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672707588527 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672707588527 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672707588527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672707588558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 03 00:59:48 2023 " "Processing ended: Tue Jan 03 00:59:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672707588558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672707588558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672707588558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672707588558 ""}
