/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [22:0] celloutsig_0_12z;
  wire [38:0] celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  reg [34:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [14:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [22:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  reg [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = !(celloutsig_1_4z ? celloutsig_1_3z : celloutsig_1_3z);
  assign celloutsig_0_0z = ~in_data[0];
  assign celloutsig_1_3z = ~celloutsig_1_2z[1];
  assign celloutsig_1_13z = ~((celloutsig_1_12z[4] | celloutsig_1_5z[4]) & (celloutsig_1_12z[4] | celloutsig_1_3z));
  assign celloutsig_0_9z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z } & { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[188:179] & in_data[191:182];
  assign celloutsig_1_11z = celloutsig_1_1z[5:3] & celloutsig_1_10z[3:1];
  assign celloutsig_0_2z = { celloutsig_0_1z[25:23], celloutsig_0_0z } / { 1'h1, celloutsig_0_1z[14:12] };
  assign celloutsig_0_3z = in_data[78:76] === celloutsig_0_1z[10:8];
  assign celloutsig_1_0z = in_data[110:100] >= in_data[124:114];
  assign celloutsig_1_9z = { celloutsig_1_1z[9:8], celloutsig_1_1z } >= { in_data[109:105], celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_1z[4:3], celloutsig_1_9z } < celloutsig_1_18z[5:3];
  assign celloutsig_1_8z = in_data[163:156] < celloutsig_1_6z[9:2];
  assign celloutsig_0_6z = { in_data[65:57], celloutsig_0_5z, celloutsig_0_5z } % { 1'h1, in_data[40:34], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_12z = { celloutsig_1_1z[7:2], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_8z } % { 1'h1, in_data[154:148], celloutsig_1_9z };
  assign celloutsig_1_5z = { in_data[143:142], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z } * in_data[120:113];
  assign celloutsig_1_10z = celloutsig_1_7z ? { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_9z } : { in_data[181:170], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = { in_data[168:157], celloutsig_1_9z, celloutsig_1_0z } !== { celloutsig_1_2z[2], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_8z = & { celloutsig_0_5z, celloutsig_0_2z, in_data[84:83] };
  assign celloutsig_1_4z = celloutsig_1_2z[0] & celloutsig_1_2z[1];
  assign celloutsig_0_4z = | celloutsig_0_2z[2:0];
  assign celloutsig_0_14z = { celloutsig_0_12z[12:2], celloutsig_0_3z } >> celloutsig_0_1z[33:22];
  assign celloutsig_1_2z = in_data[188:182] >> in_data[156:150];
  assign celloutsig_0_5z = in_data[91:89] <<< celloutsig_0_2z[3:1];
  assign celloutsig_0_12z = { celloutsig_0_6z[8:0], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z } <<< { in_data[60:43], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_6z = { in_data[180], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z } >>> { celloutsig_1_1z[7:5], celloutsig_1_5z };
  assign celloutsig_0_13z = { in_data[54:17], celloutsig_0_0z } - { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_1_18z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_1_18z = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_9z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_1z = 35'h000000000;
    else if (celloutsig_1_18z[0]) celloutsig_0_1z = in_data[61:27];
  assign { out_data[141:128], out_data[96], out_data[63:32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z[35:4], celloutsig_0_14z };
endmodule
