/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* UART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB08_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB08_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB08_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB08_ST
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB11_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB11_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB04_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB04_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB04_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB04_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB04_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB04_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB09_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB09_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB09_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB09_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB09_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB09_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB09_ST
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x01
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x02
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x02

/* Pin_Input_UP */
.set Pin_Input_UP__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Pin_Input_UP__0__MASK, 0x08
.set Pin_Input_UP__0__PC, CYREG_PRT3_PC3
.set Pin_Input_UP__0__PORT, 3
.set Pin_Input_UP__0__SHIFT, 3
.set Pin_Input_UP__AG, CYREG_PRT3_AG
.set Pin_Input_UP__AMUX, CYREG_PRT3_AMUX
.set Pin_Input_UP__BIE, CYREG_PRT3_BIE
.set Pin_Input_UP__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Input_UP__BYP, CYREG_PRT3_BYP
.set Pin_Input_UP__CTL, CYREG_PRT3_CTL
.set Pin_Input_UP__DM0, CYREG_PRT3_DM0
.set Pin_Input_UP__DM1, CYREG_PRT3_DM1
.set Pin_Input_UP__DM2, CYREG_PRT3_DM2
.set Pin_Input_UP__DR, CYREG_PRT3_DR
.set Pin_Input_UP__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Input_UP__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_Input_UP__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Input_UP__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Input_UP__MASK, 0x08
.set Pin_Input_UP__PORT, 3
.set Pin_Input_UP__PRT, CYREG_PRT3_PRT
.set Pin_Input_UP__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Input_UP__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Input_UP__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Input_UP__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Input_UP__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Input_UP__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Input_UP__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Input_UP__PS, CYREG_PRT3_PS
.set Pin_Input_UP__SHIFT, 3
.set Pin_Input_UP__SLW, CYREG_PRT3_SLW

/* FanController */
.set FanController_B_FanCtrl_AlertStatusReg__0__MASK, 0x01
.set FanController_B_FanCtrl_AlertStatusReg__0__POS, 0
.set FanController_B_FanCtrl_AlertStatusReg__1__MASK, 0x02
.set FanController_B_FanCtrl_AlertStatusReg__1__POS, 1
.set FanController_B_FanCtrl_AlertStatusReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set FanController_B_FanCtrl_AlertStatusReg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set FanController_B_FanCtrl_AlertStatusReg__MASK, 0x03
.set FanController_B_FanCtrl_AlertStatusReg__MASK_REG, CYREG_B1_UDB07_MSK
.set FanController_B_FanCtrl_AlertStatusReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set FanController_B_FanCtrl_AlertStatusReg__STATUS_REG, CYREG_B1_UDB07_ST
.set FanController_B_FanCtrl_GlobalControlReg__0__MASK, 0x01
.set FanController_B_FanCtrl_GlobalControlReg__0__POS, 0
.set FanController_B_FanCtrl_GlobalControlReg__1__MASK, 0x02
.set FanController_B_FanCtrl_GlobalControlReg__1__POS, 1
.set FanController_B_FanCtrl_GlobalControlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set FanController_B_FanCtrl_GlobalControlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set FanController_B_FanCtrl_GlobalControlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set FanController_B_FanCtrl_GlobalControlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set FanController_B_FanCtrl_GlobalControlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set FanController_B_FanCtrl_GlobalControlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set FanController_B_FanCtrl_GlobalControlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set FanController_B_FanCtrl_GlobalControlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set FanController_B_FanCtrl_GlobalControlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set FanController_B_FanCtrl_GlobalControlReg__2__MASK, 0x04
.set FanController_B_FanCtrl_GlobalControlReg__2__POS, 2
.set FanController_B_FanCtrl_GlobalControlReg__4__MASK, 0x10
.set FanController_B_FanCtrl_GlobalControlReg__4__POS, 4
.set FanController_B_FanCtrl_GlobalControlReg__5__MASK, 0x20
.set FanController_B_FanCtrl_GlobalControlReg__5__POS, 5
.set FanController_B_FanCtrl_GlobalControlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set FanController_B_FanCtrl_GlobalControlReg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set FanController_B_FanCtrl_GlobalControlReg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set FanController_B_FanCtrl_GlobalControlReg__COUNT_REG, CYREG_B0_UDB04_CTL
.set FanController_B_FanCtrl_GlobalControlReg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set FanController_B_FanCtrl_GlobalControlReg__MASK, 0x37
.set FanController_B_FanCtrl_GlobalControlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set FanController_B_FanCtrl_GlobalControlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set FanController_B_FanCtrl_GlobalControlReg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__0__MASK, 0x01
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__0__POS, 0
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__1__MASK, 0x02
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__1__POS, 1
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__2__MASK, 0x04
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__2__POS, 2
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__3__MASK, 0x08
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__3__POS, 3
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__CONTROL_REG, CYREG_B0_UDB07_CTL
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__COUNT_REG, CYREG_B0_UDB07_CTL
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__MASK, 0x0F
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set FanController_B_FanCtrl_HwCtl_AlertMaskLSB__PERIOD_REG, CYREG_B0_UDB07_MSK
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__A0_REG, CYREG_B0_UDB00_A0
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__A1_REG, CYREG_B0_UDB00_A1
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__D0_REG, CYREG_B0_UDB00_D0
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__D1_REG, CYREG_B0_UDB00_D1
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__F0_REG, CYREG_B0_UDB00_F0
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__F1_REG, CYREG_B0_UDB00_F1
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__A0_REG, CYREG_B0_UDB01_A0
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__A1_REG, CYREG_B0_UDB01_A1
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__D0_REG, CYREG_B0_UDB01_D0
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__D1_REG, CYREG_B0_UDB01_D1
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__F0_REG, CYREG_B0_UDB01_F0
.set FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__F1_REG, CYREG_B0_UDB01_F1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__A0_REG, CYREG_B1_UDB04_A0
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__A1_REG, CYREG_B1_UDB04_A1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__D0_REG, CYREG_B1_UDB04_D0
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__D1_REG, CYREG_B1_UDB04_D1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__F0_REG, CYREG_B1_UDB04_F0
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__F1_REG, CYREG_B1_UDB04_F1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__A0_REG, CYREG_B1_UDB05_A0
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__A1_REG, CYREG_B1_UDB05_A1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__D0_REG, CYREG_B1_UDB05_D0
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__D1_REG, CYREG_B1_UDB05_D1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__F0_REG, CYREG_B1_UDB05_F0
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__F1_REG, CYREG_B1_UDB05_F1
.set FanController_B_FanCtrl_StallStatus_StallError_LSB__0__MASK, 0x01
.set FanController_B_FanCtrl_StallStatus_StallError_LSB__0__POS, 0
.set FanController_B_FanCtrl_StallStatus_StallError_LSB__1__MASK, 0x02
.set FanController_B_FanCtrl_StallStatus_StallError_LSB__1__POS, 1
.set FanController_B_FanCtrl_StallStatus_StallError_LSB__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set FanController_B_FanCtrl_StallStatus_StallError_LSB__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set FanController_B_FanCtrl_StallStatus_StallError_LSB__2__MASK, 0x04
.set FanController_B_FanCtrl_StallStatus_StallError_LSB__2__POS, 2
.set FanController_B_FanCtrl_StallStatus_StallError_LSB__3__MASK, 0x08
.set FanController_B_FanCtrl_StallStatus_StallError_LSB__3__POS, 3
.set FanController_B_FanCtrl_StallStatus_StallError_LSB__MASK, 0x0F
.set FanController_B_FanCtrl_StallStatus_StallError_LSB__MASK_REG, CYREG_B0_UDB04_MSK
.set FanController_B_FanCtrl_StallStatus_StallError_LSB__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set FanController_B_FanCtrl_StallStatus_StallError_LSB__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set FanController_B_FanCtrl_StallStatus_StallError_LSB__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set FanController_B_FanCtrl_StallStatus_StallError_LSB__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set FanController_B_FanCtrl_StallStatus_StallError_LSB__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set FanController_B_FanCtrl_StallStatus_StallError_LSB__STATUS_REG, CYREG_B0_UDB04_ST
.set FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__A0_REG, CYREG_B0_UDB07_A0
.set FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__A1_REG, CYREG_B0_UDB07_A1
.set FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__D0_REG, CYREG_B0_UDB07_D0
.set FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__D1_REG, CYREG_B0_UDB07_D1
.set FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__F0_REG, CYREG_B0_UDB07_F0
.set FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__F1_REG, CYREG_B0_UDB07_F1
.set FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set FanController_FanTach_FanTachCounter_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set FanController_FanTach_FanTachCounter_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set FanController_FanTach_FanTachCounter_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set FanController_FanTach_FanTachCounter_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set FanController_FanTach_FanTachCounter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set FanController_FanTach_FanTachCounter_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set FanController_FanTach_FanTachCounter_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set FanController_FanTach_FanTachCounter_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set FanController_FanTach_FanTachCounter_u0__A0_REG, CYREG_B0_UDB02_A0
.set FanController_FanTach_FanTachCounter_u0__A1_REG, CYREG_B0_UDB02_A1
.set FanController_FanTach_FanTachCounter_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set FanController_FanTach_FanTachCounter_u0__D0_REG, CYREG_B0_UDB02_D0
.set FanController_FanTach_FanTachCounter_u0__D1_REG, CYREG_B0_UDB02_D1
.set FanController_FanTach_FanTachCounter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set FanController_FanTach_FanTachCounter_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set FanController_FanTach_FanTachCounter_u0__F0_REG, CYREG_B0_UDB02_F0
.set FanController_FanTach_FanTachCounter_u0__F1_REG, CYREG_B0_UDB02_F1
.set FanController_FanTach_FanTachCounter_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set FanController_FanTach_FanTachCounter_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set FanController_FanTach_FanTachCounter_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set FanController_FanTach_FanTachCounter_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set FanController_FanTach_FanTachCounter_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set FanController_FanTach_FanTachCounter_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set FanController_FanTach_FanTachCounter_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set FanController_FanTach_FanTachCounter_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set FanController_FanTach_FanTachCounter_u1__A0_REG, CYREG_B0_UDB03_A0
.set FanController_FanTach_FanTachCounter_u1__A1_REG, CYREG_B0_UDB03_A1
.set FanController_FanTach_FanTachCounter_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set FanController_FanTach_FanTachCounter_u1__D0_REG, CYREG_B0_UDB03_D0
.set FanController_FanTach_FanTachCounter_u1__D1_REG, CYREG_B0_UDB03_D1
.set FanController_FanTach_FanTachCounter_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set FanController_FanTach_FanTachCounter_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set FanController_FanTach_FanTachCounter_u1__F0_REG, CYREG_B0_UDB03_F0
.set FanController_FanTach_FanTachCounter_u1__F1_REG, CYREG_B0_UDB03_F1
.set FanController_FanTach_FanTachCounter_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set FanController_FanTach_FanTachCounter_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set FanController_FanTach_GlitchFilterTimer_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set FanController_FanTach_GlitchFilterTimer_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set FanController_FanTach_GlitchFilterTimer_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set FanController_FanTach_GlitchFilterTimer_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set FanController_FanTach_GlitchFilterTimer_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set FanController_FanTach_GlitchFilterTimer_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set FanController_FanTach_GlitchFilterTimer_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set FanController_FanTach_GlitchFilterTimer_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set FanController_FanTach_GlitchFilterTimer_u0__A0_REG, CYREG_B1_UDB07_A0
.set FanController_FanTach_GlitchFilterTimer_u0__A1_REG, CYREG_B1_UDB07_A1
.set FanController_FanTach_GlitchFilterTimer_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set FanController_FanTach_GlitchFilterTimer_u0__D0_REG, CYREG_B1_UDB07_D0
.set FanController_FanTach_GlitchFilterTimer_u0__D1_REG, CYREG_B1_UDB07_D1
.set FanController_FanTach_GlitchFilterTimer_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set FanController_FanTach_GlitchFilterTimer_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set FanController_FanTach_GlitchFilterTimer_u0__F0_REG, CYREG_B1_UDB07_F0
.set FanController_FanTach_GlitchFilterTimer_u0__F1_REG, CYREG_B1_UDB07_F1
.set FanController_FanTach_P3_P5_FanCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set FanController_FanTach_P3_P5_FanCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set FanController_FanTach_P3_P5_FanCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set FanController_FanTach_P3_P5_FanCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set FanController_FanTach_P3_P5_FanCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set FanController_FanTach_P3_P5_FanCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set FanController_FanTach_P3_P5_FanCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set FanController_FanTach_P3_P5_FanCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set FanController_FanTach_P3_P5_FanCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set FanController_FanTach_P3_P5_FanCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set FanController_FanTach_P3_P5_FanCounter__CONTROL_REG, CYREG_B0_UDB03_CTL
.set FanController_FanTach_P3_P5_FanCounter__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set FanController_FanTach_P3_P5_FanCounter__COUNT_REG, CYREG_B0_UDB03_CTL
.set FanController_FanTach_P3_P5_FanCounter__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set FanController_FanTach_P3_P5_FanCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set FanController_FanTach_P3_P5_FanCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set FanController_FanTach_P3_P5_FanCounter__PERIOD_REG, CYREG_B0_UDB03_MSK
.set FanController_FanTach_P3_P5_FanCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set FanController_FanTach_P3_P5_FanCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set FanController_FanTach_P3_P5_FanCounter_ST__MASK_REG, CYREG_B0_UDB03_MSK
.set FanController_FanTach_P3_P5_FanCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set FanController_FanTach_P3_P5_FanCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set FanController_FanTach_P3_P5_FanCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set FanController_FanTach_P3_P5_FanCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set FanController_FanTach_P3_P5_FanCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set FanController_FanTach_P3_P5_FanCounter_ST__STATUS_REG, CYREG_B0_UDB03_ST
.set FanController_PID_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set FanController_PID_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set FanController_PID_ISR__INTC_MASK, 0x01
.set FanController_PID_ISR__INTC_NUMBER, 0
.set FanController_PID_ISR__INTC_PRIOR_NUM, 7
.set FanController_PID_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set FanController_PID_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set FanController_PID_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set FanController_PWM_CLOCK_25k_10b__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set FanController_PWM_CLOCK_25k_10b__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set FanController_PWM_CLOCK_25k_10b__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set FanController_PWM_CLOCK_25k_10b__CFG2_SRC_SEL_MASK, 0x07
.set FanController_PWM_CLOCK_25k_10b__INDEX, 0x00
.set FanController_PWM_CLOCK_25k_10b__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set FanController_PWM_CLOCK_25k_10b__PM_ACT_MSK, 0x01
.set FanController_PWM_CLOCK_25k_10b__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set FanController_PWM_CLOCK_25k_10b__PM_STBY_MSK, 0x01
.set FanController_TACH_CLK_500K__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set FanController_TACH_CLK_500K__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set FanController_TACH_CLK_500K__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set FanController_TACH_CLK_500K__CFG2_SRC_SEL_MASK, 0x07
.set FanController_TACH_CLK_500K__INDEX, 0x02
.set FanController_TACH_CLK_500K__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set FanController_TACH_CLK_500K__PM_ACT_MSK, 0x04
.set FanController_TACH_CLK_500K__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set FanController_TACH_CLK_500K__PM_STBY_MSK, 0x04
.set FanController_TachOutDMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set FanController_TachOutDMA__DRQ_NUMBER, 0
.set FanController_TachOutDMA__NUMBEROF_TDS, 0
.set FanController_TachOutDMA__PRIORITY, 2
.set FanController_TachOutDMA__TERMIN_EN, 0
.set FanController_TachOutDMA__TERMIN_SEL, 0
.set FanController_TachOutDMA__TERMOUT0_EN, 1
.set FanController_TachOutDMA__TERMOUT0_SEL, 0
.set FanController_TachOutDMA__TERMOUT1_EN, 0
.set FanController_TachOutDMA__TERMOUT1_SEL, 0

/* Pin_Output_UP */
.set Pin_Output_UP__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Pin_Output_UP__0__MASK, 0x80
.set Pin_Output_UP__0__PC, CYREG_PRT3_PC7
.set Pin_Output_UP__0__PORT, 3
.set Pin_Output_UP__0__SHIFT, 7
.set Pin_Output_UP__AG, CYREG_PRT3_AG
.set Pin_Output_UP__AMUX, CYREG_PRT3_AMUX
.set Pin_Output_UP__BIE, CYREG_PRT3_BIE
.set Pin_Output_UP__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Output_UP__BYP, CYREG_PRT3_BYP
.set Pin_Output_UP__CTL, CYREG_PRT3_CTL
.set Pin_Output_UP__DM0, CYREG_PRT3_DM0
.set Pin_Output_UP__DM1, CYREG_PRT3_DM1
.set Pin_Output_UP__DM2, CYREG_PRT3_DM2
.set Pin_Output_UP__DR, CYREG_PRT3_DR
.set Pin_Output_UP__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Output_UP__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_Output_UP__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Output_UP__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Output_UP__MASK, 0x80
.set Pin_Output_UP__PORT, 3
.set Pin_Output_UP__PRT, CYREG_PRT3_PRT
.set Pin_Output_UP__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Output_UP__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Output_UP__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Output_UP__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Output_UP__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Output_UP__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Output_UP__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Output_UP__PS, CYREG_PRT3_PS
.set Pin_Output_UP__SHIFT, 7
.set Pin_Output_UP__SLW, CYREG_PRT3_SLW

/* Pin_Input_DOWN */
.set Pin_Input_DOWN__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Pin_Input_DOWN__0__MASK, 0x01
.set Pin_Input_DOWN__0__PC, CYREG_PRT3_PC0
.set Pin_Input_DOWN__0__PORT, 3
.set Pin_Input_DOWN__0__SHIFT, 0
.set Pin_Input_DOWN__AG, CYREG_PRT3_AG
.set Pin_Input_DOWN__AMUX, CYREG_PRT3_AMUX
.set Pin_Input_DOWN__BIE, CYREG_PRT3_BIE
.set Pin_Input_DOWN__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Input_DOWN__BYP, CYREG_PRT3_BYP
.set Pin_Input_DOWN__CTL, CYREG_PRT3_CTL
.set Pin_Input_DOWN__DM0, CYREG_PRT3_DM0
.set Pin_Input_DOWN__DM1, CYREG_PRT3_DM1
.set Pin_Input_DOWN__DM2, CYREG_PRT3_DM2
.set Pin_Input_DOWN__DR, CYREG_PRT3_DR
.set Pin_Input_DOWN__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Input_DOWN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_Input_DOWN__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Input_DOWN__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Input_DOWN__MASK, 0x01
.set Pin_Input_DOWN__PORT, 3
.set Pin_Input_DOWN__PRT, CYREG_PRT3_PRT
.set Pin_Input_DOWN__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Input_DOWN__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Input_DOWN__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Input_DOWN__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Input_DOWN__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Input_DOWN__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Input_DOWN__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Input_DOWN__PS, CYREG_PRT3_PS
.set Pin_Input_DOWN__SHIFT, 0
.set Pin_Input_DOWN__SLW, CYREG_PRT3_SLW

/* Pin_Input_LEFT */
.set Pin_Input_LEFT__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Pin_Input_LEFT__0__MASK, 0x02
.set Pin_Input_LEFT__0__PC, CYREG_PRT3_PC1
.set Pin_Input_LEFT__0__PORT, 3
.set Pin_Input_LEFT__0__SHIFT, 1
.set Pin_Input_LEFT__AG, CYREG_PRT3_AG
.set Pin_Input_LEFT__AMUX, CYREG_PRT3_AMUX
.set Pin_Input_LEFT__BIE, CYREG_PRT3_BIE
.set Pin_Input_LEFT__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Input_LEFT__BYP, CYREG_PRT3_BYP
.set Pin_Input_LEFT__CTL, CYREG_PRT3_CTL
.set Pin_Input_LEFT__DM0, CYREG_PRT3_DM0
.set Pin_Input_LEFT__DM1, CYREG_PRT3_DM1
.set Pin_Input_LEFT__DM2, CYREG_PRT3_DM2
.set Pin_Input_LEFT__DR, CYREG_PRT3_DR
.set Pin_Input_LEFT__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Input_LEFT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_Input_LEFT__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Input_LEFT__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Input_LEFT__MASK, 0x02
.set Pin_Input_LEFT__PORT, 3
.set Pin_Input_LEFT__PRT, CYREG_PRT3_PRT
.set Pin_Input_LEFT__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Input_LEFT__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Input_LEFT__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Input_LEFT__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Input_LEFT__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Input_LEFT__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Input_LEFT__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Input_LEFT__PS, CYREG_PRT3_PS
.set Pin_Input_LEFT__SHIFT, 1
.set Pin_Input_LEFT__SLW, CYREG_PRT3_SLW

/* Pin_Input_RIGHT */
.set Pin_Input_RIGHT__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set Pin_Input_RIGHT__0__MASK, 0x04
.set Pin_Input_RIGHT__0__PC, CYREG_PRT3_PC2
.set Pin_Input_RIGHT__0__PORT, 3
.set Pin_Input_RIGHT__0__SHIFT, 2
.set Pin_Input_RIGHT__AG, CYREG_PRT3_AG
.set Pin_Input_RIGHT__AMUX, CYREG_PRT3_AMUX
.set Pin_Input_RIGHT__BIE, CYREG_PRT3_BIE
.set Pin_Input_RIGHT__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Input_RIGHT__BYP, CYREG_PRT3_BYP
.set Pin_Input_RIGHT__CTL, CYREG_PRT3_CTL
.set Pin_Input_RIGHT__DM0, CYREG_PRT3_DM0
.set Pin_Input_RIGHT__DM1, CYREG_PRT3_DM1
.set Pin_Input_RIGHT__DM2, CYREG_PRT3_DM2
.set Pin_Input_RIGHT__DR, CYREG_PRT3_DR
.set Pin_Input_RIGHT__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Input_RIGHT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_Input_RIGHT__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Input_RIGHT__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Input_RIGHT__MASK, 0x04
.set Pin_Input_RIGHT__PORT, 3
.set Pin_Input_RIGHT__PRT, CYREG_PRT3_PRT
.set Pin_Input_RIGHT__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Input_RIGHT__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Input_RIGHT__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Input_RIGHT__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Input_RIGHT__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Input_RIGHT__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Input_RIGHT__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Input_RIGHT__PS, CYREG_PRT3_PS
.set Pin_Input_RIGHT__SHIFT, 2
.set Pin_Input_RIGHT__SLW, CYREG_PRT3_SLW

/* Pin_Output_DOWN */
.set Pin_Output_DOWN__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Pin_Output_DOWN__0__MASK, 0x10
.set Pin_Output_DOWN__0__PC, CYREG_PRT3_PC4
.set Pin_Output_DOWN__0__PORT, 3
.set Pin_Output_DOWN__0__SHIFT, 4
.set Pin_Output_DOWN__AG, CYREG_PRT3_AG
.set Pin_Output_DOWN__AMUX, CYREG_PRT3_AMUX
.set Pin_Output_DOWN__BIE, CYREG_PRT3_BIE
.set Pin_Output_DOWN__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Output_DOWN__BYP, CYREG_PRT3_BYP
.set Pin_Output_DOWN__CTL, CYREG_PRT3_CTL
.set Pin_Output_DOWN__DM0, CYREG_PRT3_DM0
.set Pin_Output_DOWN__DM1, CYREG_PRT3_DM1
.set Pin_Output_DOWN__DM2, CYREG_PRT3_DM2
.set Pin_Output_DOWN__DR, CYREG_PRT3_DR
.set Pin_Output_DOWN__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Output_DOWN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_Output_DOWN__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Output_DOWN__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Output_DOWN__MASK, 0x10
.set Pin_Output_DOWN__PORT, 3
.set Pin_Output_DOWN__PRT, CYREG_PRT3_PRT
.set Pin_Output_DOWN__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Output_DOWN__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Output_DOWN__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Output_DOWN__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Output_DOWN__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Output_DOWN__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Output_DOWN__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Output_DOWN__PS, CYREG_PRT3_PS
.set Pin_Output_DOWN__SHIFT, 4
.set Pin_Output_DOWN__SLW, CYREG_PRT3_SLW

/* Pin_Output_LEFT */
.set Pin_Output_LEFT__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Pin_Output_LEFT__0__MASK, 0x20
.set Pin_Output_LEFT__0__PC, CYREG_PRT3_PC5
.set Pin_Output_LEFT__0__PORT, 3
.set Pin_Output_LEFT__0__SHIFT, 5
.set Pin_Output_LEFT__AG, CYREG_PRT3_AG
.set Pin_Output_LEFT__AMUX, CYREG_PRT3_AMUX
.set Pin_Output_LEFT__BIE, CYREG_PRT3_BIE
.set Pin_Output_LEFT__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Output_LEFT__BYP, CYREG_PRT3_BYP
.set Pin_Output_LEFT__CTL, CYREG_PRT3_CTL
.set Pin_Output_LEFT__DM0, CYREG_PRT3_DM0
.set Pin_Output_LEFT__DM1, CYREG_PRT3_DM1
.set Pin_Output_LEFT__DM2, CYREG_PRT3_DM2
.set Pin_Output_LEFT__DR, CYREG_PRT3_DR
.set Pin_Output_LEFT__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Output_LEFT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_Output_LEFT__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Output_LEFT__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Output_LEFT__MASK, 0x20
.set Pin_Output_LEFT__PORT, 3
.set Pin_Output_LEFT__PRT, CYREG_PRT3_PRT
.set Pin_Output_LEFT__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Output_LEFT__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Output_LEFT__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Output_LEFT__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Output_LEFT__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Output_LEFT__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Output_LEFT__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Output_LEFT__PS, CYREG_PRT3_PS
.set Pin_Output_LEFT__SHIFT, 5
.set Pin_Output_LEFT__SLW, CYREG_PRT3_SLW

/* Pin_Output_RIGHT */
.set Pin_Output_RIGHT__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Pin_Output_RIGHT__0__MASK, 0x40
.set Pin_Output_RIGHT__0__PC, CYREG_PRT3_PC6
.set Pin_Output_RIGHT__0__PORT, 3
.set Pin_Output_RIGHT__0__SHIFT, 6
.set Pin_Output_RIGHT__AG, CYREG_PRT3_AG
.set Pin_Output_RIGHT__AMUX, CYREG_PRT3_AMUX
.set Pin_Output_RIGHT__BIE, CYREG_PRT3_BIE
.set Pin_Output_RIGHT__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Output_RIGHT__BYP, CYREG_PRT3_BYP
.set Pin_Output_RIGHT__CTL, CYREG_PRT3_CTL
.set Pin_Output_RIGHT__DM0, CYREG_PRT3_DM0
.set Pin_Output_RIGHT__DM1, CYREG_PRT3_DM1
.set Pin_Output_RIGHT__DM2, CYREG_PRT3_DM2
.set Pin_Output_RIGHT__DR, CYREG_PRT3_DR
.set Pin_Output_RIGHT__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Output_RIGHT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_Output_RIGHT__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Output_RIGHT__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Output_RIGHT__MASK, 0x40
.set Pin_Output_RIGHT__PORT, 3
.set Pin_Output_RIGHT__PRT, CYREG_PRT3_PRT
.set Pin_Output_RIGHT__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Output_RIGHT__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Output_RIGHT__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Output_RIGHT__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Output_RIGHT__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Output_RIGHT__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Output_RIGHT__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Output_RIGHT__PS, CYREG_PRT3_PS
.set Pin_Output_RIGHT__SHIFT, 6
.set Pin_Output_RIGHT__SLW, CYREG_PRT3_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000001
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
