--------------------------------------------------------------------------------
Release 10.1.02 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Program Files\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
H:/Public/Lab1/Xilinx/1_project.ise -intstyle ise -v 3 -s 7 -xml reg_reset_test
reg_reset_test.ncd -o reg_reset_test.twr reg_reset_test.pcf -ucf
H:/Private/Dokument/Hentede filer/reg_reset.ucf

Design file:              reg_reset_test.ncd
Physical constraint file: reg_reset_test.pcf
Device,package,speed:     xc2vp30,ff896,-7 (PRODUCTION 1.94 2008-05-01)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
d<0>        |   -0.804(R)|    2.816(R)|clk_BUFGP         |   0.000|
d<1>        |   -0.791(R)|    2.802(R)|clk_BUFGP         |   0.000|
d<2>        |   -0.780(R)|    2.791(R)|clk_BUFGP         |   0.000|
d<3>        |   -0.825(R)|    2.836(R)|clk_BUFGP         |   0.000|
d<4>        |   -0.790(R)|    2.802(R)|clk_BUFGP         |   0.000|
d<5>        |   -0.782(R)|    2.795(R)|clk_BUFGP         |   0.000|
d<6>        |   -2.362(R)|    3.998(R)|clk_BUFGP         |   0.000|
d<7>        |   -0.804(R)|    2.817(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
q<0>        |    8.795(R)|clk_BUFGP         |   0.000|
q<1>        |    8.687(R)|clk_BUFGP         |   0.000|
q<2>        |    8.716(R)|clk_BUFGP         |   0.000|
q<3>        |    8.784(R)|clk_BUFGP         |   0.000|
q<4>        |    8.686(R)|clk_BUFGP         |   0.000|
q<5>        |    8.730(R)|clk_BUFGP         |   0.000|
q<6>        |    7.341(R)|clk_BUFGP         |   0.000|
q<7>        |    8.827(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Fri Feb 26 13:15:24 2010 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 141 MB



