`timescale 1ns/1ns   ///shijiandanwei/fangzhenjingdu
module testbench_light;

reg [15:0]in;
reg clk_in;
wire clk_out;

wire [7:0]seven_output;
wire [1:0]translator_output;

task1_check inst_task1_check( .in(in),.clk_in(clk_in),.seven_output(seven_output),.translator_output(translator_output) ,.clk_out(clk_out));

 
initial  begin            
		in=16'b0000000100100011;
		clk_in=0;

		#36000000 in=16'b0100010101101000;
		#36000000 in=16'b1001101010111100;
		end
always 
begin
		#20 clk_in=~clk_in;

	end
		
		

        
                                                              
endmodule


