// Seed: 3924931879
module module_0 (
    input  wire  id_0,
    input  tri   id_1,
    input  uwire id_2,
    output wor   id_3,
    input  wor   id_4,
    output tri   id_5
);
  assign id_3 = 1 == 1 ? id_0 ^ 1 : id_4 ? 1'b0 : 1 ? id_4 : 1'b0 ? 1 : id_2;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    output wor id_2,
    input supply1 id_3
);
  always @(posedge 1) begin
    if (1) id_0 <= 1'h0;
    else $display(1);
  end
  module_0(
      id_3, id_3, id_3, id_2, id_3, id_2
  );
endmodule
