
stm32g030f6p6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000063e0  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08006498  08006498  00007498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006548  08006548  00008010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006548  08006548  00008010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006548  08006548  00008010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006548  08006548  00007548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800654c  0800654c  0000754c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08006550  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000024c  20000010  08006560  00008010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000025c  08006560  0000825c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013858  00000000  00000000  00008038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027ed  00000000  00000000  0001b890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010d0  00000000  00000000  0001e080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d35  00000000  00000000  0001f150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016304  00000000  00000000  0001fe85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013f1f  00000000  00000000  00036189  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090b58  00000000  00000000  0004a0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dac00  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d54  00000000  00000000  000dac44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000de998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000010 	.word	0x20000010
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08006480 	.word	0x08006480

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000014 	.word	0x20000014
 80000fc:	08006480 	.word	0x08006480

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	@ 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	@ 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			@ (mov r8, r8)

080003ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b08c      	sub	sp, #48	@ 0x30
 80003f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003f2:	f000 fffb 	bl	80013ec <HAL_Init>

  /* USER CODE BEGIN Init */
  /* Debug: Init LED (PB0) immediately */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003f6:	4bdb      	ldr	r3, [pc, #876]	@ (8000764 <main+0x378>)
 80003f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80003fa:	4bda      	ldr	r3, [pc, #872]	@ (8000764 <main+0x378>)
 80003fc:	2102      	movs	r1, #2
 80003fe:	430a      	orrs	r2, r1
 8000400:	635a      	str	r2, [r3, #52]	@ 0x34
 8000402:	4bd8      	ldr	r3, [pc, #864]	@ (8000764 <main+0x378>)
 8000404:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000406:	2202      	movs	r2, #2
 8000408:	4013      	ands	r3, r2
 800040a:	603b      	str	r3, [r7, #0]
 800040c:	683b      	ldr	r3, [r7, #0]
  /* Check functionality by blinking using the requested method */
  /* ON: Output OD Low */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800040e:	1d3b      	adds	r3, r7, #4
 8000410:	0018      	movs	r0, r3
 8000412:	2314      	movs	r3, #20
 8000414:	001a      	movs	r2, r3
 8000416:	2100      	movs	r1, #0
 8000418:	f006 f806 	bl	8006428 <memset>
  GPIO_InitStruct.Pin = led_Pin;
 800041c:	1d3b      	adds	r3, r7, #4
 800041e:	2201      	movs	r2, #1
 8000420:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000422:	1d3b      	adds	r3, r7, #4
 8000424:	2211      	movs	r2, #17
 8000426:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000428:	1d3b      	adds	r3, r7, #4
 800042a:	2200      	movs	r2, #0
 800042c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800042e:	1d3b      	adds	r3, r7, #4
 8000430:	2200      	movs	r2, #0
 8000432:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000434:	1d3b      	adds	r3, r7, #4
 8000436:	4acc      	ldr	r2, [pc, #816]	@ (8000768 <main+0x37c>)
 8000438:	0019      	movs	r1, r3
 800043a:	0010      	movs	r0, r2
 800043c:	f003 f836 	bl	80034ac <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOB, led_Pin, GPIO_PIN_RESET); /* ON */
 8000440:	4bc9      	ldr	r3, [pc, #804]	@ (8000768 <main+0x37c>)
 8000442:	2200      	movs	r2, #0
 8000444:	2101      	movs	r1, #1
 8000446:	0018      	movs	r0, r3
 8000448:	f003 f9b1 	bl	80037ae <HAL_GPIO_WritePin>
  HAL_Delay(100); 
 800044c:	2064      	movs	r0, #100	@ 0x64
 800044e:	f001 f853 	bl	80014f8 <HAL_Delay>
  
  /* OFF: Input High-Z */
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000452:	1d3b      	adds	r3, r7, #4
 8000454:	2200      	movs	r2, #0
 8000456:	605a      	str	r2, [r3, #4]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000458:	1d3b      	adds	r3, r7, #4
 800045a:	4ac3      	ldr	r2, [pc, #780]	@ (8000768 <main+0x37c>)
 800045c:	0019      	movs	r1, r3
 800045e:	0010      	movs	r0, r2
 8000460:	f003 f824 	bl	80034ac <HAL_GPIO_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000464:	f000 fad0 	bl	8000a08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000468:	f000 fcd4 	bl	8000e14 <MX_GPIO_Init>
  MX_DMA_Init();
 800046c:	f000 fcac 	bl	8000dc8 <MX_DMA_Init>
  MX_ADC1_Init();
 8000470:	f000 fb24 	bl	8000abc <MX_ADC1_Init>
  MX_TIM1_Init();
 8000474:	f000 fbca 	bl	8000c0c <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000478:	f000 fc3a 	bl	8000cf0 <MX_USART1_UART_Init>
  MX_IWDG_Init();
 800047c:	f000 fc86 	bl	8000d8c <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  
  /* Initial State: PA6 High, PA7 High */
  RELAY_CLOSE();
 8000480:	23a0      	movs	r3, #160	@ 0xa0
 8000482:	05db      	lsls	r3, r3, #23
 8000484:	2201      	movs	r2, #1
 8000486:	2180      	movs	r1, #128	@ 0x80
 8000488:	0018      	movs	r0, r3
 800048a:	f003 f990 	bl	80037ae <HAL_GPIO_WritePin>
  DCDC_DISABLE();
 800048e:	23a0      	movs	r3, #160	@ 0xa0
 8000490:	05db      	lsls	r3, r3, #23
 8000492:	2200      	movs	r2, #0
 8000494:	2140      	movs	r1, #64	@ 0x40
 8000496:	0018      	movs	r0, r3
 8000498:	f003 f989 	bl	80037ae <HAL_GPIO_WritePin>
  LB16F1_LED_OFF();
 800049c:	23a0      	movs	r3, #160	@ 0xa0
 800049e:	05db      	lsls	r3, r3, #23
 80004a0:	2200      	movs	r2, #0
 80004a2:	2110      	movs	r1, #16
 80004a4:	0018      	movs	r0, r3
 80004a6:	f003 f982 	bl	80037ae <HAL_GPIO_WritePin>
  AP_OFF(); 
 80004aa:	23a0      	movs	r3, #160	@ 0xa0
 80004ac:	05db      	lsls	r3, r3, #23
 80004ae:	2200      	movs	r2, #0
 80004b0:	2120      	movs	r1, #32
 80004b2:	0018      	movs	r0, r3
 80004b4:	f003 f97b 	bl	80037ae <HAL_GPIO_WritePin>

  /* Enable ADC DMA for 2 Channels */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)uADC_Value, 2);
 80004b8:	49ac      	ldr	r1, [pc, #688]	@ (800076c <main+0x380>)
 80004ba:	4bad      	ldr	r3, [pc, #692]	@ (8000770 <main+0x384>)
 80004bc:	2202      	movs	r2, #2
 80004be:	0018      	movs	r0, r3
 80004c0:	f001 fc1e 	bl	8001d00 <HAL_ADC_Start_DMA>
  /* Disable DMA Interrupts to prevent CPU overload (92kHz IRQ flood) */
  __HAL_DMA_DISABLE_IT(&hdma_adc1, DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80004c4:	4bab      	ldr	r3, [pc, #684]	@ (8000774 <main+0x388>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	681a      	ldr	r2, [r3, #0]
 80004ca:	4baa      	ldr	r3, [pc, #680]	@ (8000774 <main+0x388>)
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	210e      	movs	r1, #14
 80004d0:	438a      	bics	r2, r1
 80004d2:	601a      	str	r2, [r3, #0]
  /* Disable ADC Interrupts */
  __HAL_ADC_DISABLE_IT(&hadc1, ADC_IT_OVR | ADC_IT_EOC | ADC_IT_EOS);
 80004d4:	4ba6      	ldr	r3, [pc, #664]	@ (8000770 <main+0x384>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	685a      	ldr	r2, [r3, #4]
 80004da:	4ba5      	ldr	r3, [pc, #660]	@ (8000770 <main+0x384>)
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	211c      	movs	r1, #28
 80004e0:	438a      	bics	r2, r1
 80004e2:	605a      	str	r2, [r3, #4]

  /* HAL_UART_Transmit(&huart1, (uint8_t*)"ADC Init Skip\n", 14, 100); */

  HAL_TIM_Base_Start_IT(&htim1);
 80004e4:	4ba4      	ldr	r3, [pc, #656]	@ (8000778 <main+0x38c>)
 80004e6:	0018      	movs	r0, r3
 80004e8:	f004 f81e 	bl	8004528 <HAL_TIM_Base_Start_IT>
  /* HAL_UART_Transmit(&huart1, (uint8_t*)"TIM Start\n", 10, 100); */

  /* State Machine Variables */
  uint8_t state_main = 1;
 80004ec:	232f      	movs	r3, #47	@ 0x2f
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	2201      	movs	r2, #1
 80004f2:	701a      	strb	r2, [r3, #0]
  //uint32_t state_timer = 0;
  uint32_t led_timer = 0;
 80004f4:	2300      	movs	r3, #0
 80004f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t state4_timer = 0;
 80004f8:	2300      	movs	r3, #0
 80004fa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pwgd_debounce = 0;
 80004fc:	2300      	movs	r3, #0
 80004fe:	623b      	str	r3, [r7, #32]
  uint32_t pwgd_fault_timer = 0; /* Timer for State 3 fault detection */
 8000500:	2300      	movs	r3, #0
 8000502:	61fb      	str	r3, [r7, #28]

  /* Force Enable Interrupts */
  /* Reconfigure Priorities to prevent starvation */
  HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0); /* Highest: Timing Critical */
 8000504:	2200      	movs	r2, #0
 8000506:	2100      	movs	r1, #0
 8000508:	200d      	movs	r0, #13
 800050a:	f002 fc7f 	bl	8002e0c <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(ADC1_IRQn, 1, 0);                /* High: Data Acq */
 800050e:	2200      	movs	r2, #0
 8000510:	2101      	movs	r1, #1
 8000512:	200c      	movs	r0, #12
 8000514:	f002 fc7a 	bl	8002e0c <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);              /* Lower: Comms */
 8000518:	2200      	movs	r2, #0
 800051a:	2102      	movs	r1, #2
 800051c:	201b      	movs	r0, #27
 800051e:	f002 fc75 	bl	8002e0c <HAL_NVIC_SetPriority>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000522:	b662      	cpsie	i
}
 8000524:	46c0      	nop			@ (mov r8, r8)
  
  __enable_irq();

  /* Debug: Confirm Loop Entry */
  HAL_UART_Transmit(&huart1, (uint8_t*)"Loop Start\n", 11, 100);
 8000526:	4995      	ldr	r1, [pc, #596]	@ (800077c <main+0x390>)
 8000528:	4895      	ldr	r0, [pc, #596]	@ (8000780 <main+0x394>)
 800052a:	2364      	movs	r3, #100	@ 0x64
 800052c:	220b      	movs	r2, #11
 800052e:	f004 fd09 	bl	8004f44 <HAL_UART_Transmit>

  /* Startup LED Blink */
  for(int i=0; i<3; i++) {
 8000532:	2300      	movs	r3, #0
 8000534:	61bb      	str	r3, [r7, #24]
 8000536:	e00e      	b.n	8000556 <main+0x16a>
      LED_Control(1); 
 8000538:	2001      	movs	r0, #1
 800053a:	f000 fcd9 	bl	8000ef0 <LED_Control>
      HAL_Delay(100);
 800053e:	2064      	movs	r0, #100	@ 0x64
 8000540:	f000 ffda 	bl	80014f8 <HAL_Delay>
      LED_Control(0); 
 8000544:	2000      	movs	r0, #0
 8000546:	f000 fcd3 	bl	8000ef0 <LED_Control>
      HAL_Delay(100);
 800054a:	2064      	movs	r0, #100	@ 0x64
 800054c:	f000 ffd4 	bl	80014f8 <HAL_Delay>
  for(int i=0; i<3; i++) {
 8000550:	69bb      	ldr	r3, [r7, #24]
 8000552:	3301      	adds	r3, #1
 8000554:	61bb      	str	r3, [r7, #24]
 8000556:	69bb      	ldr	r3, [r7, #24]
 8000558:	2b02      	cmp	r3, #2
 800055a:	dded      	ble.n	8000538 <main+0x14c>
  }
  /* Ensure LED is in correct initial state (OFF) */
  LED_Control(0);
 800055c:	2000      	movs	r0, #0
 800055e:	f000 fcc7 	bl	8000ef0 <LED_Control>
  {      
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */

    /* State Machine Logic */
    if (uTIM1_Interrupt_Flag == 1)
 8000562:	4b88      	ldr	r3, [pc, #544]	@ (8000784 <main+0x398>)
 8000564:	781b      	ldrb	r3, [r3, #0]
 8000566:	b2db      	uxtb	r3, r3
 8000568:	2b01      	cmp	r3, #1
 800056a:	d000      	beq.n	800056e <main+0x182>
 800056c:	e220      	b.n	80009b0 <main+0x5c4>
    {
      DEBUG_PIN_HIGH();
      IWDG->KR = 0xAAAA; /* Feed Dog */
 800056e:	4b86      	ldr	r3, [pc, #536]	@ (8000788 <main+0x39c>)
 8000570:	4a86      	ldr	r2, [pc, #536]	@ (800078c <main+0x3a0>)
 8000572:	601a      	str	r2, [r3, #0]
      uTIM1_Interrupt_Flag = 0;
 8000574:	4b83      	ldr	r3, [pc, #524]	@ (8000784 <main+0x398>)
 8000576:	2200      	movs	r2, #0
 8000578:	701a      	strb	r2, [r3, #0]

      /*Input Sampling*/
      Powerkeyin = HAL_GPIO_ReadPin(Powerkeyin_GPIO_Port, Powerkeyin_Pin);
 800057a:	23a0      	movs	r3, #160	@ 0xa0
 800057c:	05db      	lsls	r3, r3, #23
 800057e:	2104      	movs	r1, #4
 8000580:	0018      	movs	r0, r3
 8000582:	f003 f8f7 	bl	8003774 <HAL_GPIO_ReadPin>
 8000586:	0003      	movs	r3, r0
 8000588:	001a      	movs	r2, r3
 800058a:	4b81      	ldr	r3, [pc, #516]	@ (8000790 <main+0x3a4>)
 800058c:	701a      	strb	r2, [r3, #0]
      uADC_Value_T2P = uADC_Value[0]&0x0FFF;
 800058e:	4b77      	ldr	r3, [pc, #476]	@ (800076c <main+0x380>)
 8000590:	881b      	ldrh	r3, [r3, #0]
 8000592:	b29b      	uxth	r3, r3
 8000594:	051b      	lsls	r3, r3, #20
 8000596:	0d1a      	lsrs	r2, r3, #20
 8000598:	4b7e      	ldr	r3, [pc, #504]	@ (8000794 <main+0x3a8>)
 800059a:	601a      	str	r2, [r3, #0]
      uADC_Value_PWGD = uADC_Value[1]&0x0FFF;
 800059c:	4b73      	ldr	r3, [pc, #460]	@ (800076c <main+0x380>)
 800059e:	885b      	ldrh	r3, [r3, #2]
 80005a0:	b29b      	uxth	r3, r3
 80005a2:	051b      	lsls	r3, r3, #20
 80005a4:	0d1a      	lsrs	r2, r3, #20
 80005a6:	4b7c      	ldr	r3, [pc, #496]	@ (8000798 <main+0x3ac>)
 80005a8:	601a      	str	r2, [r3, #0]
/*AP power on off control*/
      /* Debounce Logic: 500ms @ 10us tick = 50000 ticks */
      static uint32_t pk_timer_low = 0;
      static uint32_t pk_timer_high = 0;

      if (Powerkeyin == 0)
 80005aa:	4b79      	ldr	r3, [pc, #484]	@ (8000790 <main+0x3a4>)
 80005ac:	781b      	ldrb	r3, [r3, #0]
 80005ae:	b2db      	uxtb	r3, r3
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d113      	bne.n	80005dc <main+0x1f0>
      {
          pk_timer_high = 0;
 80005b4:	4b79      	ldr	r3, [pc, #484]	@ (800079c <main+0x3b0>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	601a      	str	r2, [r3, #0]
          pk_timer_low++;
 80005ba:	4b79      	ldr	r3, [pc, #484]	@ (80007a0 <main+0x3b4>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	1c5a      	adds	r2, r3, #1
 80005c0:	4b77      	ldr	r3, [pc, #476]	@ (80007a0 <main+0x3b4>)
 80005c2:	601a      	str	r2, [r3, #0]
          if (pk_timer_low >= 50000)
 80005c4:	4b76      	ldr	r3, [pc, #472]	@ (80007a0 <main+0x3b4>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4a76      	ldr	r2, [pc, #472]	@ (80007a4 <main+0x3b8>)
 80005ca:	4293      	cmp	r3, r2
 80005cc:	d919      	bls.n	8000602 <main+0x216>
          {
              Powerkeyinstate = 1; /* ON */
 80005ce:	4b76      	ldr	r3, [pc, #472]	@ (80007a8 <main+0x3bc>)
 80005d0:	2201      	movs	r2, #1
 80005d2:	701a      	strb	r2, [r3, #0]
              pk_timer_low = 50000;
 80005d4:	4b72      	ldr	r3, [pc, #456]	@ (80007a0 <main+0x3b4>)
 80005d6:	4a75      	ldr	r2, [pc, #468]	@ (80007ac <main+0x3c0>)
 80005d8:	601a      	str	r2, [r3, #0]
 80005da:	e012      	b.n	8000602 <main+0x216>
          }
      }
      else
      {
          pk_timer_low = 0;
 80005dc:	4b70      	ldr	r3, [pc, #448]	@ (80007a0 <main+0x3b4>)
 80005de:	2200      	movs	r2, #0
 80005e0:	601a      	str	r2, [r3, #0]
          pk_timer_high++;
 80005e2:	4b6e      	ldr	r3, [pc, #440]	@ (800079c <main+0x3b0>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	1c5a      	adds	r2, r3, #1
 80005e8:	4b6c      	ldr	r3, [pc, #432]	@ (800079c <main+0x3b0>)
 80005ea:	601a      	str	r2, [r3, #0]
          if (pk_timer_high >= 50000)
 80005ec:	4b6b      	ldr	r3, [pc, #428]	@ (800079c <main+0x3b0>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	4a6c      	ldr	r2, [pc, #432]	@ (80007a4 <main+0x3b8>)
 80005f2:	4293      	cmp	r3, r2
 80005f4:	d905      	bls.n	8000602 <main+0x216>
          {
              Powerkeyinstate = 0; /* OFF */
 80005f6:	4b6c      	ldr	r3, [pc, #432]	@ (80007a8 <main+0x3bc>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	701a      	strb	r2, [r3, #0]
              pk_timer_high = 50000;
 80005fc:	4b67      	ldr	r3, [pc, #412]	@ (800079c <main+0x3b0>)
 80005fe:	4a6b      	ldr	r2, [pc, #428]	@ (80007ac <main+0x3c0>)
 8000600:	601a      	str	r2, [r3, #0]
          }
      }
      /*LB16F1 Key led control*/
      if (Powerkeyinstate == 1)
 8000602:	4b69      	ldr	r3, [pc, #420]	@ (80007a8 <main+0x3bc>)
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	b2db      	uxtb	r3, r3
 8000608:	2b01      	cmp	r3, #1
 800060a:	d107      	bne.n	800061c <main+0x230>
      {
          LB16F1_LED_ON();
 800060c:	23a0      	movs	r3, #160	@ 0xa0
 800060e:	05db      	lsls	r3, r3, #23
 8000610:	2201      	movs	r2, #1
 8000612:	2110      	movs	r1, #16
 8000614:	0018      	movs	r0, r3
 8000616:	f003 f8ca 	bl	80037ae <HAL_GPIO_WritePin>
 800061a:	e006      	b.n	800062a <main+0x23e>
      }
      else
      {
          LB16F1_LED_OFF();
 800061c:	23a0      	movs	r3, #160	@ 0xa0
 800061e:	05db      	lsls	r3, r3, #23
 8000620:	2200      	movs	r2, #0
 8000622:	2110      	movs	r1, #16
 8000624:	0018      	movs	r0, r3
 8000626:	f003 f8c2 	bl	80037ae <HAL_GPIO_WritePin>
      }

      /* AP Sequence Logic */
      /* Edge Detection */
      if (Powerkeyinstate != Powerkeyinstate_prev)
 800062a:	4b5f      	ldr	r3, [pc, #380]	@ (80007a8 <main+0x3bc>)
 800062c:	781b      	ldrb	r3, [r3, #0]
 800062e:	b2da      	uxtb	r2, r3
 8000630:	4b5f      	ldr	r3, [pc, #380]	@ (80007b0 <main+0x3c4>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	b2db      	uxtb	r3, r3
 8000636:	429a      	cmp	r2, r3
 8000638:	d016      	beq.n	8000668 <main+0x27c>
      {
          if (Powerkeyinstate == 1) /* 0 -> 1 */
 800063a:	4b5b      	ldr	r3, [pc, #364]	@ (80007a8 <main+0x3bc>)
 800063c:	781b      	ldrb	r3, [r3, #0]
 800063e:	b2db      	uxtb	r3, r3
 8000640:	2b01      	cmp	r3, #1
 8000642:	d103      	bne.n	800064c <main+0x260>
          {
               ap_target_delay = 30000; /* 300ms */
 8000644:	4b5b      	ldr	r3, [pc, #364]	@ (80007b4 <main+0x3c8>)
 8000646:	4a5c      	ldr	r2, [pc, #368]	@ (80007b8 <main+0x3cc>)
 8000648:	601a      	str	r2, [r3, #0]
 800064a:	e002      	b.n	8000652 <main+0x266>
          }
          else /* 1 -> 0 */
          {
               ap_target_delay = 800000; /* 8000ms */
 800064c:	4b59      	ldr	r3, [pc, #356]	@ (80007b4 <main+0x3c8>)
 800064e:	4a5b      	ldr	r2, [pc, #364]	@ (80007bc <main+0x3d0>)
 8000650:	601a      	str	r2, [r3, #0]
          }
          Powerkeyinstate_prev = Powerkeyinstate;
 8000652:	4b55      	ldr	r3, [pc, #340]	@ (80007a8 <main+0x3bc>)
 8000654:	781b      	ldrb	r3, [r3, #0]
 8000656:	b2da      	uxtb	r2, r3
 8000658:	4b55      	ldr	r3, [pc, #340]	@ (80007b0 <main+0x3c4>)
 800065a:	701a      	strb	r2, [r3, #0]
          ap_seq_state = 1; /* Start Sequence */
 800065c:	4b58      	ldr	r3, [pc, #352]	@ (80007c0 <main+0x3d4>)
 800065e:	2201      	movs	r2, #1
 8000660:	701a      	strb	r2, [r3, #0]
          ap_seq_timer = 0;
 8000662:	4b58      	ldr	r3, [pc, #352]	@ (80007c4 <main+0x3d8>)
 8000664:	2200      	movs	r2, #0
 8000666:	601a      	str	r2, [r3, #0]
      }

      /* State Machine */
      switch (ap_seq_state)
 8000668:	4b55      	ldr	r3, [pc, #340]	@ (80007c0 <main+0x3d4>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	b2db      	uxtb	r3, r3
 800066e:	2b03      	cmp	r3, #3
 8000670:	d039      	beq.n	80006e6 <main+0x2fa>
 8000672:	dc58      	bgt.n	8000726 <main+0x33a>
 8000674:	2b02      	cmp	r3, #2
 8000676:	d01d      	beq.n	80006b4 <main+0x2c8>
 8000678:	dc55      	bgt.n	8000726 <main+0x33a>
 800067a:	2b00      	cmp	r3, #0
 800067c:	d04c      	beq.n	8000718 <main+0x32c>
 800067e:	2b01      	cmp	r3, #1
 8000680:	d151      	bne.n	8000726 <main+0x33a>
      {
          case 0: /* IDLE */
              break;

          case 1: /* OFF 10ms */
              AP_OFF();
 8000682:	23a0      	movs	r3, #160	@ 0xa0
 8000684:	05db      	lsls	r3, r3, #23
 8000686:	2200      	movs	r2, #0
 8000688:	2120      	movs	r1, #32
 800068a:	0018      	movs	r0, r3
 800068c:	f003 f88f 	bl	80037ae <HAL_GPIO_WritePin>
              ap_seq_timer++;
 8000690:	4b4c      	ldr	r3, [pc, #304]	@ (80007c4 <main+0x3d8>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	1c5a      	adds	r2, r3, #1
 8000696:	4b4b      	ldr	r3, [pc, #300]	@ (80007c4 <main+0x3d8>)
 8000698:	601a      	str	r2, [r3, #0]
              if (ap_seq_timer >= 1000) /* 10ms */
 800069a:	4b4a      	ldr	r3, [pc, #296]	@ (80007c4 <main+0x3d8>)
 800069c:	681a      	ldr	r2, [r3, #0]
 800069e:	23fa      	movs	r3, #250	@ 0xfa
 80006a0:	009b      	lsls	r3, r3, #2
 80006a2:	429a      	cmp	r2, r3
 80006a4:	d33a      	bcc.n	800071c <main+0x330>
              {
                  ap_seq_timer = 0;
 80006a6:	4b47      	ldr	r3, [pc, #284]	@ (80007c4 <main+0x3d8>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	601a      	str	r2, [r3, #0]
                  ap_seq_state = 2;
 80006ac:	4b44      	ldr	r3, [pc, #272]	@ (80007c0 <main+0x3d4>)
 80006ae:	2202      	movs	r2, #2
 80006b0:	701a      	strb	r2, [r3, #0]
              }
              break;
 80006b2:	e033      	b.n	800071c <main+0x330>

          case 2: /* ON Delay */
              AP_ON();
 80006b4:	23a0      	movs	r3, #160	@ 0xa0
 80006b6:	05db      	lsls	r3, r3, #23
 80006b8:	2201      	movs	r2, #1
 80006ba:	2120      	movs	r1, #32
 80006bc:	0018      	movs	r0, r3
 80006be:	f003 f876 	bl	80037ae <HAL_GPIO_WritePin>
              ap_seq_timer++;
 80006c2:	4b40      	ldr	r3, [pc, #256]	@ (80007c4 <main+0x3d8>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	1c5a      	adds	r2, r3, #1
 80006c8:	4b3e      	ldr	r3, [pc, #248]	@ (80007c4 <main+0x3d8>)
 80006ca:	601a      	str	r2, [r3, #0]
              if (ap_seq_timer >= ap_target_delay)
 80006cc:	4b3d      	ldr	r3, [pc, #244]	@ (80007c4 <main+0x3d8>)
 80006ce:	681a      	ldr	r2, [r3, #0]
 80006d0:	4b38      	ldr	r3, [pc, #224]	@ (80007b4 <main+0x3c8>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	429a      	cmp	r2, r3
 80006d6:	d323      	bcc.n	8000720 <main+0x334>
              {
                  ap_seq_timer = 0;
 80006d8:	4b3a      	ldr	r3, [pc, #232]	@ (80007c4 <main+0x3d8>)
 80006da:	2200      	movs	r2, #0
 80006dc:	601a      	str	r2, [r3, #0]
                  ap_seq_state = 3;
 80006de:	4b38      	ldr	r3, [pc, #224]	@ (80007c0 <main+0x3d4>)
 80006e0:	2203      	movs	r2, #3
 80006e2:	701a      	strb	r2, [r3, #0]
              }
              break;
 80006e4:	e01c      	b.n	8000720 <main+0x334>

          case 3: /* OFF 10ms */
              AP_OFF();
 80006e6:	23a0      	movs	r3, #160	@ 0xa0
 80006e8:	05db      	lsls	r3, r3, #23
 80006ea:	2200      	movs	r2, #0
 80006ec:	2120      	movs	r1, #32
 80006ee:	0018      	movs	r0, r3
 80006f0:	f003 f85d 	bl	80037ae <HAL_GPIO_WritePin>
              ap_seq_timer++;
 80006f4:	4b33      	ldr	r3, [pc, #204]	@ (80007c4 <main+0x3d8>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	1c5a      	adds	r2, r3, #1
 80006fa:	4b32      	ldr	r3, [pc, #200]	@ (80007c4 <main+0x3d8>)
 80006fc:	601a      	str	r2, [r3, #0]
              if (ap_seq_timer >= 1000) /* 10ms */
 80006fe:	4b31      	ldr	r3, [pc, #196]	@ (80007c4 <main+0x3d8>)
 8000700:	681a      	ldr	r2, [r3, #0]
 8000702:	23fa      	movs	r3, #250	@ 0xfa
 8000704:	009b      	lsls	r3, r3, #2
 8000706:	429a      	cmp	r2, r3
 8000708:	d30c      	bcc.n	8000724 <main+0x338>
              {
                  ap_seq_timer = 0;
 800070a:	4b2e      	ldr	r3, [pc, #184]	@ (80007c4 <main+0x3d8>)
 800070c:	2200      	movs	r2, #0
 800070e:	601a      	str	r2, [r3, #0]
                  ap_seq_state = 0; /* Back to IDLE */
 8000710:	4b2b      	ldr	r3, [pc, #172]	@ (80007c0 <main+0x3d4>)
 8000712:	2200      	movs	r2, #0
 8000714:	701a      	strb	r2, [r3, #0]
              }
              break;
 8000716:	e005      	b.n	8000724 <main+0x338>
              break;
 8000718:	46c0      	nop			@ (mov r8, r8)
 800071a:	e004      	b.n	8000726 <main+0x33a>
              break;
 800071c:	46c0      	nop			@ (mov r8, r8)
 800071e:	e002      	b.n	8000726 <main+0x33a>
              break;
 8000720:	46c0      	nop			@ (mov r8, r8)
 8000722:	e000      	b.n	8000726 <main+0x33a>
              break;
 8000724:	46c0      	nop			@ (mov r8, r8)
    	  HAL_UART_Transmit_DMA(&huart1, (uint8_t*)&uADC_T2P_Average, 4);
      }
      #endif

      /*POE power classification and relay DCDC enable control*/
      switch (state_main)
 8000726:	232f      	movs	r3, #47	@ 0x2f
 8000728:	18fb      	adds	r3, r7, r3
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	2b04      	cmp	r3, #4
 800072e:	d100      	bne.n	8000732 <main+0x346>
 8000730:	e11b      	b.n	800096a <main+0x57e>
 8000732:	dd00      	ble.n	8000736 <main+0x34a>
 8000734:	e13c      	b.n	80009b0 <main+0x5c4>
 8000736:	2b03      	cmp	r3, #3
 8000738:	d100      	bne.n	800073c <main+0x350>
 800073a:	e0dd      	b.n	80008f8 <main+0x50c>
 800073c:	dd00      	ble.n	8000740 <main+0x354>
 800073e:	e137      	b.n	80009b0 <main+0x5c4>
 8000740:	2b01      	cmp	r3, #1
 8000742:	d003      	beq.n	800074c <main+0x360>
 8000744:	2b02      	cmp	r3, #2
 8000746:	d100      	bne.n	800074a <main+0x35e>
 8000748:	e085      	b.n	8000856 <main+0x46a>
 800074a:	e131      	b.n	80009b0 <main+0x5c4>
      {
        case 1: /* Wait for PWGD > 1.5V */
          /* LED: 1s Blink (500ms ON / 500ms OFF) - 100kHz * 0.5s = 50000 ticks */
          led_timer++;
 800074c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800074e:	3301      	adds	r3, #1
 8000750:	62bb      	str	r3, [r7, #40]	@ 0x28
          if (led_timer < 50000) LED_Control(1); /* ON */
 8000752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000754:	4a13      	ldr	r2, [pc, #76]	@ (80007a4 <main+0x3b8>)
 8000756:	4293      	cmp	r3, r2
 8000758:	d836      	bhi.n	80007c8 <main+0x3dc>
 800075a:	2001      	movs	r0, #1
 800075c:	f000 fbc8 	bl	8000ef0 <LED_Control>
 8000760:	e03c      	b.n	80007dc <main+0x3f0>
 8000762:	46c0      	nop			@ (mov r8, r8)
 8000764:	40021000 	.word	0x40021000
 8000768:	50000400 	.word	0x50000400
 800076c:	20000030 	.word	0x20000030
 8000770:	20000054 	.word	0x20000054
 8000774:	200000b8 	.word	0x200000b8
 8000778:	20000170 	.word	0x20000170
 800077c:	08006498 	.word	0x08006498
 8000780:	200001bc 	.word	0x200001bc
 8000784:	2000002c 	.word	0x2000002c
 8000788:	40003000 	.word	0x40003000
 800078c:	0000aaaa 	.word	0x0000aaaa
 8000790:	20000046 	.word	0x20000046
 8000794:	2000003c 	.word	0x2000003c
 8000798:	20000040 	.word	0x20000040
 800079c:	20000250 	.word	0x20000250
 80007a0:	20000254 	.word	0x20000254
 80007a4:	0000c34f 	.word	0x0000c34f
 80007a8:	20000047 	.word	0x20000047
 80007ac:	0000c350 	.word	0x0000c350
 80007b0:	20000048 	.word	0x20000048
 80007b4:	20000050 	.word	0x20000050
 80007b8:	00007530 	.word	0x00007530
 80007bc:	000c3500 	.word	0x000c3500
 80007c0:	20000049 	.word	0x20000049
 80007c4:	2000004c 	.word	0x2000004c
          else if (led_timer < 100000) LED_Control(0); /* OFF */
 80007c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80007ca:	4a7b      	ldr	r2, [pc, #492]	@ (80009b8 <main+0x5cc>)
 80007cc:	4293      	cmp	r3, r2
 80007ce:	d803      	bhi.n	80007d8 <main+0x3ec>
 80007d0:	2000      	movs	r0, #0
 80007d2:	f000 fb8d 	bl	8000ef0 <LED_Control>
 80007d6:	e001      	b.n	80007dc <main+0x3f0>
          else led_timer = 0;
 80007d8:	2300      	movs	r3, #0
 80007da:	62bb      	str	r3, [r7, #40]	@ 0x28

          /* PWGD Check: > 1.5V (~1861 @ 3.3V) */
          if (uADC_Value_PWGD > 0x7ff) 
 80007dc:	4b77      	ldr	r3, [pc, #476]	@ (80009bc <main+0x5d0>)
 80007de:	681a      	ldr	r2, [r3, #0]
 80007e0:	2380      	movs	r3, #128	@ 0x80
 80007e2:	011b      	lsls	r3, r3, #4
 80007e4:	429a      	cmp	r2, r3
 80007e6:	d311      	bcc.n	800080c <main+0x420>
          {
             pwgd_debounce++;
 80007e8:	6a3b      	ldr	r3, [r7, #32]
 80007ea:	3301      	adds	r3, #1
 80007ec:	623b      	str	r3, [r7, #32]
             //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);//dcdc en
             //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET); //relay close
             RELAY_CLOSE();
 80007ee:	23a0      	movs	r3, #160	@ 0xa0
 80007f0:	05db      	lsls	r3, r3, #23
 80007f2:	2201      	movs	r2, #1
 80007f4:	2180      	movs	r1, #128	@ 0x80
 80007f6:	0018      	movs	r0, r3
 80007f8:	f002 ffd9 	bl	80037ae <HAL_GPIO_WritePin>
             DCDC_ENABLE();
 80007fc:	23a0      	movs	r3, #160	@ 0xa0
 80007fe:	05db      	lsls	r3, r3, #23
 8000800:	2201      	movs	r2, #1
 8000802:	2140      	movs	r1, #64	@ 0x40
 8000804:	0018      	movs	r0, r3
 8000806:	f002 ffd2 	bl	80037ae <HAL_GPIO_WritePin>
 800080a:	e010      	b.n	800082e <main+0x442>
          } 
          else 
          {
             if(pwgd_debounce > 1000) pwgd_debounce -= 1000; // 0.01s;3ms resume
 800080c:	6a3a      	ldr	r2, [r7, #32]
 800080e:	23fa      	movs	r3, #250	@ 0xfa
 8000810:	009b      	lsls	r3, r3, #2
 8000812:	429a      	cmp	r2, r3
 8000814:	d904      	bls.n	8000820 <main+0x434>
 8000816:	6a3b      	ldr	r3, [r7, #32]
 8000818:	4a69      	ldr	r2, [pc, #420]	@ (80009c0 <main+0x5d4>)
 800081a:	4694      	mov	ip, r2
 800081c:	4463      	add	r3, ip
 800081e:	623b      	str	r3, [r7, #32]
             //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);//dcdc dis
             //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET); //relay open
             //RELAY_OPEN();
             DCDC_DISABLE();
 8000820:	23a0      	movs	r3, #160	@ 0xa0
 8000822:	05db      	lsls	r3, r3, #23
 8000824:	2200      	movs	r2, #0
 8000826:	2140      	movs	r1, #64	@ 0x40
 8000828:	0018      	movs	r0, r3
 800082a:	f002 ffc0 	bl	80037ae <HAL_GPIO_WritePin>
          }

          /* 3s debounce = 3s / 10us tick = 300000 ticks */
          if (pwgd_debounce >= 310000) 
 800082e:	6a3b      	ldr	r3, [r7, #32]
 8000830:	4a64      	ldr	r2, [pc, #400]	@ (80009c4 <main+0x5d8>)
 8000832:	4293      	cmp	r3, r2
 8000834:	d800      	bhi.n	8000838 <main+0x44c>
 8000836:	e0b8      	b.n	80009aa <main+0x5be>
          {
            pwgd_debounce = 0;
 8000838:	2300      	movs	r3, #0
 800083a:	623b      	str	r3, [r7, #32]
            state_main = 2;
 800083c:	232f      	movs	r3, #47	@ 0x2f
 800083e:	18fb      	adds	r3, r7, r3
 8000840:	2202      	movs	r2, #2
 8000842:	701a      	strb	r2, [r3, #0]
            led_timer = 0; /* Reset for next state */
 8000844:	2300      	movs	r3, #0
 8000846:	62bb      	str	r3, [r7, #40]	@ 0x28
            HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"S2\n", 3);
 8000848:	495f      	ldr	r1, [pc, #380]	@ (80009c8 <main+0x5dc>)
 800084a:	4b60      	ldr	r3, [pc, #384]	@ (80009cc <main+0x5e0>)
 800084c:	2203      	movs	r2, #3
 800084e:	0018      	movs	r0, r3
 8000850:	f004 fc1c 	bl	800508c <HAL_UART_Transmit_DMA>
          }
          break;
 8000854:	e0a9      	b.n	80009aa <main+0x5be>
          //else if (led_timer < 200000) LED_Control(0);
          //else led_timer = 0;
          
          /* Check T2P (uADC_T2P_Average) */
          //uADC_Sum_T2P += uADC_Value_T2P;
          if(uADC_Value_T2P > 0x7ff) uADC_Sum_T2P += 0xfff;
 8000856:	4b5e      	ldr	r3, [pc, #376]	@ (80009d0 <main+0x5e4>)
 8000858:	681a      	ldr	r2, [r3, #0]
 800085a:	2380      	movs	r3, #128	@ 0x80
 800085c:	011b      	lsls	r3, r3, #4
 800085e:	429a      	cmp	r2, r3
 8000860:	d306      	bcc.n	8000870 <main+0x484>
 8000862:	4b5c      	ldr	r3, [pc, #368]	@ (80009d4 <main+0x5e8>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	4a5c      	ldr	r2, [pc, #368]	@ (80009d8 <main+0x5ec>)
 8000868:	189a      	adds	r2, r3, r2
 800086a:	4b5a      	ldr	r3, [pc, #360]	@ (80009d4 <main+0x5e8>)
 800086c:	601a      	str	r2, [r3, #0]
 800086e:	e003      	b.n	8000878 <main+0x48c>
          else uADC_Sum_T2P += 0;
 8000870:	4b58      	ldr	r3, [pc, #352]	@ (80009d4 <main+0x5e8>)
 8000872:	681a      	ldr	r2, [r3, #0]
 8000874:	4b57      	ldr	r3, [pc, #348]	@ (80009d4 <main+0x5e8>)
 8000876:	601a      	str	r2, [r3, #0]
          uADC_Count++;
 8000878:	4b58      	ldr	r3, [pc, #352]	@ (80009dc <main+0x5f0>)
 800087a:	881b      	ldrh	r3, [r3, #0]
 800087c:	b29b      	uxth	r3, r3
 800087e:	3301      	adds	r3, #1
 8000880:	b29a      	uxth	r2, r3
 8000882:	4b56      	ldr	r3, [pc, #344]	@ (80009dc <main+0x5f0>)
 8000884:	801a      	strh	r2, [r3, #0]
          /* 8192 samples * 10us = 81.92ms */
          if(uADC_Count >= 8192)
 8000886:	4b55      	ldr	r3, [pc, #340]	@ (80009dc <main+0x5f0>)
 8000888:	881b      	ldrh	r3, [r3, #0]
 800088a:	b29a      	uxth	r2, r3
 800088c:	2380      	movs	r3, #128	@ 0x80
 800088e:	019b      	lsls	r3, r3, #6
 8000890:	429a      	cmp	r2, r3
 8000892:	d200      	bcs.n	8000896 <main+0x4aa>
 8000894:	e08b      	b.n	80009ae <main+0x5c2>
          {
            uADC_T2P_Average = uADC_Sum_T2P >> 13;
 8000896:	4b4f      	ldr	r3, [pc, #316]	@ (80009d4 <main+0x5e8>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	0b5a      	lsrs	r2, r3, #13
 800089c:	4b50      	ldr	r3, [pc, #320]	@ (80009e0 <main+0x5f4>)
 800089e:	601a      	str	r2, [r3, #0]
            uADC_Count = 0;
 80008a0:	4b4e      	ldr	r3, [pc, #312]	@ (80009dc <main+0x5f0>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	801a      	strh	r2, [r3, #0]
            uADC_Sum_T2P = 0;
 80008a6:	4b4b      	ldr	r3, [pc, #300]	@ (80009d4 <main+0x5e8>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	601a      	str	r2, [r3, #0]

            if (uADC_T2P_Average > 2866 && uADC_T2P_Average < 3276) /*70%~80%*/
 80008ac:	4b4c      	ldr	r3, [pc, #304]	@ (80009e0 <main+0x5f4>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4a4c      	ldr	r2, [pc, #304]	@ (80009e4 <main+0x5f8>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d913      	bls.n	80008de <main+0x4f2>
 80008b6:	4b4a      	ldr	r3, [pc, #296]	@ (80009e0 <main+0x5f4>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	4a4b      	ldr	r2, [pc, #300]	@ (80009e8 <main+0x5fc>)
 80008bc:	4293      	cmp	r3, r2
 80008be:	d80e      	bhi.n	80008de <main+0x4f2>
            //if (uADC_T2P_Average < 200) /*20%~30%*/
            {
               state_main = 3;
 80008c0:	232f      	movs	r3, #47	@ 0x2f
 80008c2:	18fb      	adds	r3, r7, r3
 80008c4:	2203      	movs	r2, #3
 80008c6:	701a      	strb	r2, [r3, #0]
               led_timer = 0;
 80008c8:	2300      	movs	r3, #0
 80008ca:	62bb      	str	r3, [r7, #40]	@ 0x28
               pwgd_fault_timer = 0; /* Reset fault timer on entry */
 80008cc:	2300      	movs	r3, #0
 80008ce:	61fb      	str	r3, [r7, #28]
               HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"71W->S3\n", 8);
 80008d0:	4946      	ldr	r1, [pc, #280]	@ (80009ec <main+0x600>)
 80008d2:	4b3e      	ldr	r3, [pc, #248]	@ (80009cc <main+0x5e0>)
 80008d4:	2208      	movs	r2, #8
 80008d6:	0018      	movs	r0, r3
 80008d8:	f004 fbd8 	bl	800508c <HAL_UART_Transmit_DMA>
               state_main = 4;
               led_timer = 0;
               HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"Other->S4\n", 10);
            }
          }
          break;
 80008dc:	e067      	b.n	80009ae <main+0x5c2>
               state_main = 4;
 80008de:	232f      	movs	r3, #47	@ 0x2f
 80008e0:	18fb      	adds	r3, r7, r3
 80008e2:	2204      	movs	r2, #4
 80008e4:	701a      	strb	r2, [r3, #0]
               led_timer = 0;
 80008e6:	2300      	movs	r3, #0
 80008e8:	62bb      	str	r3, [r7, #40]	@ 0x28
               HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"Other->S4\n", 10);
 80008ea:	4941      	ldr	r1, [pc, #260]	@ (80009f0 <main+0x604>)
 80008ec:	4b37      	ldr	r3, [pc, #220]	@ (80009cc <main+0x5e0>)
 80008ee:	220a      	movs	r2, #10
 80008f0:	0018      	movs	r0, r3
 80008f2:	f004 fbcb 	bl	800508c <HAL_UART_Transmit_DMA>
          break;
 80008f6:	e05a      	b.n	80009ae <main+0x5c2>

        case 3: /* 71W Mode */
          /* LED: 3s Blink (1.5s ON / 1.5s OFF) - 1.5s / 10us = 150000 ticks */
          led_timer++;
 80008f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008fa:	3301      	adds	r3, #1
 80008fc:	62bb      	str	r3, [r7, #40]	@ 0x28
          if (led_timer < 300000) LED_Control(1);
 80008fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000900:	4a3c      	ldr	r2, [pc, #240]	@ (80009f4 <main+0x608>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d803      	bhi.n	800090e <main+0x522>
 8000906:	2001      	movs	r0, #1
 8000908:	f000 faf2 	bl	8000ef0 <LED_Control>
 800090c:	e009      	b.n	8000922 <main+0x536>
          else if (led_timer < 600000) LED_Control(0);
 800090e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000910:	4a39      	ldr	r2, [pc, #228]	@ (80009f8 <main+0x60c>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d803      	bhi.n	800091e <main+0x532>
 8000916:	2000      	movs	r0, #0
 8000918:	f000 faea 	bl	8000ef0 <LED_Control>
 800091c:	e001      	b.n	8000922 <main+0x536>
          else led_timer = 0;
 800091e:	2300      	movs	r3, #0
 8000920:	62bb      	str	r3, [r7, #40]	@ 0x28
          
          /* PWGD Fault Monitor: Reset if < 1.6V for 3s */
          if (uADC_Value_PWGD < 0x7ff) 
 8000922:	4b26      	ldr	r3, [pc, #152]	@ (80009bc <main+0x5d0>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	4a35      	ldr	r2, [pc, #212]	@ (80009fc <main+0x610>)
 8000928:	4293      	cmp	r3, r2
 800092a:	d80d      	bhi.n	8000948 <main+0x55c>
          {
              pwgd_fault_timer++;
 800092c:	69fb      	ldr	r3, [r7, #28]
 800092e:	3301      	adds	r3, #1
 8000930:	61fb      	str	r3, [r7, #28]
              if (pwgd_fault_timer >= 300000) /* 3s * 100kHz */
 8000932:	69fb      	ldr	r3, [r7, #28]
 8000934:	4a2f      	ldr	r2, [pc, #188]	@ (80009f4 <main+0x608>)
 8000936:	4293      	cmp	r3, r2
 8000938:	d908      	bls.n	800094c <main+0x560>
              {
                  pwgd_fault_timer = 0;
 800093a:	2300      	movs	r3, #0
 800093c:	61fb      	str	r3, [r7, #28]
                  state_main = 1; /* Reset */
 800093e:	232f      	movs	r3, #47	@ 0x2f
 8000940:	18fb      	adds	r3, r7, r3
 8000942:	2201      	movs	r2, #1
 8000944:	701a      	strb	r2, [r3, #0]
 8000946:	e001      	b.n	800094c <main+0x560>
                  //HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"PWGD Fail->S1\n", 14);
              }
          }
          else
          {
              pwgd_fault_timer = 0;
 8000948:	2300      	movs	r3, #0
 800094a:	61fb      	str	r3, [r7, #28]
          }

          //mcu will not power off,case 3 should return to case 1 after 10s//
          /* PA6 High, PA7 High */
          /* PA6 High, PA7 High */
          RELAY_CLOSE();
 800094c:	23a0      	movs	r3, #160	@ 0xa0
 800094e:	05db      	lsls	r3, r3, #23
 8000950:	2201      	movs	r2, #1
 8000952:	2180      	movs	r1, #128	@ 0x80
 8000954:	0018      	movs	r0, r3
 8000956:	f002 ff2a 	bl	80037ae <HAL_GPIO_WritePin>
          DCDC_ENABLE(); //relay close and dcdc en
 800095a:	23a0      	movs	r3, #160	@ 0xa0
 800095c:	05db      	lsls	r3, r3, #23
 800095e:	2201      	movs	r2, #1
 8000960:	2140      	movs	r1, #64	@ 0x40
 8000962:	0018      	movs	r0, r3
 8000964:	f002 ff23 	bl	80037ae <HAL_GPIO_WritePin>
          break;
 8000968:	e022      	b.n	80009b0 <main+0x5c4>

        case 4: /* Low Power / Fail Mode */
          /* LED Off */
          state4_timer++;
 800096a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800096c:	3301      	adds	r3, #1
 800096e:	627b      	str	r3, [r7, #36]	@ 0x24
          if(state4_timer < 300000) LED_Control(0);  // delay 3s to renegotiate with pse
 8000970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000972:	4a20      	ldr	r2, [pc, #128]	@ (80009f4 <main+0x608>)
 8000974:	4293      	cmp	r3, r2
 8000976:	d803      	bhi.n	8000980 <main+0x594>
 8000978:	2000      	movs	r0, #0
 800097a:	f000 fab9 	bl	8000ef0 <LED_Control>
 800097e:	e005      	b.n	800098c <main+0x5a0>
          else
          {
        	  state4_timer = 0;
 8000980:	2300      	movs	r3, #0
 8000982:	627b      	str	r3, [r7, #36]	@ 0x24
        	  state_main = 1;
 8000984:	232f      	movs	r3, #47	@ 0x2f
 8000986:	18fb      	adds	r3, r7, r3
 8000988:	2201      	movs	r2, #1
 800098a:	701a      	strb	r2, [r3, #0]
          }
          /* PA6 Low, PA7 Low */
          /* PA6 Low, PA7 Low */
          RELAY_OPEN();
 800098c:	23a0      	movs	r3, #160	@ 0xa0
 800098e:	05db      	lsls	r3, r3, #23
 8000990:	2200      	movs	r2, #0
 8000992:	2180      	movs	r1, #128	@ 0x80
 8000994:	0018      	movs	r0, r3
 8000996:	f002 ff0a 	bl	80037ae <HAL_GPIO_WritePin>
          DCDC_DISABLE(); //relay open and dcdc off
 800099a:	23a0      	movs	r3, #160	@ 0xa0
 800099c:	05db      	lsls	r3, r3, #23
 800099e:	2200      	movs	r2, #0
 80009a0:	2140      	movs	r1, #64	@ 0x40
 80009a2:	0018      	movs	r0, r3
 80009a4:	f002 ff03 	bl	80037ae <HAL_GPIO_WritePin>
          break;
 80009a8:	e002      	b.n	80009b0 <main+0x5c4>
          break;
 80009aa:	46c0      	nop			@ (mov r8, r8)
 80009ac:	e000      	b.n	80009b0 <main+0x5c4>
          break;
 80009ae:	46c0      	nop			@ (mov r8, r8)
      }
    }
    /* */
    IWDG->KR = 0xAAAA; /* Feed Dog */
 80009b0:	4b13      	ldr	r3, [pc, #76]	@ (8000a00 <main+0x614>)
 80009b2:	4a14      	ldr	r2, [pc, #80]	@ (8000a04 <main+0x618>)
 80009b4:	601a      	str	r2, [r3, #0]
    if (uTIM1_Interrupt_Flag == 1)
 80009b6:	e5d4      	b.n	8000562 <main+0x176>
 80009b8:	0001869f 	.word	0x0001869f
 80009bc:	20000040 	.word	0x20000040
 80009c0:	fffffc18 	.word	0xfffffc18
 80009c4:	0004baef 	.word	0x0004baef
 80009c8:	080064a4 	.word	0x080064a4
 80009cc:	200001bc 	.word	0x200001bc
 80009d0:	2000003c 	.word	0x2000003c
 80009d4:	20000038 	.word	0x20000038
 80009d8:	00000fff 	.word	0x00000fff
 80009dc:	20000044 	.word	0x20000044
 80009e0:	20000034 	.word	0x20000034
 80009e4:	00000b32 	.word	0x00000b32
 80009e8:	00000ccb 	.word	0x00000ccb
 80009ec:	080064a8 	.word	0x080064a8
 80009f0:	080064b4 	.word	0x080064b4
 80009f4:	000493df 	.word	0x000493df
 80009f8:	000927bf 	.word	0x000927bf
 80009fc:	000007fe 	.word	0x000007fe
 8000a00:	40003000 	.word	0x40003000
 8000a04:	0000aaaa 	.word	0x0000aaaa

08000a08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a08:	b590      	push	{r4, r7, lr}
 8000a0a:	b093      	sub	sp, #76	@ 0x4c
 8000a0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a0e:	2414      	movs	r4, #20
 8000a10:	193b      	adds	r3, r7, r4
 8000a12:	0018      	movs	r0, r3
 8000a14:	2334      	movs	r3, #52	@ 0x34
 8000a16:	001a      	movs	r2, r3
 8000a18:	2100      	movs	r1, #0
 8000a1a:	f005 fd05 	bl	8006428 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a1e:	1d3b      	adds	r3, r7, #4
 8000a20:	0018      	movs	r0, r3
 8000a22:	2310      	movs	r3, #16
 8000a24:	001a      	movs	r2, r3
 8000a26:	2100      	movs	r1, #0
 8000a28:	f005 fcfe 	bl	8006428 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a2c:	2380      	movs	r3, #128	@ 0x80
 8000a2e:	009b      	lsls	r3, r3, #2
 8000a30:	0018      	movs	r0, r3
 8000a32:	f002 fef5 	bl	8003820 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a36:	193b      	adds	r3, r7, r4
 8000a38:	2202      	movs	r2, #2
 8000a3a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a3c:	193b      	adds	r3, r7, r4
 8000a3e:	2280      	movs	r2, #128	@ 0x80
 8000a40:	0052      	lsls	r2, r2, #1
 8000a42:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000a44:	0021      	movs	r1, r4
 8000a46:	187b      	adds	r3, r7, r1
 8000a48:	2200      	movs	r2, #0
 8000a4a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a4c:	187b      	adds	r3, r7, r1
 8000a4e:	2240      	movs	r2, #64	@ 0x40
 8000a50:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a52:	187b      	adds	r3, r7, r1
 8000a54:	2202      	movs	r2, #2
 8000a56:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a58:	187b      	adds	r3, r7, r1
 8000a5a:	2202      	movs	r2, #2
 8000a5c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000a5e:	187b      	adds	r3, r7, r1
 8000a60:	2200      	movs	r2, #0
 8000a62:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000a64:	187b      	adds	r3, r7, r1
 8000a66:	2208      	movs	r2, #8
 8000a68:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a6a:	187b      	adds	r3, r7, r1
 8000a6c:	2280      	movs	r2, #128	@ 0x80
 8000a6e:	0292      	lsls	r2, r2, #10
 8000a70:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a72:	187b      	adds	r3, r7, r1
 8000a74:	2280      	movs	r2, #128	@ 0x80
 8000a76:	0592      	lsls	r2, r2, #22
 8000a78:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a7a:	187b      	adds	r3, r7, r1
 8000a7c:	0018      	movs	r0, r3
 8000a7e:	f002 ff1b 	bl	80038b8 <HAL_RCC_OscConfig>
 8000a82:	1e03      	subs	r3, r0, #0
 8000a84:	d001      	beq.n	8000a8a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000a86:	f000 fa91 	bl	8000fac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a8a:	1d3b      	adds	r3, r7, #4
 8000a8c:	2207      	movs	r2, #7
 8000a8e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a90:	1d3b      	adds	r3, r7, #4
 8000a92:	2202      	movs	r2, #2
 8000a94:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a96:	1d3b      	adds	r3, r7, #4
 8000a98:	2200      	movs	r2, #0
 8000a9a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a9c:	1d3b      	adds	r3, r7, #4
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000aa2:	1d3b      	adds	r3, r7, #4
 8000aa4:	2102      	movs	r1, #2
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	f003 fa16 	bl	8003ed8 <HAL_RCC_ClockConfig>
 8000aac:	1e03      	subs	r3, r0, #0
 8000aae:	d001      	beq.n	8000ab4 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000ab0:	f000 fa7c 	bl	8000fac <Error_Handler>
  }
}
 8000ab4:	46c0      	nop			@ (mov r8, r8)
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	b013      	add	sp, #76	@ 0x4c
 8000aba:	bd90      	pop	{r4, r7, pc}

08000abc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b08a      	sub	sp, #40	@ 0x28
 8000ac0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8000ac2:	2310      	movs	r3, #16
 8000ac4:	18fb      	adds	r3, r7, r3
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	2318      	movs	r3, #24
 8000aca:	001a      	movs	r2, r3
 8000acc:	2100      	movs	r1, #0
 8000ace:	f005 fcab 	bl	8006428 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ad2:	1d3b      	adds	r3, r7, #4
 8000ad4:	0018      	movs	r0, r3
 8000ad6:	230c      	movs	r3, #12
 8000ad8:	001a      	movs	r2, r3
 8000ada:	2100      	movs	r1, #0
 8000adc:	f005 fca4 	bl	8006428 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000ae0:	4b46      	ldr	r3, [pc, #280]	@ (8000bfc <MX_ADC1_Init+0x140>)
 8000ae2:	4a47      	ldr	r2, [pc, #284]	@ (8000c00 <MX_ADC1_Init+0x144>)
 8000ae4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000ae6:	4b45      	ldr	r3, [pc, #276]	@ (8000bfc <MX_ADC1_Init+0x140>)
 8000ae8:	2280      	movs	r2, #128	@ 0x80
 8000aea:	05d2      	lsls	r2, r2, #23
 8000aec:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000aee:	4b43      	ldr	r3, [pc, #268]	@ (8000bfc <MX_ADC1_Init+0x140>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000af4:	4b41      	ldr	r3, [pc, #260]	@ (8000bfc <MX_ADC1_Init+0x140>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000afa:	4b40      	ldr	r3, [pc, #256]	@ (8000bfc <MX_ADC1_Init+0x140>)
 8000afc:	2280      	movs	r2, #128	@ 0x80
 8000afe:	0392      	lsls	r2, r2, #14
 8000b00:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000b02:	4b3e      	ldr	r3, [pc, #248]	@ (8000bfc <MX_ADC1_Init+0x140>)
 8000b04:	2208      	movs	r2, #8
 8000b06:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b08:	4b3c      	ldr	r3, [pc, #240]	@ (8000bfc <MX_ADC1_Init+0x140>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000b0e:	4b3b      	ldr	r3, [pc, #236]	@ (8000bfc <MX_ADC1_Init+0x140>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000b14:	4b39      	ldr	r3, [pc, #228]	@ (8000bfc <MX_ADC1_Init+0x140>)
 8000b16:	2201      	movs	r2, #1
 8000b18:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 2;
 8000b1a:	4b38      	ldr	r3, [pc, #224]	@ (8000bfc <MX_ADC1_Init+0x140>)
 8000b1c:	2202      	movs	r2, #2
 8000b1e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b20:	4b36      	ldr	r3, [pc, #216]	@ (8000bfc <MX_ADC1_Init+0x140>)
 8000b22:	2220      	movs	r2, #32
 8000b24:	2100      	movs	r1, #0
 8000b26:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b28:	4b34      	ldr	r3, [pc, #208]	@ (8000bfc <MX_ADC1_Init+0x140>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b2e:	4b33      	ldr	r3, [pc, #204]	@ (8000bfc <MX_ADC1_Init+0x140>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000b34:	4b31      	ldr	r3, [pc, #196]	@ (8000bfc <MX_ADC1_Init+0x140>)
 8000b36:	222c      	movs	r2, #44	@ 0x2c
 8000b38:	2101      	movs	r1, #1
 8000b3a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b3c:	4b2f      	ldr	r3, [pc, #188]	@ (8000bfc <MX_ADC1_Init+0x140>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_39CYCLES_5;
 8000b42:	4b2e      	ldr	r3, [pc, #184]	@ (8000bfc <MX_ADC1_Init+0x140>)
 8000b44:	2205      	movs	r2, #5
 8000b46:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_39CYCLES_5;
 8000b48:	4b2c      	ldr	r3, [pc, #176]	@ (8000bfc <MX_ADC1_Init+0x140>)
 8000b4a:	2205      	movs	r2, #5
 8000b4c:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000b4e:	4b2b      	ldr	r3, [pc, #172]	@ (8000bfc <MX_ADC1_Init+0x140>)
 8000b50:	223c      	movs	r2, #60	@ 0x3c
 8000b52:	2100      	movs	r1, #0
 8000b54:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000b56:	4b29      	ldr	r3, [pc, #164]	@ (8000bfc <MX_ADC1_Init+0x140>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b5c:	4b27      	ldr	r3, [pc, #156]	@ (8000bfc <MX_ADC1_Init+0x140>)
 8000b5e:	0018      	movs	r0, r3
 8000b60:	f000 ff26 	bl	80019b0 <HAL_ADC_Init>
 8000b64:	1e03      	subs	r3, r0, #0
 8000b66:	d001      	beq.n	8000b6c <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8000b68:	f000 fa20 	bl	8000fac <Error_Handler>
  }

  /** Configure Analog WatchDog 1
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8000b6c:	2110      	movs	r1, #16
 8000b6e:	187b      	adds	r3, r7, r1
 8000b70:	4a24      	ldr	r2, [pc, #144]	@ (8000c04 <MX_ADC1_Init+0x148>)
 8000b72:	601a      	str	r2, [r3, #0]
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8000b74:	187b      	adds	r3, r7, r1
 8000b76:	22c0      	movs	r2, #192	@ 0xc0
 8000b78:	0412      	lsls	r2, r2, #16
 8000b7a:	605a      	str	r2, [r3, #4]
  AnalogWDGConfig.Channel = ADC_CHANNEL_0;
 8000b7c:	187b      	adds	r3, r7, r1
 8000b7e:	2201      	movs	r2, #1
 8000b80:	609a      	str	r2, [r3, #8]
  AnalogWDGConfig.ITMode = DISABLE;
 8000b82:	187b      	adds	r3, r7, r1
 8000b84:	2200      	movs	r2, #0
 8000b86:	731a      	strb	r2, [r3, #12]
  AnalogWDGConfig.HighThreshold = 0;
 8000b88:	187b      	adds	r3, r7, r1
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	611a      	str	r2, [r3, #16]
  AnalogWDGConfig.LowThreshold = 0;
 8000b8e:	187b      	adds	r3, r7, r1
 8000b90:	2200      	movs	r2, #0
 8000b92:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8000b94:	187a      	adds	r2, r7, r1
 8000b96:	4b19      	ldr	r3, [pc, #100]	@ (8000bfc <MX_ADC1_Init+0x140>)
 8000b98:	0011      	movs	r1, r2
 8000b9a:	0018      	movs	r0, r3
 8000b9c:	f001 fc4e 	bl	800243c <HAL_ADC_AnalogWDGConfig>
 8000ba0:	1e03      	subs	r3, r0, #0
 8000ba2:	d001      	beq.n	8000ba8 <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8000ba4:	f000 fa02 	bl	8000fac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000ba8:	1d3b      	adds	r3, r7, #4
 8000baa:	2201      	movs	r2, #1
 8000bac:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bae:	1d3b      	adds	r3, r7, #4
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000bb4:	1d3b      	adds	r3, r7, #4
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bba:	1d3a      	adds	r2, r7, #4
 8000bbc:	4b0f      	ldr	r3, [pc, #60]	@ (8000bfc <MX_ADC1_Init+0x140>)
 8000bbe:	0011      	movs	r1, r2
 8000bc0:	0018      	movs	r0, r3
 8000bc2:	f001 fa63 	bl	800208c <HAL_ADC_ConfigChannel>
 8000bc6:	1e03      	subs	r3, r0, #0
 8000bc8:	d001      	beq.n	8000bce <MX_ADC1_Init+0x112>
  {
    Error_Handler();
 8000bca:	f000 f9ef 	bl	8000fac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000bce:	1d3b      	adds	r3, r7, #4
 8000bd0:	4a0d      	ldr	r2, [pc, #52]	@ (8000c08 <MX_ADC1_Init+0x14c>)
 8000bd2:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000bd4:	1d3b      	adds	r3, r7, #4
 8000bd6:	2204      	movs	r2, #4
 8000bd8:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000bda:	1d3b      	adds	r3, r7, #4
 8000bdc:	2200      	movs	r2, #0
 8000bde:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000be0:	1d3a      	adds	r2, r7, #4
 8000be2:	4b06      	ldr	r3, [pc, #24]	@ (8000bfc <MX_ADC1_Init+0x140>)
 8000be4:	0011      	movs	r1, r2
 8000be6:	0018      	movs	r0, r3
 8000be8:	f001 fa50 	bl	800208c <HAL_ADC_ConfigChannel>
 8000bec:	1e03      	subs	r3, r0, #0
 8000bee:	d001      	beq.n	8000bf4 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8000bf0:	f000 f9dc 	bl	8000fac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000bf4:	46c0      	nop			@ (mov r8, r8)
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	b00a      	add	sp, #40	@ 0x28
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	20000054 	.word	0x20000054
 8000c00:	40012400 	.word	0x40012400
 8000c04:	7cc00000 	.word	0x7cc00000
 8000c08:	04000002 	.word	0x04000002

08000c0c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b08c      	sub	sp, #48	@ 0x30
 8000c10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c12:	2320      	movs	r3, #32
 8000c14:	18fb      	adds	r3, r7, r3
 8000c16:	0018      	movs	r0, r3
 8000c18:	2310      	movs	r3, #16
 8000c1a:	001a      	movs	r2, r3
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	f005 fc03 	bl	8006428 <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000c22:	230c      	movs	r3, #12
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	0018      	movs	r0, r3
 8000c28:	2314      	movs	r3, #20
 8000c2a:	001a      	movs	r2, r3
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	f005 fbfb 	bl	8006428 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c32:	003b      	movs	r3, r7
 8000c34:	0018      	movs	r0, r3
 8000c36:	230c      	movs	r3, #12
 8000c38:	001a      	movs	r2, r3
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	f005 fbf4 	bl	8006428 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000c40:	4b29      	ldr	r3, [pc, #164]	@ (8000ce8 <MX_TIM1_Init+0xdc>)
 8000c42:	4a2a      	ldr	r2, [pc, #168]	@ (8000cec <MX_TIM1_Init+0xe0>)
 8000c44:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63; /* 64MHz / 64 = 1MHz */
 8000c46:	4b28      	ldr	r3, [pc, #160]	@ (8000ce8 <MX_TIM1_Init+0xdc>)
 8000c48:	223f      	movs	r2, #63	@ 0x3f
 8000c4a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c4c:	4b26      	ldr	r3, [pc, #152]	@ (8000ce8 <MX_TIM1_Init+0xdc>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9;      /* 1MHz / 10 = 100kHz (10us) */
 8000c52:	4b25      	ldr	r3, [pc, #148]	@ (8000ce8 <MX_TIM1_Init+0xdc>)
 8000c54:	2209      	movs	r2, #9
 8000c56:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c58:	4b23      	ldr	r3, [pc, #140]	@ (8000ce8 <MX_TIM1_Init+0xdc>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000c5e:	4b22      	ldr	r3, [pc, #136]	@ (8000ce8 <MX_TIM1_Init+0xdc>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c64:	4b20      	ldr	r3, [pc, #128]	@ (8000ce8 <MX_TIM1_Init+0xdc>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000c6a:	4b1f      	ldr	r3, [pc, #124]	@ (8000ce8 <MX_TIM1_Init+0xdc>)
 8000c6c:	0018      	movs	r0, r3
 8000c6e:	f003 fc03 	bl	8004478 <HAL_TIM_Base_Init>
 8000c72:	1e03      	subs	r3, r0, #0
 8000c74:	d001      	beq.n	8000c7a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000c76:	f000 f999 	bl	8000fac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c7a:	2120      	movs	r1, #32
 8000c7c:	187b      	adds	r3, r7, r1
 8000c7e:	2280      	movs	r2, #128	@ 0x80
 8000c80:	0152      	lsls	r2, r2, #5
 8000c82:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000c84:	187a      	adds	r2, r7, r1
 8000c86:	4b18      	ldr	r3, [pc, #96]	@ (8000ce8 <MX_TIM1_Init+0xdc>)
 8000c88:	0011      	movs	r1, r2
 8000c8a:	0018      	movs	r0, r3
 8000c8c:	f003 fda2 	bl	80047d4 <HAL_TIM_ConfigClockSource>
 8000c90:	1e03      	subs	r3, r0, #0
 8000c92:	d001      	beq.n	8000c98 <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 8000c94:	f000 f98a 	bl	8000fac <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8000c98:	210c      	movs	r1, #12
 8000c9a:	187b      	adds	r3, r7, r1
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000ca0:	187b      	adds	r3, r7, r1
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000ca6:	187a      	adds	r2, r7, r1
 8000ca8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ce8 <MX_TIM1_Init+0xdc>)
 8000caa:	0011      	movs	r1, r2
 8000cac:	0018      	movs	r0, r3
 8000cae:	f003 fe67 	bl	8004980 <HAL_TIM_SlaveConfigSynchro>
 8000cb2:	1e03      	subs	r3, r0, #0
 8000cb4:	d001      	beq.n	8000cba <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 8000cb6:	f000 f979 	bl	8000fac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cba:	003b      	movs	r3, r7
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000cc0:	003b      	movs	r3, r7
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cc6:	003b      	movs	r3, r7
 8000cc8:	2200      	movs	r2, #0
 8000cca:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000ccc:	003a      	movs	r2, r7
 8000cce:	4b06      	ldr	r3, [pc, #24]	@ (8000ce8 <MX_TIM1_Init+0xdc>)
 8000cd0:	0011      	movs	r1, r2
 8000cd2:	0018      	movs	r0, r3
 8000cd4:	f004 f866 	bl	8004da4 <HAL_TIMEx_MasterConfigSynchronization>
 8000cd8:	1e03      	subs	r3, r0, #0
 8000cda:	d001      	beq.n	8000ce0 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8000cdc:	f000 f966 	bl	8000fac <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000ce0:	46c0      	nop			@ (mov r8, r8)
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	b00c      	add	sp, #48	@ 0x30
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	20000170 	.word	0x20000170
 8000cec:	40012c00 	.word	0x40012c00

08000cf0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000cf4:	4b23      	ldr	r3, [pc, #140]	@ (8000d84 <MX_USART1_UART_Init+0x94>)
 8000cf6:	4a24      	ldr	r2, [pc, #144]	@ (8000d88 <MX_USART1_UART_Init+0x98>)
 8000cf8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000cfa:	4b22      	ldr	r3, [pc, #136]	@ (8000d84 <MX_USART1_UART_Init+0x94>)
 8000cfc:	22e1      	movs	r2, #225	@ 0xe1
 8000cfe:	0252      	lsls	r2, r2, #9
 8000d00:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d02:	4b20      	ldr	r3, [pc, #128]	@ (8000d84 <MX_USART1_UART_Init+0x94>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d08:	4b1e      	ldr	r3, [pc, #120]	@ (8000d84 <MX_USART1_UART_Init+0x94>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d0e:	4b1d      	ldr	r3, [pc, #116]	@ (8000d84 <MX_USART1_UART_Init+0x94>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX;
 8000d14:	4b1b      	ldr	r3, [pc, #108]	@ (8000d84 <MX_USART1_UART_Init+0x94>)
 8000d16:	2208      	movs	r2, #8
 8000d18:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000d84 <MX_USART1_UART_Init+0x94>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d20:	4b18      	ldr	r3, [pc, #96]	@ (8000d84 <MX_USART1_UART_Init+0x94>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d26:	4b17      	ldr	r3, [pc, #92]	@ (8000d84 <MX_USART1_UART_Init+0x94>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d2c:	4b15      	ldr	r3, [pc, #84]	@ (8000d84 <MX_USART1_UART_Init+0x94>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d32:	4b14      	ldr	r3, [pc, #80]	@ (8000d84 <MX_USART1_UART_Init+0x94>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d38:	4b12      	ldr	r3, [pc, #72]	@ (8000d84 <MX_USART1_UART_Init+0x94>)
 8000d3a:	0018      	movs	r0, r3
 8000d3c:	f004 f8ac 	bl	8004e98 <HAL_UART_Init>
 8000d40:	1e03      	subs	r3, r0, #0
 8000d42:	d001      	beq.n	8000d48 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000d44:	f000 f932 	bl	8000fac <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d48:	4b0e      	ldr	r3, [pc, #56]	@ (8000d84 <MX_USART1_UART_Init+0x94>)
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	0018      	movs	r0, r3
 8000d4e:	f005 fa8b 	bl	8006268 <HAL_UARTEx_SetTxFifoThreshold>
 8000d52:	1e03      	subs	r3, r0, #0
 8000d54:	d001      	beq.n	8000d5a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000d56:	f000 f929 	bl	8000fac <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d84 <MX_USART1_UART_Init+0x94>)
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	0018      	movs	r0, r3
 8000d60:	f005 fac2 	bl	80062e8 <HAL_UARTEx_SetRxFifoThreshold>
 8000d64:	1e03      	subs	r3, r0, #0
 8000d66:	d001      	beq.n	8000d6c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000d68:	f000 f920 	bl	8000fac <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000d6c:	4b05      	ldr	r3, [pc, #20]	@ (8000d84 <MX_USART1_UART_Init+0x94>)
 8000d6e:	0018      	movs	r0, r3
 8000d70:	f005 fa40 	bl	80061f4 <HAL_UARTEx_DisableFifoMode>
 8000d74:	1e03      	subs	r3, r0, #0
 8000d76:	d001      	beq.n	8000d7c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000d78:	f000 f918 	bl	8000fac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d7c:	46c0      	nop			@ (mov r8, r8)
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	46c0      	nop			@ (mov r8, r8)
 8000d84:	200001bc 	.word	0x200001bc
 8000d88:	40013800 	.word	0x40013800

08000d8c <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  /* IWDG Initialization using Registers (No HAL driver needed) */
  /* 1. Enable IWDG (LSI automatically enabled by hardware if not already) */
  IWDG->KR = 0xCCCC; /* Start IWDG */
 8000d90:	4b09      	ldr	r3, [pc, #36]	@ (8000db8 <MX_IWDG_Init+0x2c>)
 8000d92:	4a0a      	ldr	r2, [pc, #40]	@ (8000dbc <MX_IWDG_Init+0x30>)
 8000d94:	601a      	str	r2, [r3, #0]
  
  /* 2. Enable register access */
  IWDG->KR = 0x5555; 
 8000d96:	4b08      	ldr	r3, [pc, #32]	@ (8000db8 <MX_IWDG_Init+0x2c>)
 8000d98:	4a09      	ldr	r2, [pc, #36]	@ (8000dc0 <MX_IWDG_Init+0x34>)
 8000d9a:	601a      	str	r2, [r3, #0]
  
  /* 3. Set Prescaler (32kHz / 32 = 1kHz) */
  /* PR: 000->/4, 011->/32 */
  IWDG->PR = 0x03; 
 8000d9c:	4b06      	ldr	r3, [pc, #24]	@ (8000db8 <MX_IWDG_Init+0x2c>)
 8000d9e:	2203      	movs	r2, #3
 8000da0:	605a      	str	r2, [r3, #4]
  
  /* 4. Set Reload (1000ms = 1000 counts at 1kHz) */
  IWDG->RLR = 1000; 
 8000da2:	4b05      	ldr	r3, [pc, #20]	@ (8000db8 <MX_IWDG_Init+0x2c>)
 8000da4:	22fa      	movs	r2, #250	@ 0xfa
 8000da6:	0092      	lsls	r2, r2, #2
 8000da8:	609a      	str	r2, [r3, #8]

  /* 5. Reload Counter */
  IWDG->KR = 0xAAAA;
 8000daa:	4b03      	ldr	r3, [pc, #12]	@ (8000db8 <MX_IWDG_Init+0x2c>)
 8000dac:	4a05      	ldr	r2, [pc, #20]	@ (8000dc4 <MX_IWDG_Init+0x38>)
 8000dae:	601a      	str	r2, [r3, #0]
}
 8000db0:	46c0      	nop			@ (mov r8, r8)
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	46c0      	nop			@ (mov r8, r8)
 8000db8:	40003000 	.word	0x40003000
 8000dbc:	0000cccc 	.word	0x0000cccc
 8000dc0:	00005555 	.word	0x00005555
 8000dc4:	0000aaaa 	.word	0x0000aaaa

08000dc8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000dce:	4b10      	ldr	r3, [pc, #64]	@ (8000e10 <MX_DMA_Init+0x48>)
 8000dd0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000dd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000e10 <MX_DMA_Init+0x48>)
 8000dd4:	2101      	movs	r1, #1
 8000dd6:	430a      	orrs	r2, r1
 8000dd8:	639a      	str	r2, [r3, #56]	@ 0x38
 8000dda:	4b0d      	ldr	r3, [pc, #52]	@ (8000e10 <MX_DMA_Init+0x48>)
 8000ddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000dde:	2201      	movs	r2, #1
 8000de0:	4013      	ands	r3, r2
 8000de2:	607b      	str	r3, [r7, #4]
 8000de4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000de6:	2200      	movs	r2, #0
 8000de8:	2100      	movs	r1, #0
 8000dea:	2009      	movs	r0, #9
 8000dec:	f002 f80e 	bl	8002e0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000df0:	2009      	movs	r0, #9
 8000df2:	f002 f820 	bl	8002e36 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000df6:	2200      	movs	r2, #0
 8000df8:	2100      	movs	r1, #0
 8000dfa:	200a      	movs	r0, #10
 8000dfc:	f002 f806 	bl	8002e0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000e00:	200a      	movs	r0, #10
 8000e02:	f002 f818 	bl	8002e36 <HAL_NVIC_EnableIRQ>

}
 8000e06:	46c0      	nop			@ (mov r8, r8)
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	b002      	add	sp, #8
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	46c0      	nop			@ (mov r8, r8)
 8000e10:	40021000 	.word	0x40021000

08000e14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e14:	b590      	push	{r4, r7, lr}
 8000e16:	b089      	sub	sp, #36	@ 0x24
 8000e18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e1a:	240c      	movs	r4, #12
 8000e1c:	193b      	adds	r3, r7, r4
 8000e1e:	0018      	movs	r0, r3
 8000e20:	2314      	movs	r3, #20
 8000e22:	001a      	movs	r2, r3
 8000e24:	2100      	movs	r1, #0
 8000e26:	f005 faff 	bl	8006428 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e2a:	4b2f      	ldr	r3, [pc, #188]	@ (8000ee8 <MX_GPIO_Init+0xd4>)
 8000e2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000e2e:	4b2e      	ldr	r3, [pc, #184]	@ (8000ee8 <MX_GPIO_Init+0xd4>)
 8000e30:	2102      	movs	r1, #2
 8000e32:	430a      	orrs	r2, r1
 8000e34:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e36:	4b2c      	ldr	r3, [pc, #176]	@ (8000ee8 <MX_GPIO_Init+0xd4>)
 8000e38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e3a:	2202      	movs	r2, #2
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	60bb      	str	r3, [r7, #8]
 8000e40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e42:	4b29      	ldr	r3, [pc, #164]	@ (8000ee8 <MX_GPIO_Init+0xd4>)
 8000e44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000e46:	4b28      	ldr	r3, [pc, #160]	@ (8000ee8 <MX_GPIO_Init+0xd4>)
 8000e48:	2101      	movs	r1, #1
 8000e4a:	430a      	orrs	r2, r1
 8000e4c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e4e:	4b26      	ldr	r3, [pc, #152]	@ (8000ee8 <MX_GPIO_Init+0xd4>)
 8000e50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e52:	2201      	movs	r2, #1
 8000e54:	4013      	ands	r3, r2
 8000e56:	607b      	str	r3, [r7, #4]
 8000e58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_SET);
 8000e5a:	23a0      	movs	r3, #160	@ 0xa0
 8000e5c:	05db      	lsls	r3, r3, #23
 8000e5e:	2201      	movs	r2, #1
 8000e60:	21c0      	movs	r1, #192	@ 0xc0
 8000e62:	0018      	movs	r0, r3
 8000e64:	f002 fca3 	bl	80037ae <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_SET); /* Default OFF (High-Z) */
 8000e68:	4b20      	ldr	r3, [pc, #128]	@ (8000eec <MX_GPIO_Init+0xd8>)
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	0018      	movs	r0, r3
 8000e70:	f002 fc9d 	bl	80037ae <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_4|GPIO_PIN_5;
 8000e74:	193b      	adds	r3, r7, r4
 8000e76:	22f0      	movs	r2, #240	@ 0xf0
 8000e78:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e7a:	193b      	adds	r3, r7, r4
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e80:	193b      	adds	r3, r7, r4
 8000e82:	2200      	movs	r2, #0
 8000e84:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e86:	193b      	adds	r3, r7, r4
 8000e88:	2200      	movs	r2, #0
 8000e8a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e8c:	193a      	adds	r2, r7, r4
 8000e8e:	23a0      	movs	r3, #160	@ 0xa0
 8000e90:	05db      	lsls	r3, r3, #23
 8000e92:	0011      	movs	r1, r2
 8000e94:	0018      	movs	r0, r3
 8000e96:	f002 fb09 	bl	80034ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 (Powerkeyin) */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000e9a:	193b      	adds	r3, r7, r4
 8000e9c:	2204      	movs	r2, #4
 8000e9e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ea0:	193b      	adds	r3, r7, r4
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea6:	193b      	adds	r3, r7, r4
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eac:	193a      	adds	r2, r7, r4
 8000eae:	23a0      	movs	r3, #160	@ 0xa0
 8000eb0:	05db      	lsls	r3, r3, #23
 8000eb2:	0011      	movs	r1, r2
 8000eb4:	0018      	movs	r0, r3
 8000eb6:	f002 faf9 	bl	80034ac <HAL_GPIO_Init>
  #endif

  /*Configure GPIO pin : led_Pin */

  /*Configure GPIO pin : led_Pin */
  GPIO_InitStruct.Pin = led_Pin; 
 8000eba:	0021      	movs	r1, r4
 8000ebc:	187b      	adds	r3, r7, r1
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000ec2:	187b      	adds	r3, r7, r1
 8000ec4:	2211      	movs	r2, #17
 8000ec6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec8:	187b      	adds	r3, r7, r1
 8000eca:	2200      	movs	r2, #0
 8000ecc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ece:	187b      	adds	r3, r7, r1
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ed4:	187b      	adds	r3, r7, r1
 8000ed6:	4a05      	ldr	r2, [pc, #20]	@ (8000eec <MX_GPIO_Init+0xd8>)
 8000ed8:	0019      	movs	r1, r3
 8000eda:	0010      	movs	r0, r2
 8000edc:	f002 fae6 	bl	80034ac <HAL_GPIO_Init>


  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ee0:	46c0      	nop			@ (mov r8, r8)
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	b009      	add	sp, #36	@ 0x24
 8000ee6:	bd90      	pop	{r4, r7, pc}
 8000ee8:	40021000 	.word	0x40021000
 8000eec:	50000400 	.word	0x50000400

08000ef0 <LED_Control>:

/* USER CODE BEGIN 4 */
void LED_Control(uint8_t on)
{
 8000ef0:	b590      	push	{r4, r7, lr}
 8000ef2:	b089      	sub	sp, #36	@ 0x24
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	0002      	movs	r2, r0
 8000ef8:	1dfb      	adds	r3, r7, #7
 8000efa:	701a      	strb	r2, [r3, #0]
    static uint8_t current_state = 0xFF; /* 0xFF = Unknown/Init */

    if (current_state == on) return; /* No change needed */
 8000efc:	4b1f      	ldr	r3, [pc, #124]	@ (8000f7c <LED_Control+0x8c>)
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	1dfa      	adds	r2, r7, #7
 8000f02:	7812      	ldrb	r2, [r2, #0]
 8000f04:	429a      	cmp	r2, r3
 8000f06:	d034      	beq.n	8000f72 <LED_Control+0x82>

    current_state = on;
 8000f08:	4b1c      	ldr	r3, [pc, #112]	@ (8000f7c <LED_Control+0x8c>)
 8000f0a:	1dfa      	adds	r2, r7, #7
 8000f0c:	7812      	ldrb	r2, [r2, #0]
 8000f0e:	701a      	strb	r2, [r3, #0]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f10:	240c      	movs	r4, #12
 8000f12:	193b      	adds	r3, r7, r4
 8000f14:	0018      	movs	r0, r3
 8000f16:	2314      	movs	r3, #20
 8000f18:	001a      	movs	r2, r3
 8000f1a:	2100      	movs	r1, #0
 8000f1c:	f005 fa84 	bl	8006428 <memset>
    GPIO_InitStruct.Pin = led_Pin;
 8000f20:	0021      	movs	r1, r4
 8000f22:	187b      	adds	r3, r7, r1
 8000f24:	2201      	movs	r2, #1
 8000f26:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f28:	187b      	adds	r3, r7, r1
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2e:	187b      	adds	r3, r7, r1
 8000f30:	2200      	movs	r2, #0
 8000f32:	60da      	str	r2, [r3, #12]

    if(on)
 8000f34:	1dfb      	adds	r3, r7, #7
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d00f      	beq.n	8000f5c <LED_Control+0x6c>
    {
        /* ON: Output Open-Drain, Low */
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000f3c:	187b      	adds	r3, r7, r1
 8000f3e:	2211      	movs	r2, #17
 8000f40:	605a      	str	r2, [r3, #4]
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f42:	187b      	adds	r3, r7, r1
 8000f44:	4a0e      	ldr	r2, [pc, #56]	@ (8000f80 <LED_Control+0x90>)
 8000f46:	0019      	movs	r1, r3
 8000f48:	0010      	movs	r0, r2
 8000f4a:	f002 faaf 	bl	80034ac <HAL_GPIO_Init>
        HAL_GPIO_WritePin(GPIOB, led_Pin, GPIO_PIN_RESET);
 8000f4e:	4b0c      	ldr	r3, [pc, #48]	@ (8000f80 <LED_Control+0x90>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	2101      	movs	r1, #1
 8000f54:	0018      	movs	r0, r3
 8000f56:	f002 fc2a 	bl	80037ae <HAL_GPIO_WritePin>
 8000f5a:	e00b      	b.n	8000f74 <LED_Control+0x84>
    }
    else
    {
        /* OFF: Input, High-Z */
        GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f5c:	210c      	movs	r1, #12
 8000f5e:	187b      	adds	r3, r7, r1
 8000f60:	2200      	movs	r2, #0
 8000f62:	605a      	str	r2, [r3, #4]
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f64:	187b      	adds	r3, r7, r1
 8000f66:	4a06      	ldr	r2, [pc, #24]	@ (8000f80 <LED_Control+0x90>)
 8000f68:	0019      	movs	r1, r3
 8000f6a:	0010      	movs	r0, r2
 8000f6c:	f002 fa9e 	bl	80034ac <HAL_GPIO_Init>
 8000f70:	e000      	b.n	8000f74 <LED_Control+0x84>
    if (current_state == on) return; /* No change needed */
 8000f72:	46c0      	nop			@ (mov r8, r8)
    }
}
 8000f74:	46bd      	mov	sp, r7
 8000f76:	b009      	add	sp, #36	@ 0x24
 8000f78:	bd90      	pop	{r4, r7, pc}
 8000f7a:	46c0      	nop			@ (mov r8, r8)
 8000f7c:	20000000 	.word	0x20000000
 8000f80:	50000400 	.word	0x50000400

08000f84 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM1)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a04      	ldr	r2, [pc, #16]	@ (8000fa4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d102      	bne.n	8000f9c <HAL_TIM_PeriodElapsedCallback+0x18>
  {
    uTIM1_Interrupt_Flag = 1;
 8000f96:	4b04      	ldr	r3, [pc, #16]	@ (8000fa8 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000f98:	2201      	movs	r2, #1
 8000f9a:	701a      	strb	r2, [r3, #0]

  }
}
 8000f9c:	46c0      	nop			@ (mov r8, r8)
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	b002      	add	sp, #8
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	40012c00 	.word	0x40012c00
 8000fa8:	2000002c 	.word	0x2000002c

08000fac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fb2:	b672      	cpsid	i
}
 8000fb4:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();

  /* Force Init LED PB0 in case we crashed before MX_GPIO_Init */
  /* LED_Control handles Init, enabling Clock if needed is good practice though LED_Control relies on it being enabled? 
     LED_Control does NOT enable clock. We should enable it here. */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb6:	4b13      	ldr	r3, [pc, #76]	@ (8001004 <Error_Handler+0x58>)
 8000fb8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000fba:	4b12      	ldr	r3, [pc, #72]	@ (8001004 <Error_Handler+0x58>)
 8000fbc:	2102      	movs	r1, #2
 8000fbe:	430a      	orrs	r2, r1
 8000fc0:	635a      	str	r2, [r3, #52]	@ 0x34
 8000fc2:	4b10      	ldr	r3, [pc, #64]	@ (8001004 <Error_Handler+0x58>)
 8000fc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fc6:	2202      	movs	r2, #2
 8000fc8:	4013      	ands	r3, r2
 8000fca:	60fb      	str	r3, [r7, #12]
 8000fcc:	68fb      	ldr	r3, [r7, #12]
  
  while (1)
  {
      /* Blink LED fast to indicate Error Loop */
      LED_Control(1); /* ON */
 8000fce:	2001      	movs	r0, #1
 8000fd0:	f7ff ff8e 	bl	8000ef0 <LED_Control>
      for(volatile int i=0; i<100000; i++); 
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	60bb      	str	r3, [r7, #8]
 8000fd8:	e002      	b.n	8000fe0 <Error_Handler+0x34>
 8000fda:	68bb      	ldr	r3, [r7, #8]
 8000fdc:	3301      	adds	r3, #1
 8000fde:	60bb      	str	r3, [r7, #8]
 8000fe0:	68bb      	ldr	r3, [r7, #8]
 8000fe2:	4a09      	ldr	r2, [pc, #36]	@ (8001008 <Error_Handler+0x5c>)
 8000fe4:	4293      	cmp	r3, r2
 8000fe6:	ddf8      	ble.n	8000fda <Error_Handler+0x2e>
      LED_Control(0); /* OFF */
 8000fe8:	2000      	movs	r0, #0
 8000fea:	f7ff ff81 	bl	8000ef0 <LED_Control>
      for(volatile int i=0; i<100000; i++); 
 8000fee:	2300      	movs	r3, #0
 8000ff0:	607b      	str	r3, [r7, #4]
 8000ff2:	e002      	b.n	8000ffa <Error_Handler+0x4e>
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	607b      	str	r3, [r7, #4]
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	4a02      	ldr	r2, [pc, #8]	@ (8001008 <Error_Handler+0x5c>)
 8000ffe:	4293      	cmp	r3, r2
 8001000:	ddf8      	ble.n	8000ff4 <Error_Handler+0x48>
      LED_Control(1); /* ON */
 8001002:	e7e4      	b.n	8000fce <Error_Handler+0x22>
 8001004:	40021000 	.word	0x40021000
 8001008:	0001869f 	.word	0x0001869f

0800100c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001012:	4b0f      	ldr	r3, [pc, #60]	@ (8001050 <HAL_MspInit+0x44>)
 8001014:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001016:	4b0e      	ldr	r3, [pc, #56]	@ (8001050 <HAL_MspInit+0x44>)
 8001018:	2101      	movs	r1, #1
 800101a:	430a      	orrs	r2, r1
 800101c:	641a      	str	r2, [r3, #64]	@ 0x40
 800101e:	4b0c      	ldr	r3, [pc, #48]	@ (8001050 <HAL_MspInit+0x44>)
 8001020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001022:	2201      	movs	r2, #1
 8001024:	4013      	ands	r3, r2
 8001026:	607b      	str	r3, [r7, #4]
 8001028:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800102a:	4b09      	ldr	r3, [pc, #36]	@ (8001050 <HAL_MspInit+0x44>)
 800102c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800102e:	4b08      	ldr	r3, [pc, #32]	@ (8001050 <HAL_MspInit+0x44>)
 8001030:	2180      	movs	r1, #128	@ 0x80
 8001032:	0549      	lsls	r1, r1, #21
 8001034:	430a      	orrs	r2, r1
 8001036:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001038:	4b05      	ldr	r3, [pc, #20]	@ (8001050 <HAL_MspInit+0x44>)
 800103a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800103c:	2380      	movs	r3, #128	@ 0x80
 800103e:	055b      	lsls	r3, r3, #21
 8001040:	4013      	ands	r3, r2
 8001042:	603b      	str	r3, [r7, #0]
 8001044:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001046:	46c0      	nop			@ (mov r8, r8)
 8001048:	46bd      	mov	sp, r7
 800104a:	b002      	add	sp, #8
 800104c:	bd80      	pop	{r7, pc}
 800104e:	46c0      	nop			@ (mov r8, r8)
 8001050:	40021000 	.word	0x40021000

08001054 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001054:	b590      	push	{r4, r7, lr}
 8001056:	b08b      	sub	sp, #44	@ 0x2c
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800105c:	2414      	movs	r4, #20
 800105e:	193b      	adds	r3, r7, r4
 8001060:	0018      	movs	r0, r3
 8001062:	2314      	movs	r3, #20
 8001064:	001a      	movs	r2, r3
 8001066:	2100      	movs	r1, #0
 8001068:	f005 f9de 	bl	8006428 <memset>
  if(hadc->Instance==ADC1)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a32      	ldr	r2, [pc, #200]	@ (800113c <HAL_ADC_MspInit+0xe8>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d15d      	bne.n	8001132 <HAL_ADC_MspInit+0xde>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001076:	4b32      	ldr	r3, [pc, #200]	@ (8001140 <HAL_ADC_MspInit+0xec>)
 8001078:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800107a:	4b31      	ldr	r3, [pc, #196]	@ (8001140 <HAL_ADC_MspInit+0xec>)
 800107c:	2180      	movs	r1, #128	@ 0x80
 800107e:	0349      	lsls	r1, r1, #13
 8001080:	430a      	orrs	r2, r1
 8001082:	641a      	str	r2, [r3, #64]	@ 0x40
 8001084:	4b2e      	ldr	r3, [pc, #184]	@ (8001140 <HAL_ADC_MspInit+0xec>)
 8001086:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001088:	2380      	movs	r3, #128	@ 0x80
 800108a:	035b      	lsls	r3, r3, #13
 800108c:	4013      	ands	r3, r2
 800108e:	613b      	str	r3, [r7, #16]
 8001090:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001092:	4b2b      	ldr	r3, [pc, #172]	@ (8001140 <HAL_ADC_MspInit+0xec>)
 8001094:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001096:	4b2a      	ldr	r3, [pc, #168]	@ (8001140 <HAL_ADC_MspInit+0xec>)
 8001098:	2101      	movs	r1, #1
 800109a:	430a      	orrs	r2, r1
 800109c:	635a      	str	r2, [r3, #52]	@ 0x34
 800109e:	4b28      	ldr	r3, [pc, #160]	@ (8001140 <HAL_ADC_MspInit+0xec>)
 80010a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010a2:	2201      	movs	r2, #1
 80010a4:	4013      	ands	r3, r2
 80010a6:	60fb      	str	r3, [r7, #12]
 80010a8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80010aa:	193b      	adds	r3, r7, r4
 80010ac:	2203      	movs	r2, #3
 80010ae:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010b0:	193b      	adds	r3, r7, r4
 80010b2:	2203      	movs	r2, #3
 80010b4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	193b      	adds	r3, r7, r4
 80010b8:	2200      	movs	r2, #0
 80010ba:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010bc:	193a      	adds	r2, r7, r4
 80010be:	23a0      	movs	r3, #160	@ 0xa0
 80010c0:	05db      	lsls	r3, r3, #23
 80010c2:	0011      	movs	r1, r2
 80010c4:	0018      	movs	r0, r3
 80010c6:	f002 f9f1 	bl	80034ac <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80010ca:	4b1e      	ldr	r3, [pc, #120]	@ (8001144 <HAL_ADC_MspInit+0xf0>)
 80010cc:	4a1e      	ldr	r2, [pc, #120]	@ (8001148 <HAL_ADC_MspInit+0xf4>)
 80010ce:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80010d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001144 <HAL_ADC_MspInit+0xf0>)
 80010d2:	2205      	movs	r2, #5
 80010d4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001144 <HAL_ADC_MspInit+0xf0>)
 80010d8:	2200      	movs	r2, #0
 80010da:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80010dc:	4b19      	ldr	r3, [pc, #100]	@ (8001144 <HAL_ADC_MspInit+0xf0>)
 80010de:	2200      	movs	r2, #0
 80010e0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80010e2:	4b18      	ldr	r3, [pc, #96]	@ (8001144 <HAL_ADC_MspInit+0xf0>)
 80010e4:	2280      	movs	r2, #128	@ 0x80
 80010e6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010e8:	4b16      	ldr	r3, [pc, #88]	@ (8001144 <HAL_ADC_MspInit+0xf0>)
 80010ea:	2280      	movs	r2, #128	@ 0x80
 80010ec:	0052      	lsls	r2, r2, #1
 80010ee:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010f0:	4b14      	ldr	r3, [pc, #80]	@ (8001144 <HAL_ADC_MspInit+0xf0>)
 80010f2:	2280      	movs	r2, #128	@ 0x80
 80010f4:	00d2      	lsls	r2, r2, #3
 80010f6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80010f8:	4b12      	ldr	r3, [pc, #72]	@ (8001144 <HAL_ADC_MspInit+0xf0>)
 80010fa:	2220      	movs	r2, #32
 80010fc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80010fe:	4b11      	ldr	r3, [pc, #68]	@ (8001144 <HAL_ADC_MspInit+0xf0>)
 8001100:	2280      	movs	r2, #128	@ 0x80
 8001102:	0192      	lsls	r2, r2, #6
 8001104:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001106:	4b0f      	ldr	r3, [pc, #60]	@ (8001144 <HAL_ADC_MspInit+0xf0>)
 8001108:	0018      	movs	r0, r3
 800110a:	f001 feb1 	bl	8002e70 <HAL_DMA_Init>
 800110e:	1e03      	subs	r3, r0, #0
 8001110:	d001      	beq.n	8001116 <HAL_ADC_MspInit+0xc2>
    {
      Error_Handler();
 8001112:	f7ff ff4b 	bl	8000fac <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4a0a      	ldr	r2, [pc, #40]	@ (8001144 <HAL_ADC_MspInit+0xf0>)
 800111a:	651a      	str	r2, [r3, #80]	@ 0x50
 800111c:	4b09      	ldr	r3, [pc, #36]	@ (8001144 <HAL_ADC_MspInit+0xf0>)
 800111e:	687a      	ldr	r2, [r7, #4]
 8001120:	629a      	str	r2, [r3, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8001122:	2200      	movs	r2, #0
 8001124:	2100      	movs	r1, #0
 8001126:	200c      	movs	r0, #12
 8001128:	f001 fe70 	bl	8002e0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 800112c:	200c      	movs	r0, #12
 800112e:	f001 fe82 	bl	8002e36 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001132:	46c0      	nop			@ (mov r8, r8)
 8001134:	46bd      	mov	sp, r7
 8001136:	b00b      	add	sp, #44	@ 0x2c
 8001138:	bd90      	pop	{r4, r7, pc}
 800113a:	46c0      	nop			@ (mov r8, r8)
 800113c:	40012400 	.word	0x40012400
 8001140:	40021000 	.word	0x40021000
 8001144:	200000b8 	.word	0x200000b8
 8001148:	40020008 	.word	0x40020008

0800114c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a0e      	ldr	r2, [pc, #56]	@ (8001194 <HAL_TIM_Base_MspInit+0x48>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d115      	bne.n	800118a <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800115e:	4b0e      	ldr	r3, [pc, #56]	@ (8001198 <HAL_TIM_Base_MspInit+0x4c>)
 8001160:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001162:	4b0d      	ldr	r3, [pc, #52]	@ (8001198 <HAL_TIM_Base_MspInit+0x4c>)
 8001164:	2180      	movs	r1, #128	@ 0x80
 8001166:	0109      	lsls	r1, r1, #4
 8001168:	430a      	orrs	r2, r1
 800116a:	641a      	str	r2, [r3, #64]	@ 0x40
 800116c:	4b0a      	ldr	r3, [pc, #40]	@ (8001198 <HAL_TIM_Base_MspInit+0x4c>)
 800116e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001170:	2380      	movs	r3, #128	@ 0x80
 8001172:	011b      	lsls	r3, r3, #4
 8001174:	4013      	ands	r3, r2
 8001176:	60fb      	str	r3, [r7, #12]
 8001178:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 800117a:	2200      	movs	r2, #0
 800117c:	2100      	movs	r1, #0
 800117e:	200d      	movs	r0, #13
 8001180:	f001 fe44 	bl	8002e0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8001184:	200d      	movs	r0, #13
 8001186:	f001 fe56 	bl	8002e36 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800118a:	46c0      	nop			@ (mov r8, r8)
 800118c:	46bd      	mov	sp, r7
 800118e:	b004      	add	sp, #16
 8001190:	bd80      	pop	{r7, pc}
 8001192:	46c0      	nop			@ (mov r8, r8)
 8001194:	40012c00 	.word	0x40012c00
 8001198:	40021000 	.word	0x40021000

0800119c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800119c:	b590      	push	{r4, r7, lr}
 800119e:	b091      	sub	sp, #68	@ 0x44
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a4:	232c      	movs	r3, #44	@ 0x2c
 80011a6:	18fb      	adds	r3, r7, r3
 80011a8:	0018      	movs	r0, r3
 80011aa:	2314      	movs	r3, #20
 80011ac:	001a      	movs	r2, r3
 80011ae:	2100      	movs	r1, #0
 80011b0:	f005 f93a 	bl	8006428 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011b4:	2414      	movs	r4, #20
 80011b6:	193b      	adds	r3, r7, r4
 80011b8:	0018      	movs	r0, r3
 80011ba:	2318      	movs	r3, #24
 80011bc:	001a      	movs	r2, r3
 80011be:	2100      	movs	r1, #0
 80011c0:	f005 f932 	bl	8006428 <memset>
  if(huart->Instance==USART1)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a3a      	ldr	r2, [pc, #232]	@ (80012b4 <HAL_UART_MspInit+0x118>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d16e      	bne.n	80012ac <HAL_UART_MspInit+0x110>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80011ce:	193b      	adds	r3, r7, r4
 80011d0:	2201      	movs	r2, #1
 80011d2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80011d4:	193b      	adds	r3, r7, r4
 80011d6:	2200      	movs	r2, #0
 80011d8:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011da:	193b      	adds	r3, r7, r4
 80011dc:	0018      	movs	r0, r3
 80011de:	f003 f825 	bl	800422c <HAL_RCCEx_PeriphCLKConfig>
 80011e2:	1e03      	subs	r3, r0, #0
 80011e4:	d001      	beq.n	80011ea <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80011e6:	f7ff fee1 	bl	8000fac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80011ea:	4b33      	ldr	r3, [pc, #204]	@ (80012b8 <HAL_UART_MspInit+0x11c>)
 80011ec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80011ee:	4b32      	ldr	r3, [pc, #200]	@ (80012b8 <HAL_UART_MspInit+0x11c>)
 80011f0:	2180      	movs	r1, #128	@ 0x80
 80011f2:	01c9      	lsls	r1, r1, #7
 80011f4:	430a      	orrs	r2, r1
 80011f6:	641a      	str	r2, [r3, #64]	@ 0x40
 80011f8:	4b2f      	ldr	r3, [pc, #188]	@ (80012b8 <HAL_UART_MspInit+0x11c>)
 80011fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80011fc:	2380      	movs	r3, #128	@ 0x80
 80011fe:	01db      	lsls	r3, r3, #7
 8001200:	4013      	ands	r3, r2
 8001202:	613b      	str	r3, [r7, #16]
 8001204:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001206:	4b2c      	ldr	r3, [pc, #176]	@ (80012b8 <HAL_UART_MspInit+0x11c>)
 8001208:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800120a:	4b2b      	ldr	r3, [pc, #172]	@ (80012b8 <HAL_UART_MspInit+0x11c>)
 800120c:	2102      	movs	r1, #2
 800120e:	430a      	orrs	r2, r1
 8001210:	635a      	str	r2, [r3, #52]	@ 0x34
 8001212:	4b29      	ldr	r3, [pc, #164]	@ (80012b8 <HAL_UART_MspInit+0x11c>)
 8001214:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001216:	2202      	movs	r2, #2
 8001218:	4013      	ands	r3, r2
 800121a:	60fb      	str	r3, [r7, #12]
 800121c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800121e:	212c      	movs	r1, #44	@ 0x2c
 8001220:	187b      	adds	r3, r7, r1
 8001222:	2240      	movs	r2, #64	@ 0x40
 8001224:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001226:	187b      	adds	r3, r7, r1
 8001228:	2202      	movs	r2, #2
 800122a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122c:	187b      	adds	r3, r7, r1
 800122e:	2200      	movs	r2, #0
 8001230:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001232:	187b      	adds	r3, r7, r1
 8001234:	2200      	movs	r2, #0
 8001236:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8001238:	187b      	adds	r3, r7, r1
 800123a:	2200      	movs	r2, #0
 800123c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800123e:	187b      	adds	r3, r7, r1
 8001240:	4a1e      	ldr	r2, [pc, #120]	@ (80012bc <HAL_UART_MspInit+0x120>)
 8001242:	0019      	movs	r1, r3
 8001244:	0010      	movs	r0, r2
 8001246:	f002 f931 	bl	80034ac <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 800124a:	4b1d      	ldr	r3, [pc, #116]	@ (80012c0 <HAL_UART_MspInit+0x124>)
 800124c:	4a1d      	ldr	r2, [pc, #116]	@ (80012c4 <HAL_UART_MspInit+0x128>)
 800124e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8001250:	4b1b      	ldr	r3, [pc, #108]	@ (80012c0 <HAL_UART_MspInit+0x124>)
 8001252:	2233      	movs	r2, #51	@ 0x33
 8001254:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001256:	4b1a      	ldr	r3, [pc, #104]	@ (80012c0 <HAL_UART_MspInit+0x124>)
 8001258:	2210      	movs	r2, #16
 800125a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800125c:	4b18      	ldr	r3, [pc, #96]	@ (80012c0 <HAL_UART_MspInit+0x124>)
 800125e:	2200      	movs	r2, #0
 8001260:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001262:	4b17      	ldr	r3, [pc, #92]	@ (80012c0 <HAL_UART_MspInit+0x124>)
 8001264:	2280      	movs	r2, #128	@ 0x80
 8001266:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001268:	4b15      	ldr	r3, [pc, #84]	@ (80012c0 <HAL_UART_MspInit+0x124>)
 800126a:	2200      	movs	r2, #0
 800126c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800126e:	4b14      	ldr	r3, [pc, #80]	@ (80012c0 <HAL_UART_MspInit+0x124>)
 8001270:	2200      	movs	r2, #0
 8001272:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001274:	4b12      	ldr	r3, [pc, #72]	@ (80012c0 <HAL_UART_MspInit+0x124>)
 8001276:	2200      	movs	r2, #0
 8001278:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800127a:	4b11      	ldr	r3, [pc, #68]	@ (80012c0 <HAL_UART_MspInit+0x124>)
 800127c:	2200      	movs	r2, #0
 800127e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001280:	4b0f      	ldr	r3, [pc, #60]	@ (80012c0 <HAL_UART_MspInit+0x124>)
 8001282:	0018      	movs	r0, r3
 8001284:	f001 fdf4 	bl	8002e70 <HAL_DMA_Init>
 8001288:	1e03      	subs	r3, r0, #0
 800128a:	d001      	beq.n	8001290 <HAL_UART_MspInit+0xf4>
    {
      Error_Handler();
 800128c:	f7ff fe8e 	bl	8000fac <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	4a0b      	ldr	r2, [pc, #44]	@ (80012c0 <HAL_UART_MspInit+0x124>)
 8001294:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001296:	4b0a      	ldr	r3, [pc, #40]	@ (80012c0 <HAL_UART_MspInit+0x124>)
 8001298:	687a      	ldr	r2, [r7, #4]
 800129a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800129c:	2200      	movs	r2, #0
 800129e:	2100      	movs	r1, #0
 80012a0:	201b      	movs	r0, #27
 80012a2:	f001 fdb3 	bl	8002e0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80012a6:	201b      	movs	r0, #27
 80012a8:	f001 fdc5 	bl	8002e36 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80012ac:	46c0      	nop			@ (mov r8, r8)
 80012ae:	46bd      	mov	sp, r7
 80012b0:	b011      	add	sp, #68	@ 0x44
 80012b2:	bd90      	pop	{r4, r7, pc}
 80012b4:	40013800 	.word	0x40013800
 80012b8:	40021000 	.word	0x40021000
 80012bc:	50000400 	.word	0x50000400
 80012c0:	20000114 	.word	0x20000114
 80012c4:	4002001c 	.word	0x4002001c

080012c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012cc:	46c0      	nop			@ (mov r8, r8)
 80012ce:	e7fd      	b.n	80012cc <NMI_Handler+0x4>

080012d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012d4:	46c0      	nop			@ (mov r8, r8)
 80012d6:	e7fd      	b.n	80012d4 <HardFault_Handler+0x4>

080012d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80012dc:	46c0      	nop			@ (mov r8, r8)
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}

080012e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012e2:	b580      	push	{r7, lr}
 80012e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012e6:	46c0      	nop			@ (mov r8, r8)
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}

080012ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012f0:	f000 f8e6 	bl	80014c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  /* Debug: Check if SysTick is firing (Interrupts Alive?) */
  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 80012f4:	4b03      	ldr	r3, [pc, #12]	@ (8001304 <SysTick_Handler+0x18>)
 80012f6:	2101      	movs	r1, #1
 80012f8:	0018      	movs	r0, r3
 80012fa:	f002 fa75 	bl	80037e8 <HAL_GPIO_TogglePin>
  /* USER CODE END SysTick_IRQn 1 */
}
 80012fe:	46c0      	nop			@ (mov r8, r8)
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	50000400 	.word	0x50000400

08001308 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800130c:	4b03      	ldr	r3, [pc, #12]	@ (800131c <DMA1_Channel1_IRQHandler+0x14>)
 800130e:	0018      	movs	r0, r3
 8001310:	f001 ff8a 	bl	8003228 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */

}
 8001314:	46c0      	nop			@ (mov r8, r8)
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	46c0      	nop			@ (mov r8, r8)
 800131c:	200000b8 	.word	0x200000b8

08001320 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001324:	4b03      	ldr	r3, [pc, #12]	@ (8001334 <DMA1_Channel2_3_IRQHandler+0x14>)
 8001326:	0018      	movs	r0, r3
 8001328:	f001 ff7e 	bl	8003228 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 800132c:	46c0      	nop			@ (mov r8, r8)
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	46c0      	nop			@ (mov r8, r8)
 8001334:	20000114 	.word	0x20000114

08001338 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800133c:	4b03      	ldr	r3, [pc, #12]	@ (800134c <ADC1_IRQHandler+0x14>)
 800133e:	0018      	movs	r0, r3
 8001340:	f000 fd6c 	bl	8001e1c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8001344:	46c0      	nop			@ (mov r8, r8)
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	46c0      	nop			@ (mov r8, r8)
 800134c:	20000054 	.word	0x20000054

08001350 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001354:	4b03      	ldr	r3, [pc, #12]	@ (8001364 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8001356:	0018      	movs	r0, r3
 8001358:	f003 f934 	bl	80045c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 800135c:	46c0      	nop			@ (mov r8, r8)
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	46c0      	nop			@ (mov r8, r8)
 8001364:	20000170 	.word	0x20000170

08001368 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800136c:	4b03      	ldr	r3, [pc, #12]	@ (800137c <USART1_IRQHandler+0x14>)
 800136e:	0018      	movs	r0, r3
 8001370:	f003 ff1e 	bl	80051b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001374:	46c0      	nop			@ (mov r8, r8)
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	46c0      	nop			@ (mov r8, r8)
 800137c:	200001bc 	.word	0x200001bc

08001380 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
 8001384:	4b03      	ldr	r3, [pc, #12]	@ (8001394 <SystemInit+0x14>)
 8001386:	2280      	movs	r2, #128	@ 0x80
 8001388:	0512      	lsls	r2, r2, #20
 800138a:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 800138c:	46c0      	nop			@ (mov r8, r8)
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	46c0      	nop			@ (mov r8, r8)
 8001394:	e000ed00 	.word	0xe000ed00

08001398 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001398:	480d      	ldr	r0, [pc, #52]	@ (80013d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800139a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800139c:	f7ff fff0 	bl	8001380 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013a0:	480c      	ldr	r0, [pc, #48]	@ (80013d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80013a2:	490d      	ldr	r1, [pc, #52]	@ (80013d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80013a4:	4a0d      	ldr	r2, [pc, #52]	@ (80013dc <LoopForever+0xe>)
  movs r3, #0
 80013a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013a8:	e002      	b.n	80013b0 <LoopCopyDataInit>

080013aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013ae:	3304      	adds	r3, #4

080013b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013b4:	d3f9      	bcc.n	80013aa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013b6:	4a0a      	ldr	r2, [pc, #40]	@ (80013e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80013b8:	4c0a      	ldr	r4, [pc, #40]	@ (80013e4 <LoopForever+0x16>)
  movs r3, #0
 80013ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013bc:	e001      	b.n	80013c2 <LoopFillZerobss>

080013be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013c0:	3204      	adds	r2, #4

080013c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013c4:	d3fb      	bcc.n	80013be <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80013c6:	f005 f837 	bl	8006438 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80013ca:	f7ff f80f 	bl	80003ec <main>

080013ce <LoopForever>:

LoopForever:
  b LoopForever
 80013ce:	e7fe      	b.n	80013ce <LoopForever>
  ldr   r0, =_estack
 80013d0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80013d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013d8:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80013dc:	08006550 	.word	0x08006550
  ldr r2, =_sbss
 80013e0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80013e4:	2000025c 	.word	0x2000025c

080013e8 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013e8:	e7fe      	b.n	80013e8 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>
	...

080013ec <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013f2:	1dfb      	adds	r3, r7, #7
 80013f4:	2200      	movs	r2, #0
 80013f6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001428 <HAL_Init+0x3c>)
 80013fa:	681a      	ldr	r2, [r3, #0]
 80013fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001428 <HAL_Init+0x3c>)
 80013fe:	2180      	movs	r1, #128	@ 0x80
 8001400:	0049      	lsls	r1, r1, #1
 8001402:	430a      	orrs	r2, r1
 8001404:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001406:	2003      	movs	r0, #3
 8001408:	f000 f810 	bl	800142c <HAL_InitTick>
 800140c:	1e03      	subs	r3, r0, #0
 800140e:	d003      	beq.n	8001418 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001410:	1dfb      	adds	r3, r7, #7
 8001412:	2201      	movs	r2, #1
 8001414:	701a      	strb	r2, [r3, #0]
 8001416:	e001      	b.n	800141c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001418:	f7ff fdf8 	bl	800100c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800141c:	1dfb      	adds	r3, r7, #7
 800141e:	781b      	ldrb	r3, [r3, #0]
}
 8001420:	0018      	movs	r0, r3
 8001422:	46bd      	mov	sp, r7
 8001424:	b002      	add	sp, #8
 8001426:	bd80      	pop	{r7, pc}
 8001428:	40022000 	.word	0x40022000

0800142c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800142c:	b590      	push	{r4, r7, lr}
 800142e:	b085      	sub	sp, #20
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001434:	230f      	movs	r3, #15
 8001436:	18fb      	adds	r3, r7, r3
 8001438:	2200      	movs	r2, #0
 800143a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800143c:	4b1d      	ldr	r3, [pc, #116]	@ (80014b4 <HAL_InitTick+0x88>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d02b      	beq.n	800149c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001444:	4b1c      	ldr	r3, [pc, #112]	@ (80014b8 <HAL_InitTick+0x8c>)
 8001446:	681c      	ldr	r4, [r3, #0]
 8001448:	4b1a      	ldr	r3, [pc, #104]	@ (80014b4 <HAL_InitTick+0x88>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	0019      	movs	r1, r3
 800144e:	23fa      	movs	r3, #250	@ 0xfa
 8001450:	0098      	lsls	r0, r3, #2
 8001452:	f7fe fe55 	bl	8000100 <__udivsi3>
 8001456:	0003      	movs	r3, r0
 8001458:	0019      	movs	r1, r3
 800145a:	0020      	movs	r0, r4
 800145c:	f7fe fe50 	bl	8000100 <__udivsi3>
 8001460:	0003      	movs	r3, r0
 8001462:	0018      	movs	r0, r3
 8001464:	f001 fcf7 	bl	8002e56 <HAL_SYSTICK_Config>
 8001468:	1e03      	subs	r3, r0, #0
 800146a:	d112      	bne.n	8001492 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2b03      	cmp	r3, #3
 8001470:	d80a      	bhi.n	8001488 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001472:	6879      	ldr	r1, [r7, #4]
 8001474:	2301      	movs	r3, #1
 8001476:	425b      	negs	r3, r3
 8001478:	2200      	movs	r2, #0
 800147a:	0018      	movs	r0, r3
 800147c:	f001 fcc6 	bl	8002e0c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001480:	4b0e      	ldr	r3, [pc, #56]	@ (80014bc <HAL_InitTick+0x90>)
 8001482:	687a      	ldr	r2, [r7, #4]
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	e00d      	b.n	80014a4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001488:	230f      	movs	r3, #15
 800148a:	18fb      	adds	r3, r7, r3
 800148c:	2201      	movs	r2, #1
 800148e:	701a      	strb	r2, [r3, #0]
 8001490:	e008      	b.n	80014a4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001492:	230f      	movs	r3, #15
 8001494:	18fb      	adds	r3, r7, r3
 8001496:	2201      	movs	r2, #1
 8001498:	701a      	strb	r2, [r3, #0]
 800149a:	e003      	b.n	80014a4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800149c:	230f      	movs	r3, #15
 800149e:	18fb      	adds	r3, r7, r3
 80014a0:	2201      	movs	r2, #1
 80014a2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80014a4:	230f      	movs	r3, #15
 80014a6:	18fb      	adds	r3, r7, r3
 80014a8:	781b      	ldrb	r3, [r3, #0]
}
 80014aa:	0018      	movs	r0, r3
 80014ac:	46bd      	mov	sp, r7
 80014ae:	b005      	add	sp, #20
 80014b0:	bd90      	pop	{r4, r7, pc}
 80014b2:	46c0      	nop			@ (mov r8, r8)
 80014b4:	2000000c 	.word	0x2000000c
 80014b8:	20000004 	.word	0x20000004
 80014bc:	20000008 	.word	0x20000008

080014c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014c4:	4b05      	ldr	r3, [pc, #20]	@ (80014dc <HAL_IncTick+0x1c>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	001a      	movs	r2, r3
 80014ca:	4b05      	ldr	r3, [pc, #20]	@ (80014e0 <HAL_IncTick+0x20>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	18d2      	adds	r2, r2, r3
 80014d0:	4b03      	ldr	r3, [pc, #12]	@ (80014e0 <HAL_IncTick+0x20>)
 80014d2:	601a      	str	r2, [r3, #0]
}
 80014d4:	46c0      	nop			@ (mov r8, r8)
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	46c0      	nop			@ (mov r8, r8)
 80014dc:	2000000c 	.word	0x2000000c
 80014e0:	20000258 	.word	0x20000258

080014e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
  return uwTick;
 80014e8:	4b02      	ldr	r3, [pc, #8]	@ (80014f4 <HAL_GetTick+0x10>)
 80014ea:	681b      	ldr	r3, [r3, #0]
}
 80014ec:	0018      	movs	r0, r3
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	46c0      	nop			@ (mov r8, r8)
 80014f4:	20000258 	.word	0x20000258

080014f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001500:	f7ff fff0 	bl	80014e4 <HAL_GetTick>
 8001504:	0003      	movs	r3, r0
 8001506:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	3301      	adds	r3, #1
 8001510:	d005      	beq.n	800151e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001512:	4b0a      	ldr	r3, [pc, #40]	@ (800153c <HAL_Delay+0x44>)
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	001a      	movs	r2, r3
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	189b      	adds	r3, r3, r2
 800151c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800151e:	46c0      	nop			@ (mov r8, r8)
 8001520:	f7ff ffe0 	bl	80014e4 <HAL_GetTick>
 8001524:	0002      	movs	r2, r0
 8001526:	68bb      	ldr	r3, [r7, #8]
 8001528:	1ad3      	subs	r3, r2, r3
 800152a:	68fa      	ldr	r2, [r7, #12]
 800152c:	429a      	cmp	r2, r3
 800152e:	d8f7      	bhi.n	8001520 <HAL_Delay+0x28>
  {
  }
}
 8001530:	46c0      	nop			@ (mov r8, r8)
 8001532:	46c0      	nop			@ (mov r8, r8)
 8001534:	46bd      	mov	sp, r7
 8001536:	b004      	add	sp, #16
 8001538:	bd80      	pop	{r7, pc}
 800153a:	46c0      	nop			@ (mov r8, r8)
 800153c:	2000000c 	.word	0x2000000c

08001540 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
 8001548:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a05      	ldr	r2, [pc, #20]	@ (8001564 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001550:	401a      	ands	r2, r3
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	431a      	orrs	r2, r3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	601a      	str	r2, [r3, #0]
}
 800155a:	46c0      	nop			@ (mov r8, r8)
 800155c:	46bd      	mov	sp, r7
 800155e:	b002      	add	sp, #8
 8001560:	bd80      	pop	{r7, pc}
 8001562:	46c0      	nop			@ (mov r8, r8)
 8001564:	fe3fffff 	.word	0xfe3fffff

08001568 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	23e0      	movs	r3, #224	@ 0xe0
 8001576:	045b      	lsls	r3, r3, #17
 8001578:	4013      	ands	r3, r2
}
 800157a:	0018      	movs	r0, r3
 800157c:	46bd      	mov	sp, r7
 800157e:	b002      	add	sp, #8
 8001580:	bd80      	pop	{r7, pc}

08001582 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001582:	b580      	push	{r7, lr}
 8001584:	b084      	sub	sp, #16
 8001586:	af00      	add	r7, sp, #0
 8001588:	60f8      	str	r0, [r7, #12]
 800158a:	60b9      	str	r1, [r7, #8]
 800158c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	695b      	ldr	r3, [r3, #20]
 8001592:	68ba      	ldr	r2, [r7, #8]
 8001594:	2104      	movs	r1, #4
 8001596:	400a      	ands	r2, r1
 8001598:	2107      	movs	r1, #7
 800159a:	4091      	lsls	r1, r2
 800159c:	000a      	movs	r2, r1
 800159e:	43d2      	mvns	r2, r2
 80015a0:	401a      	ands	r2, r3
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	2104      	movs	r1, #4
 80015a6:	400b      	ands	r3, r1
 80015a8:	6879      	ldr	r1, [r7, #4]
 80015aa:	4099      	lsls	r1, r3
 80015ac:	000b      	movs	r3, r1
 80015ae:	431a      	orrs	r2, r3
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80015b4:	46c0      	nop			@ (mov r8, r8)
 80015b6:	46bd      	mov	sp, r7
 80015b8:	b004      	add	sp, #16
 80015ba:	bd80      	pop	{r7, pc}

080015bc <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	695b      	ldr	r3, [r3, #20]
 80015ca:	683a      	ldr	r2, [r7, #0]
 80015cc:	2104      	movs	r1, #4
 80015ce:	400a      	ands	r2, r1
 80015d0:	2107      	movs	r1, #7
 80015d2:	4091      	lsls	r1, r2
 80015d4:	000a      	movs	r2, r1
 80015d6:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	2104      	movs	r1, #4
 80015dc:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80015de:	40da      	lsrs	r2, r3
 80015e0:	0013      	movs	r3, r2
}
 80015e2:	0018      	movs	r0, r3
 80015e4:	46bd      	mov	sp, r7
 80015e6:	b002      	add	sp, #8
 80015e8:	bd80      	pop	{r7, pc}

080015ea <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80015ea:	b580      	push	{r7, lr}
 80015ec:	b082      	sub	sp, #8
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	68da      	ldr	r2, [r3, #12]
 80015f6:	23c0      	movs	r3, #192	@ 0xc0
 80015f8:	011b      	lsls	r3, r3, #4
 80015fa:	4013      	ands	r3, r2
 80015fc:	d101      	bne.n	8001602 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80015fe:	2301      	movs	r3, #1
 8001600:	e000      	b.n	8001604 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001602:	2300      	movs	r3, #0
}
 8001604:	0018      	movs	r0, r3
 8001606:	46bd      	mov	sp, r7
 8001608:	b002      	add	sp, #8
 800160a:	bd80      	pop	{r7, pc}

0800160c <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af00      	add	r7, sp, #0
 8001612:	60f8      	str	r0, [r7, #12]
 8001614:	60b9      	str	r1, [r7, #8]
 8001616:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800161c:	68ba      	ldr	r2, [r7, #8]
 800161e:	211f      	movs	r1, #31
 8001620:	400a      	ands	r2, r1
 8001622:	210f      	movs	r1, #15
 8001624:	4091      	lsls	r1, r2
 8001626:	000a      	movs	r2, r1
 8001628:	43d2      	mvns	r2, r2
 800162a:	401a      	ands	r2, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	0e9b      	lsrs	r3, r3, #26
 8001630:	210f      	movs	r1, #15
 8001632:	4019      	ands	r1, r3
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	201f      	movs	r0, #31
 8001638:	4003      	ands	r3, r0
 800163a:	4099      	lsls	r1, r3
 800163c:	000b      	movs	r3, r1
 800163e:	431a      	orrs	r2, r3
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001644:	46c0      	nop			@ (mov r8, r8)
 8001646:	46bd      	mov	sp, r7
 8001648:	b004      	add	sp, #16
 800164a:	bd80      	pop	{r7, pc}

0800164c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
 8001654:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	035b      	lsls	r3, r3, #13
 800165e:	0b5b      	lsrs	r3, r3, #13
 8001660:	431a      	orrs	r2, r3
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001666:	46c0      	nop			@ (mov r8, r8)
 8001668:	46bd      	mov	sp, r7
 800166a:	b002      	add	sp, #8
 800166c:	bd80      	pop	{r7, pc}

0800166e <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800166e:	b580      	push	{r7, lr}
 8001670:	b082      	sub	sp, #8
 8001672:	af00      	add	r7, sp, #0
 8001674:	6078      	str	r0, [r7, #4]
 8001676:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800167c:	683a      	ldr	r2, [r7, #0]
 800167e:	0352      	lsls	r2, r2, #13
 8001680:	0b52      	lsrs	r2, r2, #13
 8001682:	43d2      	mvns	r2, r2
 8001684:	401a      	ands	r2, r3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800168a:	46c0      	nop			@ (mov r8, r8)
 800168c:	46bd      	mov	sp, r7
 800168e:	b002      	add	sp, #8
 8001690:	bd80      	pop	{r7, pc}

08001692 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 8001692:	b580      	push	{r7, lr}
 8001694:	b082      	sub	sp, #8
 8001696:	af00      	add	r7, sp, #0
 8001698:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	68db      	ldr	r3, [r3, #12]
 800169e:	2203      	movs	r2, #3
 80016a0:	4013      	ands	r3, r2
}
 80016a2:	0018      	movs	r0, r3
 80016a4:	46bd      	mov	sp, r7
 80016a6:	b002      	add	sp, #8
 80016a8:	bd80      	pop	{r7, pc}
	...

080016ac <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	60f8      	str	r0, [r7, #12]
 80016b4:	60b9      	str	r1, [r7, #8]
 80016b6:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	695b      	ldr	r3, [r3, #20]
 80016bc:	68ba      	ldr	r2, [r7, #8]
 80016be:	0212      	lsls	r2, r2, #8
 80016c0:	43d2      	mvns	r2, r2
 80016c2:	401a      	ands	r2, r3
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	021b      	lsls	r3, r3, #8
 80016c8:	6879      	ldr	r1, [r7, #4]
 80016ca:	400b      	ands	r3, r1
 80016cc:	4904      	ldr	r1, [pc, #16]	@ (80016e0 <LL_ADC_SetChannelSamplingTime+0x34>)
 80016ce:	400b      	ands	r3, r1
 80016d0:	431a      	orrs	r2, r3
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80016d6:	46c0      	nop			@ (mov r8, r8)
 80016d8:	46bd      	mov	sp, r7
 80016da:	b004      	add	sp, #16
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	46c0      	nop			@ (mov r8, r8)
 80016e0:	07ffff00 	.word	0x07ffff00

080016e4 <LL_ADC_SetAnalogWDMonitChannels>:
  *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG
  *         @arg @ref LL_ADC_AWD_CH_VBAT_REG
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	60f8      	str	r0, [r7, #12]
 80016ec:	60b9      	str	r1, [r7, #8]
 80016ee:	607a      	str	r2, [r7, #4]
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg;

  if (AWDy == LL_ADC_AWD1)
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	4a11      	ldr	r2, [pc, #68]	@ (8001738 <LL_ADC_SetAnalogWDMonitChannels+0x54>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d103      	bne.n	8001700 <LL_ADC_SetAnalogWDMonitChannels+0x1c>
  {
    preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR1, 0UL);
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	330c      	adds	r3, #12
 80016fc:	617b      	str	r3, [r7, #20]
 80016fe:	e009      	b.n	8001714 <LL_ADC_SetAnalogWDMonitChannels+0x30>
  }
  else
  {
    preg = __ADC_PTR_REG_OFFSET(ADCx->AWD2CR,
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	33a0      	adds	r3, #160	@ 0xa0
 8001704:	0019      	movs	r1, r3
 8001706:	68bb      	ldr	r3, [r7, #8]
 8001708:	0d5b      	lsrs	r3, r3, #21
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	2204      	movs	r2, #4
 800170e:	4013      	ands	r3, r2
 8001710:	18cb      	adds	r3, r1, r3
 8001712:	617b      	str	r3, [r7, #20]
                                ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK)) >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL));
  }

  MODIFY_REG(*preg,
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	68ba      	ldr	r2, [r7, #8]
 800171a:	4908      	ldr	r1, [pc, #32]	@ (800173c <LL_ADC_SetAnalogWDMonitChannels+0x58>)
 800171c:	400a      	ands	r2, r1
 800171e:	43d2      	mvns	r2, r2
 8001720:	401a      	ands	r2, r3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	68b9      	ldr	r1, [r7, #8]
 8001726:	400b      	ands	r3, r1
 8001728:	431a      	orrs	r2, r3
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	601a      	str	r2, [r3, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
}
 800172e:	46c0      	nop			@ (mov r8, r8)
 8001730:	46bd      	mov	sp, r7
 8001732:	b006      	add	sp, #24
 8001734:	bd80      	pop	{r7, pc}
 8001736:	46c0      	nop			@ (mov r8, r8)
 8001738:	7cc00000 	.word	0x7cc00000
 800173c:	7cc7ffff 	.word	0x7cc7ffff

08001740 <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,
                                                     uint32_t AWDThresholdLowValue)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b086      	sub	sp, #24
 8001744:	af00      	add	r7, sp, #0
 8001746:	60f8      	str	r0, [r7, #12]
 8001748:	60b9      	str	r1, [r7, #8]
 800174a:	607a      	str	r2, [r7, #4]
 800174c:	603b      	str	r3, [r7, #0]
  /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
  /* position in register and register position depending on parameter        */
  /* "AWDy".                                                                  */
  /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->AWD1TR,
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	3320      	adds	r3, #32
 8001752:	0018      	movs	r0, r3
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	0d1b      	lsrs	r3, r3, #20
 8001758:	2203      	movs	r2, #3
 800175a:	401a      	ands	r2, r3
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	0d5b      	lsrs	r3, r3, #21
 8001760:	2101      	movs	r1, #1
 8001762:	400b      	ands	r3, r1
 8001764:	18d3      	adds	r3, r2, r3
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	18c3      	adds	r3, r0, r3
 800176a:	617b      	str	r3, [r7, #20]
                                              >> (ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS))
                                             + ((ADC_AWD_CR3_REGOFFSET & AWDy)
                                                >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL))
                                            );

  MODIFY_REG(*preg,
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a06      	ldr	r2, [pc, #24]	@ (800178c <LL_ADC_ConfigAnalogWDThresholds+0x4c>)
 8001772:	401a      	ands	r2, r3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	0419      	lsls	r1, r3, #16
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	430b      	orrs	r3, r1
 800177c:	431a      	orrs	r2, r3
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	601a      	str	r2, [r3, #0]
             ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1,
             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
}
 8001782:	46c0      	nop			@ (mov r8, r8)
 8001784:	46bd      	mov	sp, r7
 8001786:	b006      	add	sp, #24
 8001788:	bd80      	pop	{r7, pc}
 800178a:	46c0      	nop			@ (mov r8, r8)
 800178c:	f000f000 	.word	0xf000f000

08001790 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	4a05      	ldr	r2, [pc, #20]	@ (80017b4 <LL_ADC_EnableInternalRegulator+0x24>)
 800179e:	4013      	ands	r3, r2
 80017a0:	2280      	movs	r2, #128	@ 0x80
 80017a2:	0552      	lsls	r2, r2, #21
 80017a4:	431a      	orrs	r2, r3
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80017aa:	46c0      	nop			@ (mov r8, r8)
 80017ac:	46bd      	mov	sp, r7
 80017ae:	b002      	add	sp, #8
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	46c0      	nop			@ (mov r8, r8)
 80017b4:	6fffffe8 	.word	0x6fffffe8

080017b8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	689a      	ldr	r2, [r3, #8]
 80017c4:	2380      	movs	r3, #128	@ 0x80
 80017c6:	055b      	lsls	r3, r3, #21
 80017c8:	401a      	ands	r2, r3
 80017ca:	2380      	movs	r3, #128	@ 0x80
 80017cc:	055b      	lsls	r3, r3, #21
 80017ce:	429a      	cmp	r2, r3
 80017d0:	d101      	bne.n	80017d6 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 80017d2:	2301      	movs	r3, #1
 80017d4:	e000      	b.n	80017d8 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80017d6:	2300      	movs	r3, #0
}
 80017d8:	0018      	movs	r0, r3
 80017da:	46bd      	mov	sp, r7
 80017dc:	b002      	add	sp, #8
 80017de:	bd80      	pop	{r7, pc}

080017e0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	4a04      	ldr	r2, [pc, #16]	@ (8001800 <LL_ADC_Enable+0x20>)
 80017ee:	4013      	ands	r3, r2
 80017f0:	2201      	movs	r2, #1
 80017f2:	431a      	orrs	r2, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80017f8:	46c0      	nop			@ (mov r8, r8)
 80017fa:	46bd      	mov	sp, r7
 80017fc:	b002      	add	sp, #8
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	7fffffe8 	.word	0x7fffffe8

08001804 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	4a04      	ldr	r2, [pc, #16]	@ (8001824 <LL_ADC_Disable+0x20>)
 8001812:	4013      	ands	r3, r2
 8001814:	2202      	movs	r2, #2
 8001816:	431a      	orrs	r2, r3
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800181c:	46c0      	nop			@ (mov r8, r8)
 800181e:	46bd      	mov	sp, r7
 8001820:	b002      	add	sp, #8
 8001822:	bd80      	pop	{r7, pc}
 8001824:	7fffffe8 	.word	0x7fffffe8

08001828 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	2201      	movs	r2, #1
 8001836:	4013      	ands	r3, r2
 8001838:	2b01      	cmp	r3, #1
 800183a:	d101      	bne.n	8001840 <LL_ADC_IsEnabled+0x18>
 800183c:	2301      	movs	r3, #1
 800183e:	e000      	b.n	8001842 <LL_ADC_IsEnabled+0x1a>
 8001840:	2300      	movs	r3, #0
}
 8001842:	0018      	movs	r0, r3
 8001844:	46bd      	mov	sp, r7
 8001846:	b002      	add	sp, #8
 8001848:	bd80      	pop	{r7, pc}

0800184a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800184a:	b580      	push	{r7, lr}
 800184c:	b082      	sub	sp, #8
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	2202      	movs	r2, #2
 8001858:	4013      	ands	r3, r2
 800185a:	2b02      	cmp	r3, #2
 800185c:	d101      	bne.n	8001862 <LL_ADC_IsDisableOngoing+0x18>
 800185e:	2301      	movs	r3, #1
 8001860:	e000      	b.n	8001864 <LL_ADC_IsDisableOngoing+0x1a>
 8001862:	2300      	movs	r3, #0
}
 8001864:	0018      	movs	r0, r3
 8001866:	46bd      	mov	sp, r7
 8001868:	b002      	add	sp, #8
 800186a:	bd80      	pop	{r7, pc}

0800186c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	4a04      	ldr	r2, [pc, #16]	@ (800188c <LL_ADC_REG_StartConversion+0x20>)
 800187a:	4013      	ands	r3, r2
 800187c:	2204      	movs	r2, #4
 800187e:	431a      	orrs	r2, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001884:	46c0      	nop			@ (mov r8, r8)
 8001886:	46bd      	mov	sp, r7
 8001888:	b002      	add	sp, #8
 800188a:	bd80      	pop	{r7, pc}
 800188c:	7fffffe8 	.word	0x7fffffe8

08001890 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	2204      	movs	r2, #4
 800189e:	4013      	ands	r3, r2
 80018a0:	2b04      	cmp	r3, #4
 80018a2:	d101      	bne.n	80018a8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80018a4:	2301      	movs	r3, #1
 80018a6:	e000      	b.n	80018aa <LL_ADC_REG_IsConversionOngoing+0x1a>
 80018a8:	2300      	movs	r3, #0
}
 80018aa:	0018      	movs	r0, r3
 80018ac:	46bd      	mov	sp, r7
 80018ae:	b002      	add	sp, #8
 80018b0:	bd80      	pop	{r7, pc}

080018b2 <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 80018b2:	b580      	push	{r7, lr}
 80018b4:	b082      	sub	sp, #8
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2280      	movs	r2, #128	@ 0x80
 80018be:	601a      	str	r2, [r3, #0]
}
 80018c0:	46c0      	nop			@ (mov r8, r8)
 80018c2:	46bd      	mov	sp, r7
 80018c4:	b002      	add	sp, #8
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2280      	movs	r2, #128	@ 0x80
 80018d4:	0052      	lsls	r2, r2, #1
 80018d6:	601a      	str	r2, [r3, #0]
}
 80018d8:	46c0      	nop			@ (mov r8, r8)
 80018da:	46bd      	mov	sp, r7
 80018dc:	b002      	add	sp, #8
 80018de:	bd80      	pop	{r7, pc}

080018e0 <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2280      	movs	r2, #128	@ 0x80
 80018ec:	0092      	lsls	r2, r2, #2
 80018ee:	601a      	str	r2, [r3, #0]
}
 80018f0:	46c0      	nop			@ (mov r8, r8)
 80018f2:	46bd      	mov	sp, r7
 80018f4:	b002      	add	sp, #8
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	2280      	movs	r2, #128	@ 0x80
 8001906:	431a      	orrs	r2, r3
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	605a      	str	r2, [r3, #4]
}
 800190c:	46c0      	nop			@ (mov r8, r8)
 800190e:	46bd      	mov	sp, r7
 8001910:	b002      	add	sp, #8
 8001912:	bd80      	pop	{r7, pc}

08001914 <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	2280      	movs	r2, #128	@ 0x80
 8001922:	0052      	lsls	r2, r2, #1
 8001924:	431a      	orrs	r2, r3
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	605a      	str	r2, [r3, #4]
}
 800192a:	46c0      	nop			@ (mov r8, r8)
 800192c:	46bd      	mov	sp, r7
 800192e:	b002      	add	sp, #8
 8001930:	bd80      	pop	{r7, pc}

08001932 <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 8001932:	b580      	push	{r7, lr}
 8001934:	b082      	sub	sp, #8
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	2280      	movs	r2, #128	@ 0x80
 8001940:	0092      	lsls	r2, r2, #2
 8001942:	431a      	orrs	r2, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	605a      	str	r2, [r3, #4]
}
 8001948:	46c0      	nop			@ (mov r8, r8)
 800194a:	46bd      	mov	sp, r7
 800194c:	b002      	add	sp, #8
 800194e:	bd80      	pop	{r7, pc}

08001950 <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	2280      	movs	r2, #128	@ 0x80
 800195e:	4393      	bics	r3, r2
 8001960:	001a      	movs	r2, r3
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	605a      	str	r2, [r3, #4]
}
 8001966:	46c0      	nop			@ (mov r8, r8)
 8001968:	46bd      	mov	sp, r7
 800196a:	b002      	add	sp, #8
 800196c:	bd80      	pop	{r7, pc}
	...

08001970 <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	4a03      	ldr	r2, [pc, #12]	@ (800198c <LL_ADC_DisableIT_AWD2+0x1c>)
 800197e:	401a      	ands	r2, r3
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	605a      	str	r2, [r3, #4]
}
 8001984:	46c0      	nop			@ (mov r8, r8)
 8001986:	46bd      	mov	sp, r7
 8001988:	b002      	add	sp, #8
 800198a:	bd80      	pop	{r7, pc}
 800198c:	fffffeff 	.word	0xfffffeff

08001990 <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	4a03      	ldr	r2, [pc, #12]	@ (80019ac <LL_ADC_DisableIT_AWD3+0x1c>)
 800199e:	401a      	ands	r2, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	605a      	str	r2, [r3, #4]
}
 80019a4:	46c0      	nop			@ (mov r8, r8)
 80019a6:	46bd      	mov	sp, r7
 80019a8:	b002      	add	sp, #8
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	fffffdff 	.word	0xfffffdff

080019b0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b088      	sub	sp, #32
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019b8:	231f      	movs	r3, #31
 80019ba:	18fb      	adds	r3, r7, r3
 80019bc:	2200      	movs	r2, #0
 80019be:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 80019c4:	2300      	movs	r3, #0
 80019c6:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80019c8:	2300      	movs	r3, #0
 80019ca:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d101      	bne.n	80019d6 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e17f      	b.n	8001cd6 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d10a      	bne.n	80019f4 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	0018      	movs	r0, r3
 80019e2:	f7ff fb37 	bl	8001054 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2200      	movs	r2, #0
 80019ea:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2254      	movs	r2, #84	@ 0x54
 80019f0:	2100      	movs	r1, #0
 80019f2:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	0018      	movs	r0, r3
 80019fa:	f7ff fedd 	bl	80017b8 <LL_ADC_IsInternalRegulatorEnabled>
 80019fe:	1e03      	subs	r3, r0, #0
 8001a00:	d115      	bne.n	8001a2e <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	0018      	movs	r0, r3
 8001a08:	f7ff fec2 	bl	8001790 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001a0c:	4bb4      	ldr	r3, [pc, #720]	@ (8001ce0 <HAL_ADC_Init+0x330>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	49b4      	ldr	r1, [pc, #720]	@ (8001ce4 <HAL_ADC_Init+0x334>)
 8001a12:	0018      	movs	r0, r3
 8001a14:	f7fe fb74 	bl	8000100 <__udivsi3>
 8001a18:	0003      	movs	r3, r0
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	005b      	lsls	r3, r3, #1
 8001a1e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001a20:	e002      	b.n	8001a28 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	3b01      	subs	r3, #1
 8001a26:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d1f9      	bne.n	8001a22 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	0018      	movs	r0, r3
 8001a34:	f7ff fec0 	bl	80017b8 <LL_ADC_IsInternalRegulatorEnabled>
 8001a38:	1e03      	subs	r3, r0, #0
 8001a3a:	d10f      	bne.n	8001a5c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a40:	2210      	movs	r2, #16
 8001a42:	431a      	orrs	r2, r3
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	431a      	orrs	r2, r3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001a54:	231f      	movs	r3, #31
 8001a56:	18fb      	adds	r3, r7, r3
 8001a58:	2201      	movs	r2, #1
 8001a5a:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	0018      	movs	r0, r3
 8001a62:	f7ff ff15 	bl	8001890 <LL_ADC_REG_IsConversionOngoing>
 8001a66:	0003      	movs	r3, r0
 8001a68:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a6e:	2210      	movs	r2, #16
 8001a70:	4013      	ands	r3, r2
 8001a72:	d000      	beq.n	8001a76 <HAL_ADC_Init+0xc6>
 8001a74:	e122      	b.n	8001cbc <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d000      	beq.n	8001a7e <HAL_ADC_Init+0xce>
 8001a7c:	e11e      	b.n	8001cbc <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a82:	4a99      	ldr	r2, [pc, #612]	@ (8001ce8 <HAL_ADC_Init+0x338>)
 8001a84:	4013      	ands	r3, r2
 8001a86:	2202      	movs	r2, #2
 8001a88:	431a      	orrs	r2, r3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	0018      	movs	r0, r3
 8001a94:	f7ff fec8 	bl	8001828 <LL_ADC_IsEnabled>
 8001a98:	1e03      	subs	r3, r0, #0
 8001a9a:	d000      	beq.n	8001a9e <HAL_ADC_Init+0xee>
 8001a9c:	e0ad      	b.n	8001bfa <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	7e1b      	ldrb	r3, [r3, #24]
 8001aa6:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001aa8:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	7e5b      	ldrb	r3, [r3, #25]
 8001aae:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001ab0:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	7e9b      	ldrb	r3, [r3, #26]
 8001ab6:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001ab8:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d002      	beq.n	8001ac8 <HAL_ADC_Init+0x118>
 8001ac2:	2380      	movs	r3, #128	@ 0x80
 8001ac4:	015b      	lsls	r3, r3, #5
 8001ac6:	e000      	b.n	8001aca <HAL_ADC_Init+0x11a>
 8001ac8:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001aca:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001ad0:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	691b      	ldr	r3, [r3, #16]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	da04      	bge.n	8001ae4 <HAL_ADC_Init+0x134>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	691b      	ldr	r3, [r3, #16]
 8001ade:	005b      	lsls	r3, r3, #1
 8001ae0:	085b      	lsrs	r3, r3, #1
 8001ae2:	e001      	b.n	8001ae8 <HAL_ADC_Init+0x138>
 8001ae4:	2380      	movs	r3, #128	@ 0x80
 8001ae6:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8001ae8:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	212c      	movs	r1, #44	@ 0x2c
 8001aee:	5c5b      	ldrb	r3, [r3, r1]
 8001af0:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001af2:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001af4:	69ba      	ldr	r2, [r7, #24]
 8001af6:	4313      	orrs	r3, r2
 8001af8:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2220      	movs	r2, #32
 8001afe:	5c9b      	ldrb	r3, [r3, r2]
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	d115      	bne.n	8001b30 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	7e9b      	ldrb	r3, [r3, #26]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d105      	bne.n	8001b18 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8001b0c:	69bb      	ldr	r3, [r7, #24]
 8001b0e:	2280      	movs	r2, #128	@ 0x80
 8001b10:	0252      	lsls	r2, r2, #9
 8001b12:	4313      	orrs	r3, r2
 8001b14:	61bb      	str	r3, [r7, #24]
 8001b16:	e00b      	b.n	8001b30 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b1c:	2220      	movs	r2, #32
 8001b1e:	431a      	orrs	r2, r3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b28:	2201      	movs	r2, #1
 8001b2a:	431a      	orrs	r2, r3
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d00a      	beq.n	8001b4e <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b3c:	23e0      	movs	r3, #224	@ 0xe0
 8001b3e:	005b      	lsls	r3, r3, #1
 8001b40:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001b46:	4313      	orrs	r3, r2
 8001b48:	69ba      	ldr	r2, [r7, #24]
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	68db      	ldr	r3, [r3, #12]
 8001b54:	4a65      	ldr	r2, [pc, #404]	@ (8001cec <HAL_ADC_Init+0x33c>)
 8001b56:	4013      	ands	r3, r2
 8001b58:	0019      	movs	r1, r3
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	69ba      	ldr	r2, [r7, #24]
 8001b60:	430a      	orrs	r2, r1
 8001b62:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	0f9b      	lsrs	r3, r3, #30
 8001b6a:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001b70:	4313      	orrs	r3, r2
 8001b72:	697a      	ldr	r2, [r7, #20]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	223c      	movs	r2, #60	@ 0x3c
 8001b7c:	5c9b      	ldrb	r3, [r3, r2]
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d111      	bne.n	8001ba6 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	0f9b      	lsrs	r3, r3, #30
 8001b88:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001b8e:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8001b94:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8001b9a:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	691b      	ldr	r3, [r3, #16]
 8001bac:	4a50      	ldr	r2, [pc, #320]	@ (8001cf0 <HAL_ADC_Init+0x340>)
 8001bae:	4013      	ands	r3, r2
 8001bb0:	0019      	movs	r1, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	697a      	ldr	r2, [r7, #20]
 8001bb8:	430a      	orrs	r2, r1
 8001bba:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	685a      	ldr	r2, [r3, #4]
 8001bc0:	23c0      	movs	r3, #192	@ 0xc0
 8001bc2:	061b      	lsls	r3, r3, #24
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d018      	beq.n	8001bfa <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001bcc:	2380      	movs	r3, #128	@ 0x80
 8001bce:	05db      	lsls	r3, r3, #23
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d012      	beq.n	8001bfa <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001bd8:	2380      	movs	r3, #128	@ 0x80
 8001bda:	061b      	lsls	r3, r3, #24
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d00c      	beq.n	8001bfa <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001be0:	4b44      	ldr	r3, [pc, #272]	@ (8001cf4 <HAL_ADC_Init+0x344>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a44      	ldr	r2, [pc, #272]	@ (8001cf8 <HAL_ADC_Init+0x348>)
 8001be6:	4013      	ands	r3, r2
 8001be8:	0019      	movs	r1, r3
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	685a      	ldr	r2, [r3, #4]
 8001bee:	23f0      	movs	r3, #240	@ 0xf0
 8001bf0:	039b      	lsls	r3, r3, #14
 8001bf2:	401a      	ands	r2, r3
 8001bf4:	4b3f      	ldr	r3, [pc, #252]	@ (8001cf4 <HAL_ADC_Init+0x344>)
 8001bf6:	430a      	orrs	r2, r1
 8001bf8:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6818      	ldr	r0, [r3, #0]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c02:	001a      	movs	r2, r3
 8001c04:	2100      	movs	r1, #0
 8001c06:	f7ff fcbc 	bl	8001582 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6818      	ldr	r0, [r3, #0]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c12:	493a      	ldr	r1, [pc, #232]	@ (8001cfc <HAL_ADC_Init+0x34c>)
 8001c14:	001a      	movs	r2, r3
 8001c16:	f7ff fcb4 	bl	8001582 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	691b      	ldr	r3, [r3, #16]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d109      	bne.n	8001c36 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	2110      	movs	r1, #16
 8001c2e:	4249      	negs	r1, r1
 8001c30:	430a      	orrs	r2, r1
 8001c32:	629a      	str	r2, [r3, #40]	@ 0x28
 8001c34:	e018      	b.n	8001c68 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	691a      	ldr	r2, [r3, #16]
 8001c3a:	2380      	movs	r3, #128	@ 0x80
 8001c3c:	039b      	lsls	r3, r3, #14
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	d112      	bne.n	8001c68 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	69db      	ldr	r3, [r3, #28]
 8001c4c:	3b01      	subs	r3, #1
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	221c      	movs	r2, #28
 8001c52:	4013      	ands	r3, r2
 8001c54:	2210      	movs	r2, #16
 8001c56:	4252      	negs	r2, r2
 8001c58:	409a      	lsls	r2, r3
 8001c5a:	0011      	movs	r1, r2
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	430a      	orrs	r2, r1
 8001c66:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	0018      	movs	r0, r3
 8001c70:	f7ff fca4 	bl	80015bc <LL_ADC_GetSamplingTimeCommonChannels>
 8001c74:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001c7a:	429a      	cmp	r2, r3
 8001c7c:	d10b      	bne.n	8001c96 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2200      	movs	r2, #0
 8001c82:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c88:	2203      	movs	r2, #3
 8001c8a:	4393      	bics	r3, r2
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	431a      	orrs	r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001c94:	e01c      	b.n	8001cd0 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c9a:	2212      	movs	r2, #18
 8001c9c:	4393      	bics	r3, r2
 8001c9e:	2210      	movs	r2, #16
 8001ca0:	431a      	orrs	r2, r3
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001caa:	2201      	movs	r2, #1
 8001cac:	431a      	orrs	r2, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8001cb2:	231f      	movs	r3, #31
 8001cb4:	18fb      	adds	r3, r7, r3
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001cba:	e009      	b.n	8001cd0 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cc0:	2210      	movs	r2, #16
 8001cc2:	431a      	orrs	r2, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001cc8:	231f      	movs	r3, #31
 8001cca:	18fb      	adds	r3, r7, r3
 8001ccc:	2201      	movs	r2, #1
 8001cce:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001cd0:	231f      	movs	r3, #31
 8001cd2:	18fb      	adds	r3, r7, r3
 8001cd4:	781b      	ldrb	r3, [r3, #0]
}
 8001cd6:	0018      	movs	r0, r3
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	b008      	add	sp, #32
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	46c0      	nop			@ (mov r8, r8)
 8001ce0:	20000004 	.word	0x20000004
 8001ce4:	00030d40 	.word	0x00030d40
 8001ce8:	fffffefd 	.word	0xfffffefd
 8001cec:	ffde0201 	.word	0xffde0201
 8001cf0:	1ffffc02 	.word	0x1ffffc02
 8001cf4:	40012708 	.word	0x40012708
 8001cf8:	ffc3ffff 	.word	0xffc3ffff
 8001cfc:	07ffff04 	.word	0x07ffff04

08001d00 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001d00:	b5b0      	push	{r4, r5, r7, lr}
 8001d02:	b086      	sub	sp, #24
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	60f8      	str	r0, [r7, #12]
 8001d08:	60b9      	str	r1, [r7, #8]
 8001d0a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	0018      	movs	r0, r3
 8001d12:	f7ff fdbd 	bl	8001890 <LL_ADC_REG_IsConversionOngoing>
 8001d16:	1e03      	subs	r3, r0, #0
 8001d18:	d16c      	bne.n	8001df4 <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	2254      	movs	r2, #84	@ 0x54
 8001d1e:	5c9b      	ldrb	r3, [r3, r2]
 8001d20:	2b01      	cmp	r3, #1
 8001d22:	d101      	bne.n	8001d28 <HAL_ADC_Start_DMA+0x28>
 8001d24:	2302      	movs	r3, #2
 8001d26:	e06c      	b.n	8001e02 <HAL_ADC_Start_DMA+0x102>
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	2254      	movs	r2, #84	@ 0x54
 8001d2c:	2101      	movs	r1, #1
 8001d2e:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	68db      	ldr	r3, [r3, #12]
 8001d36:	2201      	movs	r2, #1
 8001d38:	4013      	ands	r3, r2
 8001d3a:	d113      	bne.n	8001d64 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	0018      	movs	r0, r3
 8001d42:	f7ff fd71 	bl	8001828 <LL_ADC_IsEnabled>
 8001d46:	1e03      	subs	r3, r0, #0
 8001d48:	d004      	beq.n	8001d54 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	0018      	movs	r0, r3
 8001d50:	f7ff fd58 	bl	8001804 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	68da      	ldr	r2, [r3, #12]
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	2101      	movs	r1, #1
 8001d60:	430a      	orrs	r2, r1
 8001d62:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001d64:	2517      	movs	r5, #23
 8001d66:	197c      	adds	r4, r7, r5
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	0018      	movs	r0, r3
 8001d6c:	f000 fe10 	bl	8002990 <ADC_Enable>
 8001d70:	0003      	movs	r3, r0
 8001d72:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001d74:	002c      	movs	r4, r5
 8001d76:	193b      	adds	r3, r7, r4
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d13e      	bne.n	8001dfc <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d82:	4a22      	ldr	r2, [pc, #136]	@ (8001e0c <HAL_ADC_Start_DMA+0x10c>)
 8001d84:	4013      	ands	r3, r2
 8001d86:	2280      	movs	r2, #128	@ 0x80
 8001d88:	0052      	lsls	r2, r2, #1
 8001d8a:	431a      	orrs	r2, r3
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	2200      	movs	r2, #0
 8001d94:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d9a:	4a1d      	ldr	r2, [pc, #116]	@ (8001e10 <HAL_ADC_Start_DMA+0x110>)
 8001d9c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001da2:	4a1c      	ldr	r2, [pc, #112]	@ (8001e14 <HAL_ADC_Start_DMA+0x114>)
 8001da4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001daa:	4a1b      	ldr	r2, [pc, #108]	@ (8001e18 <HAL_ADC_Start_DMA+0x118>)
 8001dac:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	221c      	movs	r2, #28
 8001db4:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	2254      	movs	r2, #84	@ 0x54
 8001dba:	2100      	movs	r1, #0
 8001dbc:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	685a      	ldr	r2, [r3, #4]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	2110      	movs	r1, #16
 8001dca:	430a      	orrs	r2, r1
 8001dcc:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	3340      	adds	r3, #64	@ 0x40
 8001dd8:	0019      	movs	r1, r3
 8001dda:	68ba      	ldr	r2, [r7, #8]
 8001ddc:	193c      	adds	r4, r7, r4
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	f001 f8d0 	bl	8002f84 <HAL_DMA_Start_IT>
 8001de4:	0003      	movs	r3, r0
 8001de6:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	0018      	movs	r0, r3
 8001dee:	f7ff fd3d 	bl	800186c <LL_ADC_REG_StartConversion>
 8001df2:	e003      	b.n	8001dfc <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001df4:	2317      	movs	r3, #23
 8001df6:	18fb      	adds	r3, r7, r3
 8001df8:	2202      	movs	r2, #2
 8001dfa:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001dfc:	2317      	movs	r3, #23
 8001dfe:	18fb      	adds	r3, r7, r3
 8001e00:	781b      	ldrb	r3, [r3, #0]
}
 8001e02:	0018      	movs	r0, r3
 8001e04:	46bd      	mov	sp, r7
 8001e06:	b006      	add	sp, #24
 8001e08:	bdb0      	pop	{r4, r5, r7, pc}
 8001e0a:	46c0      	nop			@ (mov r8, r8)
 8001e0c:	fffff0fe 	.word	0xfffff0fe
 8001e10:	08002b59 	.word	0x08002b59
 8001e14:	08002c21 	.word	0x08002c21
 8001e18:	08002c3f 	.word	0x08002c3f

08001e1c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b086      	sub	sp, #24
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001e24:	2300      	movs	r3, #0
 8001e26:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	2202      	movs	r2, #2
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	d017      	beq.n	8001e70 <HAL_ADC_IRQHandler+0x54>
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	2202      	movs	r2, #2
 8001e44:	4013      	ands	r3, r2
 8001e46:	d013      	beq.n	8001e70 <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e4c:	2210      	movs	r2, #16
 8001e4e:	4013      	ands	r3, r2
 8001e50:	d106      	bne.n	8001e60 <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e56:	2280      	movs	r2, #128	@ 0x80
 8001e58:	0112      	lsls	r2, r2, #4
 8001e5a:	431a      	orrs	r2, r3
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	0018      	movs	r0, r3
 8001e64:	f000 ff16 	bl	8002c94 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2202      	movs	r2, #2
 8001e6e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	2204      	movs	r2, #4
 8001e74:	4013      	ands	r3, r2
 8001e76:	d003      	beq.n	8001e80 <HAL_ADC_IRQHandler+0x64>
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	2204      	movs	r2, #4
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	d107      	bne.n	8001e90 <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	2208      	movs	r2, #8
 8001e84:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001e86:	d04d      	beq.n	8001f24 <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	2208      	movs	r2, #8
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	d049      	beq.n	8001f24 <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e94:	2210      	movs	r2, #16
 8001e96:	4013      	ands	r3, r2
 8001e98:	d106      	bne.n	8001ea8 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e9e:	2280      	movs	r2, #128	@ 0x80
 8001ea0:	0092      	lsls	r2, r2, #2
 8001ea2:	431a      	orrs	r2, r3
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	0018      	movs	r0, r3
 8001eae:	f7ff fb9c 	bl	80015ea <LL_ADC_REG_IsTriggerSourceSWStart>
 8001eb2:	1e03      	subs	r3, r0, #0
 8001eb4:	d02e      	beq.n	8001f14 <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	7e9b      	ldrb	r3, [r3, #26]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d12a      	bne.n	8001f14 <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	2208      	movs	r2, #8
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	2b08      	cmp	r3, #8
 8001eca:	d123      	bne.n	8001f14 <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	0018      	movs	r0, r3
 8001ed2:	f7ff fcdd 	bl	8001890 <LL_ADC_REG_IsConversionOngoing>
 8001ed6:	1e03      	subs	r3, r0, #0
 8001ed8:	d110      	bne.n	8001efc <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	685a      	ldr	r2, [r3, #4]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	210c      	movs	r1, #12
 8001ee6:	438a      	bics	r2, r1
 8001ee8:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eee:	4a56      	ldr	r2, [pc, #344]	@ (8002048 <HAL_ADC_IRQHandler+0x22c>)
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	431a      	orrs	r2, r3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	659a      	str	r2, [r3, #88]	@ 0x58
 8001efa:	e00b      	b.n	8001f14 <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f00:	2220      	movs	r2, #32
 8001f02:	431a      	orrs	r2, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	431a      	orrs	r2, r3
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	0018      	movs	r0, r3
 8001f18:	f000 f898 	bl	800204c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	220c      	movs	r2, #12
 8001f22:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	2280      	movs	r2, #128	@ 0x80
 8001f28:	4013      	ands	r3, r2
 8001f2a:	d012      	beq.n	8001f52 <HAL_ADC_IRQHandler+0x136>
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2280      	movs	r2, #128	@ 0x80
 8001f30:	4013      	ands	r3, r2
 8001f32:	d00e      	beq.n	8001f52 <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f38:	2280      	movs	r2, #128	@ 0x80
 8001f3a:	0252      	lsls	r2, r2, #9
 8001f3c:	431a      	orrs	r2, r3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	0018      	movs	r0, r3
 8001f46:	f000 f891 	bl	800206c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	2280      	movs	r2, #128	@ 0x80
 8001f50:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001f52:	693a      	ldr	r2, [r7, #16]
 8001f54:	2380      	movs	r3, #128	@ 0x80
 8001f56:	005b      	lsls	r3, r3, #1
 8001f58:	4013      	ands	r3, r2
 8001f5a:	d014      	beq.n	8001f86 <HAL_ADC_IRQHandler+0x16a>
 8001f5c:	68fa      	ldr	r2, [r7, #12]
 8001f5e:	2380      	movs	r3, #128	@ 0x80
 8001f60:	005b      	lsls	r3, r3, #1
 8001f62:	4013      	ands	r3, r2
 8001f64:	d00f      	beq.n	8001f86 <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f6a:	2280      	movs	r2, #128	@ 0x80
 8001f6c:	0292      	lsls	r2, r2, #10
 8001f6e:	431a      	orrs	r2, r3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	0018      	movs	r0, r3
 8001f78:	f000 fe7c 	bl	8002c74 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	2280      	movs	r2, #128	@ 0x80
 8001f82:	0052      	lsls	r2, r2, #1
 8001f84:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001f86:	693a      	ldr	r2, [r7, #16]
 8001f88:	2380      	movs	r3, #128	@ 0x80
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	d014      	beq.n	8001fba <HAL_ADC_IRQHandler+0x19e>
 8001f90:	68fa      	ldr	r2, [r7, #12]
 8001f92:	2380      	movs	r3, #128	@ 0x80
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	4013      	ands	r3, r2
 8001f98:	d00f      	beq.n	8001fba <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f9e:	2280      	movs	r2, #128	@ 0x80
 8001fa0:	02d2      	lsls	r2, r2, #11
 8001fa2:	431a      	orrs	r2, r3
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	0018      	movs	r0, r3
 8001fac:	f000 fe6a 	bl	8002c84 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2280      	movs	r2, #128	@ 0x80
 8001fb6:	0092      	lsls	r2, r2, #2
 8001fb8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	2210      	movs	r2, #16
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	d02b      	beq.n	800201a <HAL_ADC_IRQHandler+0x1fe>
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	2210      	movs	r2, #16
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	d027      	beq.n	800201a <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d102      	bne.n	8001fd8 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	617b      	str	r3, [r7, #20]
 8001fd6:	e008      	b.n	8001fea <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	0018      	movs	r0, r3
 8001fde:	f7ff fb58 	bl	8001692 <LL_ADC_REG_GetDMATransfer>
 8001fe2:	1e03      	subs	r3, r0, #0
 8001fe4:	d001      	beq.n	8001fea <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	d110      	bne.n	8002012 <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ff4:	2280      	movs	r2, #128	@ 0x80
 8001ff6:	00d2      	lsls	r2, r2, #3
 8001ff8:	431a      	orrs	r2, r3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002002:	2202      	movs	r2, #2
 8002004:	431a      	orrs	r2, r3
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	0018      	movs	r0, r3
 800200e:	f000 f835 	bl	800207c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	2210      	movs	r2, #16
 8002018:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 800201a:	693a      	ldr	r2, [r7, #16]
 800201c:	2380      	movs	r3, #128	@ 0x80
 800201e:	019b      	lsls	r3, r3, #6
 8002020:	4013      	ands	r3, r2
 8002022:	d00d      	beq.n	8002040 <HAL_ADC_IRQHandler+0x224>
 8002024:	68fa      	ldr	r2, [r7, #12]
 8002026:	2380      	movs	r3, #128	@ 0x80
 8002028:	019b      	lsls	r3, r3, #6
 800202a:	4013      	ands	r3, r2
 800202c:	d008      	beq.n	8002040 <HAL_ADC_IRQHandler+0x224>
  {
    /* Channel configuration ready callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	0018      	movs	r0, r3
 8002032:	f000 fe37 	bl	8002ca4 <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	2280      	movs	r2, #128	@ 0x80
 800203c:	0192      	lsls	r2, r2, #6
 800203e:	601a      	str	r2, [r3, #0]
  }
}
 8002040:	46c0      	nop			@ (mov r8, r8)
 8002042:	46bd      	mov	sp, r7
 8002044:	b006      	add	sp, #24
 8002046:	bd80      	pop	{r7, pc}
 8002048:	fffffefe 	.word	0xfffffefe

0800204c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002054:	46c0      	nop			@ (mov r8, r8)
 8002056:	46bd      	mov	sp, r7
 8002058:	b002      	add	sp, #8
 800205a:	bd80      	pop	{r7, pc}

0800205c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002064:	46c0      	nop			@ (mov r8, r8)
 8002066:	46bd      	mov	sp, r7
 8002068:	b002      	add	sp, #8
 800206a:	bd80      	pop	{r7, pc}

0800206c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002074:	46c0      	nop			@ (mov r8, r8)
 8002076:	46bd      	mov	sp, r7
 8002078:	b002      	add	sp, #8
 800207a:	bd80      	pop	{r7, pc}

0800207c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002084:	46c0      	nop			@ (mov r8, r8)
 8002086:	46bd      	mov	sp, r7
 8002088:	b002      	add	sp, #8
 800208a:	bd80      	pop	{r7, pc}

0800208c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b086      	sub	sp, #24
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
 8002094:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002096:	2317      	movs	r3, #23
 8002098:	18fb      	adds	r3, r7, r3
 800209a:	2200      	movs	r2, #0
 800209c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800209e:	2300      	movs	r3, #0
 80020a0:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2254      	movs	r2, #84	@ 0x54
 80020a6:	5c9b      	ldrb	r3, [r3, r2]
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d101      	bne.n	80020b0 <HAL_ADC_ConfigChannel+0x24>
 80020ac:	2302      	movs	r3, #2
 80020ae:	e1c0      	b.n	8002432 <HAL_ADC_ConfigChannel+0x3a6>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2254      	movs	r2, #84	@ 0x54
 80020b4:	2101      	movs	r1, #1
 80020b6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	0018      	movs	r0, r3
 80020be:	f7ff fbe7 	bl	8001890 <LL_ADC_REG_IsConversionOngoing>
 80020c2:	1e03      	subs	r3, r0, #0
 80020c4:	d000      	beq.n	80020c8 <HAL_ADC_ConfigChannel+0x3c>
 80020c6:	e1a3      	b.n	8002410 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	d100      	bne.n	80020d2 <HAL_ADC_ConfigChannel+0x46>
 80020d0:	e143      	b.n	800235a <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	691a      	ldr	r2, [r3, #16]
 80020d6:	2380      	movs	r3, #128	@ 0x80
 80020d8:	061b      	lsls	r3, r3, #24
 80020da:	429a      	cmp	r2, r3
 80020dc:	d004      	beq.n	80020e8 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80020e2:	4ac1      	ldr	r2, [pc, #772]	@ (80023e8 <HAL_ADC_ConfigChannel+0x35c>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d108      	bne.n	80020fa <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	0019      	movs	r1, r3
 80020f2:	0010      	movs	r0, r2
 80020f4:	f7ff faaa 	bl	800164c <LL_ADC_REG_SetSequencerChAdd>
 80020f8:	e0c9      	b.n	800228e <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	211f      	movs	r1, #31
 8002104:	400b      	ands	r3, r1
 8002106:	210f      	movs	r1, #15
 8002108:	4099      	lsls	r1, r3
 800210a:	000b      	movs	r3, r1
 800210c:	43db      	mvns	r3, r3
 800210e:	4013      	ands	r3, r2
 8002110:	0019      	movs	r1, r3
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	035b      	lsls	r3, r3, #13
 8002118:	0b5b      	lsrs	r3, r3, #13
 800211a:	d105      	bne.n	8002128 <HAL_ADC_ConfigChannel+0x9c>
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	0e9b      	lsrs	r3, r3, #26
 8002122:	221f      	movs	r2, #31
 8002124:	4013      	ands	r3, r2
 8002126:	e098      	b.n	800225a <HAL_ADC_ConfigChannel+0x1ce>
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	2201      	movs	r2, #1
 800212e:	4013      	ands	r3, r2
 8002130:	d000      	beq.n	8002134 <HAL_ADC_ConfigChannel+0xa8>
 8002132:	e091      	b.n	8002258 <HAL_ADC_ConfigChannel+0x1cc>
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2202      	movs	r2, #2
 800213a:	4013      	ands	r3, r2
 800213c:	d000      	beq.n	8002140 <HAL_ADC_ConfigChannel+0xb4>
 800213e:	e089      	b.n	8002254 <HAL_ADC_ConfigChannel+0x1c8>
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	2204      	movs	r2, #4
 8002146:	4013      	ands	r3, r2
 8002148:	d000      	beq.n	800214c <HAL_ADC_ConfigChannel+0xc0>
 800214a:	e081      	b.n	8002250 <HAL_ADC_ConfigChannel+0x1c4>
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2208      	movs	r2, #8
 8002152:	4013      	ands	r3, r2
 8002154:	d000      	beq.n	8002158 <HAL_ADC_ConfigChannel+0xcc>
 8002156:	e079      	b.n	800224c <HAL_ADC_ConfigChannel+0x1c0>
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2210      	movs	r2, #16
 800215e:	4013      	ands	r3, r2
 8002160:	d000      	beq.n	8002164 <HAL_ADC_ConfigChannel+0xd8>
 8002162:	e071      	b.n	8002248 <HAL_ADC_ConfigChannel+0x1bc>
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2220      	movs	r2, #32
 800216a:	4013      	ands	r3, r2
 800216c:	d000      	beq.n	8002170 <HAL_ADC_ConfigChannel+0xe4>
 800216e:	e069      	b.n	8002244 <HAL_ADC_ConfigChannel+0x1b8>
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2240      	movs	r2, #64	@ 0x40
 8002176:	4013      	ands	r3, r2
 8002178:	d000      	beq.n	800217c <HAL_ADC_ConfigChannel+0xf0>
 800217a:	e061      	b.n	8002240 <HAL_ADC_ConfigChannel+0x1b4>
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	2280      	movs	r2, #128	@ 0x80
 8002182:	4013      	ands	r3, r2
 8002184:	d000      	beq.n	8002188 <HAL_ADC_ConfigChannel+0xfc>
 8002186:	e059      	b.n	800223c <HAL_ADC_ConfigChannel+0x1b0>
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	2380      	movs	r3, #128	@ 0x80
 800218e:	005b      	lsls	r3, r3, #1
 8002190:	4013      	ands	r3, r2
 8002192:	d151      	bne.n	8002238 <HAL_ADC_ConfigChannel+0x1ac>
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	2380      	movs	r3, #128	@ 0x80
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	4013      	ands	r3, r2
 800219e:	d149      	bne.n	8002234 <HAL_ADC_ConfigChannel+0x1a8>
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	2380      	movs	r3, #128	@ 0x80
 80021a6:	00db      	lsls	r3, r3, #3
 80021a8:	4013      	ands	r3, r2
 80021aa:	d141      	bne.n	8002230 <HAL_ADC_ConfigChannel+0x1a4>
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	2380      	movs	r3, #128	@ 0x80
 80021b2:	011b      	lsls	r3, r3, #4
 80021b4:	4013      	ands	r3, r2
 80021b6:	d139      	bne.n	800222c <HAL_ADC_ConfigChannel+0x1a0>
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	2380      	movs	r3, #128	@ 0x80
 80021be:	015b      	lsls	r3, r3, #5
 80021c0:	4013      	ands	r3, r2
 80021c2:	d131      	bne.n	8002228 <HAL_ADC_ConfigChannel+0x19c>
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	2380      	movs	r3, #128	@ 0x80
 80021ca:	019b      	lsls	r3, r3, #6
 80021cc:	4013      	ands	r3, r2
 80021ce:	d129      	bne.n	8002224 <HAL_ADC_ConfigChannel+0x198>
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	2380      	movs	r3, #128	@ 0x80
 80021d6:	01db      	lsls	r3, r3, #7
 80021d8:	4013      	ands	r3, r2
 80021da:	d121      	bne.n	8002220 <HAL_ADC_ConfigChannel+0x194>
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	2380      	movs	r3, #128	@ 0x80
 80021e2:	021b      	lsls	r3, r3, #8
 80021e4:	4013      	ands	r3, r2
 80021e6:	d119      	bne.n	800221c <HAL_ADC_ConfigChannel+0x190>
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	2380      	movs	r3, #128	@ 0x80
 80021ee:	025b      	lsls	r3, r3, #9
 80021f0:	4013      	ands	r3, r2
 80021f2:	d111      	bne.n	8002218 <HAL_ADC_ConfigChannel+0x18c>
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	2380      	movs	r3, #128	@ 0x80
 80021fa:	029b      	lsls	r3, r3, #10
 80021fc:	4013      	ands	r3, r2
 80021fe:	d109      	bne.n	8002214 <HAL_ADC_ConfigChannel+0x188>
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	2380      	movs	r3, #128	@ 0x80
 8002206:	02db      	lsls	r3, r3, #11
 8002208:	4013      	ands	r3, r2
 800220a:	d001      	beq.n	8002210 <HAL_ADC_ConfigChannel+0x184>
 800220c:	2312      	movs	r3, #18
 800220e:	e024      	b.n	800225a <HAL_ADC_ConfigChannel+0x1ce>
 8002210:	2300      	movs	r3, #0
 8002212:	e022      	b.n	800225a <HAL_ADC_ConfigChannel+0x1ce>
 8002214:	2311      	movs	r3, #17
 8002216:	e020      	b.n	800225a <HAL_ADC_ConfigChannel+0x1ce>
 8002218:	2310      	movs	r3, #16
 800221a:	e01e      	b.n	800225a <HAL_ADC_ConfigChannel+0x1ce>
 800221c:	230f      	movs	r3, #15
 800221e:	e01c      	b.n	800225a <HAL_ADC_ConfigChannel+0x1ce>
 8002220:	230e      	movs	r3, #14
 8002222:	e01a      	b.n	800225a <HAL_ADC_ConfigChannel+0x1ce>
 8002224:	230d      	movs	r3, #13
 8002226:	e018      	b.n	800225a <HAL_ADC_ConfigChannel+0x1ce>
 8002228:	230c      	movs	r3, #12
 800222a:	e016      	b.n	800225a <HAL_ADC_ConfigChannel+0x1ce>
 800222c:	230b      	movs	r3, #11
 800222e:	e014      	b.n	800225a <HAL_ADC_ConfigChannel+0x1ce>
 8002230:	230a      	movs	r3, #10
 8002232:	e012      	b.n	800225a <HAL_ADC_ConfigChannel+0x1ce>
 8002234:	2309      	movs	r3, #9
 8002236:	e010      	b.n	800225a <HAL_ADC_ConfigChannel+0x1ce>
 8002238:	2308      	movs	r3, #8
 800223a:	e00e      	b.n	800225a <HAL_ADC_ConfigChannel+0x1ce>
 800223c:	2307      	movs	r3, #7
 800223e:	e00c      	b.n	800225a <HAL_ADC_ConfigChannel+0x1ce>
 8002240:	2306      	movs	r3, #6
 8002242:	e00a      	b.n	800225a <HAL_ADC_ConfigChannel+0x1ce>
 8002244:	2305      	movs	r3, #5
 8002246:	e008      	b.n	800225a <HAL_ADC_ConfigChannel+0x1ce>
 8002248:	2304      	movs	r3, #4
 800224a:	e006      	b.n	800225a <HAL_ADC_ConfigChannel+0x1ce>
 800224c:	2303      	movs	r3, #3
 800224e:	e004      	b.n	800225a <HAL_ADC_ConfigChannel+0x1ce>
 8002250:	2302      	movs	r3, #2
 8002252:	e002      	b.n	800225a <HAL_ADC_ConfigChannel+0x1ce>
 8002254:	2301      	movs	r3, #1
 8002256:	e000      	b.n	800225a <HAL_ADC_ConfigChannel+0x1ce>
 8002258:	2300      	movs	r3, #0
 800225a:	683a      	ldr	r2, [r7, #0]
 800225c:	6852      	ldr	r2, [r2, #4]
 800225e:	201f      	movs	r0, #31
 8002260:	4002      	ands	r2, r0
 8002262:	4093      	lsls	r3, r2
 8002264:	000a      	movs	r2, r1
 8002266:	431a      	orrs	r2, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	089b      	lsrs	r3, r3, #2
 8002272:	1c5a      	adds	r2, r3, #1
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	69db      	ldr	r3, [r3, #28]
 8002278:	429a      	cmp	r2, r3
 800227a:	d808      	bhi.n	800228e <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6818      	ldr	r0, [r3, #0]
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	6859      	ldr	r1, [r3, #4]
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	001a      	movs	r2, r3
 800228a:	f7ff f9bf 	bl	800160c <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6818      	ldr	r0, [r3, #0]
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	6819      	ldr	r1, [r3, #0]
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	001a      	movs	r2, r3
 800229c:	f7ff fa06 	bl	80016ac <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	db00      	blt.n	80022aa <HAL_ADC_ConfigChannel+0x21e>
 80022a8:	e0bc      	b.n	8002424 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80022aa:	4b50      	ldr	r3, [pc, #320]	@ (80023ec <HAL_ADC_ConfigChannel+0x360>)
 80022ac:	0018      	movs	r0, r3
 80022ae:	f7ff f95b 	bl	8001568 <LL_ADC_GetCommonPathInternalCh>
 80022b2:	0003      	movs	r3, r0
 80022b4:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a4d      	ldr	r2, [pc, #308]	@ (80023f0 <HAL_ADC_ConfigChannel+0x364>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d122      	bne.n	8002306 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80022c0:	693a      	ldr	r2, [r7, #16]
 80022c2:	2380      	movs	r3, #128	@ 0x80
 80022c4:	041b      	lsls	r3, r3, #16
 80022c6:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80022c8:	d11d      	bne.n	8002306 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	2280      	movs	r2, #128	@ 0x80
 80022ce:	0412      	lsls	r2, r2, #16
 80022d0:	4313      	orrs	r3, r2
 80022d2:	4a46      	ldr	r2, [pc, #280]	@ (80023ec <HAL_ADC_ConfigChannel+0x360>)
 80022d4:	0019      	movs	r1, r3
 80022d6:	0010      	movs	r0, r2
 80022d8:	f7ff f932 	bl	8001540 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80022dc:	4b45      	ldr	r3, [pc, #276]	@ (80023f4 <HAL_ADC_ConfigChannel+0x368>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4945      	ldr	r1, [pc, #276]	@ (80023f8 <HAL_ADC_ConfigChannel+0x36c>)
 80022e2:	0018      	movs	r0, r3
 80022e4:	f7fd ff0c 	bl	8000100 <__udivsi3>
 80022e8:	0003      	movs	r3, r0
 80022ea:	1c5a      	adds	r2, r3, #1
 80022ec:	0013      	movs	r3, r2
 80022ee:	005b      	lsls	r3, r3, #1
 80022f0:	189b      	adds	r3, r3, r2
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80022f6:	e002      	b.n	80022fe <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	3b01      	subs	r3, #1
 80022fc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d1f9      	bne.n	80022f8 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002304:	e08e      	b.n	8002424 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a3c      	ldr	r2, [pc, #240]	@ (80023fc <HAL_ADC_ConfigChannel+0x370>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d10e      	bne.n	800232e <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002310:	693a      	ldr	r2, [r7, #16]
 8002312:	2380      	movs	r3, #128	@ 0x80
 8002314:	045b      	lsls	r3, r3, #17
 8002316:	4013      	ands	r3, r2
 8002318:	d109      	bne.n	800232e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	2280      	movs	r2, #128	@ 0x80
 800231e:	0452      	lsls	r2, r2, #17
 8002320:	4313      	orrs	r3, r2
 8002322:	4a32      	ldr	r2, [pc, #200]	@ (80023ec <HAL_ADC_ConfigChannel+0x360>)
 8002324:	0019      	movs	r1, r3
 8002326:	0010      	movs	r0, r2
 8002328:	f7ff f90a 	bl	8001540 <LL_ADC_SetCommonPathInternalCh>
 800232c:	e07a      	b.n	8002424 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a33      	ldr	r2, [pc, #204]	@ (8002400 <HAL_ADC_ConfigChannel+0x374>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d000      	beq.n	800233a <HAL_ADC_ConfigChannel+0x2ae>
 8002338:	e074      	b.n	8002424 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800233a:	693a      	ldr	r2, [r7, #16]
 800233c:	2380      	movs	r3, #128	@ 0x80
 800233e:	03db      	lsls	r3, r3, #15
 8002340:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002342:	d000      	beq.n	8002346 <HAL_ADC_ConfigChannel+0x2ba>
 8002344:	e06e      	b.n	8002424 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	2280      	movs	r2, #128	@ 0x80
 800234a:	03d2      	lsls	r2, r2, #15
 800234c:	4313      	orrs	r3, r2
 800234e:	4a27      	ldr	r2, [pc, #156]	@ (80023ec <HAL_ADC_ConfigChannel+0x360>)
 8002350:	0019      	movs	r1, r3
 8002352:	0010      	movs	r0, r2
 8002354:	f7ff f8f4 	bl	8001540 <LL_ADC_SetCommonPathInternalCh>
 8002358:	e064      	b.n	8002424 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	691a      	ldr	r2, [r3, #16]
 800235e:	2380      	movs	r3, #128	@ 0x80
 8002360:	061b      	lsls	r3, r3, #24
 8002362:	429a      	cmp	r2, r3
 8002364:	d004      	beq.n	8002370 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800236a:	4a1f      	ldr	r2, [pc, #124]	@ (80023e8 <HAL_ADC_ConfigChannel+0x35c>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d107      	bne.n	8002380 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	0019      	movs	r1, r3
 800237a:	0010      	movs	r0, r2
 800237c:	f7ff f977 	bl	800166e <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2b00      	cmp	r3, #0
 8002386:	da4d      	bge.n	8002424 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002388:	4b18      	ldr	r3, [pc, #96]	@ (80023ec <HAL_ADC_ConfigChannel+0x360>)
 800238a:	0018      	movs	r0, r3
 800238c:	f7ff f8ec 	bl	8001568 <LL_ADC_GetCommonPathInternalCh>
 8002390:	0003      	movs	r3, r0
 8002392:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a15      	ldr	r2, [pc, #84]	@ (80023f0 <HAL_ADC_ConfigChannel+0x364>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d108      	bne.n	80023b0 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	4a18      	ldr	r2, [pc, #96]	@ (8002404 <HAL_ADC_ConfigChannel+0x378>)
 80023a2:	4013      	ands	r3, r2
 80023a4:	4a11      	ldr	r2, [pc, #68]	@ (80023ec <HAL_ADC_ConfigChannel+0x360>)
 80023a6:	0019      	movs	r1, r3
 80023a8:	0010      	movs	r0, r2
 80023aa:	f7ff f8c9 	bl	8001540 <LL_ADC_SetCommonPathInternalCh>
 80023ae:	e039      	b.n	8002424 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a11      	ldr	r2, [pc, #68]	@ (80023fc <HAL_ADC_ConfigChannel+0x370>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d108      	bne.n	80023cc <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	4a12      	ldr	r2, [pc, #72]	@ (8002408 <HAL_ADC_ConfigChannel+0x37c>)
 80023be:	4013      	ands	r3, r2
 80023c0:	4a0a      	ldr	r2, [pc, #40]	@ (80023ec <HAL_ADC_ConfigChannel+0x360>)
 80023c2:	0019      	movs	r1, r3
 80023c4:	0010      	movs	r0, r2
 80023c6:	f7ff f8bb 	bl	8001540 <LL_ADC_SetCommonPathInternalCh>
 80023ca:	e02b      	b.n	8002424 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a0b      	ldr	r2, [pc, #44]	@ (8002400 <HAL_ADC_ConfigChannel+0x374>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d126      	bne.n	8002424 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	4a0c      	ldr	r2, [pc, #48]	@ (800240c <HAL_ADC_ConfigChannel+0x380>)
 80023da:	4013      	ands	r3, r2
 80023dc:	4a03      	ldr	r2, [pc, #12]	@ (80023ec <HAL_ADC_ConfigChannel+0x360>)
 80023de:	0019      	movs	r1, r3
 80023e0:	0010      	movs	r0, r2
 80023e2:	f7ff f8ad 	bl	8001540 <LL_ADC_SetCommonPathInternalCh>
 80023e6:	e01d      	b.n	8002424 <HAL_ADC_ConfigChannel+0x398>
 80023e8:	80000004 	.word	0x80000004
 80023ec:	40012708 	.word	0x40012708
 80023f0:	b0001000 	.word	0xb0001000
 80023f4:	20000004 	.word	0x20000004
 80023f8:	00030d40 	.word	0x00030d40
 80023fc:	b8004000 	.word	0xb8004000
 8002400:	b4002000 	.word	0xb4002000
 8002404:	ff7fffff 	.word	0xff7fffff
 8002408:	feffffff 	.word	0xfeffffff
 800240c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002414:	2220      	movs	r2, #32
 8002416:	431a      	orrs	r2, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800241c:	2317      	movs	r3, #23
 800241e:	18fb      	adds	r3, r7, r3
 8002420:	2201      	movs	r2, #1
 8002422:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2254      	movs	r2, #84	@ 0x54
 8002428:	2100      	movs	r1, #0
 800242a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800242c:	2317      	movs	r3, #23
 800242e:	18fb      	adds	r3, r7, r3
 8002430:	781b      	ldrb	r3, [r3, #0]
}
 8002432:	0018      	movs	r0, r3
 8002434:	46bd      	mov	sp, r7
 8002436:	b006      	add	sp, #24
 8002438:	bd80      	pop	{r7, pc}
 800243a:	46c0      	nop			@ (mov r8, r8)

0800243c <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param pAnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, const ADC_AnalogWDGConfTypeDef *pAnalogWDGConfig)
{
 800243c:	b590      	push	{r4, r7, lr}
 800243e:	b087      	sub	sp, #28
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002446:	2317      	movs	r3, #23
 8002448:	18fb      	adds	r3, r7, r3
 800244a:	2200      	movs	r2, #0
 800244c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_awd_high_threshold_shifted;
  uint32_t tmp_awd_low_threshold_shifted;
  uint32_t backup_setting_adc_enable_state = 0UL;
 800244e:	2300      	movs	r3, #0
 8002450:	60bb      	str	r3, [r7, #8]
    /* Verify if thresholds are within the selected ADC resolution */
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->HighThreshold));
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->LowThreshold));
  }

  __HAL_LOCK(hadc);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2254      	movs	r2, #84	@ 0x54
 8002456:	5c9b      	ldrb	r3, [r3, r2]
 8002458:	2b01      	cmp	r3, #1
 800245a:	d101      	bne.n	8002460 <HAL_ADC_AnalogWDGConfig+0x24>
 800245c:	2302      	movs	r3, #2
 800245e:	e289      	b.n	8002974 <HAL_ADC_AnalogWDGConfig+0x538>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2254      	movs	r2, #84	@ 0x54
 8002464:	2101      	movs	r1, #1
 8002466:	5499      	strb	r1, [r3, r2]

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on ADC group regular:                                */
  /*  - Analog watchdog channels                                              */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	0018      	movs	r0, r3
 800246e:	f7ff fa0f 	bl	8001890 <LL_ADC_REG_IsConversionOngoing>
 8002472:	1e03      	subs	r3, r0, #0
 8002474:	d000      	beq.n	8002478 <HAL_ADC_AnalogWDGConfig+0x3c>
 8002476:	e24a      	b.n	800290e <HAL_ADC_AnalogWDGConfig+0x4d2>
  {
    /* Analog watchdog configuration */
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4aa3      	ldr	r2, [pc, #652]	@ (800270c <HAL_ADC_AnalogWDGConfig+0x2d0>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d162      	bne.n	8002548 <HAL_ADC_AnalogWDGConfig+0x10c>
    {
      /* Constraint of ADC on this STM32 series: ADC must be disable
         to modify bitfields of register ADC_CFGR1 */
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	0018      	movs	r0, r3
 8002488:	f7ff f9ce 	bl	8001828 <LL_ADC_IsEnabled>
 800248c:	1e03      	subs	r3, r0, #0
 800248e:	d009      	beq.n	80024a4 <HAL_ADC_AnalogWDGConfig+0x68>
      {
        backup_setting_adc_enable_state = 1UL;
 8002490:	2301      	movs	r3, #1
 8002492:	60bb      	str	r3, [r7, #8]
        tmp_hal_status = ADC_Disable(hadc);
 8002494:	2317      	movs	r3, #23
 8002496:	18fc      	adds	r4, r7, r3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	0018      	movs	r0, r3
 800249c:	f000 fafe 	bl	8002a9c <ADC_Disable>
 80024a0:	0003      	movs	r3, r0
 80024a2:	7023      	strb	r3, [r4, #0]
      }

      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels.                                                         */
      switch (pAnalogWDGConfig->WatchdogMode)
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	2280      	movs	r2, #128	@ 0x80
 80024aa:	0412      	lsls	r2, r2, #16
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d011      	beq.n	80024d4 <HAL_ADC_AnalogWDGConfig+0x98>
 80024b0:	22c0      	movs	r2, #192	@ 0xc0
 80024b2:	0412      	lsls	r2, r2, #16
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d115      	bne.n	80024e4 <HAL_ADC_AnalogWDGConfig+0xa8>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	4a93      	ldr	r2, [pc, #588]	@ (8002710 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 80024c2:	4013      	ands	r3, r2
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 80024c4:	22c0      	movs	r2, #192	@ 0xc0
 80024c6:	0412      	lsls	r2, r2, #16
 80024c8:	4313      	orrs	r3, r2
 80024ca:	4990      	ldr	r1, [pc, #576]	@ (800270c <HAL_ADC_AnalogWDGConfig+0x2d0>)
 80024cc:	001a      	movs	r2, r3
 80024ce:	f7ff f909 	bl	80016e4 <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_REGULAR));
          break;
 80024d2:	e00f      	b.n	80024f4 <HAL_ADC_AnalogWDGConfig+0xb8>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a8e      	ldr	r2, [pc, #568]	@ (8002714 <HAL_ADC_AnalogWDGConfig+0x2d8>)
 80024da:	498c      	ldr	r1, [pc, #560]	@ (800270c <HAL_ADC_AnalogWDGConfig+0x2d0>)
 80024dc:	0018      	movs	r0, r3
 80024de:	f7ff f901 	bl	80016e4 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 80024e2:	e007      	b.n	80024f4 <HAL_ADC_AnalogWDGConfig+0xb8>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4988      	ldr	r1, [pc, #544]	@ (800270c <HAL_ADC_AnalogWDGConfig+0x2d0>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	0018      	movs	r0, r3
 80024ee:	f7ff f8f9 	bl	80016e4 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 80024f2:	46c0      	nop			@ (mov r8, r8)
      }

      if (backup_setting_adc_enable_state == 1UL)
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d10b      	bne.n	8002512 <HAL_ADC_AnalogWDGConfig+0xd6>
      {
        if (tmp_hal_status == HAL_OK)
 80024fa:	2217      	movs	r2, #23
 80024fc:	18bb      	adds	r3, r7, r2
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d106      	bne.n	8002512 <HAL_ADC_AnalogWDGConfig+0xd6>
        {
          tmp_hal_status = ADC_Enable(hadc);
 8002504:	18bc      	adds	r4, r7, r2
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	0018      	movs	r0, r3
 800250a:	f000 fa41 	bl	8002990 <ADC_Enable>
 800250e:	0003      	movs	r3, r0
 8002510:	7023      	strb	r3, [r4, #0]
        }
      }

      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002516:	4a80      	ldr	r2, [pc, #512]	@ (8002718 <HAL_ADC_AnalogWDGConfig+0x2dc>)
 8002518:	401a      	ands	r2, r3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	0018      	movs	r0, r3
 8002524:	f7ff f9c5 	bl	80018b2 <LL_ADC_ClearFlag_AWD1>

      /* Configure ADC analog watchdog interrupt */
      if (pAnalogWDGConfig->ITMode == ENABLE)
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	7b1b      	ldrb	r3, [r3, #12]
 800252c:	2b01      	cmp	r3, #1
 800252e:	d105      	bne.n	800253c <HAL_ADC_AnalogWDGConfig+0x100>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	0018      	movs	r0, r3
 8002536:	f7ff f9df 	bl	80018f8 <LL_ADC_EnableIT_AWD1>
 800253a:	e1e8      	b.n	800290e <HAL_ADC_AnalogWDGConfig+0x4d2>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	0018      	movs	r0, r3
 8002542:	f7ff fa05 	bl	8001950 <LL_ADC_DisableIT_AWD1>
 8002546:	e1e2      	b.n	800290e <HAL_ADC_AnalogWDGConfig+0x4d2>
      }
    }
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch (pAnalogWDGConfig->WatchdogMode)
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	2280      	movs	r2, #128	@ 0x80
 800254e:	0412      	lsls	r2, r2, #16
 8002550:	4293      	cmp	r3, r2
 8002552:	d100      	bne.n	8002556 <HAL_ADC_AnalogWDGConfig+0x11a>
 8002554:	e18f      	b.n	8002876 <HAL_ADC_AnalogWDGConfig+0x43a>
 8002556:	22c0      	movs	r2, #192	@ 0xc0
 8002558:	0412      	lsls	r2, r2, #16
 800255a:	4293      	cmp	r3, r2
 800255c:	d000      	beq.n	8002560 <HAL_ADC_AnalogWDGConfig+0x124>
 800255e:	e193      	b.n	8002888 <HAL_ADC_AnalogWDGConfig+0x44c>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a6d      	ldr	r2, [pc, #436]	@ (800271c <HAL_ADC_AnalogWDGConfig+0x2e0>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d000      	beq.n	800256c <HAL_ADC_AnalogWDGConfig+0x130>
 800256a:	e0bc      	b.n	80026e6 <HAL_ADC_AnalogWDGConfig+0x2aa>
          {
            SET_BIT(hadc->Instance->AWD2CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	22a0      	movs	r2, #160	@ 0xa0
 8002572:	5899      	ldr	r1, [r3, r2]
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	035b      	lsls	r3, r3, #13
 800257a:	0b5b      	lsrs	r3, r3, #13
 800257c:	d108      	bne.n	8002590 <HAL_ADC_AnalogWDGConfig+0x154>
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	0e9b      	lsrs	r3, r3, #26
 8002584:	221f      	movs	r2, #31
 8002586:	4013      	ands	r3, r2
 8002588:	2201      	movs	r2, #1
 800258a:	409a      	lsls	r2, r3
 800258c:	0013      	movs	r3, r2
 800258e:	e0a4      	b.n	80026da <HAL_ADC_AnalogWDGConfig+0x29e>
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	2201      	movs	r2, #1
 8002596:	4013      	ands	r3, r2
 8002598:	d000      	beq.n	800259c <HAL_ADC_AnalogWDGConfig+0x160>
 800259a:	e09d      	b.n	80026d8 <HAL_ADC_AnalogWDGConfig+0x29c>
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	2202      	movs	r2, #2
 80025a2:	4013      	ands	r3, r2
 80025a4:	d000      	beq.n	80025a8 <HAL_ADC_AnalogWDGConfig+0x16c>
 80025a6:	e095      	b.n	80026d4 <HAL_ADC_AnalogWDGConfig+0x298>
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	2204      	movs	r2, #4
 80025ae:	4013      	ands	r3, r2
 80025b0:	d000      	beq.n	80025b4 <HAL_ADC_AnalogWDGConfig+0x178>
 80025b2:	e08d      	b.n	80026d0 <HAL_ADC_AnalogWDGConfig+0x294>
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	2208      	movs	r2, #8
 80025ba:	4013      	ands	r3, r2
 80025bc:	d000      	beq.n	80025c0 <HAL_ADC_AnalogWDGConfig+0x184>
 80025be:	e085      	b.n	80026cc <HAL_ADC_AnalogWDGConfig+0x290>
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	2210      	movs	r2, #16
 80025c6:	4013      	ands	r3, r2
 80025c8:	d000      	beq.n	80025cc <HAL_ADC_AnalogWDGConfig+0x190>
 80025ca:	e07d      	b.n	80026c8 <HAL_ADC_AnalogWDGConfig+0x28c>
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	2220      	movs	r2, #32
 80025d2:	4013      	ands	r3, r2
 80025d4:	d000      	beq.n	80025d8 <HAL_ADC_AnalogWDGConfig+0x19c>
 80025d6:	e075      	b.n	80026c4 <HAL_ADC_AnalogWDGConfig+0x288>
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	2240      	movs	r2, #64	@ 0x40
 80025de:	4013      	ands	r3, r2
 80025e0:	d000      	beq.n	80025e4 <HAL_ADC_AnalogWDGConfig+0x1a8>
 80025e2:	e06d      	b.n	80026c0 <HAL_ADC_AnalogWDGConfig+0x284>
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	2280      	movs	r2, #128	@ 0x80
 80025ea:	4013      	ands	r3, r2
 80025ec:	d000      	beq.n	80025f0 <HAL_ADC_AnalogWDGConfig+0x1b4>
 80025ee:	e065      	b.n	80026bc <HAL_ADC_AnalogWDGConfig+0x280>
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	689a      	ldr	r2, [r3, #8]
 80025f4:	2380      	movs	r3, #128	@ 0x80
 80025f6:	005b      	lsls	r3, r3, #1
 80025f8:	4013      	ands	r3, r2
 80025fa:	d000      	beq.n	80025fe <HAL_ADC_AnalogWDGConfig+0x1c2>
 80025fc:	e05b      	b.n	80026b6 <HAL_ADC_AnalogWDGConfig+0x27a>
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	689a      	ldr	r2, [r3, #8]
 8002602:	2380      	movs	r3, #128	@ 0x80
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	4013      	ands	r3, r2
 8002608:	d152      	bne.n	80026b0 <HAL_ADC_AnalogWDGConfig+0x274>
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	689a      	ldr	r2, [r3, #8]
 800260e:	2380      	movs	r3, #128	@ 0x80
 8002610:	00db      	lsls	r3, r3, #3
 8002612:	4013      	ands	r3, r2
 8002614:	d149      	bne.n	80026aa <HAL_ADC_AnalogWDGConfig+0x26e>
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	689a      	ldr	r2, [r3, #8]
 800261a:	2380      	movs	r3, #128	@ 0x80
 800261c:	011b      	lsls	r3, r3, #4
 800261e:	4013      	ands	r3, r2
 8002620:	d140      	bne.n	80026a4 <HAL_ADC_AnalogWDGConfig+0x268>
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	689a      	ldr	r2, [r3, #8]
 8002626:	2380      	movs	r3, #128	@ 0x80
 8002628:	015b      	lsls	r3, r3, #5
 800262a:	4013      	ands	r3, r2
 800262c:	d137      	bne.n	800269e <HAL_ADC_AnalogWDGConfig+0x262>
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	689a      	ldr	r2, [r3, #8]
 8002632:	2380      	movs	r3, #128	@ 0x80
 8002634:	019b      	lsls	r3, r3, #6
 8002636:	4013      	ands	r3, r2
 8002638:	d12e      	bne.n	8002698 <HAL_ADC_AnalogWDGConfig+0x25c>
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	689a      	ldr	r2, [r3, #8]
 800263e:	2380      	movs	r3, #128	@ 0x80
 8002640:	01db      	lsls	r3, r3, #7
 8002642:	4013      	ands	r3, r2
 8002644:	d125      	bne.n	8002692 <HAL_ADC_AnalogWDGConfig+0x256>
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	689a      	ldr	r2, [r3, #8]
 800264a:	2380      	movs	r3, #128	@ 0x80
 800264c:	021b      	lsls	r3, r3, #8
 800264e:	4013      	ands	r3, r2
 8002650:	d11c      	bne.n	800268c <HAL_ADC_AnalogWDGConfig+0x250>
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	689a      	ldr	r2, [r3, #8]
 8002656:	2380      	movs	r3, #128	@ 0x80
 8002658:	025b      	lsls	r3, r3, #9
 800265a:	4013      	ands	r3, r2
 800265c:	d113      	bne.n	8002686 <HAL_ADC_AnalogWDGConfig+0x24a>
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	689a      	ldr	r2, [r3, #8]
 8002662:	2380      	movs	r3, #128	@ 0x80
 8002664:	029b      	lsls	r3, r3, #10
 8002666:	4013      	ands	r3, r2
 8002668:	d10a      	bne.n	8002680 <HAL_ADC_AnalogWDGConfig+0x244>
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	689a      	ldr	r2, [r3, #8]
 800266e:	2380      	movs	r3, #128	@ 0x80
 8002670:	02db      	lsls	r3, r3, #11
 8002672:	4013      	ands	r3, r2
 8002674:	d002      	beq.n	800267c <HAL_ADC_AnalogWDGConfig+0x240>
 8002676:	2380      	movs	r3, #128	@ 0x80
 8002678:	02db      	lsls	r3, r3, #11
 800267a:	e02e      	b.n	80026da <HAL_ADC_AnalogWDGConfig+0x29e>
 800267c:	2301      	movs	r3, #1
 800267e:	e02c      	b.n	80026da <HAL_ADC_AnalogWDGConfig+0x29e>
 8002680:	2380      	movs	r3, #128	@ 0x80
 8002682:	029b      	lsls	r3, r3, #10
 8002684:	e029      	b.n	80026da <HAL_ADC_AnalogWDGConfig+0x29e>
 8002686:	2380      	movs	r3, #128	@ 0x80
 8002688:	025b      	lsls	r3, r3, #9
 800268a:	e026      	b.n	80026da <HAL_ADC_AnalogWDGConfig+0x29e>
 800268c:	2380      	movs	r3, #128	@ 0x80
 800268e:	021b      	lsls	r3, r3, #8
 8002690:	e023      	b.n	80026da <HAL_ADC_AnalogWDGConfig+0x29e>
 8002692:	2380      	movs	r3, #128	@ 0x80
 8002694:	01db      	lsls	r3, r3, #7
 8002696:	e020      	b.n	80026da <HAL_ADC_AnalogWDGConfig+0x29e>
 8002698:	2380      	movs	r3, #128	@ 0x80
 800269a:	019b      	lsls	r3, r3, #6
 800269c:	e01d      	b.n	80026da <HAL_ADC_AnalogWDGConfig+0x29e>
 800269e:	2380      	movs	r3, #128	@ 0x80
 80026a0:	015b      	lsls	r3, r3, #5
 80026a2:	e01a      	b.n	80026da <HAL_ADC_AnalogWDGConfig+0x29e>
 80026a4:	2380      	movs	r3, #128	@ 0x80
 80026a6:	011b      	lsls	r3, r3, #4
 80026a8:	e017      	b.n	80026da <HAL_ADC_AnalogWDGConfig+0x29e>
 80026aa:	2380      	movs	r3, #128	@ 0x80
 80026ac:	00db      	lsls	r3, r3, #3
 80026ae:	e014      	b.n	80026da <HAL_ADC_AnalogWDGConfig+0x29e>
 80026b0:	2380      	movs	r3, #128	@ 0x80
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	e011      	b.n	80026da <HAL_ADC_AnalogWDGConfig+0x29e>
 80026b6:	2380      	movs	r3, #128	@ 0x80
 80026b8:	005b      	lsls	r3, r3, #1
 80026ba:	e00e      	b.n	80026da <HAL_ADC_AnalogWDGConfig+0x29e>
 80026bc:	2380      	movs	r3, #128	@ 0x80
 80026be:	e00c      	b.n	80026da <HAL_ADC_AnalogWDGConfig+0x29e>
 80026c0:	2340      	movs	r3, #64	@ 0x40
 80026c2:	e00a      	b.n	80026da <HAL_ADC_AnalogWDGConfig+0x29e>
 80026c4:	2320      	movs	r3, #32
 80026c6:	e008      	b.n	80026da <HAL_ADC_AnalogWDGConfig+0x29e>
 80026c8:	2310      	movs	r3, #16
 80026ca:	e006      	b.n	80026da <HAL_ADC_AnalogWDGConfig+0x29e>
 80026cc:	2308      	movs	r3, #8
 80026ce:	e004      	b.n	80026da <HAL_ADC_AnalogWDGConfig+0x29e>
 80026d0:	2304      	movs	r3, #4
 80026d2:	e002      	b.n	80026da <HAL_ADC_AnalogWDGConfig+0x29e>
 80026d4:	2302      	movs	r3, #2
 80026d6:	e000      	b.n	80026da <HAL_ADC_AnalogWDGConfig+0x29e>
 80026d8:	2301      	movs	r3, #1
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	6812      	ldr	r2, [r2, #0]
 80026de:	430b      	orrs	r3, r1
 80026e0:	21a0      	movs	r1, #160	@ 0xa0
 80026e2:	5053      	str	r3, [r2, r1]
          }
          else
          {
            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
          }
          break;
 80026e4:	e0d9      	b.n	800289a <HAL_ADC_AnalogWDGConfig+0x45e>
            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	22a4      	movs	r2, #164	@ 0xa4
 80026ec:	5899      	ldr	r1, [r3, r2]
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	035b      	lsls	r3, r3, #13
 80026f4:	0b5b      	lsrs	r3, r3, #13
 80026f6:	d113      	bne.n	8002720 <HAL_ADC_AnalogWDGConfig+0x2e4>
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	0e9b      	lsrs	r3, r3, #26
 80026fe:	221f      	movs	r2, #31
 8002700:	4013      	ands	r3, r2
 8002702:	2201      	movs	r2, #1
 8002704:	409a      	lsls	r2, r3
 8002706:	0013      	movs	r3, r2
 8002708:	e0af      	b.n	800286a <HAL_ADC_AnalogWDGConfig+0x42e>
 800270a:	46c0      	nop			@ (mov r8, r8)
 800270c:	7cc00000 	.word	0x7cc00000
 8002710:	fc07ffff 	.word	0xfc07ffff
 8002714:	0087ffff 	.word	0x0087ffff
 8002718:	fffeffff 	.word	0xfffeffff
 800271c:	0017ffff 	.word	0x0017ffff
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	2201      	movs	r2, #1
 8002726:	4013      	ands	r3, r2
 8002728:	d000      	beq.n	800272c <HAL_ADC_AnalogWDGConfig+0x2f0>
 800272a:	e09d      	b.n	8002868 <HAL_ADC_AnalogWDGConfig+0x42c>
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	2202      	movs	r2, #2
 8002732:	4013      	ands	r3, r2
 8002734:	d000      	beq.n	8002738 <HAL_ADC_AnalogWDGConfig+0x2fc>
 8002736:	e095      	b.n	8002864 <HAL_ADC_AnalogWDGConfig+0x428>
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	2204      	movs	r2, #4
 800273e:	4013      	ands	r3, r2
 8002740:	d000      	beq.n	8002744 <HAL_ADC_AnalogWDGConfig+0x308>
 8002742:	e08d      	b.n	8002860 <HAL_ADC_AnalogWDGConfig+0x424>
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	2208      	movs	r2, #8
 800274a:	4013      	ands	r3, r2
 800274c:	d000      	beq.n	8002750 <HAL_ADC_AnalogWDGConfig+0x314>
 800274e:	e085      	b.n	800285c <HAL_ADC_AnalogWDGConfig+0x420>
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	2210      	movs	r2, #16
 8002756:	4013      	ands	r3, r2
 8002758:	d000      	beq.n	800275c <HAL_ADC_AnalogWDGConfig+0x320>
 800275a:	e07d      	b.n	8002858 <HAL_ADC_AnalogWDGConfig+0x41c>
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	2220      	movs	r2, #32
 8002762:	4013      	ands	r3, r2
 8002764:	d000      	beq.n	8002768 <HAL_ADC_AnalogWDGConfig+0x32c>
 8002766:	e075      	b.n	8002854 <HAL_ADC_AnalogWDGConfig+0x418>
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	2240      	movs	r2, #64	@ 0x40
 800276e:	4013      	ands	r3, r2
 8002770:	d000      	beq.n	8002774 <HAL_ADC_AnalogWDGConfig+0x338>
 8002772:	e06d      	b.n	8002850 <HAL_ADC_AnalogWDGConfig+0x414>
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	2280      	movs	r2, #128	@ 0x80
 800277a:	4013      	ands	r3, r2
 800277c:	d000      	beq.n	8002780 <HAL_ADC_AnalogWDGConfig+0x344>
 800277e:	e065      	b.n	800284c <HAL_ADC_AnalogWDGConfig+0x410>
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	689a      	ldr	r2, [r3, #8]
 8002784:	2380      	movs	r3, #128	@ 0x80
 8002786:	005b      	lsls	r3, r3, #1
 8002788:	4013      	ands	r3, r2
 800278a:	d000      	beq.n	800278e <HAL_ADC_AnalogWDGConfig+0x352>
 800278c:	e05b      	b.n	8002846 <HAL_ADC_AnalogWDGConfig+0x40a>
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	689a      	ldr	r2, [r3, #8]
 8002792:	2380      	movs	r3, #128	@ 0x80
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	4013      	ands	r3, r2
 8002798:	d152      	bne.n	8002840 <HAL_ADC_AnalogWDGConfig+0x404>
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	689a      	ldr	r2, [r3, #8]
 800279e:	2380      	movs	r3, #128	@ 0x80
 80027a0:	00db      	lsls	r3, r3, #3
 80027a2:	4013      	ands	r3, r2
 80027a4:	d149      	bne.n	800283a <HAL_ADC_AnalogWDGConfig+0x3fe>
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	689a      	ldr	r2, [r3, #8]
 80027aa:	2380      	movs	r3, #128	@ 0x80
 80027ac:	011b      	lsls	r3, r3, #4
 80027ae:	4013      	ands	r3, r2
 80027b0:	d140      	bne.n	8002834 <HAL_ADC_AnalogWDGConfig+0x3f8>
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	689a      	ldr	r2, [r3, #8]
 80027b6:	2380      	movs	r3, #128	@ 0x80
 80027b8:	015b      	lsls	r3, r3, #5
 80027ba:	4013      	ands	r3, r2
 80027bc:	d137      	bne.n	800282e <HAL_ADC_AnalogWDGConfig+0x3f2>
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	689a      	ldr	r2, [r3, #8]
 80027c2:	2380      	movs	r3, #128	@ 0x80
 80027c4:	019b      	lsls	r3, r3, #6
 80027c6:	4013      	ands	r3, r2
 80027c8:	d12e      	bne.n	8002828 <HAL_ADC_AnalogWDGConfig+0x3ec>
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	689a      	ldr	r2, [r3, #8]
 80027ce:	2380      	movs	r3, #128	@ 0x80
 80027d0:	01db      	lsls	r3, r3, #7
 80027d2:	4013      	ands	r3, r2
 80027d4:	d125      	bne.n	8002822 <HAL_ADC_AnalogWDGConfig+0x3e6>
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	689a      	ldr	r2, [r3, #8]
 80027da:	2380      	movs	r3, #128	@ 0x80
 80027dc:	021b      	lsls	r3, r3, #8
 80027de:	4013      	ands	r3, r2
 80027e0:	d11c      	bne.n	800281c <HAL_ADC_AnalogWDGConfig+0x3e0>
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	689a      	ldr	r2, [r3, #8]
 80027e6:	2380      	movs	r3, #128	@ 0x80
 80027e8:	025b      	lsls	r3, r3, #9
 80027ea:	4013      	ands	r3, r2
 80027ec:	d113      	bne.n	8002816 <HAL_ADC_AnalogWDGConfig+0x3da>
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	689a      	ldr	r2, [r3, #8]
 80027f2:	2380      	movs	r3, #128	@ 0x80
 80027f4:	029b      	lsls	r3, r3, #10
 80027f6:	4013      	ands	r3, r2
 80027f8:	d10a      	bne.n	8002810 <HAL_ADC_AnalogWDGConfig+0x3d4>
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	689a      	ldr	r2, [r3, #8]
 80027fe:	2380      	movs	r3, #128	@ 0x80
 8002800:	02db      	lsls	r3, r3, #11
 8002802:	4013      	ands	r3, r2
 8002804:	d002      	beq.n	800280c <HAL_ADC_AnalogWDGConfig+0x3d0>
 8002806:	2380      	movs	r3, #128	@ 0x80
 8002808:	02db      	lsls	r3, r3, #11
 800280a:	e02e      	b.n	800286a <HAL_ADC_AnalogWDGConfig+0x42e>
 800280c:	2301      	movs	r3, #1
 800280e:	e02c      	b.n	800286a <HAL_ADC_AnalogWDGConfig+0x42e>
 8002810:	2380      	movs	r3, #128	@ 0x80
 8002812:	029b      	lsls	r3, r3, #10
 8002814:	e029      	b.n	800286a <HAL_ADC_AnalogWDGConfig+0x42e>
 8002816:	2380      	movs	r3, #128	@ 0x80
 8002818:	025b      	lsls	r3, r3, #9
 800281a:	e026      	b.n	800286a <HAL_ADC_AnalogWDGConfig+0x42e>
 800281c:	2380      	movs	r3, #128	@ 0x80
 800281e:	021b      	lsls	r3, r3, #8
 8002820:	e023      	b.n	800286a <HAL_ADC_AnalogWDGConfig+0x42e>
 8002822:	2380      	movs	r3, #128	@ 0x80
 8002824:	01db      	lsls	r3, r3, #7
 8002826:	e020      	b.n	800286a <HAL_ADC_AnalogWDGConfig+0x42e>
 8002828:	2380      	movs	r3, #128	@ 0x80
 800282a:	019b      	lsls	r3, r3, #6
 800282c:	e01d      	b.n	800286a <HAL_ADC_AnalogWDGConfig+0x42e>
 800282e:	2380      	movs	r3, #128	@ 0x80
 8002830:	015b      	lsls	r3, r3, #5
 8002832:	e01a      	b.n	800286a <HAL_ADC_AnalogWDGConfig+0x42e>
 8002834:	2380      	movs	r3, #128	@ 0x80
 8002836:	011b      	lsls	r3, r3, #4
 8002838:	e017      	b.n	800286a <HAL_ADC_AnalogWDGConfig+0x42e>
 800283a:	2380      	movs	r3, #128	@ 0x80
 800283c:	00db      	lsls	r3, r3, #3
 800283e:	e014      	b.n	800286a <HAL_ADC_AnalogWDGConfig+0x42e>
 8002840:	2380      	movs	r3, #128	@ 0x80
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	e011      	b.n	800286a <HAL_ADC_AnalogWDGConfig+0x42e>
 8002846:	2380      	movs	r3, #128	@ 0x80
 8002848:	005b      	lsls	r3, r3, #1
 800284a:	e00e      	b.n	800286a <HAL_ADC_AnalogWDGConfig+0x42e>
 800284c:	2380      	movs	r3, #128	@ 0x80
 800284e:	e00c      	b.n	800286a <HAL_ADC_AnalogWDGConfig+0x42e>
 8002850:	2340      	movs	r3, #64	@ 0x40
 8002852:	e00a      	b.n	800286a <HAL_ADC_AnalogWDGConfig+0x42e>
 8002854:	2320      	movs	r3, #32
 8002856:	e008      	b.n	800286a <HAL_ADC_AnalogWDGConfig+0x42e>
 8002858:	2310      	movs	r3, #16
 800285a:	e006      	b.n	800286a <HAL_ADC_AnalogWDGConfig+0x42e>
 800285c:	2308      	movs	r3, #8
 800285e:	e004      	b.n	800286a <HAL_ADC_AnalogWDGConfig+0x42e>
 8002860:	2304      	movs	r3, #4
 8002862:	e002      	b.n	800286a <HAL_ADC_AnalogWDGConfig+0x42e>
 8002864:	2302      	movs	r3, #2
 8002866:	e000      	b.n	800286a <HAL_ADC_AnalogWDGConfig+0x42e>
 8002868:	2301      	movs	r3, #1
 800286a:	687a      	ldr	r2, [r7, #4]
 800286c:	6812      	ldr	r2, [r2, #0]
 800286e:	430b      	orrs	r3, r1
 8002870:	21a4      	movs	r1, #164	@ 0xa4
 8002872:	5053      	str	r3, [r2, r1]
          break;
 8002874:	e011      	b.n	800289a <HAL_ADC_AnalogWDGConfig+0x45e>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6818      	ldr	r0, [r3, #0]
                                          pAnalogWDGConfig->WatchdogNumber,
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 800287e:	4a3f      	ldr	r2, [pc, #252]	@ (800297c <HAL_ADC_AnalogWDGConfig+0x540>)
 8002880:	0019      	movs	r1, r3
 8002882:	f7fe ff2f 	bl	80016e4 <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_AWD_ALL_CHANNELS_REG);
          break;
 8002886:	e008      	b.n	800289a <HAL_ADC_AnalogWDGConfig+0x45e>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6818      	ldr	r0, [r3, #0]
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	2200      	movs	r2, #0
 8002892:	0019      	movs	r1, r3
 8002894:	f7fe ff26 	bl	80016e4 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8002898:	46c0      	nop			@ (mov r8, r8)
      }

      if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a38      	ldr	r2, [pc, #224]	@ (8002980 <HAL_ADC_AnalogWDGConfig+0x544>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d11a      	bne.n	80028da <HAL_ADC_AnalogWDGConfig+0x49e>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028a8:	4a36      	ldr	r2, [pc, #216]	@ (8002984 <HAL_ADC_AnalogWDGConfig+0x548>)
 80028aa:	401a      	ands	r2, r3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	0018      	movs	r0, r3
 80028b6:	f7ff f807 	bl	80018c8 <LL_ADC_ClearFlag_AWD2>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	7b1b      	ldrb	r3, [r3, #12]
 80028be:	2b01      	cmp	r3, #1
 80028c0:	d105      	bne.n	80028ce <HAL_ADC_AnalogWDGConfig+0x492>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	0018      	movs	r0, r3
 80028c8:	f7ff f824 	bl	8001914 <LL_ADC_EnableIT_AWD2>
 80028cc:	e01f      	b.n	800290e <HAL_ADC_AnalogWDGConfig+0x4d2>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	0018      	movs	r0, r3
 80028d4:	f7ff f84c 	bl	8001970 <LL_ADC_DisableIT_AWD2>
 80028d8:	e019      	b.n	800290e <HAL_ADC_AnalogWDGConfig+0x4d2>
      }
      /* (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028de:	4a2a      	ldr	r2, [pc, #168]	@ (8002988 <HAL_ADC_AnalogWDGConfig+0x54c>)
 80028e0:	401a      	ands	r2, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	0018      	movs	r0, r3
 80028ec:	f7fe fff8 	bl	80018e0 <LL_ADC_ClearFlag_AWD3>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	7b1b      	ldrb	r3, [r3, #12]
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d105      	bne.n	8002904 <HAL_ADC_AnalogWDGConfig+0x4c8>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	0018      	movs	r0, r3
 80028fe:	f7ff f818 	bl	8001932 <LL_ADC_EnableIT_AWD3>
 8002902:	e004      	b.n	800290e <HAL_ADC_AnalogWDGConfig+0x4d2>
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	0018      	movs	r0, r3
 800290a:	f7ff f841 	bl	8001990 <LL_ADC_DisableIT_AWD3>
    }

  }

  /* Analog watchdog thresholds configuration */
  if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a1e      	ldr	r2, [pc, #120]	@ (800298c <HAL_ADC_AnalogWDGConfig+0x550>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d118      	bne.n	800294a <HAL_ADC_AnalogWDGConfig+0x50e>
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	691a      	ldr	r2, [r3, #16]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	08db      	lsrs	r3, r3, #3
 8002924:	2103      	movs	r1, #3
 8002926:	400b      	ands	r3, r1
 8002928:	005b      	lsls	r3, r3, #1
 800292a:	409a      	lsls	r2, r3
 800292c:	0013      	movs	r3, r2
 800292e:	613b      	str	r3, [r7, #16]
    tmp_awd_low_threshold_shifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	695a      	ldr	r2, [r3, #20]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	68db      	ldr	r3, [r3, #12]
 800293a:	08db      	lsrs	r3, r3, #3
 800293c:	2103      	movs	r1, #3
 800293e:	400b      	ands	r3, r1
 8002940:	005b      	lsls	r3, r3, #1
 8002942:	409a      	lsls	r2, r3
 8002944:	0013      	movs	r3, r2
 8002946:	60fb      	str	r3, [r7, #12]
 8002948:	e005      	b.n	8002956 <HAL_ADC_AnalogWDGConfig+0x51a>
  else
  {
    /* No need to shift the offset with respect to the selected ADC resolution: */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = pAnalogWDGConfig->HighThreshold;
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	691b      	ldr	r3, [r3, #16]
 800294e:	613b      	str	r3, [r7, #16]
    tmp_awd_low_threshold_shifted  = pAnalogWDGConfig->LowThreshold;
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	695b      	ldr	r3, [r3, #20]
 8002954:	60fb      	str	r3, [r7, #12]
  }

  /* Set ADC analog watchdog thresholds value of both thresholds high and low */
  LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, tmp_awd_high_threshold_shifted,
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6818      	ldr	r0, [r3, #0]
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	6819      	ldr	r1, [r3, #0]
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	693a      	ldr	r2, [r7, #16]
 8002962:	f7fe feed 	bl	8001740 <LL_ADC_ConfigAnalogWDThresholds>
                                  tmp_awd_low_threshold_shifted);

  __HAL_UNLOCK(hadc);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2254      	movs	r2, #84	@ 0x54
 800296a:	2100      	movs	r1, #0
 800296c:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800296e:	2317      	movs	r3, #23
 8002970:	18fb      	adds	r3, r7, r3
 8002972:	781b      	ldrb	r3, [r3, #0]
}
 8002974:	0018      	movs	r0, r3
 8002976:	46bd      	mov	sp, r7
 8002978:	b007      	add	sp, #28
 800297a:	bd90      	pop	{r4, r7, pc}
 800297c:	0087ffff 	.word	0x0087ffff
 8002980:	0017ffff 	.word	0x0017ffff
 8002984:	fffdffff 	.word	0xfffdffff
 8002988:	fffbffff 	.word	0xfffbffff
 800298c:	7cc00000 	.word	0x7cc00000

08002990 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b084      	sub	sp, #16
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002998:	2300      	movs	r3, #0
 800299a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	0018      	movs	r0, r3
 80029a2:	f7fe ff41 	bl	8001828 <LL_ADC_IsEnabled>
 80029a6:	1e03      	subs	r3, r0, #0
 80029a8:	d000      	beq.n	80029ac <ADC_Enable+0x1c>
 80029aa:	e069      	b.n	8002a80 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	4a36      	ldr	r2, [pc, #216]	@ (8002a8c <ADC_Enable+0xfc>)
 80029b4:	4013      	ands	r3, r2
 80029b6:	d00d      	beq.n	80029d4 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029bc:	2210      	movs	r2, #16
 80029be:	431a      	orrs	r2, r3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029c8:	2201      	movs	r2, #1
 80029ca:	431a      	orrs	r2, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e056      	b.n	8002a82 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	0018      	movs	r0, r3
 80029da:	f7fe ff01 	bl	80017e0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 80029de:	4b2c      	ldr	r3, [pc, #176]	@ (8002a90 <ADC_Enable+0x100>)
 80029e0:	0018      	movs	r0, r3
 80029e2:	f7fe fdc1 	bl	8001568 <LL_ADC_GetCommonPathInternalCh>
 80029e6:	0002      	movs	r2, r0
 80029e8:	2380      	movs	r3, #128	@ 0x80
 80029ea:	041b      	lsls	r3, r3, #16
 80029ec:	4013      	ands	r3, r2
 80029ee:	d00f      	beq.n	8002a10 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80029f0:	4b28      	ldr	r3, [pc, #160]	@ (8002a94 <ADC_Enable+0x104>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4928      	ldr	r1, [pc, #160]	@ (8002a98 <ADC_Enable+0x108>)
 80029f6:	0018      	movs	r0, r3
 80029f8:	f7fd fb82 	bl	8000100 <__udivsi3>
 80029fc:	0003      	movs	r3, r0
 80029fe:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8002a00:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002a02:	e002      	b.n	8002a0a <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	3b01      	subs	r3, #1
 8002a08:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d1f9      	bne.n	8002a04 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	7e5b      	ldrb	r3, [r3, #25]
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d033      	beq.n	8002a80 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8002a18:	f7fe fd64 	bl	80014e4 <HAL_GetTick>
 8002a1c:	0003      	movs	r3, r0
 8002a1e:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002a20:	e027      	b.n	8002a72 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	0018      	movs	r0, r3
 8002a28:	f7fe fefe 	bl	8001828 <LL_ADC_IsEnabled>
 8002a2c:	1e03      	subs	r3, r0, #0
 8002a2e:	d104      	bne.n	8002a3a <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	0018      	movs	r0, r3
 8002a36:	f7fe fed3 	bl	80017e0 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002a3a:	f7fe fd53 	bl	80014e4 <HAL_GetTick>
 8002a3e:	0002      	movs	r2, r0
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d914      	bls.n	8002a72 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2201      	movs	r2, #1
 8002a50:	4013      	ands	r3, r2
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d00d      	beq.n	8002a72 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a5a:	2210      	movs	r2, #16
 8002a5c:	431a      	orrs	r2, r3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a66:	2201      	movs	r2, #1
 8002a68:	431a      	orrs	r2, r3
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e007      	b.n	8002a82 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	2201      	movs	r2, #1
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d1d0      	bne.n	8002a22 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002a80:	2300      	movs	r3, #0
}
 8002a82:	0018      	movs	r0, r3
 8002a84:	46bd      	mov	sp, r7
 8002a86:	b004      	add	sp, #16
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	46c0      	nop			@ (mov r8, r8)
 8002a8c:	80000017 	.word	0x80000017
 8002a90:	40012708 	.word	0x40012708
 8002a94:	20000004 	.word	0x20000004
 8002a98:	00030d40 	.word	0x00030d40

08002a9c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b084      	sub	sp, #16
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	0018      	movs	r0, r3
 8002aaa:	f7fe fece 	bl	800184a <LL_ADC_IsDisableOngoing>
 8002aae:	0003      	movs	r3, r0
 8002ab0:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	0018      	movs	r0, r3
 8002ab8:	f7fe feb6 	bl	8001828 <LL_ADC_IsEnabled>
 8002abc:	1e03      	subs	r3, r0, #0
 8002abe:	d046      	beq.n	8002b4e <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d143      	bne.n	8002b4e <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	2205      	movs	r2, #5
 8002ace:	4013      	ands	r3, r2
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d10d      	bne.n	8002af0 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	0018      	movs	r0, r3
 8002ada:	f7fe fe93 	bl	8001804 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	2203      	movs	r2, #3
 8002ae4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002ae6:	f7fe fcfd 	bl	80014e4 <HAL_GetTick>
 8002aea:	0003      	movs	r3, r0
 8002aec:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002aee:	e028      	b.n	8002b42 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002af4:	2210      	movs	r2, #16
 8002af6:	431a      	orrs	r2, r3
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b00:	2201      	movs	r2, #1
 8002b02:	431a      	orrs	r2, r3
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e021      	b.n	8002b50 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002b0c:	f7fe fcea 	bl	80014e4 <HAL_GetTick>
 8002b10:	0002      	movs	r2, r0
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	2b02      	cmp	r3, #2
 8002b18:	d913      	bls.n	8002b42 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	2201      	movs	r2, #1
 8002b22:	4013      	ands	r3, r2
 8002b24:	d00d      	beq.n	8002b42 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b2a:	2210      	movs	r2, #16
 8002b2c:	431a      	orrs	r2, r3
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b36:	2201      	movs	r2, #1
 8002b38:	431a      	orrs	r2, r3
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e006      	b.n	8002b50 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	2201      	movs	r2, #1
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	d1de      	bne.n	8002b0c <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002b4e:	2300      	movs	r3, #0
}
 8002b50:	0018      	movs	r0, r3
 8002b52:	46bd      	mov	sp, r7
 8002b54:	b004      	add	sp, #16
 8002b56:	bd80      	pop	{r7, pc}

08002b58 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b084      	sub	sp, #16
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b64:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b6a:	2250      	movs	r2, #80	@ 0x50
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	d141      	bne.n	8002bf4 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b74:	2280      	movs	r2, #128	@ 0x80
 8002b76:	0092      	lsls	r2, r2, #2
 8002b78:	431a      	orrs	r2, r3
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	0018      	movs	r0, r3
 8002b84:	f7fe fd31 	bl	80015ea <LL_ADC_REG_IsTriggerSourceSWStart>
 8002b88:	1e03      	subs	r3, r0, #0
 8002b8a:	d02e      	beq.n	8002bea <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	7e9b      	ldrb	r3, [r3, #26]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d12a      	bne.n	8002bea <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	2208      	movs	r2, #8
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	2b08      	cmp	r3, #8
 8002ba0:	d123      	bne.n	8002bea <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	0018      	movs	r0, r3
 8002ba8:	f7fe fe72 	bl	8001890 <LL_ADC_REG_IsConversionOngoing>
 8002bac:	1e03      	subs	r3, r0, #0
 8002bae:	d110      	bne.n	8002bd2 <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	685a      	ldr	r2, [r3, #4]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	210c      	movs	r1, #12
 8002bbc:	438a      	bics	r2, r1
 8002bbe:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bc4:	4a15      	ldr	r2, [pc, #84]	@ (8002c1c <ADC_DMAConvCplt+0xc4>)
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	2201      	movs	r2, #1
 8002bca:	431a      	orrs	r2, r3
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	659a      	str	r2, [r3, #88]	@ 0x58
 8002bd0:	e00b      	b.n	8002bea <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bd6:	2220      	movs	r2, #32
 8002bd8:	431a      	orrs	r2, r3
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002be2:	2201      	movs	r2, #1
 8002be4:	431a      	orrs	r2, r3
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	0018      	movs	r0, r3
 8002bee:	f7ff fa2d 	bl	800204c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002bf2:	e00f      	b.n	8002c14 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf8:	2210      	movs	r2, #16
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	d004      	beq.n	8002c08 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	0018      	movs	r0, r3
 8002c02:	f7ff fa3b 	bl	800207c <HAL_ADC_ErrorCallback>
}
 8002c06:	e005      	b.n	8002c14 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	0010      	movs	r0, r2
 8002c12:	4798      	blx	r3
}
 8002c14:	46c0      	nop			@ (mov r8, r8)
 8002c16:	46bd      	mov	sp, r7
 8002c18:	b004      	add	sp, #16
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	fffffefe 	.word	0xfffffefe

08002c20 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b084      	sub	sp, #16
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c2c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	0018      	movs	r0, r3
 8002c32:	f7ff fa13 	bl	800205c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002c36:	46c0      	nop			@ (mov r8, r8)
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	b004      	add	sp, #16
 8002c3c:	bd80      	pop	{r7, pc}

08002c3e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002c3e:	b580      	push	{r7, lr}
 8002c40:	b084      	sub	sp, #16
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c4a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c50:	2240      	movs	r2, #64	@ 0x40
 8002c52:	431a      	orrs	r2, r3
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c5c:	2204      	movs	r2, #4
 8002c5e:	431a      	orrs	r2, r3
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	0018      	movs	r0, r3
 8002c68:	f7ff fa08 	bl	800207c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002c6c:	46c0      	nop			@ (mov r8, r8)
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	b004      	add	sp, #16
 8002c72:	bd80      	pop	{r7, pc}

08002c74 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b082      	sub	sp, #8
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002c7c:	46c0      	nop			@ (mov r8, r8)
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	b002      	add	sp, #8
 8002c82:	bd80      	pop	{r7, pc}

08002c84 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b082      	sub	sp, #8
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002c8c:	46c0      	nop			@ (mov r8, r8)
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	b002      	add	sp, #8
 8002c92:	bd80      	pop	{r7, pc}

08002c94 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b082      	sub	sp, #8
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002c9c:	46c0      	nop			@ (mov r8, r8)
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	b002      	add	sp, #8
 8002ca2:	bd80      	pop	{r7, pc}

08002ca4 <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 8002cac:	46c0      	nop			@ (mov r8, r8)
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	b002      	add	sp, #8
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b082      	sub	sp, #8
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	0002      	movs	r2, r0
 8002cbc:	1dfb      	adds	r3, r7, #7
 8002cbe:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002cc0:	1dfb      	adds	r3, r7, #7
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	2b7f      	cmp	r3, #127	@ 0x7f
 8002cc6:	d809      	bhi.n	8002cdc <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cc8:	1dfb      	adds	r3, r7, #7
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	001a      	movs	r2, r3
 8002cce:	231f      	movs	r3, #31
 8002cd0:	401a      	ands	r2, r3
 8002cd2:	4b04      	ldr	r3, [pc, #16]	@ (8002ce4 <__NVIC_EnableIRQ+0x30>)
 8002cd4:	2101      	movs	r1, #1
 8002cd6:	4091      	lsls	r1, r2
 8002cd8:	000a      	movs	r2, r1
 8002cda:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002cdc:	46c0      	nop			@ (mov r8, r8)
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	b002      	add	sp, #8
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	e000e100 	.word	0xe000e100

08002ce8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ce8:	b590      	push	{r4, r7, lr}
 8002cea:	b083      	sub	sp, #12
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	0002      	movs	r2, r0
 8002cf0:	6039      	str	r1, [r7, #0]
 8002cf2:	1dfb      	adds	r3, r7, #7
 8002cf4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002cf6:	1dfb      	adds	r3, r7, #7
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	2b7f      	cmp	r3, #127	@ 0x7f
 8002cfc:	d828      	bhi.n	8002d50 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002cfe:	4a2f      	ldr	r2, [pc, #188]	@ (8002dbc <__NVIC_SetPriority+0xd4>)
 8002d00:	1dfb      	adds	r3, r7, #7
 8002d02:	781b      	ldrb	r3, [r3, #0]
 8002d04:	b25b      	sxtb	r3, r3
 8002d06:	089b      	lsrs	r3, r3, #2
 8002d08:	33c0      	adds	r3, #192	@ 0xc0
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	589b      	ldr	r3, [r3, r2]
 8002d0e:	1dfa      	adds	r2, r7, #7
 8002d10:	7812      	ldrb	r2, [r2, #0]
 8002d12:	0011      	movs	r1, r2
 8002d14:	2203      	movs	r2, #3
 8002d16:	400a      	ands	r2, r1
 8002d18:	00d2      	lsls	r2, r2, #3
 8002d1a:	21ff      	movs	r1, #255	@ 0xff
 8002d1c:	4091      	lsls	r1, r2
 8002d1e:	000a      	movs	r2, r1
 8002d20:	43d2      	mvns	r2, r2
 8002d22:	401a      	ands	r2, r3
 8002d24:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	019b      	lsls	r3, r3, #6
 8002d2a:	22ff      	movs	r2, #255	@ 0xff
 8002d2c:	401a      	ands	r2, r3
 8002d2e:	1dfb      	adds	r3, r7, #7
 8002d30:	781b      	ldrb	r3, [r3, #0]
 8002d32:	0018      	movs	r0, r3
 8002d34:	2303      	movs	r3, #3
 8002d36:	4003      	ands	r3, r0
 8002d38:	00db      	lsls	r3, r3, #3
 8002d3a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d3c:	481f      	ldr	r0, [pc, #124]	@ (8002dbc <__NVIC_SetPriority+0xd4>)
 8002d3e:	1dfb      	adds	r3, r7, #7
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	b25b      	sxtb	r3, r3
 8002d44:	089b      	lsrs	r3, r3, #2
 8002d46:	430a      	orrs	r2, r1
 8002d48:	33c0      	adds	r3, #192	@ 0xc0
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002d4e:	e031      	b.n	8002db4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d50:	4a1b      	ldr	r2, [pc, #108]	@ (8002dc0 <__NVIC_SetPriority+0xd8>)
 8002d52:	1dfb      	adds	r3, r7, #7
 8002d54:	781b      	ldrb	r3, [r3, #0]
 8002d56:	0019      	movs	r1, r3
 8002d58:	230f      	movs	r3, #15
 8002d5a:	400b      	ands	r3, r1
 8002d5c:	3b08      	subs	r3, #8
 8002d5e:	089b      	lsrs	r3, r3, #2
 8002d60:	3306      	adds	r3, #6
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	18d3      	adds	r3, r2, r3
 8002d66:	3304      	adds	r3, #4
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	1dfa      	adds	r2, r7, #7
 8002d6c:	7812      	ldrb	r2, [r2, #0]
 8002d6e:	0011      	movs	r1, r2
 8002d70:	2203      	movs	r2, #3
 8002d72:	400a      	ands	r2, r1
 8002d74:	00d2      	lsls	r2, r2, #3
 8002d76:	21ff      	movs	r1, #255	@ 0xff
 8002d78:	4091      	lsls	r1, r2
 8002d7a:	000a      	movs	r2, r1
 8002d7c:	43d2      	mvns	r2, r2
 8002d7e:	401a      	ands	r2, r3
 8002d80:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	019b      	lsls	r3, r3, #6
 8002d86:	22ff      	movs	r2, #255	@ 0xff
 8002d88:	401a      	ands	r2, r3
 8002d8a:	1dfb      	adds	r3, r7, #7
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	0018      	movs	r0, r3
 8002d90:	2303      	movs	r3, #3
 8002d92:	4003      	ands	r3, r0
 8002d94:	00db      	lsls	r3, r3, #3
 8002d96:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d98:	4809      	ldr	r0, [pc, #36]	@ (8002dc0 <__NVIC_SetPriority+0xd8>)
 8002d9a:	1dfb      	adds	r3, r7, #7
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	001c      	movs	r4, r3
 8002da0:	230f      	movs	r3, #15
 8002da2:	4023      	ands	r3, r4
 8002da4:	3b08      	subs	r3, #8
 8002da6:	089b      	lsrs	r3, r3, #2
 8002da8:	430a      	orrs	r2, r1
 8002daa:	3306      	adds	r3, #6
 8002dac:	009b      	lsls	r3, r3, #2
 8002dae:	18c3      	adds	r3, r0, r3
 8002db0:	3304      	adds	r3, #4
 8002db2:	601a      	str	r2, [r3, #0]
}
 8002db4:	46c0      	nop			@ (mov r8, r8)
 8002db6:	46bd      	mov	sp, r7
 8002db8:	b003      	add	sp, #12
 8002dba:	bd90      	pop	{r4, r7, pc}
 8002dbc:	e000e100 	.word	0xe000e100
 8002dc0:	e000ed00 	.word	0xe000ed00

08002dc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b082      	sub	sp, #8
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	1e5a      	subs	r2, r3, #1
 8002dd0:	2380      	movs	r3, #128	@ 0x80
 8002dd2:	045b      	lsls	r3, r3, #17
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d301      	bcc.n	8002ddc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e010      	b.n	8002dfe <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ddc:	4b0a      	ldr	r3, [pc, #40]	@ (8002e08 <SysTick_Config+0x44>)
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	3a01      	subs	r2, #1
 8002de2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002de4:	2301      	movs	r3, #1
 8002de6:	425b      	negs	r3, r3
 8002de8:	2103      	movs	r1, #3
 8002dea:	0018      	movs	r0, r3
 8002dec:	f7ff ff7c 	bl	8002ce8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002df0:	4b05      	ldr	r3, [pc, #20]	@ (8002e08 <SysTick_Config+0x44>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002df6:	4b04      	ldr	r3, [pc, #16]	@ (8002e08 <SysTick_Config+0x44>)
 8002df8:	2207      	movs	r2, #7
 8002dfa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002dfc:	2300      	movs	r3, #0
}
 8002dfe:	0018      	movs	r0, r3
 8002e00:	46bd      	mov	sp, r7
 8002e02:	b002      	add	sp, #8
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	46c0      	nop			@ (mov r8, r8)
 8002e08:	e000e010 	.word	0xe000e010

08002e0c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b084      	sub	sp, #16
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	60b9      	str	r1, [r7, #8]
 8002e14:	607a      	str	r2, [r7, #4]
 8002e16:	210f      	movs	r1, #15
 8002e18:	187b      	adds	r3, r7, r1
 8002e1a:	1c02      	adds	r2, r0, #0
 8002e1c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002e1e:	68ba      	ldr	r2, [r7, #8]
 8002e20:	187b      	adds	r3, r7, r1
 8002e22:	781b      	ldrb	r3, [r3, #0]
 8002e24:	b25b      	sxtb	r3, r3
 8002e26:	0011      	movs	r1, r2
 8002e28:	0018      	movs	r0, r3
 8002e2a:	f7ff ff5d 	bl	8002ce8 <__NVIC_SetPriority>
}
 8002e2e:	46c0      	nop			@ (mov r8, r8)
 8002e30:	46bd      	mov	sp, r7
 8002e32:	b004      	add	sp, #16
 8002e34:	bd80      	pop	{r7, pc}

08002e36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e36:	b580      	push	{r7, lr}
 8002e38:	b082      	sub	sp, #8
 8002e3a:	af00      	add	r7, sp, #0
 8002e3c:	0002      	movs	r2, r0
 8002e3e:	1dfb      	adds	r3, r7, #7
 8002e40:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e42:	1dfb      	adds	r3, r7, #7
 8002e44:	781b      	ldrb	r3, [r3, #0]
 8002e46:	b25b      	sxtb	r3, r3
 8002e48:	0018      	movs	r0, r3
 8002e4a:	f7ff ff33 	bl	8002cb4 <__NVIC_EnableIRQ>
}
 8002e4e:	46c0      	nop			@ (mov r8, r8)
 8002e50:	46bd      	mov	sp, r7
 8002e52:	b002      	add	sp, #8
 8002e54:	bd80      	pop	{r7, pc}

08002e56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e56:	b580      	push	{r7, lr}
 8002e58:	b082      	sub	sp, #8
 8002e5a:	af00      	add	r7, sp, #0
 8002e5c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	0018      	movs	r0, r3
 8002e62:	f7ff ffaf 	bl	8002dc4 <SysTick_Config>
 8002e66:	0003      	movs	r3, r0
}
 8002e68:	0018      	movs	r0, r3
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	b002      	add	sp, #8
 8002e6e:	bd80      	pop	{r7, pc}

08002e70 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d101      	bne.n	8002e82 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e077      	b.n	8002f72 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a3d      	ldr	r2, [pc, #244]	@ (8002f7c <HAL_DMA_Init+0x10c>)
 8002e88:	4694      	mov	ip, r2
 8002e8a:	4463      	add	r3, ip
 8002e8c:	2114      	movs	r1, #20
 8002e8e:	0018      	movs	r0, r3
 8002e90:	f7fd f936 	bl	8000100 <__udivsi3>
 8002e94:	0003      	movs	r3, r0
 8002e96:	009a      	lsls	r2, r3, #2
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2225      	movs	r2, #37	@ 0x25
 8002ea0:	2102      	movs	r1, #2
 8002ea2:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4934      	ldr	r1, [pc, #208]	@ (8002f80 <HAL_DMA_Init+0x110>)
 8002eb0:	400a      	ands	r2, r1
 8002eb2:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	6819      	ldr	r1, [r3, #0]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	689a      	ldr	r2, [r3, #8]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	68db      	ldr	r3, [r3, #12]
 8002ec2:	431a      	orrs	r2, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	691b      	ldr	r3, [r3, #16]
 8002ec8:	431a      	orrs	r2, r3
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	695b      	ldr	r3, [r3, #20]
 8002ece:	431a      	orrs	r2, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	699b      	ldr	r3, [r3, #24]
 8002ed4:	431a      	orrs	r2, r3
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	69db      	ldr	r3, [r3, #28]
 8002eda:	431a      	orrs	r2, r3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6a1b      	ldr	r3, [r3, #32]
 8002ee0:	431a      	orrs	r2, r3
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	430a      	orrs	r2, r1
 8002ee8:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	0018      	movs	r0, r3
 8002eee:	f000 fa8d 	bl	800340c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	689a      	ldr	r2, [r3, #8]
 8002ef6:	2380      	movs	r3, #128	@ 0x80
 8002ef8:	01db      	lsls	r3, r3, #7
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d102      	bne.n	8002f04 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2200      	movs	r2, #0
 8002f02:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	685a      	ldr	r2, [r3, #4]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f0c:	213f      	movs	r1, #63	@ 0x3f
 8002f0e:	400a      	ands	r2, r1
 8002f10:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002f1a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d011      	beq.n	8002f48 <HAL_DMA_Init+0xd8>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	2b04      	cmp	r3, #4
 8002f2a:	d80d      	bhi.n	8002f48 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	0018      	movs	r0, r3
 8002f30:	f000 fa98 	bl	8003464 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f38:	2200      	movs	r2, #0
 8002f3a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002f44:	605a      	str	r2, [r3, #4]
 8002f46:	e008      	b.n	8002f5a <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2200      	movs	r2, #0
 8002f58:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2225      	movs	r2, #37	@ 0x25
 8002f64:	2101      	movs	r1, #1
 8002f66:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2224      	movs	r2, #36	@ 0x24
 8002f6c:	2100      	movs	r1, #0
 8002f6e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f70:	2300      	movs	r3, #0
}
 8002f72:	0018      	movs	r0, r3
 8002f74:	46bd      	mov	sp, r7
 8002f76:	b002      	add	sp, #8
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	46c0      	nop			@ (mov r8, r8)
 8002f7c:	bffdfff8 	.word	0xbffdfff8
 8002f80:	ffff800f 	.word	0xffff800f

08002f84 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b086      	sub	sp, #24
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	60b9      	str	r1, [r7, #8]
 8002f8e:	607a      	str	r2, [r7, #4]
 8002f90:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f92:	2317      	movs	r3, #23
 8002f94:	18fb      	adds	r3, r7, r3
 8002f96:	2200      	movs	r2, #0
 8002f98:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	2224      	movs	r2, #36	@ 0x24
 8002f9e:	5c9b      	ldrb	r3, [r3, r2]
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d101      	bne.n	8002fa8 <HAL_DMA_Start_IT+0x24>
 8002fa4:	2302      	movs	r3, #2
 8002fa6:	e06f      	b.n	8003088 <HAL_DMA_Start_IT+0x104>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2224      	movs	r2, #36	@ 0x24
 8002fac:	2101      	movs	r1, #1
 8002fae:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2225      	movs	r2, #37	@ 0x25
 8002fb4:	5c9b      	ldrb	r3, [r3, r2]
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d157      	bne.n	800306c <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2225      	movs	r2, #37	@ 0x25
 8002fc0:	2102      	movs	r1, #2
 8002fc2:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2101      	movs	r1, #1
 8002fd6:	438a      	bics	r2, r1
 8002fd8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	68b9      	ldr	r1, [r7, #8]
 8002fe0:	68f8      	ldr	r0, [r7, #12]
 8002fe2:	f000 f9d3 	bl	800338c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d008      	beq.n	8003000 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	210e      	movs	r1, #14
 8002ffa:	430a      	orrs	r2, r1
 8002ffc:	601a      	str	r2, [r3, #0]
 8002ffe:	e00f      	b.n	8003020 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	2104      	movs	r1, #4
 800300c:	438a      	bics	r2, r1
 800300e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	210a      	movs	r1, #10
 800301c:	430a      	orrs	r2, r1
 800301e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	2380      	movs	r3, #128	@ 0x80
 8003028:	025b      	lsls	r3, r3, #9
 800302a:	4013      	ands	r3, r2
 800302c:	d008      	beq.n	8003040 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003038:	2180      	movs	r1, #128	@ 0x80
 800303a:	0049      	lsls	r1, r1, #1
 800303c:	430a      	orrs	r2, r1
 800303e:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003044:	2b00      	cmp	r3, #0
 8003046:	d008      	beq.n	800305a <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003052:	2180      	movs	r1, #128	@ 0x80
 8003054:	0049      	lsls	r1, r1, #1
 8003056:	430a      	orrs	r2, r1
 8003058:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	2101      	movs	r1, #1
 8003066:	430a      	orrs	r2, r1
 8003068:	601a      	str	r2, [r3, #0]
 800306a:	e00a      	b.n	8003082 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2280      	movs	r2, #128	@ 0x80
 8003070:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2224      	movs	r2, #36	@ 0x24
 8003076:	2100      	movs	r1, #0
 8003078:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 800307a:	2317      	movs	r3, #23
 800307c:	18fb      	adds	r3, r7, r3
 800307e:	2201      	movs	r2, #1
 8003080:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8003082:	2317      	movs	r3, #23
 8003084:	18fb      	adds	r3, r7, r3
 8003086:	781b      	ldrb	r3, [r3, #0]
}
 8003088:	0018      	movs	r0, r3
 800308a:	46bd      	mov	sp, r7
 800308c:	b006      	add	sp, #24
 800308e:	bd80      	pop	{r7, pc}

08003090 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d101      	bne.n	80030a2 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	e050      	b.n	8003144 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2225      	movs	r2, #37	@ 0x25
 80030a6:	5c9b      	ldrb	r3, [r3, r2]
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	d008      	beq.n	80030c0 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2204      	movs	r2, #4
 80030b2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2224      	movs	r2, #36	@ 0x24
 80030b8:	2100      	movs	r1, #0
 80030ba:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e041      	b.n	8003144 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	210e      	movs	r1, #14
 80030cc:	438a      	bics	r2, r1
 80030ce:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030da:	491c      	ldr	r1, [pc, #112]	@ (800314c <HAL_DMA_Abort+0xbc>)
 80030dc:	400a      	ands	r2, r1
 80030de:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	2101      	movs	r1, #1
 80030ec:	438a      	bics	r2, r1
 80030ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 80030f0:	4b17      	ldr	r3, [pc, #92]	@ (8003150 <HAL_DMA_Abort+0xc0>)
 80030f2:	6859      	ldr	r1, [r3, #4]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f8:	221c      	movs	r2, #28
 80030fa:	4013      	ands	r3, r2
 80030fc:	2201      	movs	r2, #1
 80030fe:	409a      	lsls	r2, r3
 8003100:	4b13      	ldr	r3, [pc, #76]	@ (8003150 <HAL_DMA_Abort+0xc0>)
 8003102:	430a      	orrs	r2, r1
 8003104:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800310e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003114:	2b00      	cmp	r3, #0
 8003116:	d00c      	beq.n	8003132 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003122:	490a      	ldr	r1, [pc, #40]	@ (800314c <HAL_DMA_Abort+0xbc>)
 8003124:	400a      	ands	r2, r1
 8003126:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800312c:	687a      	ldr	r2, [r7, #4]
 800312e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003130:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2225      	movs	r2, #37	@ 0x25
 8003136:	2101      	movs	r1, #1
 8003138:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2224      	movs	r2, #36	@ 0x24
 800313e:	2100      	movs	r1, #0
 8003140:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8003142:	2300      	movs	r3, #0
}
 8003144:	0018      	movs	r0, r3
 8003146:	46bd      	mov	sp, r7
 8003148:	b002      	add	sp, #8
 800314a:	bd80      	pop	{r7, pc}
 800314c:	fffffeff 	.word	0xfffffeff
 8003150:	40020000 	.word	0x40020000

08003154 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b084      	sub	sp, #16
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800315c:	210f      	movs	r1, #15
 800315e:	187b      	adds	r3, r7, r1
 8003160:	2200      	movs	r2, #0
 8003162:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2225      	movs	r2, #37	@ 0x25
 8003168:	5c9b      	ldrb	r3, [r3, r2]
 800316a:	b2db      	uxtb	r3, r3
 800316c:	2b02      	cmp	r3, #2
 800316e:	d006      	beq.n	800317e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2204      	movs	r2, #4
 8003174:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003176:	187b      	adds	r3, r7, r1
 8003178:	2201      	movs	r2, #1
 800317a:	701a      	strb	r2, [r3, #0]
 800317c:	e049      	b.n	8003212 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	210e      	movs	r1, #14
 800318a:	438a      	bics	r2, r1
 800318c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	2101      	movs	r1, #1
 800319a:	438a      	bics	r2, r1
 800319c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031a8:	491d      	ldr	r1, [pc, #116]	@ (8003220 <HAL_DMA_Abort_IT+0xcc>)
 80031aa:	400a      	ands	r2, r1
 80031ac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80031ae:	4b1d      	ldr	r3, [pc, #116]	@ (8003224 <HAL_DMA_Abort_IT+0xd0>)
 80031b0:	6859      	ldr	r1, [r3, #4]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b6:	221c      	movs	r2, #28
 80031b8:	4013      	ands	r3, r2
 80031ba:	2201      	movs	r2, #1
 80031bc:	409a      	lsls	r2, r3
 80031be:	4b19      	ldr	r3, [pc, #100]	@ (8003224 <HAL_DMA_Abort_IT+0xd0>)
 80031c0:	430a      	orrs	r2, r1
 80031c2:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031c8:	687a      	ldr	r2, [r7, #4]
 80031ca:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80031cc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d00c      	beq.n	80031f0 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031e0:	490f      	ldr	r1, [pc, #60]	@ (8003220 <HAL_DMA_Abort_IT+0xcc>)
 80031e2:	400a      	ands	r2, r1
 80031e4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80031ee:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2225      	movs	r2, #37	@ 0x25
 80031f4:	2101      	movs	r1, #1
 80031f6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2224      	movs	r2, #36	@ 0x24
 80031fc:	2100      	movs	r1, #0
 80031fe:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003204:	2b00      	cmp	r3, #0
 8003206:	d004      	beq.n	8003212 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	0010      	movs	r0, r2
 8003210:	4798      	blx	r3
    }
  }
  return status;
 8003212:	230f      	movs	r3, #15
 8003214:	18fb      	adds	r3, r7, r3
 8003216:	781b      	ldrb	r3, [r3, #0]
}
 8003218:	0018      	movs	r0, r3
 800321a:	46bd      	mov	sp, r7
 800321c:	b004      	add	sp, #16
 800321e:	bd80      	pop	{r7, pc}
 8003220:	fffffeff 	.word	0xfffffeff
 8003224:	40020000 	.word	0x40020000

08003228 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b084      	sub	sp, #16
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8003230:	4b55      	ldr	r3, [pc, #340]	@ (8003388 <HAL_DMA_IRQHandler+0x160>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003242:	221c      	movs	r2, #28
 8003244:	4013      	ands	r3, r2
 8003246:	2204      	movs	r2, #4
 8003248:	409a      	lsls	r2, r3
 800324a:	0013      	movs	r3, r2
 800324c:	68fa      	ldr	r2, [r7, #12]
 800324e:	4013      	ands	r3, r2
 8003250:	d027      	beq.n	80032a2 <HAL_DMA_IRQHandler+0x7a>
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	2204      	movs	r2, #4
 8003256:	4013      	ands	r3, r2
 8003258:	d023      	beq.n	80032a2 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2220      	movs	r2, #32
 8003262:	4013      	ands	r3, r2
 8003264:	d107      	bne.n	8003276 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	2104      	movs	r1, #4
 8003272:	438a      	bics	r2, r1
 8003274:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8003276:	4b44      	ldr	r3, [pc, #272]	@ (8003388 <HAL_DMA_IRQHandler+0x160>)
 8003278:	6859      	ldr	r1, [r3, #4]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800327e:	221c      	movs	r2, #28
 8003280:	4013      	ands	r3, r2
 8003282:	2204      	movs	r2, #4
 8003284:	409a      	lsls	r2, r3
 8003286:	4b40      	ldr	r3, [pc, #256]	@ (8003388 <HAL_DMA_IRQHandler+0x160>)
 8003288:	430a      	orrs	r2, r1
 800328a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003290:	2b00      	cmp	r3, #0
 8003292:	d100      	bne.n	8003296 <HAL_DMA_IRQHandler+0x6e>
 8003294:	e073      	b.n	800337e <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	0010      	movs	r0, r2
 800329e:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80032a0:	e06d      	b.n	800337e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a6:	221c      	movs	r2, #28
 80032a8:	4013      	ands	r3, r2
 80032aa:	2202      	movs	r2, #2
 80032ac:	409a      	lsls	r2, r3
 80032ae:	0013      	movs	r3, r2
 80032b0:	68fa      	ldr	r2, [r7, #12]
 80032b2:	4013      	ands	r3, r2
 80032b4:	d02e      	beq.n	8003314 <HAL_DMA_IRQHandler+0xec>
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	2202      	movs	r2, #2
 80032ba:	4013      	ands	r3, r2
 80032bc:	d02a      	beq.n	8003314 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	2220      	movs	r2, #32
 80032c6:	4013      	ands	r3, r2
 80032c8:	d10b      	bne.n	80032e2 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	210a      	movs	r1, #10
 80032d6:	438a      	bics	r2, r1
 80032d8:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2225      	movs	r2, #37	@ 0x25
 80032de:	2101      	movs	r1, #1
 80032e0:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80032e2:	4b29      	ldr	r3, [pc, #164]	@ (8003388 <HAL_DMA_IRQHandler+0x160>)
 80032e4:	6859      	ldr	r1, [r3, #4]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ea:	221c      	movs	r2, #28
 80032ec:	4013      	ands	r3, r2
 80032ee:	2202      	movs	r2, #2
 80032f0:	409a      	lsls	r2, r3
 80032f2:	4b25      	ldr	r3, [pc, #148]	@ (8003388 <HAL_DMA_IRQHandler+0x160>)
 80032f4:	430a      	orrs	r2, r1
 80032f6:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2224      	movs	r2, #36	@ 0x24
 80032fc:	2100      	movs	r1, #0
 80032fe:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003304:	2b00      	cmp	r3, #0
 8003306:	d03a      	beq.n	800337e <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	0010      	movs	r0, r2
 8003310:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8003312:	e034      	b.n	800337e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003318:	221c      	movs	r2, #28
 800331a:	4013      	ands	r3, r2
 800331c:	2208      	movs	r2, #8
 800331e:	409a      	lsls	r2, r3
 8003320:	0013      	movs	r3, r2
 8003322:	68fa      	ldr	r2, [r7, #12]
 8003324:	4013      	ands	r3, r2
 8003326:	d02b      	beq.n	8003380 <HAL_DMA_IRQHandler+0x158>
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	2208      	movs	r2, #8
 800332c:	4013      	ands	r3, r2
 800332e:	d027      	beq.n	8003380 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	210e      	movs	r1, #14
 800333c:	438a      	bics	r2, r1
 800333e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8003340:	4b11      	ldr	r3, [pc, #68]	@ (8003388 <HAL_DMA_IRQHandler+0x160>)
 8003342:	6859      	ldr	r1, [r3, #4]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003348:	221c      	movs	r2, #28
 800334a:	4013      	ands	r3, r2
 800334c:	2201      	movs	r2, #1
 800334e:	409a      	lsls	r2, r3
 8003350:	4b0d      	ldr	r3, [pc, #52]	@ (8003388 <HAL_DMA_IRQHandler+0x160>)
 8003352:	430a      	orrs	r2, r1
 8003354:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2201      	movs	r2, #1
 800335a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2225      	movs	r2, #37	@ 0x25
 8003360:	2101      	movs	r1, #1
 8003362:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2224      	movs	r2, #36	@ 0x24
 8003368:	2100      	movs	r1, #0
 800336a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003370:	2b00      	cmp	r3, #0
 8003372:	d005      	beq.n	8003380 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003378:	687a      	ldr	r2, [r7, #4]
 800337a:	0010      	movs	r0, r2
 800337c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800337e:	46c0      	nop			@ (mov r8, r8)
 8003380:	46c0      	nop			@ (mov r8, r8)
}
 8003382:	46bd      	mov	sp, r7
 8003384:	b004      	add	sp, #16
 8003386:	bd80      	pop	{r7, pc}
 8003388:	40020000 	.word	0x40020000

0800338c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	60f8      	str	r0, [r7, #12]
 8003394:	60b9      	str	r1, [r7, #8]
 8003396:	607a      	str	r2, [r7, #4]
 8003398:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800339e:	68fa      	ldr	r2, [r7, #12]
 80033a0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80033a2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d004      	beq.n	80033b6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033b0:	68fa      	ldr	r2, [r7, #12]
 80033b2:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80033b4:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80033b6:	4b14      	ldr	r3, [pc, #80]	@ (8003408 <DMA_SetConfig+0x7c>)
 80033b8:	6859      	ldr	r1, [r3, #4]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033be:	221c      	movs	r2, #28
 80033c0:	4013      	ands	r3, r2
 80033c2:	2201      	movs	r2, #1
 80033c4:	409a      	lsls	r2, r3
 80033c6:	4b10      	ldr	r3, [pc, #64]	@ (8003408 <DMA_SetConfig+0x7c>)
 80033c8:	430a      	orrs	r2, r1
 80033ca:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	683a      	ldr	r2, [r7, #0]
 80033d2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	2b10      	cmp	r3, #16
 80033da:	d108      	bne.n	80033ee <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	68ba      	ldr	r2, [r7, #8]
 80033ea:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80033ec:	e007      	b.n	80033fe <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	68ba      	ldr	r2, [r7, #8]
 80033f4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	60da      	str	r2, [r3, #12]
}
 80033fe:	46c0      	nop			@ (mov r8, r8)
 8003400:	46bd      	mov	sp, r7
 8003402:	b004      	add	sp, #16
 8003404:	bd80      	pop	{r7, pc}
 8003406:	46c0      	nop			@ (mov r8, r8)
 8003408:	40020000 	.word	0x40020000

0800340c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003418:	089b      	lsrs	r3, r3, #2
 800341a:	4a10      	ldr	r2, [pc, #64]	@ (800345c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 800341c:	4694      	mov	ip, r2
 800341e:	4463      	add	r3, ip
 8003420:	009b      	lsls	r3, r3, #2
 8003422:	001a      	movs	r2, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	001a      	movs	r2, r3
 800342e:	23ff      	movs	r3, #255	@ 0xff
 8003430:	4013      	ands	r3, r2
 8003432:	3b08      	subs	r3, #8
 8003434:	2114      	movs	r1, #20
 8003436:	0018      	movs	r0, r3
 8003438:	f7fc fe62 	bl	8000100 <__udivsi3>
 800343c:	0003      	movs	r3, r0
 800343e:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	4a07      	ldr	r2, [pc, #28]	@ (8003460 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8003444:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	221f      	movs	r2, #31
 800344a:	4013      	ands	r3, r2
 800344c:	2201      	movs	r2, #1
 800344e:	409a      	lsls	r2, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8003454:	46c0      	nop			@ (mov r8, r8)
 8003456:	46bd      	mov	sp, r7
 8003458:	b004      	add	sp, #16
 800345a:	bd80      	pop	{r7, pc}
 800345c:	10008200 	.word	0x10008200
 8003460:	40020880 	.word	0x40020880

08003464 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b084      	sub	sp, #16
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	223f      	movs	r2, #63	@ 0x3f
 8003472:	4013      	ands	r3, r2
 8003474:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	4a0a      	ldr	r2, [pc, #40]	@ (80034a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800347a:	4694      	mov	ip, r2
 800347c:	4463      	add	r3, ip
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	001a      	movs	r2, r3
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a07      	ldr	r2, [pc, #28]	@ (80034a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800348a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	3b01      	subs	r3, #1
 8003490:	2203      	movs	r2, #3
 8003492:	4013      	ands	r3, r2
 8003494:	2201      	movs	r2, #1
 8003496:	409a      	lsls	r2, r3
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	659a      	str	r2, [r3, #88]	@ 0x58
}
 800349c:	46c0      	nop			@ (mov r8, r8)
 800349e:	46bd      	mov	sp, r7
 80034a0:	b004      	add	sp, #16
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	1000823f 	.word	0x1000823f
 80034a8:	40020940 	.word	0x40020940

080034ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b086      	sub	sp, #24
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80034b6:	2300      	movs	r3, #0
 80034b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034ba:	e147      	b.n	800374c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	2101      	movs	r1, #1
 80034c2:	697a      	ldr	r2, [r7, #20]
 80034c4:	4091      	lsls	r1, r2
 80034c6:	000a      	movs	r2, r1
 80034c8:	4013      	ands	r3, r2
 80034ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d100      	bne.n	80034d4 <HAL_GPIO_Init+0x28>
 80034d2:	e138      	b.n	8003746 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	2203      	movs	r2, #3
 80034da:	4013      	ands	r3, r2
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d005      	beq.n	80034ec <HAL_GPIO_Init+0x40>
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	2203      	movs	r2, #3
 80034e6:	4013      	ands	r3, r2
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d130      	bne.n	800354e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	005b      	lsls	r3, r3, #1
 80034f6:	2203      	movs	r2, #3
 80034f8:	409a      	lsls	r2, r3
 80034fa:	0013      	movs	r3, r2
 80034fc:	43da      	mvns	r2, r3
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	4013      	ands	r3, r2
 8003502:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	68da      	ldr	r2, [r3, #12]
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	005b      	lsls	r3, r3, #1
 800350c:	409a      	lsls	r2, r3
 800350e:	0013      	movs	r3, r2
 8003510:	693a      	ldr	r2, [r7, #16]
 8003512:	4313      	orrs	r3, r2
 8003514:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	693a      	ldr	r2, [r7, #16]
 800351a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003522:	2201      	movs	r2, #1
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	409a      	lsls	r2, r3
 8003528:	0013      	movs	r3, r2
 800352a:	43da      	mvns	r2, r3
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	4013      	ands	r3, r2
 8003530:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	091b      	lsrs	r3, r3, #4
 8003538:	2201      	movs	r2, #1
 800353a:	401a      	ands	r2, r3
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	409a      	lsls	r2, r3
 8003540:	0013      	movs	r3, r2
 8003542:	693a      	ldr	r2, [r7, #16]
 8003544:	4313      	orrs	r3, r2
 8003546:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	693a      	ldr	r2, [r7, #16]
 800354c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	2203      	movs	r2, #3
 8003554:	4013      	ands	r3, r2
 8003556:	2b03      	cmp	r3, #3
 8003558:	d017      	beq.n	800358a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	68db      	ldr	r3, [r3, #12]
 800355e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	005b      	lsls	r3, r3, #1
 8003564:	2203      	movs	r2, #3
 8003566:	409a      	lsls	r2, r3
 8003568:	0013      	movs	r3, r2
 800356a:	43da      	mvns	r2, r3
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	4013      	ands	r3, r2
 8003570:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	689a      	ldr	r2, [r3, #8]
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	005b      	lsls	r3, r3, #1
 800357a:	409a      	lsls	r2, r3
 800357c:	0013      	movs	r3, r2
 800357e:	693a      	ldr	r2, [r7, #16]
 8003580:	4313      	orrs	r3, r2
 8003582:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	693a      	ldr	r2, [r7, #16]
 8003588:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	2203      	movs	r2, #3
 8003590:	4013      	ands	r3, r2
 8003592:	2b02      	cmp	r3, #2
 8003594:	d123      	bne.n	80035de <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	08da      	lsrs	r2, r3, #3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	3208      	adds	r2, #8
 800359e:	0092      	lsls	r2, r2, #2
 80035a0:	58d3      	ldr	r3, [r2, r3]
 80035a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	2207      	movs	r2, #7
 80035a8:	4013      	ands	r3, r2
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	220f      	movs	r2, #15
 80035ae:	409a      	lsls	r2, r3
 80035b0:	0013      	movs	r3, r2
 80035b2:	43da      	mvns	r2, r3
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	4013      	ands	r3, r2
 80035b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	691a      	ldr	r2, [r3, #16]
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	2107      	movs	r1, #7
 80035c2:	400b      	ands	r3, r1
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	409a      	lsls	r2, r3
 80035c8:	0013      	movs	r3, r2
 80035ca:	693a      	ldr	r2, [r7, #16]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	08da      	lsrs	r2, r3, #3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	3208      	adds	r2, #8
 80035d8:	0092      	lsls	r2, r2, #2
 80035da:	6939      	ldr	r1, [r7, #16]
 80035dc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	005b      	lsls	r3, r3, #1
 80035e8:	2203      	movs	r2, #3
 80035ea:	409a      	lsls	r2, r3
 80035ec:	0013      	movs	r3, r2
 80035ee:	43da      	mvns	r2, r3
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	4013      	ands	r3, r2
 80035f4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	2203      	movs	r2, #3
 80035fc:	401a      	ands	r2, r3
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	005b      	lsls	r3, r3, #1
 8003602:	409a      	lsls	r2, r3
 8003604:	0013      	movs	r3, r2
 8003606:	693a      	ldr	r2, [r7, #16]
 8003608:	4313      	orrs	r3, r2
 800360a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	693a      	ldr	r2, [r7, #16]
 8003610:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	685a      	ldr	r2, [r3, #4]
 8003616:	23c0      	movs	r3, #192	@ 0xc0
 8003618:	029b      	lsls	r3, r3, #10
 800361a:	4013      	ands	r3, r2
 800361c:	d100      	bne.n	8003620 <HAL_GPIO_Init+0x174>
 800361e:	e092      	b.n	8003746 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003620:	4a50      	ldr	r2, [pc, #320]	@ (8003764 <HAL_GPIO_Init+0x2b8>)
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	089b      	lsrs	r3, r3, #2
 8003626:	3318      	adds	r3, #24
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	589b      	ldr	r3, [r3, r2]
 800362c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	2203      	movs	r2, #3
 8003632:	4013      	ands	r3, r2
 8003634:	00db      	lsls	r3, r3, #3
 8003636:	220f      	movs	r2, #15
 8003638:	409a      	lsls	r2, r3
 800363a:	0013      	movs	r3, r2
 800363c:	43da      	mvns	r2, r3
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	4013      	ands	r3, r2
 8003642:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003644:	687a      	ldr	r2, [r7, #4]
 8003646:	23a0      	movs	r3, #160	@ 0xa0
 8003648:	05db      	lsls	r3, r3, #23
 800364a:	429a      	cmp	r2, r3
 800364c:	d013      	beq.n	8003676 <HAL_GPIO_Init+0x1ca>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	4a45      	ldr	r2, [pc, #276]	@ (8003768 <HAL_GPIO_Init+0x2bc>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d00d      	beq.n	8003672 <HAL_GPIO_Init+0x1c6>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	4a44      	ldr	r2, [pc, #272]	@ (800376c <HAL_GPIO_Init+0x2c0>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d007      	beq.n	800366e <HAL_GPIO_Init+0x1c2>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	4a43      	ldr	r2, [pc, #268]	@ (8003770 <HAL_GPIO_Init+0x2c4>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d101      	bne.n	800366a <HAL_GPIO_Init+0x1be>
 8003666:	2303      	movs	r3, #3
 8003668:	e006      	b.n	8003678 <HAL_GPIO_Init+0x1cc>
 800366a:	2305      	movs	r3, #5
 800366c:	e004      	b.n	8003678 <HAL_GPIO_Init+0x1cc>
 800366e:	2302      	movs	r3, #2
 8003670:	e002      	b.n	8003678 <HAL_GPIO_Init+0x1cc>
 8003672:	2301      	movs	r3, #1
 8003674:	e000      	b.n	8003678 <HAL_GPIO_Init+0x1cc>
 8003676:	2300      	movs	r3, #0
 8003678:	697a      	ldr	r2, [r7, #20]
 800367a:	2103      	movs	r1, #3
 800367c:	400a      	ands	r2, r1
 800367e:	00d2      	lsls	r2, r2, #3
 8003680:	4093      	lsls	r3, r2
 8003682:	693a      	ldr	r2, [r7, #16]
 8003684:	4313      	orrs	r3, r2
 8003686:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003688:	4936      	ldr	r1, [pc, #216]	@ (8003764 <HAL_GPIO_Init+0x2b8>)
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	089b      	lsrs	r3, r3, #2
 800368e:	3318      	adds	r3, #24
 8003690:	009b      	lsls	r3, r3, #2
 8003692:	693a      	ldr	r2, [r7, #16]
 8003694:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003696:	4b33      	ldr	r3, [pc, #204]	@ (8003764 <HAL_GPIO_Init+0x2b8>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	43da      	mvns	r2, r3
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	4013      	ands	r3, r2
 80036a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	685a      	ldr	r2, [r3, #4]
 80036aa:	2380      	movs	r3, #128	@ 0x80
 80036ac:	035b      	lsls	r3, r3, #13
 80036ae:	4013      	ands	r3, r2
 80036b0:	d003      	beq.n	80036ba <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80036b2:	693a      	ldr	r2, [r7, #16]
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	4313      	orrs	r3, r2
 80036b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80036ba:	4b2a      	ldr	r3, [pc, #168]	@ (8003764 <HAL_GPIO_Init+0x2b8>)
 80036bc:	693a      	ldr	r2, [r7, #16]
 80036be:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80036c0:	4b28      	ldr	r3, [pc, #160]	@ (8003764 <HAL_GPIO_Init+0x2b8>)
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	43da      	mvns	r2, r3
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	4013      	ands	r3, r2
 80036ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	685a      	ldr	r2, [r3, #4]
 80036d4:	2380      	movs	r3, #128	@ 0x80
 80036d6:	039b      	lsls	r3, r3, #14
 80036d8:	4013      	ands	r3, r2
 80036da:	d003      	beq.n	80036e4 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80036dc:	693a      	ldr	r2, [r7, #16]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80036e4:	4b1f      	ldr	r3, [pc, #124]	@ (8003764 <HAL_GPIO_Init+0x2b8>)
 80036e6:	693a      	ldr	r2, [r7, #16]
 80036e8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80036ea:	4a1e      	ldr	r2, [pc, #120]	@ (8003764 <HAL_GPIO_Init+0x2b8>)
 80036ec:	2384      	movs	r3, #132	@ 0x84
 80036ee:	58d3      	ldr	r3, [r2, r3]
 80036f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	43da      	mvns	r2, r3
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	4013      	ands	r3, r2
 80036fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	685a      	ldr	r2, [r3, #4]
 8003700:	2380      	movs	r3, #128	@ 0x80
 8003702:	029b      	lsls	r3, r3, #10
 8003704:	4013      	ands	r3, r2
 8003706:	d003      	beq.n	8003710 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003708:	693a      	ldr	r2, [r7, #16]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	4313      	orrs	r3, r2
 800370e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003710:	4914      	ldr	r1, [pc, #80]	@ (8003764 <HAL_GPIO_Init+0x2b8>)
 8003712:	2284      	movs	r2, #132	@ 0x84
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003718:	4a12      	ldr	r2, [pc, #72]	@ (8003764 <HAL_GPIO_Init+0x2b8>)
 800371a:	2380      	movs	r3, #128	@ 0x80
 800371c:	58d3      	ldr	r3, [r2, r3]
 800371e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	43da      	mvns	r2, r3
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	4013      	ands	r3, r2
 8003728:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	685a      	ldr	r2, [r3, #4]
 800372e:	2380      	movs	r3, #128	@ 0x80
 8003730:	025b      	lsls	r3, r3, #9
 8003732:	4013      	ands	r3, r2
 8003734:	d003      	beq.n	800373e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8003736:	693a      	ldr	r2, [r7, #16]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	4313      	orrs	r3, r2
 800373c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800373e:	4909      	ldr	r1, [pc, #36]	@ (8003764 <HAL_GPIO_Init+0x2b8>)
 8003740:	2280      	movs	r2, #128	@ 0x80
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	3301      	adds	r3, #1
 800374a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	40da      	lsrs	r2, r3
 8003754:	1e13      	subs	r3, r2, #0
 8003756:	d000      	beq.n	800375a <HAL_GPIO_Init+0x2ae>
 8003758:	e6b0      	b.n	80034bc <HAL_GPIO_Init+0x10>
  }
}
 800375a:	46c0      	nop			@ (mov r8, r8)
 800375c:	46c0      	nop			@ (mov r8, r8)
 800375e:	46bd      	mov	sp, r7
 8003760:	b006      	add	sp, #24
 8003762:	bd80      	pop	{r7, pc}
 8003764:	40021800 	.word	0x40021800
 8003768:	50000400 	.word	0x50000400
 800376c:	50000800 	.word	0x50000800
 8003770:	50000c00 	.word	0x50000c00

08003774 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b084      	sub	sp, #16
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	000a      	movs	r2, r1
 800377e:	1cbb      	adds	r3, r7, #2
 8003780:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	691b      	ldr	r3, [r3, #16]
 8003786:	1cba      	adds	r2, r7, #2
 8003788:	8812      	ldrh	r2, [r2, #0]
 800378a:	4013      	ands	r3, r2
 800378c:	d004      	beq.n	8003798 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800378e:	230f      	movs	r3, #15
 8003790:	18fb      	adds	r3, r7, r3
 8003792:	2201      	movs	r2, #1
 8003794:	701a      	strb	r2, [r3, #0]
 8003796:	e003      	b.n	80037a0 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003798:	230f      	movs	r3, #15
 800379a:	18fb      	adds	r3, r7, r3
 800379c:	2200      	movs	r2, #0
 800379e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80037a0:	230f      	movs	r3, #15
 80037a2:	18fb      	adds	r3, r7, r3
 80037a4:	781b      	ldrb	r3, [r3, #0]
}
 80037a6:	0018      	movs	r0, r3
 80037a8:	46bd      	mov	sp, r7
 80037aa:	b004      	add	sp, #16
 80037ac:	bd80      	pop	{r7, pc}

080037ae <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037ae:	b580      	push	{r7, lr}
 80037b0:	b082      	sub	sp, #8
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	6078      	str	r0, [r7, #4]
 80037b6:	0008      	movs	r0, r1
 80037b8:	0011      	movs	r1, r2
 80037ba:	1cbb      	adds	r3, r7, #2
 80037bc:	1c02      	adds	r2, r0, #0
 80037be:	801a      	strh	r2, [r3, #0]
 80037c0:	1c7b      	adds	r3, r7, #1
 80037c2:	1c0a      	adds	r2, r1, #0
 80037c4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80037c6:	1c7b      	adds	r3, r7, #1
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d004      	beq.n	80037d8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80037ce:	1cbb      	adds	r3, r7, #2
 80037d0:	881a      	ldrh	r2, [r3, #0]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80037d6:	e003      	b.n	80037e0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80037d8:	1cbb      	adds	r3, r7, #2
 80037da:	881a      	ldrh	r2, [r3, #0]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80037e0:	46c0      	nop			@ (mov r8, r8)
 80037e2:	46bd      	mov	sp, r7
 80037e4:	b002      	add	sp, #8
 80037e6:	bd80      	pop	{r7, pc}

080037e8 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
 80037f0:	000a      	movs	r2, r1
 80037f2:	1cbb      	adds	r3, r7, #2
 80037f4:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	695b      	ldr	r3, [r3, #20]
 80037fa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80037fc:	1cbb      	adds	r3, r7, #2
 80037fe:	881b      	ldrh	r3, [r3, #0]
 8003800:	68fa      	ldr	r2, [r7, #12]
 8003802:	4013      	ands	r3, r2
 8003804:	041a      	lsls	r2, r3, #16
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	43db      	mvns	r3, r3
 800380a:	1cb9      	adds	r1, r7, #2
 800380c:	8809      	ldrh	r1, [r1, #0]
 800380e:	400b      	ands	r3, r1
 8003810:	431a      	orrs	r2, r3
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	619a      	str	r2, [r3, #24]
}
 8003816:	46c0      	nop			@ (mov r8, r8)
 8003818:	46bd      	mov	sp, r7
 800381a:	b004      	add	sp, #16
 800381c:	bd80      	pop	{r7, pc}
	...

08003820 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b084      	sub	sp, #16
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003828:	4b19      	ldr	r3, [pc, #100]	@ (8003890 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a19      	ldr	r2, [pc, #100]	@ (8003894 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800382e:	4013      	ands	r3, r2
 8003830:	0019      	movs	r1, r3
 8003832:	4b17      	ldr	r3, [pc, #92]	@ (8003890 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003834:	687a      	ldr	r2, [r7, #4]
 8003836:	430a      	orrs	r2, r1
 8003838:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	2380      	movs	r3, #128	@ 0x80
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	429a      	cmp	r2, r3
 8003842:	d11f      	bne.n	8003884 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003844:	4b14      	ldr	r3, [pc, #80]	@ (8003898 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	0013      	movs	r3, r2
 800384a:	005b      	lsls	r3, r3, #1
 800384c:	189b      	adds	r3, r3, r2
 800384e:	005b      	lsls	r3, r3, #1
 8003850:	4912      	ldr	r1, [pc, #72]	@ (800389c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003852:	0018      	movs	r0, r3
 8003854:	f7fc fc54 	bl	8000100 <__udivsi3>
 8003858:	0003      	movs	r3, r0
 800385a:	3301      	adds	r3, #1
 800385c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800385e:	e008      	b.n	8003872 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d003      	beq.n	800386e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	3b01      	subs	r3, #1
 800386a:	60fb      	str	r3, [r7, #12]
 800386c:	e001      	b.n	8003872 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800386e:	2303      	movs	r3, #3
 8003870:	e009      	b.n	8003886 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003872:	4b07      	ldr	r3, [pc, #28]	@ (8003890 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003874:	695a      	ldr	r2, [r3, #20]
 8003876:	2380      	movs	r3, #128	@ 0x80
 8003878:	00db      	lsls	r3, r3, #3
 800387a:	401a      	ands	r2, r3
 800387c:	2380      	movs	r3, #128	@ 0x80
 800387e:	00db      	lsls	r3, r3, #3
 8003880:	429a      	cmp	r2, r3
 8003882:	d0ed      	beq.n	8003860 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003884:	2300      	movs	r3, #0
}
 8003886:	0018      	movs	r0, r3
 8003888:	46bd      	mov	sp, r7
 800388a:	b004      	add	sp, #16
 800388c:	bd80      	pop	{r7, pc}
 800388e:	46c0      	nop			@ (mov r8, r8)
 8003890:	40007000 	.word	0x40007000
 8003894:	fffff9ff 	.word	0xfffff9ff
 8003898:	20000004 	.word	0x20000004
 800389c:	000f4240 	.word	0x000f4240

080038a0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80038a4:	4b03      	ldr	r3, [pc, #12]	@ (80038b4 <LL_RCC_GetAPB1Prescaler+0x14>)
 80038a6:	689a      	ldr	r2, [r3, #8]
 80038a8:	23e0      	movs	r3, #224	@ 0xe0
 80038aa:	01db      	lsls	r3, r3, #7
 80038ac:	4013      	ands	r3, r2
}
 80038ae:	0018      	movs	r0, r3
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	40021000 	.word	0x40021000

080038b8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b088      	sub	sp, #32
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d101      	bne.n	80038ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e2f3      	b.n	8003eb2 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2201      	movs	r2, #1
 80038d0:	4013      	ands	r3, r2
 80038d2:	d100      	bne.n	80038d6 <HAL_RCC_OscConfig+0x1e>
 80038d4:	e07c      	b.n	80039d0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038d6:	4bc3      	ldr	r3, [pc, #780]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	2238      	movs	r2, #56	@ 0x38
 80038dc:	4013      	ands	r3, r2
 80038de:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038e0:	4bc0      	ldr	r3, [pc, #768]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	2203      	movs	r2, #3
 80038e6:	4013      	ands	r3, r2
 80038e8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80038ea:	69bb      	ldr	r3, [r7, #24]
 80038ec:	2b10      	cmp	r3, #16
 80038ee:	d102      	bne.n	80038f6 <HAL_RCC_OscConfig+0x3e>
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	2b03      	cmp	r3, #3
 80038f4:	d002      	beq.n	80038fc <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80038f6:	69bb      	ldr	r3, [r7, #24]
 80038f8:	2b08      	cmp	r3, #8
 80038fa:	d10b      	bne.n	8003914 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038fc:	4bb9      	ldr	r3, [pc, #740]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	2380      	movs	r3, #128	@ 0x80
 8003902:	029b      	lsls	r3, r3, #10
 8003904:	4013      	ands	r3, r2
 8003906:	d062      	beq.n	80039ce <HAL_RCC_OscConfig+0x116>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d15e      	bne.n	80039ce <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e2ce      	b.n	8003eb2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	685a      	ldr	r2, [r3, #4]
 8003918:	2380      	movs	r3, #128	@ 0x80
 800391a:	025b      	lsls	r3, r3, #9
 800391c:	429a      	cmp	r2, r3
 800391e:	d107      	bne.n	8003930 <HAL_RCC_OscConfig+0x78>
 8003920:	4bb0      	ldr	r3, [pc, #704]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	4baf      	ldr	r3, [pc, #700]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003926:	2180      	movs	r1, #128	@ 0x80
 8003928:	0249      	lsls	r1, r1, #9
 800392a:	430a      	orrs	r2, r1
 800392c:	601a      	str	r2, [r3, #0]
 800392e:	e020      	b.n	8003972 <HAL_RCC_OscConfig+0xba>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	685a      	ldr	r2, [r3, #4]
 8003934:	23a0      	movs	r3, #160	@ 0xa0
 8003936:	02db      	lsls	r3, r3, #11
 8003938:	429a      	cmp	r2, r3
 800393a:	d10e      	bne.n	800395a <HAL_RCC_OscConfig+0xa2>
 800393c:	4ba9      	ldr	r3, [pc, #676]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	4ba8      	ldr	r3, [pc, #672]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003942:	2180      	movs	r1, #128	@ 0x80
 8003944:	02c9      	lsls	r1, r1, #11
 8003946:	430a      	orrs	r2, r1
 8003948:	601a      	str	r2, [r3, #0]
 800394a:	4ba6      	ldr	r3, [pc, #664]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	4ba5      	ldr	r3, [pc, #660]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003950:	2180      	movs	r1, #128	@ 0x80
 8003952:	0249      	lsls	r1, r1, #9
 8003954:	430a      	orrs	r2, r1
 8003956:	601a      	str	r2, [r3, #0]
 8003958:	e00b      	b.n	8003972 <HAL_RCC_OscConfig+0xba>
 800395a:	4ba2      	ldr	r3, [pc, #648]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	4ba1      	ldr	r3, [pc, #644]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003960:	49a1      	ldr	r1, [pc, #644]	@ (8003be8 <HAL_RCC_OscConfig+0x330>)
 8003962:	400a      	ands	r2, r1
 8003964:	601a      	str	r2, [r3, #0]
 8003966:	4b9f      	ldr	r3, [pc, #636]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	4b9e      	ldr	r3, [pc, #632]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 800396c:	499f      	ldr	r1, [pc, #636]	@ (8003bec <HAL_RCC_OscConfig+0x334>)
 800396e:	400a      	ands	r2, r1
 8003970:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d014      	beq.n	80039a4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800397a:	f7fd fdb3 	bl	80014e4 <HAL_GetTick>
 800397e:	0003      	movs	r3, r0
 8003980:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003982:	e008      	b.n	8003996 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003984:	f7fd fdae 	bl	80014e4 <HAL_GetTick>
 8003988:	0002      	movs	r2, r0
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	2b64      	cmp	r3, #100	@ 0x64
 8003990:	d901      	bls.n	8003996 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8003992:	2303      	movs	r3, #3
 8003994:	e28d      	b.n	8003eb2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003996:	4b93      	ldr	r3, [pc, #588]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	2380      	movs	r3, #128	@ 0x80
 800399c:	029b      	lsls	r3, r3, #10
 800399e:	4013      	ands	r3, r2
 80039a0:	d0f0      	beq.n	8003984 <HAL_RCC_OscConfig+0xcc>
 80039a2:	e015      	b.n	80039d0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039a4:	f7fd fd9e 	bl	80014e4 <HAL_GetTick>
 80039a8:	0003      	movs	r3, r0
 80039aa:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80039ac:	e008      	b.n	80039c0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039ae:	f7fd fd99 	bl	80014e4 <HAL_GetTick>
 80039b2:	0002      	movs	r2, r0
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	2b64      	cmp	r3, #100	@ 0x64
 80039ba:	d901      	bls.n	80039c0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80039bc:	2303      	movs	r3, #3
 80039be:	e278      	b.n	8003eb2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80039c0:	4b88      	ldr	r3, [pc, #544]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	2380      	movs	r3, #128	@ 0x80
 80039c6:	029b      	lsls	r3, r3, #10
 80039c8:	4013      	ands	r3, r2
 80039ca:	d1f0      	bne.n	80039ae <HAL_RCC_OscConfig+0xf6>
 80039cc:	e000      	b.n	80039d0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039ce:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	2202      	movs	r2, #2
 80039d6:	4013      	ands	r3, r2
 80039d8:	d100      	bne.n	80039dc <HAL_RCC_OscConfig+0x124>
 80039da:	e099      	b.n	8003b10 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039dc:	4b81      	ldr	r3, [pc, #516]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	2238      	movs	r2, #56	@ 0x38
 80039e2:	4013      	ands	r3, r2
 80039e4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039e6:	4b7f      	ldr	r3, [pc, #508]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 80039e8:	68db      	ldr	r3, [r3, #12]
 80039ea:	2203      	movs	r2, #3
 80039ec:	4013      	ands	r3, r2
 80039ee:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80039f0:	69bb      	ldr	r3, [r7, #24]
 80039f2:	2b10      	cmp	r3, #16
 80039f4:	d102      	bne.n	80039fc <HAL_RCC_OscConfig+0x144>
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	2b02      	cmp	r3, #2
 80039fa:	d002      	beq.n	8003a02 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d135      	bne.n	8003a6e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a02:	4b78      	ldr	r3, [pc, #480]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	2380      	movs	r3, #128	@ 0x80
 8003a08:	00db      	lsls	r3, r3, #3
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	d005      	beq.n	8003a1a <HAL_RCC_OscConfig+0x162>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d101      	bne.n	8003a1a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e24b      	b.n	8003eb2 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a1a:	4b72      	ldr	r3, [pc, #456]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	4a74      	ldr	r2, [pc, #464]	@ (8003bf0 <HAL_RCC_OscConfig+0x338>)
 8003a20:	4013      	ands	r3, r2
 8003a22:	0019      	movs	r1, r3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	695b      	ldr	r3, [r3, #20]
 8003a28:	021a      	lsls	r2, r3, #8
 8003a2a:	4b6e      	ldr	r3, [pc, #440]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003a2c:	430a      	orrs	r2, r1
 8003a2e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a30:	69bb      	ldr	r3, [r7, #24]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d112      	bne.n	8003a5c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003a36:	4b6b      	ldr	r3, [pc, #428]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a6e      	ldr	r2, [pc, #440]	@ (8003bf4 <HAL_RCC_OscConfig+0x33c>)
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	0019      	movs	r1, r3
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	691a      	ldr	r2, [r3, #16]
 8003a44:	4b67      	ldr	r3, [pc, #412]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003a46:	430a      	orrs	r2, r1
 8003a48:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003a4a:	4b66      	ldr	r3, [pc, #408]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	0adb      	lsrs	r3, r3, #11
 8003a50:	2207      	movs	r2, #7
 8003a52:	4013      	ands	r3, r2
 8003a54:	4a68      	ldr	r2, [pc, #416]	@ (8003bf8 <HAL_RCC_OscConfig+0x340>)
 8003a56:	40da      	lsrs	r2, r3
 8003a58:	4b68      	ldr	r3, [pc, #416]	@ (8003bfc <HAL_RCC_OscConfig+0x344>)
 8003a5a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003a5c:	4b68      	ldr	r3, [pc, #416]	@ (8003c00 <HAL_RCC_OscConfig+0x348>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	0018      	movs	r0, r3
 8003a62:	f7fd fce3 	bl	800142c <HAL_InitTick>
 8003a66:	1e03      	subs	r3, r0, #0
 8003a68:	d051      	beq.n	8003b0e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e221      	b.n	8003eb2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	68db      	ldr	r3, [r3, #12]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d030      	beq.n	8003ad8 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003a76:	4b5b      	ldr	r3, [pc, #364]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a5e      	ldr	r2, [pc, #376]	@ (8003bf4 <HAL_RCC_OscConfig+0x33c>)
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	0019      	movs	r1, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	691a      	ldr	r2, [r3, #16]
 8003a84:	4b57      	ldr	r3, [pc, #348]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003a86:	430a      	orrs	r2, r1
 8003a88:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003a8a:	4b56      	ldr	r3, [pc, #344]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	4b55      	ldr	r3, [pc, #340]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003a90:	2180      	movs	r1, #128	@ 0x80
 8003a92:	0049      	lsls	r1, r1, #1
 8003a94:	430a      	orrs	r2, r1
 8003a96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a98:	f7fd fd24 	bl	80014e4 <HAL_GetTick>
 8003a9c:	0003      	movs	r3, r0
 8003a9e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003aa0:	e008      	b.n	8003ab4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003aa2:	f7fd fd1f 	bl	80014e4 <HAL_GetTick>
 8003aa6:	0002      	movs	r2, r0
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	1ad3      	subs	r3, r2, r3
 8003aac:	2b02      	cmp	r3, #2
 8003aae:	d901      	bls.n	8003ab4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003ab0:	2303      	movs	r3, #3
 8003ab2:	e1fe      	b.n	8003eb2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ab4:	4b4b      	ldr	r3, [pc, #300]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	2380      	movs	r3, #128	@ 0x80
 8003aba:	00db      	lsls	r3, r3, #3
 8003abc:	4013      	ands	r3, r2
 8003abe:	d0f0      	beq.n	8003aa2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ac0:	4b48      	ldr	r3, [pc, #288]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	4a4a      	ldr	r2, [pc, #296]	@ (8003bf0 <HAL_RCC_OscConfig+0x338>)
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	0019      	movs	r1, r3
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	695b      	ldr	r3, [r3, #20]
 8003ace:	021a      	lsls	r2, r3, #8
 8003ad0:	4b44      	ldr	r3, [pc, #272]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003ad2:	430a      	orrs	r2, r1
 8003ad4:	605a      	str	r2, [r3, #4]
 8003ad6:	e01b      	b.n	8003b10 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003ad8:	4b42      	ldr	r3, [pc, #264]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	4b41      	ldr	r3, [pc, #260]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003ade:	4949      	ldr	r1, [pc, #292]	@ (8003c04 <HAL_RCC_OscConfig+0x34c>)
 8003ae0:	400a      	ands	r2, r1
 8003ae2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ae4:	f7fd fcfe 	bl	80014e4 <HAL_GetTick>
 8003ae8:	0003      	movs	r3, r0
 8003aea:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003aec:	e008      	b.n	8003b00 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003aee:	f7fd fcf9 	bl	80014e4 <HAL_GetTick>
 8003af2:	0002      	movs	r2, r0
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	1ad3      	subs	r3, r2, r3
 8003af8:	2b02      	cmp	r3, #2
 8003afa:	d901      	bls.n	8003b00 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003afc:	2303      	movs	r3, #3
 8003afe:	e1d8      	b.n	8003eb2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b00:	4b38      	ldr	r3, [pc, #224]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	2380      	movs	r3, #128	@ 0x80
 8003b06:	00db      	lsls	r3, r3, #3
 8003b08:	4013      	ands	r3, r2
 8003b0a:	d1f0      	bne.n	8003aee <HAL_RCC_OscConfig+0x236>
 8003b0c:	e000      	b.n	8003b10 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b0e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	2208      	movs	r2, #8
 8003b16:	4013      	ands	r3, r2
 8003b18:	d047      	beq.n	8003baa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003b1a:	4b32      	ldr	r3, [pc, #200]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	2238      	movs	r2, #56	@ 0x38
 8003b20:	4013      	ands	r3, r2
 8003b22:	2b18      	cmp	r3, #24
 8003b24:	d10a      	bne.n	8003b3c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003b26:	4b2f      	ldr	r3, [pc, #188]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003b28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b2a:	2202      	movs	r2, #2
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	d03c      	beq.n	8003baa <HAL_RCC_OscConfig+0x2f2>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	699b      	ldr	r3, [r3, #24]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d138      	bne.n	8003baa <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e1ba      	b.n	8003eb2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	699b      	ldr	r3, [r3, #24]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d019      	beq.n	8003b78 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003b44:	4b27      	ldr	r3, [pc, #156]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003b46:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003b48:	4b26      	ldr	r3, [pc, #152]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003b4a:	2101      	movs	r1, #1
 8003b4c:	430a      	orrs	r2, r1
 8003b4e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b50:	f7fd fcc8 	bl	80014e4 <HAL_GetTick>
 8003b54:	0003      	movs	r3, r0
 8003b56:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b58:	e008      	b.n	8003b6c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b5a:	f7fd fcc3 	bl	80014e4 <HAL_GetTick>
 8003b5e:	0002      	movs	r2, r0
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	1ad3      	subs	r3, r2, r3
 8003b64:	2b02      	cmp	r3, #2
 8003b66:	d901      	bls.n	8003b6c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003b68:	2303      	movs	r3, #3
 8003b6a:	e1a2      	b.n	8003eb2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b6c:	4b1d      	ldr	r3, [pc, #116]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003b6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b70:	2202      	movs	r2, #2
 8003b72:	4013      	ands	r3, r2
 8003b74:	d0f1      	beq.n	8003b5a <HAL_RCC_OscConfig+0x2a2>
 8003b76:	e018      	b.n	8003baa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003b78:	4b1a      	ldr	r3, [pc, #104]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003b7a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003b7c:	4b19      	ldr	r3, [pc, #100]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003b7e:	2101      	movs	r1, #1
 8003b80:	438a      	bics	r2, r1
 8003b82:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b84:	f7fd fcae 	bl	80014e4 <HAL_GetTick>
 8003b88:	0003      	movs	r3, r0
 8003b8a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b8c:	e008      	b.n	8003ba0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b8e:	f7fd fca9 	bl	80014e4 <HAL_GetTick>
 8003b92:	0002      	movs	r2, r0
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	1ad3      	subs	r3, r2, r3
 8003b98:	2b02      	cmp	r3, #2
 8003b9a:	d901      	bls.n	8003ba0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003b9c:	2303      	movs	r3, #3
 8003b9e:	e188      	b.n	8003eb2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ba0:	4b10      	ldr	r3, [pc, #64]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003ba2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ba4:	2202      	movs	r2, #2
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	d1f1      	bne.n	8003b8e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	2204      	movs	r2, #4
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	d100      	bne.n	8003bb6 <HAL_RCC_OscConfig+0x2fe>
 8003bb4:	e0c6      	b.n	8003d44 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bb6:	231f      	movs	r3, #31
 8003bb8:	18fb      	adds	r3, r7, r3
 8003bba:	2200      	movs	r2, #0
 8003bbc:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003bbe:	4b09      	ldr	r3, [pc, #36]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	2238      	movs	r2, #56	@ 0x38
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	2b20      	cmp	r3, #32
 8003bc8:	d11e      	bne.n	8003c08 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003bca:	4b06      	ldr	r3, [pc, #24]	@ (8003be4 <HAL_RCC_OscConfig+0x32c>)
 8003bcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bce:	2202      	movs	r2, #2
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	d100      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x31e>
 8003bd4:	e0b6      	b.n	8003d44 <HAL_RCC_OscConfig+0x48c>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d000      	beq.n	8003be0 <HAL_RCC_OscConfig+0x328>
 8003bde:	e0b1      	b.n	8003d44 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e166      	b.n	8003eb2 <HAL_RCC_OscConfig+0x5fa>
 8003be4:	40021000 	.word	0x40021000
 8003be8:	fffeffff 	.word	0xfffeffff
 8003bec:	fffbffff 	.word	0xfffbffff
 8003bf0:	ffff80ff 	.word	0xffff80ff
 8003bf4:	ffffc7ff 	.word	0xffffc7ff
 8003bf8:	00f42400 	.word	0x00f42400
 8003bfc:	20000004 	.word	0x20000004
 8003c00:	20000008 	.word	0x20000008
 8003c04:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003c08:	4bac      	ldr	r3, [pc, #688]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003c0a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003c0c:	2380      	movs	r3, #128	@ 0x80
 8003c0e:	055b      	lsls	r3, r3, #21
 8003c10:	4013      	ands	r3, r2
 8003c12:	d101      	bne.n	8003c18 <HAL_RCC_OscConfig+0x360>
 8003c14:	2301      	movs	r3, #1
 8003c16:	e000      	b.n	8003c1a <HAL_RCC_OscConfig+0x362>
 8003c18:	2300      	movs	r3, #0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d011      	beq.n	8003c42 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003c1e:	4ba7      	ldr	r3, [pc, #668]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003c20:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003c22:	4ba6      	ldr	r3, [pc, #664]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003c24:	2180      	movs	r1, #128	@ 0x80
 8003c26:	0549      	lsls	r1, r1, #21
 8003c28:	430a      	orrs	r2, r1
 8003c2a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003c2c:	4ba3      	ldr	r3, [pc, #652]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003c2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003c30:	2380      	movs	r3, #128	@ 0x80
 8003c32:	055b      	lsls	r3, r3, #21
 8003c34:	4013      	ands	r3, r2
 8003c36:	60fb      	str	r3, [r7, #12]
 8003c38:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003c3a:	231f      	movs	r3, #31
 8003c3c:	18fb      	adds	r3, r7, r3
 8003c3e:	2201      	movs	r2, #1
 8003c40:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c42:	4b9f      	ldr	r3, [pc, #636]	@ (8003ec0 <HAL_RCC_OscConfig+0x608>)
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	2380      	movs	r3, #128	@ 0x80
 8003c48:	005b      	lsls	r3, r3, #1
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	d11a      	bne.n	8003c84 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c4e:	4b9c      	ldr	r3, [pc, #624]	@ (8003ec0 <HAL_RCC_OscConfig+0x608>)
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	4b9b      	ldr	r3, [pc, #620]	@ (8003ec0 <HAL_RCC_OscConfig+0x608>)
 8003c54:	2180      	movs	r1, #128	@ 0x80
 8003c56:	0049      	lsls	r1, r1, #1
 8003c58:	430a      	orrs	r2, r1
 8003c5a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003c5c:	f7fd fc42 	bl	80014e4 <HAL_GetTick>
 8003c60:	0003      	movs	r3, r0
 8003c62:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c64:	e008      	b.n	8003c78 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c66:	f7fd fc3d 	bl	80014e4 <HAL_GetTick>
 8003c6a:	0002      	movs	r2, r0
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	1ad3      	subs	r3, r2, r3
 8003c70:	2b02      	cmp	r3, #2
 8003c72:	d901      	bls.n	8003c78 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003c74:	2303      	movs	r3, #3
 8003c76:	e11c      	b.n	8003eb2 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c78:	4b91      	ldr	r3, [pc, #580]	@ (8003ec0 <HAL_RCC_OscConfig+0x608>)
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	2380      	movs	r3, #128	@ 0x80
 8003c7e:	005b      	lsls	r3, r3, #1
 8003c80:	4013      	ands	r3, r2
 8003c82:	d0f0      	beq.n	8003c66 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d106      	bne.n	8003c9a <HAL_RCC_OscConfig+0x3e2>
 8003c8c:	4b8b      	ldr	r3, [pc, #556]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003c8e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003c90:	4b8a      	ldr	r3, [pc, #552]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003c92:	2101      	movs	r1, #1
 8003c94:	430a      	orrs	r2, r1
 8003c96:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003c98:	e01c      	b.n	8003cd4 <HAL_RCC_OscConfig+0x41c>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	2b05      	cmp	r3, #5
 8003ca0:	d10c      	bne.n	8003cbc <HAL_RCC_OscConfig+0x404>
 8003ca2:	4b86      	ldr	r3, [pc, #536]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003ca4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003ca6:	4b85      	ldr	r3, [pc, #532]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003ca8:	2104      	movs	r1, #4
 8003caa:	430a      	orrs	r2, r1
 8003cac:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003cae:	4b83      	ldr	r3, [pc, #524]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003cb0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003cb2:	4b82      	ldr	r3, [pc, #520]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003cb4:	2101      	movs	r1, #1
 8003cb6:	430a      	orrs	r2, r1
 8003cb8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003cba:	e00b      	b.n	8003cd4 <HAL_RCC_OscConfig+0x41c>
 8003cbc:	4b7f      	ldr	r3, [pc, #508]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003cbe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003cc0:	4b7e      	ldr	r3, [pc, #504]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003cc2:	2101      	movs	r1, #1
 8003cc4:	438a      	bics	r2, r1
 8003cc6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003cc8:	4b7c      	ldr	r3, [pc, #496]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003cca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003ccc:	4b7b      	ldr	r3, [pc, #492]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003cce:	2104      	movs	r1, #4
 8003cd0:	438a      	bics	r2, r1
 8003cd2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d014      	beq.n	8003d06 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cdc:	f7fd fc02 	bl	80014e4 <HAL_GetTick>
 8003ce0:	0003      	movs	r3, r0
 8003ce2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ce4:	e009      	b.n	8003cfa <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ce6:	f7fd fbfd 	bl	80014e4 <HAL_GetTick>
 8003cea:	0002      	movs	r2, r0
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	4a74      	ldr	r2, [pc, #464]	@ (8003ec4 <HAL_RCC_OscConfig+0x60c>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d901      	bls.n	8003cfa <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	e0db      	b.n	8003eb2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003cfa:	4b70      	ldr	r3, [pc, #448]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003cfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cfe:	2202      	movs	r2, #2
 8003d00:	4013      	ands	r3, r2
 8003d02:	d0f0      	beq.n	8003ce6 <HAL_RCC_OscConfig+0x42e>
 8003d04:	e013      	b.n	8003d2e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d06:	f7fd fbed 	bl	80014e4 <HAL_GetTick>
 8003d0a:	0003      	movs	r3, r0
 8003d0c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d0e:	e009      	b.n	8003d24 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d10:	f7fd fbe8 	bl	80014e4 <HAL_GetTick>
 8003d14:	0002      	movs	r2, r0
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	1ad3      	subs	r3, r2, r3
 8003d1a:	4a6a      	ldr	r2, [pc, #424]	@ (8003ec4 <HAL_RCC_OscConfig+0x60c>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d901      	bls.n	8003d24 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003d20:	2303      	movs	r3, #3
 8003d22:	e0c6      	b.n	8003eb2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d24:	4b65      	ldr	r3, [pc, #404]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003d26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d28:	2202      	movs	r2, #2
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	d1f0      	bne.n	8003d10 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003d2e:	231f      	movs	r3, #31
 8003d30:	18fb      	adds	r3, r7, r3
 8003d32:	781b      	ldrb	r3, [r3, #0]
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d105      	bne.n	8003d44 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003d38:	4b60      	ldr	r3, [pc, #384]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003d3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003d3c:	4b5f      	ldr	r3, [pc, #380]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003d3e:	4962      	ldr	r1, [pc, #392]	@ (8003ec8 <HAL_RCC_OscConfig+0x610>)
 8003d40:	400a      	ands	r2, r1
 8003d42:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	69db      	ldr	r3, [r3, #28]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d100      	bne.n	8003d4e <HAL_RCC_OscConfig+0x496>
 8003d4c:	e0b0      	b.n	8003eb0 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d4e:	4b5b      	ldr	r3, [pc, #364]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	2238      	movs	r2, #56	@ 0x38
 8003d54:	4013      	ands	r3, r2
 8003d56:	2b10      	cmp	r3, #16
 8003d58:	d100      	bne.n	8003d5c <HAL_RCC_OscConfig+0x4a4>
 8003d5a:	e078      	b.n	8003e4e <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	69db      	ldr	r3, [r3, #28]
 8003d60:	2b02      	cmp	r3, #2
 8003d62:	d153      	bne.n	8003e0c <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d64:	4b55      	ldr	r3, [pc, #340]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	4b54      	ldr	r3, [pc, #336]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003d6a:	4958      	ldr	r1, [pc, #352]	@ (8003ecc <HAL_RCC_OscConfig+0x614>)
 8003d6c:	400a      	ands	r2, r1
 8003d6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d70:	f7fd fbb8 	bl	80014e4 <HAL_GetTick>
 8003d74:	0003      	movs	r3, r0
 8003d76:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d78:	e008      	b.n	8003d8c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d7a:	f7fd fbb3 	bl	80014e4 <HAL_GetTick>
 8003d7e:	0002      	movs	r2, r0
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	2b02      	cmp	r3, #2
 8003d86:	d901      	bls.n	8003d8c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003d88:	2303      	movs	r3, #3
 8003d8a:	e092      	b.n	8003eb2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d8c:	4b4b      	ldr	r3, [pc, #300]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	2380      	movs	r3, #128	@ 0x80
 8003d92:	049b      	lsls	r3, r3, #18
 8003d94:	4013      	ands	r3, r2
 8003d96:	d1f0      	bne.n	8003d7a <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d98:	4b48      	ldr	r3, [pc, #288]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003d9a:	68db      	ldr	r3, [r3, #12]
 8003d9c:	4a4c      	ldr	r2, [pc, #304]	@ (8003ed0 <HAL_RCC_OscConfig+0x618>)
 8003d9e:	4013      	ands	r3, r2
 8003da0:	0019      	movs	r1, r3
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6a1a      	ldr	r2, [r3, #32]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003daa:	431a      	orrs	r2, r3
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003db0:	021b      	lsls	r3, r3, #8
 8003db2:	431a      	orrs	r2, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003db8:	431a      	orrs	r2, r3
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dbe:	431a      	orrs	r2, r3
 8003dc0:	4b3e      	ldr	r3, [pc, #248]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003dc2:	430a      	orrs	r2, r1
 8003dc4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003dc6:	4b3d      	ldr	r3, [pc, #244]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	4b3c      	ldr	r3, [pc, #240]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003dcc:	2180      	movs	r1, #128	@ 0x80
 8003dce:	0449      	lsls	r1, r1, #17
 8003dd0:	430a      	orrs	r2, r1
 8003dd2:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003dd4:	4b39      	ldr	r3, [pc, #228]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003dd6:	68da      	ldr	r2, [r3, #12]
 8003dd8:	4b38      	ldr	r3, [pc, #224]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003dda:	2180      	movs	r1, #128	@ 0x80
 8003ddc:	0549      	lsls	r1, r1, #21
 8003dde:	430a      	orrs	r2, r1
 8003de0:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de2:	f7fd fb7f 	bl	80014e4 <HAL_GetTick>
 8003de6:	0003      	movs	r3, r0
 8003de8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dea:	e008      	b.n	8003dfe <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dec:	f7fd fb7a 	bl	80014e4 <HAL_GetTick>
 8003df0:	0002      	movs	r2, r0
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	1ad3      	subs	r3, r2, r3
 8003df6:	2b02      	cmp	r3, #2
 8003df8:	d901      	bls.n	8003dfe <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	e059      	b.n	8003eb2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dfe:	4b2f      	ldr	r3, [pc, #188]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	2380      	movs	r3, #128	@ 0x80
 8003e04:	049b      	lsls	r3, r3, #18
 8003e06:	4013      	ands	r3, r2
 8003e08:	d0f0      	beq.n	8003dec <HAL_RCC_OscConfig+0x534>
 8003e0a:	e051      	b.n	8003eb0 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e0c:	4b2b      	ldr	r3, [pc, #172]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	4b2a      	ldr	r3, [pc, #168]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003e12:	492e      	ldr	r1, [pc, #184]	@ (8003ecc <HAL_RCC_OscConfig+0x614>)
 8003e14:	400a      	ands	r2, r1
 8003e16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e18:	f7fd fb64 	bl	80014e4 <HAL_GetTick>
 8003e1c:	0003      	movs	r3, r0
 8003e1e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e20:	e008      	b.n	8003e34 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e22:	f7fd fb5f 	bl	80014e4 <HAL_GetTick>
 8003e26:	0002      	movs	r2, r0
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	d901      	bls.n	8003e34 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8003e30:	2303      	movs	r3, #3
 8003e32:	e03e      	b.n	8003eb2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e34:	4b21      	ldr	r3, [pc, #132]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	2380      	movs	r3, #128	@ 0x80
 8003e3a:	049b      	lsls	r3, r3, #18
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	d1f0      	bne.n	8003e22 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8003e40:	4b1e      	ldr	r3, [pc, #120]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003e42:	68da      	ldr	r2, [r3, #12]
 8003e44:	4b1d      	ldr	r3, [pc, #116]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003e46:	4923      	ldr	r1, [pc, #140]	@ (8003ed4 <HAL_RCC_OscConfig+0x61c>)
 8003e48:	400a      	ands	r2, r1
 8003e4a:	60da      	str	r2, [r3, #12]
 8003e4c:	e030      	b.n	8003eb0 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	69db      	ldr	r3, [r3, #28]
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	d101      	bne.n	8003e5a <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e02b      	b.n	8003eb2 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003e5a:	4b18      	ldr	r3, [pc, #96]	@ (8003ebc <HAL_RCC_OscConfig+0x604>)
 8003e5c:	68db      	ldr	r3, [r3, #12]
 8003e5e:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	2203      	movs	r2, #3
 8003e64:	401a      	ands	r2, r3
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6a1b      	ldr	r3, [r3, #32]
 8003e6a:	429a      	cmp	r2, r3
 8003e6c:	d11e      	bne.n	8003eac <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	2270      	movs	r2, #112	@ 0x70
 8003e72:	401a      	ands	r2, r3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d117      	bne.n	8003eac <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e7c:	697a      	ldr	r2, [r7, #20]
 8003e7e:	23fe      	movs	r3, #254	@ 0xfe
 8003e80:	01db      	lsls	r3, r3, #7
 8003e82:	401a      	ands	r2, r3
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e88:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d10e      	bne.n	8003eac <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003e8e:	697a      	ldr	r2, [r7, #20]
 8003e90:	23f8      	movs	r3, #248	@ 0xf8
 8003e92:	039b      	lsls	r3, r3, #14
 8003e94:	401a      	ands	r2, r3
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d106      	bne.n	8003eac <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	0f5b      	lsrs	r3, r3, #29
 8003ea2:	075a      	lsls	r2, r3, #29
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d001      	beq.n	8003eb0 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e000      	b.n	8003eb2 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8003eb0:	2300      	movs	r3, #0
}
 8003eb2:	0018      	movs	r0, r3
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	b008      	add	sp, #32
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	46c0      	nop			@ (mov r8, r8)
 8003ebc:	40021000 	.word	0x40021000
 8003ec0:	40007000 	.word	0x40007000
 8003ec4:	00001388 	.word	0x00001388
 8003ec8:	efffffff 	.word	0xefffffff
 8003ecc:	feffffff 	.word	0xfeffffff
 8003ed0:	1fc1808c 	.word	0x1fc1808c
 8003ed4:	effefffc 	.word	0xeffefffc

08003ed8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b084      	sub	sp, #16
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d101      	bne.n	8003eec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e0e9      	b.n	80040c0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003eec:	4b76      	ldr	r3, [pc, #472]	@ (80040c8 <HAL_RCC_ClockConfig+0x1f0>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	2207      	movs	r2, #7
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	683a      	ldr	r2, [r7, #0]
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d91e      	bls.n	8003f38 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003efa:	4b73      	ldr	r3, [pc, #460]	@ (80040c8 <HAL_RCC_ClockConfig+0x1f0>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	2207      	movs	r2, #7
 8003f00:	4393      	bics	r3, r2
 8003f02:	0019      	movs	r1, r3
 8003f04:	4b70      	ldr	r3, [pc, #448]	@ (80040c8 <HAL_RCC_ClockConfig+0x1f0>)
 8003f06:	683a      	ldr	r2, [r7, #0]
 8003f08:	430a      	orrs	r2, r1
 8003f0a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003f0c:	f7fd faea 	bl	80014e4 <HAL_GetTick>
 8003f10:	0003      	movs	r3, r0
 8003f12:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003f14:	e009      	b.n	8003f2a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f16:	f7fd fae5 	bl	80014e4 <HAL_GetTick>
 8003f1a:	0002      	movs	r2, r0
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	1ad3      	subs	r3, r2, r3
 8003f20:	4a6a      	ldr	r2, [pc, #424]	@ (80040cc <HAL_RCC_ClockConfig+0x1f4>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d901      	bls.n	8003f2a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	e0ca      	b.n	80040c0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003f2a:	4b67      	ldr	r3, [pc, #412]	@ (80040c8 <HAL_RCC_ClockConfig+0x1f0>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	2207      	movs	r2, #7
 8003f30:	4013      	ands	r3, r2
 8003f32:	683a      	ldr	r2, [r7, #0]
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d1ee      	bne.n	8003f16 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	2202      	movs	r2, #2
 8003f3e:	4013      	ands	r3, r2
 8003f40:	d015      	beq.n	8003f6e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	2204      	movs	r2, #4
 8003f48:	4013      	ands	r3, r2
 8003f4a:	d006      	beq.n	8003f5a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003f4c:	4b60      	ldr	r3, [pc, #384]	@ (80040d0 <HAL_RCC_ClockConfig+0x1f8>)
 8003f4e:	689a      	ldr	r2, [r3, #8]
 8003f50:	4b5f      	ldr	r3, [pc, #380]	@ (80040d0 <HAL_RCC_ClockConfig+0x1f8>)
 8003f52:	21e0      	movs	r1, #224	@ 0xe0
 8003f54:	01c9      	lsls	r1, r1, #7
 8003f56:	430a      	orrs	r2, r1
 8003f58:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f5a:	4b5d      	ldr	r3, [pc, #372]	@ (80040d0 <HAL_RCC_ClockConfig+0x1f8>)
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	4a5d      	ldr	r2, [pc, #372]	@ (80040d4 <HAL_RCC_ClockConfig+0x1fc>)
 8003f60:	4013      	ands	r3, r2
 8003f62:	0019      	movs	r1, r3
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	689a      	ldr	r2, [r3, #8]
 8003f68:	4b59      	ldr	r3, [pc, #356]	@ (80040d0 <HAL_RCC_ClockConfig+0x1f8>)
 8003f6a:	430a      	orrs	r2, r1
 8003f6c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	2201      	movs	r2, #1
 8003f74:	4013      	ands	r3, r2
 8003f76:	d057      	beq.n	8004028 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d107      	bne.n	8003f90 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f80:	4b53      	ldr	r3, [pc, #332]	@ (80040d0 <HAL_RCC_ClockConfig+0x1f8>)
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	2380      	movs	r3, #128	@ 0x80
 8003f86:	029b      	lsls	r3, r3, #10
 8003f88:	4013      	ands	r3, r2
 8003f8a:	d12b      	bne.n	8003fe4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e097      	b.n	80040c0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	2b02      	cmp	r3, #2
 8003f96:	d107      	bne.n	8003fa8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f98:	4b4d      	ldr	r3, [pc, #308]	@ (80040d0 <HAL_RCC_ClockConfig+0x1f8>)
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	2380      	movs	r3, #128	@ 0x80
 8003f9e:	049b      	lsls	r3, r3, #18
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	d11f      	bne.n	8003fe4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e08b      	b.n	80040c0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d107      	bne.n	8003fc0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fb0:	4b47      	ldr	r3, [pc, #284]	@ (80040d0 <HAL_RCC_ClockConfig+0x1f8>)
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	2380      	movs	r3, #128	@ 0x80
 8003fb6:	00db      	lsls	r3, r3, #3
 8003fb8:	4013      	ands	r3, r2
 8003fba:	d113      	bne.n	8003fe4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e07f      	b.n	80040c0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	2b03      	cmp	r3, #3
 8003fc6:	d106      	bne.n	8003fd6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003fc8:	4b41      	ldr	r3, [pc, #260]	@ (80040d0 <HAL_RCC_ClockConfig+0x1f8>)
 8003fca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fcc:	2202      	movs	r2, #2
 8003fce:	4013      	ands	r3, r2
 8003fd0:	d108      	bne.n	8003fe4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e074      	b.n	80040c0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fd6:	4b3e      	ldr	r3, [pc, #248]	@ (80040d0 <HAL_RCC_ClockConfig+0x1f8>)
 8003fd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fda:	2202      	movs	r2, #2
 8003fdc:	4013      	ands	r3, r2
 8003fde:	d101      	bne.n	8003fe4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e06d      	b.n	80040c0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003fe4:	4b3a      	ldr	r3, [pc, #232]	@ (80040d0 <HAL_RCC_ClockConfig+0x1f8>)
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	2207      	movs	r2, #7
 8003fea:	4393      	bics	r3, r2
 8003fec:	0019      	movs	r1, r3
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	685a      	ldr	r2, [r3, #4]
 8003ff2:	4b37      	ldr	r3, [pc, #220]	@ (80040d0 <HAL_RCC_ClockConfig+0x1f8>)
 8003ff4:	430a      	orrs	r2, r1
 8003ff6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ff8:	f7fd fa74 	bl	80014e4 <HAL_GetTick>
 8003ffc:	0003      	movs	r3, r0
 8003ffe:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004000:	e009      	b.n	8004016 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004002:	f7fd fa6f 	bl	80014e4 <HAL_GetTick>
 8004006:	0002      	movs	r2, r0
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	1ad3      	subs	r3, r2, r3
 800400c:	4a2f      	ldr	r2, [pc, #188]	@ (80040cc <HAL_RCC_ClockConfig+0x1f4>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d901      	bls.n	8004016 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004012:	2303      	movs	r3, #3
 8004014:	e054      	b.n	80040c0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004016:	4b2e      	ldr	r3, [pc, #184]	@ (80040d0 <HAL_RCC_ClockConfig+0x1f8>)
 8004018:	689b      	ldr	r3, [r3, #8]
 800401a:	2238      	movs	r2, #56	@ 0x38
 800401c:	401a      	ands	r2, r3
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	00db      	lsls	r3, r3, #3
 8004024:	429a      	cmp	r2, r3
 8004026:	d1ec      	bne.n	8004002 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004028:	4b27      	ldr	r3, [pc, #156]	@ (80040c8 <HAL_RCC_ClockConfig+0x1f0>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	2207      	movs	r2, #7
 800402e:	4013      	ands	r3, r2
 8004030:	683a      	ldr	r2, [r7, #0]
 8004032:	429a      	cmp	r2, r3
 8004034:	d21e      	bcs.n	8004074 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004036:	4b24      	ldr	r3, [pc, #144]	@ (80040c8 <HAL_RCC_ClockConfig+0x1f0>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	2207      	movs	r2, #7
 800403c:	4393      	bics	r3, r2
 800403e:	0019      	movs	r1, r3
 8004040:	4b21      	ldr	r3, [pc, #132]	@ (80040c8 <HAL_RCC_ClockConfig+0x1f0>)
 8004042:	683a      	ldr	r2, [r7, #0]
 8004044:	430a      	orrs	r2, r1
 8004046:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004048:	f7fd fa4c 	bl	80014e4 <HAL_GetTick>
 800404c:	0003      	movs	r3, r0
 800404e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004050:	e009      	b.n	8004066 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004052:	f7fd fa47 	bl	80014e4 <HAL_GetTick>
 8004056:	0002      	movs	r2, r0
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	1ad3      	subs	r3, r2, r3
 800405c:	4a1b      	ldr	r2, [pc, #108]	@ (80040cc <HAL_RCC_ClockConfig+0x1f4>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d901      	bls.n	8004066 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e02c      	b.n	80040c0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004066:	4b18      	ldr	r3, [pc, #96]	@ (80040c8 <HAL_RCC_ClockConfig+0x1f0>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	2207      	movs	r2, #7
 800406c:	4013      	ands	r3, r2
 800406e:	683a      	ldr	r2, [r7, #0]
 8004070:	429a      	cmp	r2, r3
 8004072:	d1ee      	bne.n	8004052 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	2204      	movs	r2, #4
 800407a:	4013      	ands	r3, r2
 800407c:	d009      	beq.n	8004092 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800407e:	4b14      	ldr	r3, [pc, #80]	@ (80040d0 <HAL_RCC_ClockConfig+0x1f8>)
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	4a15      	ldr	r2, [pc, #84]	@ (80040d8 <HAL_RCC_ClockConfig+0x200>)
 8004084:	4013      	ands	r3, r2
 8004086:	0019      	movs	r1, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	68da      	ldr	r2, [r3, #12]
 800408c:	4b10      	ldr	r3, [pc, #64]	@ (80040d0 <HAL_RCC_ClockConfig+0x1f8>)
 800408e:	430a      	orrs	r2, r1
 8004090:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004092:	f000 f829 	bl	80040e8 <HAL_RCC_GetSysClockFreq>
 8004096:	0001      	movs	r1, r0
 8004098:	4b0d      	ldr	r3, [pc, #52]	@ (80040d0 <HAL_RCC_ClockConfig+0x1f8>)
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	0a1b      	lsrs	r3, r3, #8
 800409e:	220f      	movs	r2, #15
 80040a0:	401a      	ands	r2, r3
 80040a2:	4b0e      	ldr	r3, [pc, #56]	@ (80040dc <HAL_RCC_ClockConfig+0x204>)
 80040a4:	0092      	lsls	r2, r2, #2
 80040a6:	58d3      	ldr	r3, [r2, r3]
 80040a8:	221f      	movs	r2, #31
 80040aa:	4013      	ands	r3, r2
 80040ac:	000a      	movs	r2, r1
 80040ae:	40da      	lsrs	r2, r3
 80040b0:	4b0b      	ldr	r3, [pc, #44]	@ (80040e0 <HAL_RCC_ClockConfig+0x208>)
 80040b2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80040b4:	4b0b      	ldr	r3, [pc, #44]	@ (80040e4 <HAL_RCC_ClockConfig+0x20c>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	0018      	movs	r0, r3
 80040ba:	f7fd f9b7 	bl	800142c <HAL_InitTick>
 80040be:	0003      	movs	r3, r0
}
 80040c0:	0018      	movs	r0, r3
 80040c2:	46bd      	mov	sp, r7
 80040c4:	b004      	add	sp, #16
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	40022000 	.word	0x40022000
 80040cc:	00001388 	.word	0x00001388
 80040d0:	40021000 	.word	0x40021000
 80040d4:	fffff0ff 	.word	0xfffff0ff
 80040d8:	ffff8fff 	.word	0xffff8fff
 80040dc:	080064c0 	.word	0x080064c0
 80040e0:	20000004 	.word	0x20000004
 80040e4:	20000008 	.word	0x20000008

080040e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b086      	sub	sp, #24
 80040ec:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80040ee:	4b3c      	ldr	r3, [pc, #240]	@ (80041e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	2238      	movs	r2, #56	@ 0x38
 80040f4:	4013      	ands	r3, r2
 80040f6:	d10f      	bne.n	8004118 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80040f8:	4b39      	ldr	r3, [pc, #228]	@ (80041e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	0adb      	lsrs	r3, r3, #11
 80040fe:	2207      	movs	r2, #7
 8004100:	4013      	ands	r3, r2
 8004102:	2201      	movs	r2, #1
 8004104:	409a      	lsls	r2, r3
 8004106:	0013      	movs	r3, r2
 8004108:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800410a:	6839      	ldr	r1, [r7, #0]
 800410c:	4835      	ldr	r0, [pc, #212]	@ (80041e4 <HAL_RCC_GetSysClockFreq+0xfc>)
 800410e:	f7fb fff7 	bl	8000100 <__udivsi3>
 8004112:	0003      	movs	r3, r0
 8004114:	613b      	str	r3, [r7, #16]
 8004116:	e05d      	b.n	80041d4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004118:	4b31      	ldr	r3, [pc, #196]	@ (80041e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	2238      	movs	r2, #56	@ 0x38
 800411e:	4013      	ands	r3, r2
 8004120:	2b08      	cmp	r3, #8
 8004122:	d102      	bne.n	800412a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004124:	4b30      	ldr	r3, [pc, #192]	@ (80041e8 <HAL_RCC_GetSysClockFreq+0x100>)
 8004126:	613b      	str	r3, [r7, #16]
 8004128:	e054      	b.n	80041d4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800412a:	4b2d      	ldr	r3, [pc, #180]	@ (80041e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	2238      	movs	r2, #56	@ 0x38
 8004130:	4013      	ands	r3, r2
 8004132:	2b10      	cmp	r3, #16
 8004134:	d138      	bne.n	80041a8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004136:	4b2a      	ldr	r3, [pc, #168]	@ (80041e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004138:	68db      	ldr	r3, [r3, #12]
 800413a:	2203      	movs	r2, #3
 800413c:	4013      	ands	r3, r2
 800413e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004140:	4b27      	ldr	r3, [pc, #156]	@ (80041e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	091b      	lsrs	r3, r3, #4
 8004146:	2207      	movs	r2, #7
 8004148:	4013      	ands	r3, r2
 800414a:	3301      	adds	r3, #1
 800414c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	2b03      	cmp	r3, #3
 8004152:	d10d      	bne.n	8004170 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004154:	68b9      	ldr	r1, [r7, #8]
 8004156:	4824      	ldr	r0, [pc, #144]	@ (80041e8 <HAL_RCC_GetSysClockFreq+0x100>)
 8004158:	f7fb ffd2 	bl	8000100 <__udivsi3>
 800415c:	0003      	movs	r3, r0
 800415e:	0019      	movs	r1, r3
 8004160:	4b1f      	ldr	r3, [pc, #124]	@ (80041e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	0a1b      	lsrs	r3, r3, #8
 8004166:	227f      	movs	r2, #127	@ 0x7f
 8004168:	4013      	ands	r3, r2
 800416a:	434b      	muls	r3, r1
 800416c:	617b      	str	r3, [r7, #20]
        break;
 800416e:	e00d      	b.n	800418c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004170:	68b9      	ldr	r1, [r7, #8]
 8004172:	481c      	ldr	r0, [pc, #112]	@ (80041e4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004174:	f7fb ffc4 	bl	8000100 <__udivsi3>
 8004178:	0003      	movs	r3, r0
 800417a:	0019      	movs	r1, r3
 800417c:	4b18      	ldr	r3, [pc, #96]	@ (80041e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	0a1b      	lsrs	r3, r3, #8
 8004182:	227f      	movs	r2, #127	@ 0x7f
 8004184:	4013      	ands	r3, r2
 8004186:	434b      	muls	r3, r1
 8004188:	617b      	str	r3, [r7, #20]
        break;
 800418a:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800418c:	4b14      	ldr	r3, [pc, #80]	@ (80041e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	0f5b      	lsrs	r3, r3, #29
 8004192:	2207      	movs	r2, #7
 8004194:	4013      	ands	r3, r2
 8004196:	3301      	adds	r3, #1
 8004198:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800419a:	6879      	ldr	r1, [r7, #4]
 800419c:	6978      	ldr	r0, [r7, #20]
 800419e:	f7fb ffaf 	bl	8000100 <__udivsi3>
 80041a2:	0003      	movs	r3, r0
 80041a4:	613b      	str	r3, [r7, #16]
 80041a6:	e015      	b.n	80041d4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80041a8:	4b0d      	ldr	r3, [pc, #52]	@ (80041e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	2238      	movs	r2, #56	@ 0x38
 80041ae:	4013      	ands	r3, r2
 80041b0:	2b20      	cmp	r3, #32
 80041b2:	d103      	bne.n	80041bc <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80041b4:	2380      	movs	r3, #128	@ 0x80
 80041b6:	021b      	lsls	r3, r3, #8
 80041b8:	613b      	str	r3, [r7, #16]
 80041ba:	e00b      	b.n	80041d4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80041bc:	4b08      	ldr	r3, [pc, #32]	@ (80041e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	2238      	movs	r2, #56	@ 0x38
 80041c2:	4013      	ands	r3, r2
 80041c4:	2b18      	cmp	r3, #24
 80041c6:	d103      	bne.n	80041d0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80041c8:	23fa      	movs	r3, #250	@ 0xfa
 80041ca:	01db      	lsls	r3, r3, #7
 80041cc:	613b      	str	r3, [r7, #16]
 80041ce:	e001      	b.n	80041d4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80041d0:	2300      	movs	r3, #0
 80041d2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80041d4:	693b      	ldr	r3, [r7, #16]
}
 80041d6:	0018      	movs	r0, r3
 80041d8:	46bd      	mov	sp, r7
 80041da:	b006      	add	sp, #24
 80041dc:	bd80      	pop	{r7, pc}
 80041de:	46c0      	nop			@ (mov r8, r8)
 80041e0:	40021000 	.word	0x40021000
 80041e4:	00f42400 	.word	0x00f42400
 80041e8:	007a1200 	.word	0x007a1200

080041ec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041f0:	4b02      	ldr	r3, [pc, #8]	@ (80041fc <HAL_RCC_GetHCLKFreq+0x10>)
 80041f2:	681b      	ldr	r3, [r3, #0]
}
 80041f4:	0018      	movs	r0, r3
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
 80041fa:	46c0      	nop			@ (mov r8, r8)
 80041fc:	20000004 	.word	0x20000004

08004200 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004200:	b5b0      	push	{r4, r5, r7, lr}
 8004202:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004204:	f7ff fff2 	bl	80041ec <HAL_RCC_GetHCLKFreq>
 8004208:	0004      	movs	r4, r0
 800420a:	f7ff fb49 	bl	80038a0 <LL_RCC_GetAPB1Prescaler>
 800420e:	0003      	movs	r3, r0
 8004210:	0b1a      	lsrs	r2, r3, #12
 8004212:	4b05      	ldr	r3, [pc, #20]	@ (8004228 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004214:	0092      	lsls	r2, r2, #2
 8004216:	58d3      	ldr	r3, [r2, r3]
 8004218:	221f      	movs	r2, #31
 800421a:	4013      	ands	r3, r2
 800421c:	40dc      	lsrs	r4, r3
 800421e:	0023      	movs	r3, r4
}
 8004220:	0018      	movs	r0, r3
 8004222:	46bd      	mov	sp, r7
 8004224:	bdb0      	pop	{r4, r5, r7, pc}
 8004226:	46c0      	nop			@ (mov r8, r8)
 8004228:	08006500 	.word	0x08006500

0800422c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b086      	sub	sp, #24
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004234:	2313      	movs	r3, #19
 8004236:	18fb      	adds	r3, r7, r3
 8004238:	2200      	movs	r2, #0
 800423a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800423c:	2312      	movs	r3, #18
 800423e:	18fb      	adds	r3, r7, r3
 8004240:	2200      	movs	r2, #0
 8004242:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	2380      	movs	r3, #128	@ 0x80
 800424a:	029b      	lsls	r3, r3, #10
 800424c:	4013      	ands	r3, r2
 800424e:	d100      	bne.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004250:	e0a3      	b.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004252:	2011      	movs	r0, #17
 8004254:	183b      	adds	r3, r7, r0
 8004256:	2200      	movs	r2, #0
 8004258:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800425a:	4b7f      	ldr	r3, [pc, #508]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800425c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800425e:	2380      	movs	r3, #128	@ 0x80
 8004260:	055b      	lsls	r3, r3, #21
 8004262:	4013      	ands	r3, r2
 8004264:	d110      	bne.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004266:	4b7c      	ldr	r3, [pc, #496]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004268:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800426a:	4b7b      	ldr	r3, [pc, #492]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800426c:	2180      	movs	r1, #128	@ 0x80
 800426e:	0549      	lsls	r1, r1, #21
 8004270:	430a      	orrs	r2, r1
 8004272:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004274:	4b78      	ldr	r3, [pc, #480]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004276:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004278:	2380      	movs	r3, #128	@ 0x80
 800427a:	055b      	lsls	r3, r3, #21
 800427c:	4013      	ands	r3, r2
 800427e:	60bb      	str	r3, [r7, #8]
 8004280:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004282:	183b      	adds	r3, r7, r0
 8004284:	2201      	movs	r2, #1
 8004286:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004288:	4b74      	ldr	r3, [pc, #464]	@ (800445c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	4b73      	ldr	r3, [pc, #460]	@ (800445c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800428e:	2180      	movs	r1, #128	@ 0x80
 8004290:	0049      	lsls	r1, r1, #1
 8004292:	430a      	orrs	r2, r1
 8004294:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004296:	f7fd f925 	bl	80014e4 <HAL_GetTick>
 800429a:	0003      	movs	r3, r0
 800429c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800429e:	e00b      	b.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042a0:	f7fd f920 	bl	80014e4 <HAL_GetTick>
 80042a4:	0002      	movs	r2, r0
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	2b02      	cmp	r3, #2
 80042ac:	d904      	bls.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80042ae:	2313      	movs	r3, #19
 80042b0:	18fb      	adds	r3, r7, r3
 80042b2:	2203      	movs	r2, #3
 80042b4:	701a      	strb	r2, [r3, #0]
        break;
 80042b6:	e005      	b.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80042b8:	4b68      	ldr	r3, [pc, #416]	@ (800445c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	2380      	movs	r3, #128	@ 0x80
 80042be:	005b      	lsls	r3, r3, #1
 80042c0:	4013      	ands	r3, r2
 80042c2:	d0ed      	beq.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80042c4:	2313      	movs	r3, #19
 80042c6:	18fb      	adds	r3, r7, r3
 80042c8:	781b      	ldrb	r3, [r3, #0]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d154      	bne.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80042ce:	4b62      	ldr	r3, [pc, #392]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80042d0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80042d2:	23c0      	movs	r3, #192	@ 0xc0
 80042d4:	009b      	lsls	r3, r3, #2
 80042d6:	4013      	ands	r3, r2
 80042d8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d019      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	695b      	ldr	r3, [r3, #20]
 80042e4:	697a      	ldr	r2, [r7, #20]
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d014      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80042ea:	4b5b      	ldr	r3, [pc, #364]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80042ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042ee:	4a5c      	ldr	r2, [pc, #368]	@ (8004460 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80042f0:	4013      	ands	r3, r2
 80042f2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80042f4:	4b58      	ldr	r3, [pc, #352]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80042f6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80042f8:	4b57      	ldr	r3, [pc, #348]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80042fa:	2180      	movs	r1, #128	@ 0x80
 80042fc:	0249      	lsls	r1, r1, #9
 80042fe:	430a      	orrs	r2, r1
 8004300:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004302:	4b55      	ldr	r3, [pc, #340]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004304:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004306:	4b54      	ldr	r3, [pc, #336]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004308:	4956      	ldr	r1, [pc, #344]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 800430a:	400a      	ands	r2, r1
 800430c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800430e:	4b52      	ldr	r3, [pc, #328]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004310:	697a      	ldr	r2, [r7, #20]
 8004312:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	2201      	movs	r2, #1
 8004318:	4013      	ands	r3, r2
 800431a:	d016      	beq.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800431c:	f7fd f8e2 	bl	80014e4 <HAL_GetTick>
 8004320:	0003      	movs	r3, r0
 8004322:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004324:	e00c      	b.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004326:	f7fd f8dd 	bl	80014e4 <HAL_GetTick>
 800432a:	0002      	movs	r2, r0
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	1ad3      	subs	r3, r2, r3
 8004330:	4a4d      	ldr	r2, [pc, #308]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d904      	bls.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004336:	2313      	movs	r3, #19
 8004338:	18fb      	adds	r3, r7, r3
 800433a:	2203      	movs	r2, #3
 800433c:	701a      	strb	r2, [r3, #0]
            break;
 800433e:	e004      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004340:	4b45      	ldr	r3, [pc, #276]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004342:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004344:	2202      	movs	r2, #2
 8004346:	4013      	ands	r3, r2
 8004348:	d0ed      	beq.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800434a:	2313      	movs	r3, #19
 800434c:	18fb      	adds	r3, r7, r3
 800434e:	781b      	ldrb	r3, [r3, #0]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d10a      	bne.n	800436a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004354:	4b40      	ldr	r3, [pc, #256]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004356:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004358:	4a41      	ldr	r2, [pc, #260]	@ (8004460 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800435a:	4013      	ands	r3, r2
 800435c:	0019      	movs	r1, r3
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	695a      	ldr	r2, [r3, #20]
 8004362:	4b3d      	ldr	r3, [pc, #244]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004364:	430a      	orrs	r2, r1
 8004366:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004368:	e00c      	b.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800436a:	2312      	movs	r3, #18
 800436c:	18fb      	adds	r3, r7, r3
 800436e:	2213      	movs	r2, #19
 8004370:	18ba      	adds	r2, r7, r2
 8004372:	7812      	ldrb	r2, [r2, #0]
 8004374:	701a      	strb	r2, [r3, #0]
 8004376:	e005      	b.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004378:	2312      	movs	r3, #18
 800437a:	18fb      	adds	r3, r7, r3
 800437c:	2213      	movs	r2, #19
 800437e:	18ba      	adds	r2, r7, r2
 8004380:	7812      	ldrb	r2, [r2, #0]
 8004382:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004384:	2311      	movs	r3, #17
 8004386:	18fb      	adds	r3, r7, r3
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	2b01      	cmp	r3, #1
 800438c:	d105      	bne.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800438e:	4b32      	ldr	r3, [pc, #200]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004390:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004392:	4b31      	ldr	r3, [pc, #196]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004394:	4935      	ldr	r1, [pc, #212]	@ (800446c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004396:	400a      	ands	r2, r1
 8004398:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	2201      	movs	r2, #1
 80043a0:	4013      	ands	r3, r2
 80043a2:	d009      	beq.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043a4:	4b2c      	ldr	r3, [pc, #176]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80043a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043a8:	2203      	movs	r2, #3
 80043aa:	4393      	bics	r3, r2
 80043ac:	0019      	movs	r1, r3
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	685a      	ldr	r2, [r3, #4]
 80043b2:	4b29      	ldr	r3, [pc, #164]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80043b4:	430a      	orrs	r2, r1
 80043b6:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2220      	movs	r2, #32
 80043be:	4013      	ands	r3, r2
 80043c0:	d009      	beq.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80043c2:	4b25      	ldr	r3, [pc, #148]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80043c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043c6:	4a2a      	ldr	r2, [pc, #168]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80043c8:	4013      	ands	r3, r2
 80043ca:	0019      	movs	r1, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	689a      	ldr	r2, [r3, #8]
 80043d0:	4b21      	ldr	r3, [pc, #132]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80043d2:	430a      	orrs	r2, r1
 80043d4:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	2380      	movs	r3, #128	@ 0x80
 80043dc:	01db      	lsls	r3, r3, #7
 80043de:	4013      	ands	r3, r2
 80043e0:	d015      	beq.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80043e2:	4b1d      	ldr	r3, [pc, #116]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80043e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	0899      	lsrs	r1, r3, #2
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	691a      	ldr	r2, [r3, #16]
 80043ee:	4b1a      	ldr	r3, [pc, #104]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80043f0:	430a      	orrs	r2, r1
 80043f2:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	691a      	ldr	r2, [r3, #16]
 80043f8:	2380      	movs	r3, #128	@ 0x80
 80043fa:	05db      	lsls	r3, r3, #23
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d106      	bne.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004400:	4b15      	ldr	r3, [pc, #84]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004402:	68da      	ldr	r2, [r3, #12]
 8004404:	4b14      	ldr	r3, [pc, #80]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004406:	2180      	movs	r1, #128	@ 0x80
 8004408:	0249      	lsls	r1, r1, #9
 800440a:	430a      	orrs	r2, r1
 800440c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	2380      	movs	r3, #128	@ 0x80
 8004414:	011b      	lsls	r3, r3, #4
 8004416:	4013      	ands	r3, r2
 8004418:	d016      	beq.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800441a:	4b0f      	ldr	r3, [pc, #60]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800441c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800441e:	4a15      	ldr	r2, [pc, #84]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004420:	4013      	ands	r3, r2
 8004422:	0019      	movs	r1, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	68da      	ldr	r2, [r3, #12]
 8004428:	4b0b      	ldr	r3, [pc, #44]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800442a:	430a      	orrs	r2, r1
 800442c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	68da      	ldr	r2, [r3, #12]
 8004432:	2380      	movs	r3, #128	@ 0x80
 8004434:	01db      	lsls	r3, r3, #7
 8004436:	429a      	cmp	r2, r3
 8004438:	d106      	bne.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800443a:	4b07      	ldr	r3, [pc, #28]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800443c:	68da      	ldr	r2, [r3, #12]
 800443e:	4b06      	ldr	r3, [pc, #24]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004440:	2180      	movs	r1, #128	@ 0x80
 8004442:	0249      	lsls	r1, r1, #9
 8004444:	430a      	orrs	r2, r1
 8004446:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004448:	2312      	movs	r3, #18
 800444a:	18fb      	adds	r3, r7, r3
 800444c:	781b      	ldrb	r3, [r3, #0]
}
 800444e:	0018      	movs	r0, r3
 8004450:	46bd      	mov	sp, r7
 8004452:	b006      	add	sp, #24
 8004454:	bd80      	pop	{r7, pc}
 8004456:	46c0      	nop			@ (mov r8, r8)
 8004458:	40021000 	.word	0x40021000
 800445c:	40007000 	.word	0x40007000
 8004460:	fffffcff 	.word	0xfffffcff
 8004464:	fffeffff 	.word	0xfffeffff
 8004468:	00001388 	.word	0x00001388
 800446c:	efffffff 	.word	0xefffffff
 8004470:	ffffcfff 	.word	0xffffcfff
 8004474:	ffff3fff 	.word	0xffff3fff

08004478 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b082      	sub	sp, #8
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d101      	bne.n	800448a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e04a      	b.n	8004520 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	223d      	movs	r2, #61	@ 0x3d
 800448e:	5c9b      	ldrb	r3, [r3, r2]
 8004490:	b2db      	uxtb	r3, r3
 8004492:	2b00      	cmp	r3, #0
 8004494:	d107      	bne.n	80044a6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	223c      	movs	r2, #60	@ 0x3c
 800449a:	2100      	movs	r1, #0
 800449c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	0018      	movs	r0, r3
 80044a2:	f7fc fe53 	bl	800114c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	223d      	movs	r2, #61	@ 0x3d
 80044aa:	2102      	movs	r1, #2
 80044ac:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	3304      	adds	r3, #4
 80044b6:	0019      	movs	r1, r3
 80044b8:	0010      	movs	r0, r2
 80044ba:	f000 fac7 	bl	8004a4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2248      	movs	r2, #72	@ 0x48
 80044c2:	2101      	movs	r1, #1
 80044c4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	223e      	movs	r2, #62	@ 0x3e
 80044ca:	2101      	movs	r1, #1
 80044cc:	5499      	strb	r1, [r3, r2]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	223f      	movs	r2, #63	@ 0x3f
 80044d2:	2101      	movs	r1, #1
 80044d4:	5499      	strb	r1, [r3, r2]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2240      	movs	r2, #64	@ 0x40
 80044da:	2101      	movs	r1, #1
 80044dc:	5499      	strb	r1, [r3, r2]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2241      	movs	r2, #65	@ 0x41
 80044e2:	2101      	movs	r1, #1
 80044e4:	5499      	strb	r1, [r3, r2]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2242      	movs	r2, #66	@ 0x42
 80044ea:	2101      	movs	r1, #1
 80044ec:	5499      	strb	r1, [r3, r2]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2243      	movs	r2, #67	@ 0x43
 80044f2:	2101      	movs	r1, #1
 80044f4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2244      	movs	r2, #68	@ 0x44
 80044fa:	2101      	movs	r1, #1
 80044fc:	5499      	strb	r1, [r3, r2]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2245      	movs	r2, #69	@ 0x45
 8004502:	2101      	movs	r1, #1
 8004504:	5499      	strb	r1, [r3, r2]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2246      	movs	r2, #70	@ 0x46
 800450a:	2101      	movs	r1, #1
 800450c:	5499      	strb	r1, [r3, r2]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2247      	movs	r2, #71	@ 0x47
 8004512:	2101      	movs	r1, #1
 8004514:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	223d      	movs	r2, #61	@ 0x3d
 800451a:	2101      	movs	r1, #1
 800451c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800451e:	2300      	movs	r3, #0
}
 8004520:	0018      	movs	r0, r3
 8004522:	46bd      	mov	sp, r7
 8004524:	b002      	add	sp, #8
 8004526:	bd80      	pop	{r7, pc}

08004528 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b084      	sub	sp, #16
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	223d      	movs	r2, #61	@ 0x3d
 8004534:	5c9b      	ldrb	r3, [r3, r2]
 8004536:	b2db      	uxtb	r3, r3
 8004538:	2b01      	cmp	r3, #1
 800453a:	d001      	beq.n	8004540 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	e037      	b.n	80045b0 <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	223d      	movs	r2, #61	@ 0x3d
 8004544:	2102      	movs	r1, #2
 8004546:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	68da      	ldr	r2, [r3, #12]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	2101      	movs	r1, #1
 8004554:	430a      	orrs	r2, r1
 8004556:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a16      	ldr	r2, [pc, #88]	@ (80045b8 <HAL_TIM_Base_Start_IT+0x90>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d004      	beq.n	800456c <HAL_TIM_Base_Start_IT+0x44>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a15      	ldr	r2, [pc, #84]	@ (80045bc <HAL_TIM_Base_Start_IT+0x94>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d116      	bne.n	800459a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	4a13      	ldr	r2, [pc, #76]	@ (80045c0 <HAL_TIM_Base_Start_IT+0x98>)
 8004574:	4013      	ands	r3, r2
 8004576:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2b06      	cmp	r3, #6
 800457c:	d016      	beq.n	80045ac <HAL_TIM_Base_Start_IT+0x84>
 800457e:	68fa      	ldr	r2, [r7, #12]
 8004580:	2380      	movs	r3, #128	@ 0x80
 8004582:	025b      	lsls	r3, r3, #9
 8004584:	429a      	cmp	r2, r3
 8004586:	d011      	beq.n	80045ac <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	681a      	ldr	r2, [r3, #0]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	2101      	movs	r1, #1
 8004594:	430a      	orrs	r2, r1
 8004596:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004598:	e008      	b.n	80045ac <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	2101      	movs	r1, #1
 80045a6:	430a      	orrs	r2, r1
 80045a8:	601a      	str	r2, [r3, #0]
 80045aa:	e000      	b.n	80045ae <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045ac:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80045ae:	2300      	movs	r3, #0
}
 80045b0:	0018      	movs	r0, r3
 80045b2:	46bd      	mov	sp, r7
 80045b4:	b004      	add	sp, #16
 80045b6:	bd80      	pop	{r7, pc}
 80045b8:	40012c00 	.word	0x40012c00
 80045bc:	40000400 	.word	0x40000400
 80045c0:	00010007 	.word	0x00010007

080045c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b084      	sub	sp, #16
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	691b      	ldr	r3, [r3, #16]
 80045da:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	2202      	movs	r2, #2
 80045e0:	4013      	ands	r3, r2
 80045e2:	d021      	beq.n	8004628 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2202      	movs	r2, #2
 80045e8:	4013      	ands	r3, r2
 80045ea:	d01d      	beq.n	8004628 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2203      	movs	r2, #3
 80045f2:	4252      	negs	r2, r2
 80045f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2201      	movs	r2, #1
 80045fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	699b      	ldr	r3, [r3, #24]
 8004602:	2203      	movs	r2, #3
 8004604:	4013      	ands	r3, r2
 8004606:	d004      	beq.n	8004612 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	0018      	movs	r0, r3
 800460c:	f000 fa06 	bl	8004a1c <HAL_TIM_IC_CaptureCallback>
 8004610:	e007      	b.n	8004622 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	0018      	movs	r0, r3
 8004616:	f000 f9f9 	bl	8004a0c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	0018      	movs	r0, r3
 800461e:	f000 fa05 	bl	8004a2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2200      	movs	r2, #0
 8004626:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	2204      	movs	r2, #4
 800462c:	4013      	ands	r3, r2
 800462e:	d022      	beq.n	8004676 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2204      	movs	r2, #4
 8004634:	4013      	ands	r3, r2
 8004636:	d01e      	beq.n	8004676 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	2205      	movs	r2, #5
 800463e:	4252      	negs	r2, r2
 8004640:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2202      	movs	r2, #2
 8004646:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	699a      	ldr	r2, [r3, #24]
 800464e:	23c0      	movs	r3, #192	@ 0xc0
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	4013      	ands	r3, r2
 8004654:	d004      	beq.n	8004660 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	0018      	movs	r0, r3
 800465a:	f000 f9df 	bl	8004a1c <HAL_TIM_IC_CaptureCallback>
 800465e:	e007      	b.n	8004670 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	0018      	movs	r0, r3
 8004664:	f000 f9d2 	bl	8004a0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	0018      	movs	r0, r3
 800466c:	f000 f9de 	bl	8004a2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2200      	movs	r2, #0
 8004674:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	2208      	movs	r2, #8
 800467a:	4013      	ands	r3, r2
 800467c:	d021      	beq.n	80046c2 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2208      	movs	r2, #8
 8004682:	4013      	ands	r3, r2
 8004684:	d01d      	beq.n	80046c2 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	2209      	movs	r2, #9
 800468c:	4252      	negs	r2, r2
 800468e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2204      	movs	r2, #4
 8004694:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	69db      	ldr	r3, [r3, #28]
 800469c:	2203      	movs	r2, #3
 800469e:	4013      	ands	r3, r2
 80046a0:	d004      	beq.n	80046ac <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	0018      	movs	r0, r3
 80046a6:	f000 f9b9 	bl	8004a1c <HAL_TIM_IC_CaptureCallback>
 80046aa:	e007      	b.n	80046bc <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	0018      	movs	r0, r3
 80046b0:	f000 f9ac 	bl	8004a0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	0018      	movs	r0, r3
 80046b8:	f000 f9b8 	bl	8004a2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2200      	movs	r2, #0
 80046c0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	2210      	movs	r2, #16
 80046c6:	4013      	ands	r3, r2
 80046c8:	d022      	beq.n	8004710 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2210      	movs	r2, #16
 80046ce:	4013      	ands	r3, r2
 80046d0:	d01e      	beq.n	8004710 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	2211      	movs	r2, #17
 80046d8:	4252      	negs	r2, r2
 80046da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2208      	movs	r2, #8
 80046e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	69da      	ldr	r2, [r3, #28]
 80046e8:	23c0      	movs	r3, #192	@ 0xc0
 80046ea:	009b      	lsls	r3, r3, #2
 80046ec:	4013      	ands	r3, r2
 80046ee:	d004      	beq.n	80046fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	0018      	movs	r0, r3
 80046f4:	f000 f992 	bl	8004a1c <HAL_TIM_IC_CaptureCallback>
 80046f8:	e007      	b.n	800470a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	0018      	movs	r0, r3
 80046fe:	f000 f985 	bl	8004a0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	0018      	movs	r0, r3
 8004706:	f000 f991 	bl	8004a2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	2201      	movs	r2, #1
 8004714:	4013      	ands	r3, r2
 8004716:	d00c      	beq.n	8004732 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2201      	movs	r2, #1
 800471c:	4013      	ands	r3, r2
 800471e:	d008      	beq.n	8004732 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	2202      	movs	r2, #2
 8004726:	4252      	negs	r2, r2
 8004728:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	0018      	movs	r0, r3
 800472e:	f7fc fc29 	bl	8000f84 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	2280      	movs	r2, #128	@ 0x80
 8004736:	4013      	ands	r3, r2
 8004738:	d104      	bne.n	8004744 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800473a:	68ba      	ldr	r2, [r7, #8]
 800473c:	2380      	movs	r3, #128	@ 0x80
 800473e:	019b      	lsls	r3, r3, #6
 8004740:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004742:	d00b      	beq.n	800475c <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2280      	movs	r2, #128	@ 0x80
 8004748:	4013      	ands	r3, r2
 800474a:	d007      	beq.n	800475c <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a1e      	ldr	r2, [pc, #120]	@ (80047cc <HAL_TIM_IRQHandler+0x208>)
 8004752:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	0018      	movs	r0, r3
 8004758:	f000 fb8e 	bl	8004e78 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800475c:	68ba      	ldr	r2, [r7, #8]
 800475e:	2380      	movs	r3, #128	@ 0x80
 8004760:	005b      	lsls	r3, r3, #1
 8004762:	4013      	ands	r3, r2
 8004764:	d00b      	beq.n	800477e <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2280      	movs	r2, #128	@ 0x80
 800476a:	4013      	ands	r3, r2
 800476c:	d007      	beq.n	800477e <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a17      	ldr	r2, [pc, #92]	@ (80047d0 <HAL_TIM_IRQHandler+0x20c>)
 8004774:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	0018      	movs	r0, r3
 800477a:	f000 fb85 	bl	8004e88 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	2240      	movs	r2, #64	@ 0x40
 8004782:	4013      	ands	r3, r2
 8004784:	d00c      	beq.n	80047a0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2240      	movs	r2, #64	@ 0x40
 800478a:	4013      	ands	r3, r2
 800478c:	d008      	beq.n	80047a0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	2241      	movs	r2, #65	@ 0x41
 8004794:	4252      	negs	r2, r2
 8004796:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	0018      	movs	r0, r3
 800479c:	f000 f94e 	bl	8004a3c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	2220      	movs	r2, #32
 80047a4:	4013      	ands	r3, r2
 80047a6:	d00c      	beq.n	80047c2 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2220      	movs	r2, #32
 80047ac:	4013      	ands	r3, r2
 80047ae:	d008      	beq.n	80047c2 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	2221      	movs	r2, #33	@ 0x21
 80047b6:	4252      	negs	r2, r2
 80047b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	0018      	movs	r0, r3
 80047be:	f000 fb53 	bl	8004e68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80047c2:	46c0      	nop			@ (mov r8, r8)
 80047c4:	46bd      	mov	sp, r7
 80047c6:	b004      	add	sp, #16
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	46c0      	nop			@ (mov r8, r8)
 80047cc:	ffffdf7f 	.word	0xffffdf7f
 80047d0:	fffffeff 	.word	0xfffffeff

080047d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047de:	230f      	movs	r3, #15
 80047e0:	18fb      	adds	r3, r7, r3
 80047e2:	2200      	movs	r2, #0
 80047e4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	223c      	movs	r2, #60	@ 0x3c
 80047ea:	5c9b      	ldrb	r3, [r3, r2]
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d101      	bne.n	80047f4 <HAL_TIM_ConfigClockSource+0x20>
 80047f0:	2302      	movs	r3, #2
 80047f2:	e0bc      	b.n	800496e <HAL_TIM_ConfigClockSource+0x19a>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	223c      	movs	r2, #60	@ 0x3c
 80047f8:	2101      	movs	r1, #1
 80047fa:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	223d      	movs	r2, #61	@ 0x3d
 8004800:	2102      	movs	r1, #2
 8004802:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	4a5a      	ldr	r2, [pc, #360]	@ (8004978 <HAL_TIM_ConfigClockSource+0x1a4>)
 8004810:	4013      	ands	r3, r2
 8004812:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	4a59      	ldr	r2, [pc, #356]	@ (800497c <HAL_TIM_ConfigClockSource+0x1a8>)
 8004818:	4013      	ands	r3, r2
 800481a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	68ba      	ldr	r2, [r7, #8]
 8004822:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	2280      	movs	r2, #128	@ 0x80
 800482a:	0192      	lsls	r2, r2, #6
 800482c:	4293      	cmp	r3, r2
 800482e:	d040      	beq.n	80048b2 <HAL_TIM_ConfigClockSource+0xde>
 8004830:	2280      	movs	r2, #128	@ 0x80
 8004832:	0192      	lsls	r2, r2, #6
 8004834:	4293      	cmp	r3, r2
 8004836:	d900      	bls.n	800483a <HAL_TIM_ConfigClockSource+0x66>
 8004838:	e088      	b.n	800494c <HAL_TIM_ConfigClockSource+0x178>
 800483a:	2280      	movs	r2, #128	@ 0x80
 800483c:	0152      	lsls	r2, r2, #5
 800483e:	4293      	cmp	r3, r2
 8004840:	d100      	bne.n	8004844 <HAL_TIM_ConfigClockSource+0x70>
 8004842:	e088      	b.n	8004956 <HAL_TIM_ConfigClockSource+0x182>
 8004844:	2280      	movs	r2, #128	@ 0x80
 8004846:	0152      	lsls	r2, r2, #5
 8004848:	4293      	cmp	r3, r2
 800484a:	d900      	bls.n	800484e <HAL_TIM_ConfigClockSource+0x7a>
 800484c:	e07e      	b.n	800494c <HAL_TIM_ConfigClockSource+0x178>
 800484e:	2b70      	cmp	r3, #112	@ 0x70
 8004850:	d018      	beq.n	8004884 <HAL_TIM_ConfigClockSource+0xb0>
 8004852:	d900      	bls.n	8004856 <HAL_TIM_ConfigClockSource+0x82>
 8004854:	e07a      	b.n	800494c <HAL_TIM_ConfigClockSource+0x178>
 8004856:	2b60      	cmp	r3, #96	@ 0x60
 8004858:	d04f      	beq.n	80048fa <HAL_TIM_ConfigClockSource+0x126>
 800485a:	d900      	bls.n	800485e <HAL_TIM_ConfigClockSource+0x8a>
 800485c:	e076      	b.n	800494c <HAL_TIM_ConfigClockSource+0x178>
 800485e:	2b50      	cmp	r3, #80	@ 0x50
 8004860:	d03b      	beq.n	80048da <HAL_TIM_ConfigClockSource+0x106>
 8004862:	d900      	bls.n	8004866 <HAL_TIM_ConfigClockSource+0x92>
 8004864:	e072      	b.n	800494c <HAL_TIM_ConfigClockSource+0x178>
 8004866:	2b40      	cmp	r3, #64	@ 0x40
 8004868:	d057      	beq.n	800491a <HAL_TIM_ConfigClockSource+0x146>
 800486a:	d900      	bls.n	800486e <HAL_TIM_ConfigClockSource+0x9a>
 800486c:	e06e      	b.n	800494c <HAL_TIM_ConfigClockSource+0x178>
 800486e:	2b30      	cmp	r3, #48	@ 0x30
 8004870:	d063      	beq.n	800493a <HAL_TIM_ConfigClockSource+0x166>
 8004872:	d86b      	bhi.n	800494c <HAL_TIM_ConfigClockSource+0x178>
 8004874:	2b20      	cmp	r3, #32
 8004876:	d060      	beq.n	800493a <HAL_TIM_ConfigClockSource+0x166>
 8004878:	d868      	bhi.n	800494c <HAL_TIM_ConfigClockSource+0x178>
 800487a:	2b00      	cmp	r3, #0
 800487c:	d05d      	beq.n	800493a <HAL_TIM_ConfigClockSource+0x166>
 800487e:	2b10      	cmp	r3, #16
 8004880:	d05b      	beq.n	800493a <HAL_TIM_ConfigClockSource+0x166>
 8004882:	e063      	b.n	800494c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004894:	f000 fa66 	bl	8004d64 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	2277      	movs	r2, #119	@ 0x77
 80048a4:	4313      	orrs	r3, r2
 80048a6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	68ba      	ldr	r2, [r7, #8]
 80048ae:	609a      	str	r2, [r3, #8]
      break;
 80048b0:	e052      	b.n	8004958 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048c2:	f000 fa4f 	bl	8004d64 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	689a      	ldr	r2, [r3, #8]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2180      	movs	r1, #128	@ 0x80
 80048d2:	01c9      	lsls	r1, r1, #7
 80048d4:	430a      	orrs	r2, r1
 80048d6:	609a      	str	r2, [r3, #8]
      break;
 80048d8:	e03e      	b.n	8004958 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048e6:	001a      	movs	r2, r3
 80048e8:	f000 f9c0 	bl	8004c6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	2150      	movs	r1, #80	@ 0x50
 80048f2:	0018      	movs	r0, r3
 80048f4:	f000 fa1a 	bl	8004d2c <TIM_ITRx_SetConfig>
      break;
 80048f8:	e02e      	b.n	8004958 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004906:	001a      	movs	r2, r3
 8004908:	f000 f9de 	bl	8004cc8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	2160      	movs	r1, #96	@ 0x60
 8004912:	0018      	movs	r0, r3
 8004914:	f000 fa0a 	bl	8004d2c <TIM_ITRx_SetConfig>
      break;
 8004918:	e01e      	b.n	8004958 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004926:	001a      	movs	r2, r3
 8004928:	f000 f9a0 	bl	8004c6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	2140      	movs	r1, #64	@ 0x40
 8004932:	0018      	movs	r0, r3
 8004934:	f000 f9fa 	bl	8004d2c <TIM_ITRx_SetConfig>
      break;
 8004938:	e00e      	b.n	8004958 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	0019      	movs	r1, r3
 8004944:	0010      	movs	r0, r2
 8004946:	f000 f9f1 	bl	8004d2c <TIM_ITRx_SetConfig>
      break;
 800494a:	e005      	b.n	8004958 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800494c:	230f      	movs	r3, #15
 800494e:	18fb      	adds	r3, r7, r3
 8004950:	2201      	movs	r2, #1
 8004952:	701a      	strb	r2, [r3, #0]
      break;
 8004954:	e000      	b.n	8004958 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8004956:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	223d      	movs	r2, #61	@ 0x3d
 800495c:	2101      	movs	r1, #1
 800495e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	223c      	movs	r2, #60	@ 0x3c
 8004964:	2100      	movs	r1, #0
 8004966:	5499      	strb	r1, [r3, r2]

  return status;
 8004968:	230f      	movs	r3, #15
 800496a:	18fb      	adds	r3, r7, r3
 800496c:	781b      	ldrb	r3, [r3, #0]
}
 800496e:	0018      	movs	r0, r3
 8004970:	46bd      	mov	sp, r7
 8004972:	b004      	add	sp, #16
 8004974:	bd80      	pop	{r7, pc}
 8004976:	46c0      	nop			@ (mov r8, r8)
 8004978:	ffceff88 	.word	0xffceff88
 800497c:	ffff00ff 	.word	0xffff00ff

08004980 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b082      	sub	sp, #8
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	223c      	movs	r2, #60	@ 0x3c
 800498e:	5c9b      	ldrb	r3, [r3, r2]
 8004990:	2b01      	cmp	r3, #1
 8004992:	d101      	bne.n	8004998 <HAL_TIM_SlaveConfigSynchro+0x18>
 8004994:	2302      	movs	r3, #2
 8004996:	e032      	b.n	80049fe <HAL_TIM_SlaveConfigSynchro+0x7e>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	223c      	movs	r2, #60	@ 0x3c
 800499c:	2101      	movs	r1, #1
 800499e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	223d      	movs	r2, #61	@ 0x3d
 80049a4:	2102      	movs	r1, #2
 80049a6:	5499      	strb	r1, [r3, r2]

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80049a8:	683a      	ldr	r2, [r7, #0]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	0011      	movs	r1, r2
 80049ae:	0018      	movs	r0, r3
 80049b0:	f000 f8c6 	bl	8004b40 <TIM_SlaveTimer_SetConfig>
 80049b4:	1e03      	subs	r3, r0, #0
 80049b6:	d009      	beq.n	80049cc <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
    htim->State = HAL_TIM_STATE_READY;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	223d      	movs	r2, #61	@ 0x3d
 80049bc:	2101      	movs	r1, #1
 80049be:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	223c      	movs	r2, #60	@ 0x3c
 80049c4:	2100      	movs	r1, #0
 80049c6:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80049c8:	2301      	movs	r3, #1
 80049ca:	e018      	b.n	80049fe <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	68da      	ldr	r2, [r3, #12]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	2140      	movs	r1, #64	@ 0x40
 80049d8:	438a      	bics	r2, r1
 80049da:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	68da      	ldr	r2, [r3, #12]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4908      	ldr	r1, [pc, #32]	@ (8004a08 <HAL_TIM_SlaveConfigSynchro+0x88>)
 80049e8:	400a      	ands	r2, r1
 80049ea:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	223d      	movs	r2, #61	@ 0x3d
 80049f0:	2101      	movs	r1, #1
 80049f2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	223c      	movs	r2, #60	@ 0x3c
 80049f8:	2100      	movs	r1, #0
 80049fa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80049fc:	2300      	movs	r3, #0
}
 80049fe:	0018      	movs	r0, r3
 8004a00:	46bd      	mov	sp, r7
 8004a02:	b002      	add	sp, #8
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	46c0      	nop			@ (mov r8, r8)
 8004a08:	ffffbfff 	.word	0xffffbfff

08004a0c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b082      	sub	sp, #8
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a14:	46c0      	nop			@ (mov r8, r8)
 8004a16:	46bd      	mov	sp, r7
 8004a18:	b002      	add	sp, #8
 8004a1a:	bd80      	pop	{r7, pc}

08004a1c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b082      	sub	sp, #8
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a24:	46c0      	nop			@ (mov r8, r8)
 8004a26:	46bd      	mov	sp, r7
 8004a28:	b002      	add	sp, #8
 8004a2a:	bd80      	pop	{r7, pc}

08004a2c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b082      	sub	sp, #8
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a34:	46c0      	nop			@ (mov r8, r8)
 8004a36:	46bd      	mov	sp, r7
 8004a38:	b002      	add	sp, #8
 8004a3a:	bd80      	pop	{r7, pc}

08004a3c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b082      	sub	sp, #8
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a44:	46c0      	nop			@ (mov r8, r8)
 8004a46:	46bd      	mov	sp, r7
 8004a48:	b002      	add	sp, #8
 8004a4a:	bd80      	pop	{r7, pc}

08004a4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b084      	sub	sp, #16
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	4a32      	ldr	r2, [pc, #200]	@ (8004b28 <TIM_Base_SetConfig+0xdc>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d003      	beq.n	8004a6c <TIM_Base_SetConfig+0x20>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	4a31      	ldr	r2, [pc, #196]	@ (8004b2c <TIM_Base_SetConfig+0xe0>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d108      	bne.n	8004a7e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2270      	movs	r2, #112	@ 0x70
 8004a70:	4393      	bics	r3, r2
 8004a72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	68fa      	ldr	r2, [r7, #12]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	4a29      	ldr	r2, [pc, #164]	@ (8004b28 <TIM_Base_SetConfig+0xdc>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d00f      	beq.n	8004aa6 <TIM_Base_SetConfig+0x5a>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	4a28      	ldr	r2, [pc, #160]	@ (8004b2c <TIM_Base_SetConfig+0xe0>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d00b      	beq.n	8004aa6 <TIM_Base_SetConfig+0x5a>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	4a27      	ldr	r2, [pc, #156]	@ (8004b30 <TIM_Base_SetConfig+0xe4>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d007      	beq.n	8004aa6 <TIM_Base_SetConfig+0x5a>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	4a26      	ldr	r2, [pc, #152]	@ (8004b34 <TIM_Base_SetConfig+0xe8>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d003      	beq.n	8004aa6 <TIM_Base_SetConfig+0x5a>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	4a25      	ldr	r2, [pc, #148]	@ (8004b38 <TIM_Base_SetConfig+0xec>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d108      	bne.n	8004ab8 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	4a24      	ldr	r2, [pc, #144]	@ (8004b3c <TIM_Base_SetConfig+0xf0>)
 8004aaa:	4013      	ands	r3, r2
 8004aac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	68db      	ldr	r3, [r3, #12]
 8004ab2:	68fa      	ldr	r2, [r7, #12]
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2280      	movs	r2, #128	@ 0x80
 8004abc:	4393      	bics	r3, r2
 8004abe:	001a      	movs	r2, r3
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	695b      	ldr	r3, [r3, #20]
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	68fa      	ldr	r2, [r7, #12]
 8004acc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	689a      	ldr	r2, [r3, #8]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	4a11      	ldr	r2, [pc, #68]	@ (8004b28 <TIM_Base_SetConfig+0xdc>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d007      	beq.n	8004af6 <TIM_Base_SetConfig+0xaa>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4a12      	ldr	r2, [pc, #72]	@ (8004b34 <TIM_Base_SetConfig+0xe8>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d003      	beq.n	8004af6 <TIM_Base_SetConfig+0xaa>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	4a11      	ldr	r2, [pc, #68]	@ (8004b38 <TIM_Base_SetConfig+0xec>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d103      	bne.n	8004afe <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	691a      	ldr	r2, [r3, #16]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2201      	movs	r2, #1
 8004b02:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	691b      	ldr	r3, [r3, #16]
 8004b08:	2201      	movs	r2, #1
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d106      	bne.n	8004b1e <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	691b      	ldr	r3, [r3, #16]
 8004b14:	2201      	movs	r2, #1
 8004b16:	4393      	bics	r3, r2
 8004b18:	001a      	movs	r2, r3
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	611a      	str	r2, [r3, #16]
  }
}
 8004b1e:	46c0      	nop			@ (mov r8, r8)
 8004b20:	46bd      	mov	sp, r7
 8004b22:	b004      	add	sp, #16
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	46c0      	nop			@ (mov r8, r8)
 8004b28:	40012c00 	.word	0x40012c00
 8004b2c:	40000400 	.word	0x40000400
 8004b30:	40002000 	.word	0x40002000
 8004b34:	40014400 	.word	0x40014400
 8004b38:	40014800 	.word	0x40014800
 8004b3c:	fffffcff 	.word	0xfffffcff

08004b40 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b086      	sub	sp, #24
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
 8004b48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b4a:	2317      	movs	r3, #23
 8004b4c:	18fb      	adds	r3, r7, r3
 8004b4e:	2200      	movs	r2, #0
 8004b50:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	4a41      	ldr	r2, [pc, #260]	@ (8004c64 <TIM_SlaveTimer_SetConfig+0x124>)
 8004b5e:	4013      	ands	r3, r2
 8004b60:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	693a      	ldr	r2, [r7, #16]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	4a3e      	ldr	r2, [pc, #248]	@ (8004c68 <TIM_SlaveTimer_SetConfig+0x128>)
 8004b70:	4013      	ands	r3, r2
 8004b72:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	693a      	ldr	r2, [r7, #16]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	693a      	ldr	r2, [r7, #16]
 8004b84:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	2b70      	cmp	r3, #112	@ 0x70
 8004b8c:	d015      	beq.n	8004bba <TIM_SlaveTimer_SetConfig+0x7a>
 8004b8e:	d900      	bls.n	8004b92 <TIM_SlaveTimer_SetConfig+0x52>
 8004b90:	e05b      	b.n	8004c4a <TIM_SlaveTimer_SetConfig+0x10a>
 8004b92:	2b60      	cmp	r3, #96	@ 0x60
 8004b94:	d04f      	beq.n	8004c36 <TIM_SlaveTimer_SetConfig+0xf6>
 8004b96:	d858      	bhi.n	8004c4a <TIM_SlaveTimer_SetConfig+0x10a>
 8004b98:	2b50      	cmp	r3, #80	@ 0x50
 8004b9a:	d042      	beq.n	8004c22 <TIM_SlaveTimer_SetConfig+0xe2>
 8004b9c:	d855      	bhi.n	8004c4a <TIM_SlaveTimer_SetConfig+0x10a>
 8004b9e:	2b40      	cmp	r3, #64	@ 0x40
 8004ba0:	d016      	beq.n	8004bd0 <TIM_SlaveTimer_SetConfig+0x90>
 8004ba2:	d852      	bhi.n	8004c4a <TIM_SlaveTimer_SetConfig+0x10a>
 8004ba4:	2b30      	cmp	r3, #48	@ 0x30
 8004ba6:	d055      	beq.n	8004c54 <TIM_SlaveTimer_SetConfig+0x114>
 8004ba8:	d84f      	bhi.n	8004c4a <TIM_SlaveTimer_SetConfig+0x10a>
 8004baa:	2b20      	cmp	r3, #32
 8004bac:	d052      	beq.n	8004c54 <TIM_SlaveTimer_SetConfig+0x114>
 8004bae:	d84c      	bhi.n	8004c4a <TIM_SlaveTimer_SetConfig+0x10a>
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d04f      	beq.n	8004c54 <TIM_SlaveTimer_SetConfig+0x114>
 8004bb4:	2b10      	cmp	r3, #16
 8004bb6:	d04d      	beq.n	8004c54 <TIM_SlaveTimer_SetConfig+0x114>
 8004bb8:	e047      	b.n	8004c4a <TIM_SlaveTimer_SetConfig+0x10a>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8004bca:	f000 f8cb 	bl	8004d64 <TIM_ETR_SetConfig>
      break;
 8004bce:	e042      	b.n	8004c56 <TIM_SlaveTimer_SetConfig+0x116>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	2b05      	cmp	r3, #5
 8004bd6:	d101      	bne.n	8004bdc <TIM_SlaveTimer_SetConfig+0x9c>
      {
        return HAL_ERROR;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	e03f      	b.n	8004c5c <TIM_SlaveTimer_SetConfig+0x11c>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	6a1b      	ldr	r3, [r3, #32]
 8004be2:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	6a1a      	ldr	r2, [r3, #32]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	2101      	movs	r1, #1
 8004bf0:	438a      	bics	r2, r1
 8004bf2:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	699b      	ldr	r3, [r3, #24]
 8004bfa:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	22f0      	movs	r2, #240	@ 0xf0
 8004c00:	4393      	bics	r3, r2
 8004c02:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	691b      	ldr	r3, [r3, #16]
 8004c08:	011b      	lsls	r3, r3, #4
 8004c0a:	68ba      	ldr	r2, [r7, #8]
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	68ba      	ldr	r2, [r7, #8]
 8004c16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	68fa      	ldr	r2, [r7, #12]
 8004c1e:	621a      	str	r2, [r3, #32]
      break;
 8004c20:	e019      	b.n	8004c56 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c2e:	001a      	movs	r2, r3
 8004c30:	f000 f81c 	bl	8004c6c <TIM_TI1_ConfigInputStage>
      break;
 8004c34:	e00f      	b.n	8004c56 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c42:	001a      	movs	r2, r3
 8004c44:	f000 f840 	bl	8004cc8 <TIM_TI2_ConfigInputStage>
      break;
 8004c48:	e005      	b.n	8004c56 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8004c4a:	2317      	movs	r3, #23
 8004c4c:	18fb      	adds	r3, r7, r3
 8004c4e:	2201      	movs	r2, #1
 8004c50:	701a      	strb	r2, [r3, #0]
      break;
 8004c52:	e000      	b.n	8004c56 <TIM_SlaveTimer_SetConfig+0x116>
      break;
 8004c54:	46c0      	nop			@ (mov r8, r8)
  }

  return status;
 8004c56:	2317      	movs	r3, #23
 8004c58:	18fb      	adds	r3, r7, r3
 8004c5a:	781b      	ldrb	r3, [r3, #0]
}
 8004c5c:	0018      	movs	r0, r3
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	b006      	add	sp, #24
 8004c62:	bd80      	pop	{r7, pc}
 8004c64:	ffcfff8f 	.word	0xffcfff8f
 8004c68:	fffefff8 	.word	0xfffefff8

08004c6c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b086      	sub	sp, #24
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	60f8      	str	r0, [r7, #12]
 8004c74:	60b9      	str	r1, [r7, #8]
 8004c76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6a1b      	ldr	r3, [r3, #32]
 8004c7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	6a1b      	ldr	r3, [r3, #32]
 8004c82:	2201      	movs	r2, #1
 8004c84:	4393      	bics	r3, r2
 8004c86:	001a      	movs	r2, r3
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	699b      	ldr	r3, [r3, #24]
 8004c90:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	22f0      	movs	r2, #240	@ 0xf0
 8004c96:	4393      	bics	r3, r2
 8004c98:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	011b      	lsls	r3, r3, #4
 8004c9e:	693a      	ldr	r2, [r7, #16]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	220a      	movs	r2, #10
 8004ca8:	4393      	bics	r3, r2
 8004caa:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004cac:	697a      	ldr	r2, [r7, #20]
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	693a      	ldr	r2, [r7, #16]
 8004cb8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	697a      	ldr	r2, [r7, #20]
 8004cbe:	621a      	str	r2, [r3, #32]
}
 8004cc0:	46c0      	nop			@ (mov r8, r8)
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	b006      	add	sp, #24
 8004cc6:	bd80      	pop	{r7, pc}

08004cc8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b086      	sub	sp, #24
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	60f8      	str	r0, [r7, #12]
 8004cd0:	60b9      	str	r1, [r7, #8]
 8004cd2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	6a1b      	ldr	r3, [r3, #32]
 8004cd8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	6a1b      	ldr	r3, [r3, #32]
 8004cde:	2210      	movs	r2, #16
 8004ce0:	4393      	bics	r3, r2
 8004ce2:	001a      	movs	r2, r3
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	699b      	ldr	r3, [r3, #24]
 8004cec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	4a0d      	ldr	r2, [pc, #52]	@ (8004d28 <TIM_TI2_ConfigInputStage+0x60>)
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	031b      	lsls	r3, r3, #12
 8004cfa:	693a      	ldr	r2, [r7, #16]
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	22a0      	movs	r2, #160	@ 0xa0
 8004d04:	4393      	bics	r3, r2
 8004d06:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	011b      	lsls	r3, r3, #4
 8004d0c:	697a      	ldr	r2, [r7, #20]
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	693a      	ldr	r2, [r7, #16]
 8004d16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	697a      	ldr	r2, [r7, #20]
 8004d1c:	621a      	str	r2, [r3, #32]
}
 8004d1e:	46c0      	nop			@ (mov r8, r8)
 8004d20:	46bd      	mov	sp, r7
 8004d22:	b006      	add	sp, #24
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	46c0      	nop			@ (mov r8, r8)
 8004d28:	ffff0fff 	.word	0xffff0fff

08004d2c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b084      	sub	sp, #16
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
 8004d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	4a08      	ldr	r2, [pc, #32]	@ (8004d60 <TIM_ITRx_SetConfig+0x34>)
 8004d40:	4013      	ands	r3, r2
 8004d42:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d44:	683a      	ldr	r2, [r7, #0]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	2207      	movs	r2, #7
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	68fa      	ldr	r2, [r7, #12]
 8004d54:	609a      	str	r2, [r3, #8]
}
 8004d56:	46c0      	nop			@ (mov r8, r8)
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	b004      	add	sp, #16
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	46c0      	nop			@ (mov r8, r8)
 8004d60:	ffcfff8f 	.word	0xffcfff8f

08004d64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b086      	sub	sp, #24
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	60f8      	str	r0, [r7, #12]
 8004d6c:	60b9      	str	r1, [r7, #8]
 8004d6e:	607a      	str	r2, [r7, #4]
 8004d70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	4a09      	ldr	r2, [pc, #36]	@ (8004da0 <TIM_ETR_SetConfig+0x3c>)
 8004d7c:	4013      	ands	r3, r2
 8004d7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	021a      	lsls	r2, r3, #8
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	431a      	orrs	r2, r3
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	697a      	ldr	r2, [r7, #20]
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	697a      	ldr	r2, [r7, #20]
 8004d96:	609a      	str	r2, [r3, #8]
}
 8004d98:	46c0      	nop			@ (mov r8, r8)
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	b006      	add	sp, #24
 8004d9e:	bd80      	pop	{r7, pc}
 8004da0:	ffff00ff 	.word	0xffff00ff

08004da4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b084      	sub	sp, #16
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	223c      	movs	r2, #60	@ 0x3c
 8004db2:	5c9b      	ldrb	r3, [r3, r2]
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d101      	bne.n	8004dbc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004db8:	2302      	movs	r3, #2
 8004dba:	e04a      	b.n	8004e52 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	223c      	movs	r2, #60	@ 0x3c
 8004dc0:	2101      	movs	r1, #1
 8004dc2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	223d      	movs	r2, #61	@ 0x3d
 8004dc8:	2102      	movs	r1, #2
 8004dca:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a1e      	ldr	r2, [pc, #120]	@ (8004e5c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d108      	bne.n	8004df8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	4a1d      	ldr	r2, [pc, #116]	@ (8004e60 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8004dea:	4013      	ands	r3, r2
 8004dec:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	68fa      	ldr	r2, [r7, #12]
 8004df4:	4313      	orrs	r3, r2
 8004df6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2270      	movs	r2, #112	@ 0x70
 8004dfc:	4393      	bics	r3, r2
 8004dfe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	68fa      	ldr	r2, [r7, #12]
 8004e06:	4313      	orrs	r3, r2
 8004e08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	68fa      	ldr	r2, [r7, #12]
 8004e10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a11      	ldr	r2, [pc, #68]	@ (8004e5c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d004      	beq.n	8004e26 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a10      	ldr	r2, [pc, #64]	@ (8004e64 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d10c      	bne.n	8004e40 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	2280      	movs	r2, #128	@ 0x80
 8004e2a:	4393      	bics	r3, r2
 8004e2c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	68ba      	ldr	r2, [r7, #8]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	68ba      	ldr	r2, [r7, #8]
 8004e3e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	223d      	movs	r2, #61	@ 0x3d
 8004e44:	2101      	movs	r1, #1
 8004e46:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	223c      	movs	r2, #60	@ 0x3c
 8004e4c:	2100      	movs	r1, #0
 8004e4e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004e50:	2300      	movs	r3, #0
}
 8004e52:	0018      	movs	r0, r3
 8004e54:	46bd      	mov	sp, r7
 8004e56:	b004      	add	sp, #16
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	46c0      	nop			@ (mov r8, r8)
 8004e5c:	40012c00 	.word	0x40012c00
 8004e60:	ff0fffff 	.word	0xff0fffff
 8004e64:	40000400 	.word	0x40000400

08004e68 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b082      	sub	sp, #8
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e70:	46c0      	nop			@ (mov r8, r8)
 8004e72:	46bd      	mov	sp, r7
 8004e74:	b002      	add	sp, #8
 8004e76:	bd80      	pop	{r7, pc}

08004e78 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b082      	sub	sp, #8
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e80:	46c0      	nop			@ (mov r8, r8)
 8004e82:	46bd      	mov	sp, r7
 8004e84:	b002      	add	sp, #8
 8004e86:	bd80      	pop	{r7, pc}

08004e88 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b082      	sub	sp, #8
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004e90:	46c0      	nop			@ (mov r8, r8)
 8004e92:	46bd      	mov	sp, r7
 8004e94:	b002      	add	sp, #8
 8004e96:	bd80      	pop	{r7, pc}

08004e98 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b082      	sub	sp, #8
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d101      	bne.n	8004eaa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e046      	b.n	8004f38 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2288      	movs	r2, #136	@ 0x88
 8004eae:	589b      	ldr	r3, [r3, r2]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d107      	bne.n	8004ec4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2284      	movs	r2, #132	@ 0x84
 8004eb8:	2100      	movs	r1, #0
 8004eba:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	0018      	movs	r0, r3
 8004ec0:	f7fc f96c 	bl	800119c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2288      	movs	r2, #136	@ 0x88
 8004ec8:	2124      	movs	r1, #36	@ 0x24
 8004eca:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	2101      	movs	r1, #1
 8004ed8:	438a      	bics	r2, r1
 8004eda:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d003      	beq.n	8004eec <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	0018      	movs	r0, r3
 8004ee8:	f000 fe16 	bl	8005b18 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	0018      	movs	r0, r3
 8004ef0:	f000 fca8 	bl	8005844 <UART_SetConfig>
 8004ef4:	0003      	movs	r3, r0
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	d101      	bne.n	8004efe <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e01c      	b.n	8004f38 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	685a      	ldr	r2, [r3, #4]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	490d      	ldr	r1, [pc, #52]	@ (8004f40 <HAL_UART_Init+0xa8>)
 8004f0a:	400a      	ands	r2, r1
 8004f0c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	689a      	ldr	r2, [r3, #8]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	212a      	movs	r1, #42	@ 0x2a
 8004f1a:	438a      	bics	r2, r1
 8004f1c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	2101      	movs	r1, #1
 8004f2a:	430a      	orrs	r2, r1
 8004f2c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	0018      	movs	r0, r3
 8004f32:	f000 fea5 	bl	8005c80 <UART_CheckIdleState>
 8004f36:	0003      	movs	r3, r0
}
 8004f38:	0018      	movs	r0, r3
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	b002      	add	sp, #8
 8004f3e:	bd80      	pop	{r7, pc}
 8004f40:	ffffb7ff 	.word	0xffffb7ff

08004f44 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b08a      	sub	sp, #40	@ 0x28
 8004f48:	af02      	add	r7, sp, #8
 8004f4a:	60f8      	str	r0, [r7, #12]
 8004f4c:	60b9      	str	r1, [r7, #8]
 8004f4e:	603b      	str	r3, [r7, #0]
 8004f50:	1dbb      	adds	r3, r7, #6
 8004f52:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2288      	movs	r2, #136	@ 0x88
 8004f58:	589b      	ldr	r3, [r3, r2]
 8004f5a:	2b20      	cmp	r3, #32
 8004f5c:	d000      	beq.n	8004f60 <HAL_UART_Transmit+0x1c>
 8004f5e:	e090      	b.n	8005082 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d003      	beq.n	8004f6e <HAL_UART_Transmit+0x2a>
 8004f66:	1dbb      	adds	r3, r7, #6
 8004f68:	881b      	ldrh	r3, [r3, #0]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d101      	bne.n	8004f72 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	e088      	b.n	8005084 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	689a      	ldr	r2, [r3, #8]
 8004f76:	2380      	movs	r3, #128	@ 0x80
 8004f78:	015b      	lsls	r3, r3, #5
 8004f7a:	429a      	cmp	r2, r3
 8004f7c:	d109      	bne.n	8004f92 <HAL_UART_Transmit+0x4e>
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	691b      	ldr	r3, [r3, #16]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d105      	bne.n	8004f92 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	2201      	movs	r2, #1
 8004f8a:	4013      	ands	r3, r2
 8004f8c:	d001      	beq.n	8004f92 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	e078      	b.n	8005084 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2290      	movs	r2, #144	@ 0x90
 8004f96:	2100      	movs	r1, #0
 8004f98:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2288      	movs	r2, #136	@ 0x88
 8004f9e:	2121      	movs	r1, #33	@ 0x21
 8004fa0:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004fa2:	f7fc fa9f 	bl	80014e4 <HAL_GetTick>
 8004fa6:	0003      	movs	r3, r0
 8004fa8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	1dba      	adds	r2, r7, #6
 8004fae:	2154      	movs	r1, #84	@ 0x54
 8004fb0:	8812      	ldrh	r2, [r2, #0]
 8004fb2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	1dba      	adds	r2, r7, #6
 8004fb8:	2156      	movs	r1, #86	@ 0x56
 8004fba:	8812      	ldrh	r2, [r2, #0]
 8004fbc:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	689a      	ldr	r2, [r3, #8]
 8004fc2:	2380      	movs	r3, #128	@ 0x80
 8004fc4:	015b      	lsls	r3, r3, #5
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	d108      	bne.n	8004fdc <HAL_UART_Transmit+0x98>
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	691b      	ldr	r3, [r3, #16]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d104      	bne.n	8004fdc <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	61bb      	str	r3, [r7, #24]
 8004fda:	e003      	b.n	8004fe4 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004fe4:	e030      	b.n	8005048 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004fe6:	697a      	ldr	r2, [r7, #20]
 8004fe8:	68f8      	ldr	r0, [r7, #12]
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	9300      	str	r3, [sp, #0]
 8004fee:	0013      	movs	r3, r2
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	2180      	movs	r1, #128	@ 0x80
 8004ff4:	f000 feee 	bl	8005dd4 <UART_WaitOnFlagUntilTimeout>
 8004ff8:	1e03      	subs	r3, r0, #0
 8004ffa:	d005      	beq.n	8005008 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2288      	movs	r2, #136	@ 0x88
 8005000:	2120      	movs	r1, #32
 8005002:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005004:	2303      	movs	r3, #3
 8005006:	e03d      	b.n	8005084 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8005008:	69fb      	ldr	r3, [r7, #28]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d10b      	bne.n	8005026 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800500e:	69bb      	ldr	r3, [r7, #24]
 8005010:	881b      	ldrh	r3, [r3, #0]
 8005012:	001a      	movs	r2, r3
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	05d2      	lsls	r2, r2, #23
 800501a:	0dd2      	lsrs	r2, r2, #23
 800501c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800501e:	69bb      	ldr	r3, [r7, #24]
 8005020:	3302      	adds	r3, #2
 8005022:	61bb      	str	r3, [r7, #24]
 8005024:	e007      	b.n	8005036 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005026:	69fb      	ldr	r3, [r7, #28]
 8005028:	781a      	ldrb	r2, [r3, #0]
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005030:	69fb      	ldr	r3, [r7, #28]
 8005032:	3301      	adds	r3, #1
 8005034:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2256      	movs	r2, #86	@ 0x56
 800503a:	5a9b      	ldrh	r3, [r3, r2]
 800503c:	b29b      	uxth	r3, r3
 800503e:	3b01      	subs	r3, #1
 8005040:	b299      	uxth	r1, r3
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2256      	movs	r2, #86	@ 0x56
 8005046:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2256      	movs	r2, #86	@ 0x56
 800504c:	5a9b      	ldrh	r3, [r3, r2]
 800504e:	b29b      	uxth	r3, r3
 8005050:	2b00      	cmp	r3, #0
 8005052:	d1c8      	bne.n	8004fe6 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005054:	697a      	ldr	r2, [r7, #20]
 8005056:	68f8      	ldr	r0, [r7, #12]
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	9300      	str	r3, [sp, #0]
 800505c:	0013      	movs	r3, r2
 800505e:	2200      	movs	r2, #0
 8005060:	2140      	movs	r1, #64	@ 0x40
 8005062:	f000 feb7 	bl	8005dd4 <UART_WaitOnFlagUntilTimeout>
 8005066:	1e03      	subs	r3, r0, #0
 8005068:	d005      	beq.n	8005076 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2288      	movs	r2, #136	@ 0x88
 800506e:	2120      	movs	r1, #32
 8005070:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8005072:	2303      	movs	r3, #3
 8005074:	e006      	b.n	8005084 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2288      	movs	r2, #136	@ 0x88
 800507a:	2120      	movs	r1, #32
 800507c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800507e:	2300      	movs	r3, #0
 8005080:	e000      	b.n	8005084 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8005082:	2302      	movs	r3, #2
  }
}
 8005084:	0018      	movs	r0, r3
 8005086:	46bd      	mov	sp, r7
 8005088:	b008      	add	sp, #32
 800508a:	bd80      	pop	{r7, pc}

0800508c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b088      	sub	sp, #32
 8005090:	af00      	add	r7, sp, #0
 8005092:	60f8      	str	r0, [r7, #12]
 8005094:	60b9      	str	r1, [r7, #8]
 8005096:	1dbb      	adds	r3, r7, #6
 8005098:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2288      	movs	r2, #136	@ 0x88
 800509e:	589b      	ldr	r3, [r3, r2]
 80050a0:	2b20      	cmp	r3, #32
 80050a2:	d000      	beq.n	80050a6 <HAL_UART_Transmit_DMA+0x1a>
 80050a4:	e079      	b.n	800519a <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d003      	beq.n	80050b4 <HAL_UART_Transmit_DMA+0x28>
 80050ac:	1dbb      	adds	r3, r7, #6
 80050ae:	881b      	ldrh	r3, [r3, #0]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d101      	bne.n	80050b8 <HAL_UART_Transmit_DMA+0x2c>
    {
      return HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e071      	b.n	800519c <HAL_UART_Transmit_DMA+0x110>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	689a      	ldr	r2, [r3, #8]
 80050bc:	2380      	movs	r3, #128	@ 0x80
 80050be:	015b      	lsls	r3, r3, #5
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d109      	bne.n	80050d8 <HAL_UART_Transmit_DMA+0x4c>
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	691b      	ldr	r3, [r3, #16]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d105      	bne.n	80050d8 <HAL_UART_Transmit_DMA+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	2201      	movs	r2, #1
 80050d0:	4013      	ands	r3, r2
 80050d2:	d001      	beq.n	80050d8 <HAL_UART_Transmit_DMA+0x4c>
      {
        return  HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	e061      	b.n	800519c <HAL_UART_Transmit_DMA+0x110>
      }
    }

    huart->pTxBuffPtr  = pData;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	68ba      	ldr	r2, [r7, #8]
 80050dc:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	1dba      	adds	r2, r7, #6
 80050e2:	2154      	movs	r1, #84	@ 0x54
 80050e4:	8812      	ldrh	r2, [r2, #0]
 80050e6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	1dba      	adds	r2, r7, #6
 80050ec:	2156      	movs	r1, #86	@ 0x56
 80050ee:	8812      	ldrh	r2, [r2, #0]
 80050f0:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2290      	movs	r2, #144	@ 0x90
 80050f6:	2100      	movs	r1, #0
 80050f8:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	2288      	movs	r2, #136	@ 0x88
 80050fe:	2121      	movs	r1, #33	@ 0x21
 8005100:	5099      	str	r1, [r3, r2]

    if (huart->hdmatx != NULL)
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005106:	2b00      	cmp	r3, #0
 8005108:	d028      	beq.n	800515c <HAL_UART_Transmit_DMA+0xd0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800510e:	4a25      	ldr	r2, [pc, #148]	@ (80051a4 <HAL_UART_Transmit_DMA+0x118>)
 8005110:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005116:	4a24      	ldr	r2, [pc, #144]	@ (80051a8 <HAL_UART_Transmit_DMA+0x11c>)
 8005118:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800511e:	4a23      	ldr	r2, [pc, #140]	@ (80051ac <HAL_UART_Transmit_DMA+0x120>)
 8005120:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005126:	2200      	movs	r2, #0
 8005128:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005132:	0019      	movs	r1, r3
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	3328      	adds	r3, #40	@ 0x28
 800513a:	001a      	movs	r2, r3
 800513c:	1dbb      	adds	r3, r7, #6
 800513e:	881b      	ldrh	r3, [r3, #0]
 8005140:	f7fd ff20 	bl	8002f84 <HAL_DMA_Start_IT>
 8005144:	1e03      	subs	r3, r0, #0
 8005146:	d009      	beq.n	800515c <HAL_UART_Transmit_DMA+0xd0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2290      	movs	r2, #144	@ 0x90
 800514c:	2110      	movs	r1, #16
 800514e:	5099      	str	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2288      	movs	r2, #136	@ 0x88
 8005154:	2120      	movs	r1, #32
 8005156:	5099      	str	r1, [r3, r2]

        return HAL_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	e01f      	b.n	800519c <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	2240      	movs	r2, #64	@ 0x40
 8005162:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005164:	f3ef 8310 	mrs	r3, PRIMASK
 8005168:	613b      	str	r3, [r7, #16]
  return(result);
 800516a:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800516c:	61fb      	str	r3, [r7, #28]
 800516e:	2301      	movs	r3, #1
 8005170:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	f383 8810 	msr	PRIMASK, r3
}
 8005178:	46c0      	nop			@ (mov r8, r8)
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	689a      	ldr	r2, [r3, #8]
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	2180      	movs	r1, #128	@ 0x80
 8005186:	430a      	orrs	r2, r1
 8005188:	609a      	str	r2, [r3, #8]
 800518a:	69fb      	ldr	r3, [r7, #28]
 800518c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800518e:	69bb      	ldr	r3, [r7, #24]
 8005190:	f383 8810 	msr	PRIMASK, r3
}
 8005194:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 8005196:	2300      	movs	r3, #0
 8005198:	e000      	b.n	800519c <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 800519a:	2302      	movs	r3, #2
  }
}
 800519c:	0018      	movs	r0, r3
 800519e:	46bd      	mov	sp, r7
 80051a0:	b008      	add	sp, #32
 80051a2:	bd80      	pop	{r7, pc}
 80051a4:	08006001 	.word	0x08006001
 80051a8:	08006099 	.word	0x08006099
 80051ac:	080060b7 	.word	0x080060b7

080051b0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80051b0:	b5b0      	push	{r4, r5, r7, lr}
 80051b2:	b0aa      	sub	sp, #168	@ 0xa8
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	69db      	ldr	r3, [r3, #28]
 80051be:	22a4      	movs	r2, #164	@ 0xa4
 80051c0:	18b9      	adds	r1, r7, r2
 80051c2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	20a0      	movs	r0, #160	@ 0xa0
 80051cc:	1839      	adds	r1, r7, r0
 80051ce:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	249c      	movs	r4, #156	@ 0x9c
 80051d8:	1939      	adds	r1, r7, r4
 80051da:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80051dc:	0011      	movs	r1, r2
 80051de:	18bb      	adds	r3, r7, r2
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4aa2      	ldr	r2, [pc, #648]	@ (800546c <HAL_UART_IRQHandler+0x2bc>)
 80051e4:	4013      	ands	r3, r2
 80051e6:	2298      	movs	r2, #152	@ 0x98
 80051e8:	18bd      	adds	r5, r7, r2
 80051ea:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 80051ec:	18bb      	adds	r3, r7, r2
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d11a      	bne.n	800522a <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80051f4:	187b      	adds	r3, r7, r1
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	2220      	movs	r2, #32
 80051fa:	4013      	ands	r3, r2
 80051fc:	d015      	beq.n	800522a <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80051fe:	183b      	adds	r3, r7, r0
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	2220      	movs	r2, #32
 8005204:	4013      	ands	r3, r2
 8005206:	d105      	bne.n	8005214 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005208:	193b      	adds	r3, r7, r4
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	2380      	movs	r3, #128	@ 0x80
 800520e:	055b      	lsls	r3, r3, #21
 8005210:	4013      	ands	r3, r2
 8005212:	d00a      	beq.n	800522a <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005218:	2b00      	cmp	r3, #0
 800521a:	d100      	bne.n	800521e <HAL_UART_IRQHandler+0x6e>
 800521c:	e2dc      	b.n	80057d8 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005222:	687a      	ldr	r2, [r7, #4]
 8005224:	0010      	movs	r0, r2
 8005226:	4798      	blx	r3
      }
      return;
 8005228:	e2d6      	b.n	80057d8 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800522a:	2398      	movs	r3, #152	@ 0x98
 800522c:	18fb      	adds	r3, r7, r3
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d100      	bne.n	8005236 <HAL_UART_IRQHandler+0x86>
 8005234:	e122      	b.n	800547c <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005236:	239c      	movs	r3, #156	@ 0x9c
 8005238:	18fb      	adds	r3, r7, r3
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a8c      	ldr	r2, [pc, #560]	@ (8005470 <HAL_UART_IRQHandler+0x2c0>)
 800523e:	4013      	ands	r3, r2
 8005240:	d106      	bne.n	8005250 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005242:	23a0      	movs	r3, #160	@ 0xa0
 8005244:	18fb      	adds	r3, r7, r3
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a8a      	ldr	r2, [pc, #552]	@ (8005474 <HAL_UART_IRQHandler+0x2c4>)
 800524a:	4013      	ands	r3, r2
 800524c:	d100      	bne.n	8005250 <HAL_UART_IRQHandler+0xa0>
 800524e:	e115      	b.n	800547c <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005250:	23a4      	movs	r3, #164	@ 0xa4
 8005252:	18fb      	adds	r3, r7, r3
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	2201      	movs	r2, #1
 8005258:	4013      	ands	r3, r2
 800525a:	d012      	beq.n	8005282 <HAL_UART_IRQHandler+0xd2>
 800525c:	23a0      	movs	r3, #160	@ 0xa0
 800525e:	18fb      	adds	r3, r7, r3
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	2380      	movs	r3, #128	@ 0x80
 8005264:	005b      	lsls	r3, r3, #1
 8005266:	4013      	ands	r3, r2
 8005268:	d00b      	beq.n	8005282 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	2201      	movs	r2, #1
 8005270:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2290      	movs	r2, #144	@ 0x90
 8005276:	589b      	ldr	r3, [r3, r2]
 8005278:	2201      	movs	r2, #1
 800527a:	431a      	orrs	r2, r3
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2190      	movs	r1, #144	@ 0x90
 8005280:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005282:	23a4      	movs	r3, #164	@ 0xa4
 8005284:	18fb      	adds	r3, r7, r3
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	2202      	movs	r2, #2
 800528a:	4013      	ands	r3, r2
 800528c:	d011      	beq.n	80052b2 <HAL_UART_IRQHandler+0x102>
 800528e:	239c      	movs	r3, #156	@ 0x9c
 8005290:	18fb      	adds	r3, r7, r3
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	2201      	movs	r2, #1
 8005296:	4013      	ands	r3, r2
 8005298:	d00b      	beq.n	80052b2 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	2202      	movs	r2, #2
 80052a0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2290      	movs	r2, #144	@ 0x90
 80052a6:	589b      	ldr	r3, [r3, r2]
 80052a8:	2204      	movs	r2, #4
 80052aa:	431a      	orrs	r2, r3
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2190      	movs	r1, #144	@ 0x90
 80052b0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80052b2:	23a4      	movs	r3, #164	@ 0xa4
 80052b4:	18fb      	adds	r3, r7, r3
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2204      	movs	r2, #4
 80052ba:	4013      	ands	r3, r2
 80052bc:	d011      	beq.n	80052e2 <HAL_UART_IRQHandler+0x132>
 80052be:	239c      	movs	r3, #156	@ 0x9c
 80052c0:	18fb      	adds	r3, r7, r3
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	2201      	movs	r2, #1
 80052c6:	4013      	ands	r3, r2
 80052c8:	d00b      	beq.n	80052e2 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2204      	movs	r2, #4
 80052d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2290      	movs	r2, #144	@ 0x90
 80052d6:	589b      	ldr	r3, [r3, r2]
 80052d8:	2202      	movs	r2, #2
 80052da:	431a      	orrs	r2, r3
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2190      	movs	r1, #144	@ 0x90
 80052e0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80052e2:	23a4      	movs	r3, #164	@ 0xa4
 80052e4:	18fb      	adds	r3, r7, r3
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	2208      	movs	r2, #8
 80052ea:	4013      	ands	r3, r2
 80052ec:	d017      	beq.n	800531e <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80052ee:	23a0      	movs	r3, #160	@ 0xa0
 80052f0:	18fb      	adds	r3, r7, r3
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	2220      	movs	r2, #32
 80052f6:	4013      	ands	r3, r2
 80052f8:	d105      	bne.n	8005306 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80052fa:	239c      	movs	r3, #156	@ 0x9c
 80052fc:	18fb      	adds	r3, r7, r3
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a5b      	ldr	r2, [pc, #364]	@ (8005470 <HAL_UART_IRQHandler+0x2c0>)
 8005302:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005304:	d00b      	beq.n	800531e <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	2208      	movs	r2, #8
 800530c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2290      	movs	r2, #144	@ 0x90
 8005312:	589b      	ldr	r3, [r3, r2]
 8005314:	2208      	movs	r2, #8
 8005316:	431a      	orrs	r2, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2190      	movs	r1, #144	@ 0x90
 800531c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800531e:	23a4      	movs	r3, #164	@ 0xa4
 8005320:	18fb      	adds	r3, r7, r3
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	2380      	movs	r3, #128	@ 0x80
 8005326:	011b      	lsls	r3, r3, #4
 8005328:	4013      	ands	r3, r2
 800532a:	d013      	beq.n	8005354 <HAL_UART_IRQHandler+0x1a4>
 800532c:	23a0      	movs	r3, #160	@ 0xa0
 800532e:	18fb      	adds	r3, r7, r3
 8005330:	681a      	ldr	r2, [r3, #0]
 8005332:	2380      	movs	r3, #128	@ 0x80
 8005334:	04db      	lsls	r3, r3, #19
 8005336:	4013      	ands	r3, r2
 8005338:	d00c      	beq.n	8005354 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	2280      	movs	r2, #128	@ 0x80
 8005340:	0112      	lsls	r2, r2, #4
 8005342:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2290      	movs	r2, #144	@ 0x90
 8005348:	589b      	ldr	r3, [r3, r2]
 800534a:	2220      	movs	r2, #32
 800534c:	431a      	orrs	r2, r3
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2190      	movs	r1, #144	@ 0x90
 8005352:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2290      	movs	r2, #144	@ 0x90
 8005358:	589b      	ldr	r3, [r3, r2]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d100      	bne.n	8005360 <HAL_UART_IRQHandler+0x1b0>
 800535e:	e23d      	b.n	80057dc <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005360:	23a4      	movs	r3, #164	@ 0xa4
 8005362:	18fb      	adds	r3, r7, r3
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	2220      	movs	r2, #32
 8005368:	4013      	ands	r3, r2
 800536a:	d015      	beq.n	8005398 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800536c:	23a0      	movs	r3, #160	@ 0xa0
 800536e:	18fb      	adds	r3, r7, r3
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	2220      	movs	r2, #32
 8005374:	4013      	ands	r3, r2
 8005376:	d106      	bne.n	8005386 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005378:	239c      	movs	r3, #156	@ 0x9c
 800537a:	18fb      	adds	r3, r7, r3
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	2380      	movs	r3, #128	@ 0x80
 8005380:	055b      	lsls	r3, r3, #21
 8005382:	4013      	ands	r3, r2
 8005384:	d008      	beq.n	8005398 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800538a:	2b00      	cmp	r3, #0
 800538c:	d004      	beq.n	8005398 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005392:	687a      	ldr	r2, [r7, #4]
 8005394:	0010      	movs	r0, r2
 8005396:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2290      	movs	r2, #144	@ 0x90
 800539c:	589b      	ldr	r3, [r3, r2]
 800539e:	2194      	movs	r1, #148	@ 0x94
 80053a0:	187a      	adds	r2, r7, r1
 80053a2:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	2240      	movs	r2, #64	@ 0x40
 80053ac:	4013      	ands	r3, r2
 80053ae:	2b40      	cmp	r3, #64	@ 0x40
 80053b0:	d004      	beq.n	80053bc <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80053b2:	187b      	adds	r3, r7, r1
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	2228      	movs	r2, #40	@ 0x28
 80053b8:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80053ba:	d04c      	beq.n	8005456 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	0018      	movs	r0, r3
 80053c0:	f000 fdb8 	bl	8005f34 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	2240      	movs	r2, #64	@ 0x40
 80053cc:	4013      	ands	r3, r2
 80053ce:	2b40      	cmp	r3, #64	@ 0x40
 80053d0:	d13c      	bne.n	800544c <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053d2:	f3ef 8310 	mrs	r3, PRIMASK
 80053d6:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80053d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053da:	2090      	movs	r0, #144	@ 0x90
 80053dc:	183a      	adds	r2, r7, r0
 80053de:	6013      	str	r3, [r2, #0]
 80053e0:	2301      	movs	r3, #1
 80053e2:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80053e6:	f383 8810 	msr	PRIMASK, r3
}
 80053ea:	46c0      	nop			@ (mov r8, r8)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	689a      	ldr	r2, [r3, #8]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	2140      	movs	r1, #64	@ 0x40
 80053f8:	438a      	bics	r2, r1
 80053fa:	609a      	str	r2, [r3, #8]
 80053fc:	183b      	adds	r3, r7, r0
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005402:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005404:	f383 8810 	msr	PRIMASK, r3
}
 8005408:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2280      	movs	r2, #128	@ 0x80
 800540e:	589b      	ldr	r3, [r3, r2]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d016      	beq.n	8005442 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2280      	movs	r2, #128	@ 0x80
 8005418:	589b      	ldr	r3, [r3, r2]
 800541a:	4a17      	ldr	r2, [pc, #92]	@ (8005478 <HAL_UART_IRQHandler+0x2c8>)
 800541c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2280      	movs	r2, #128	@ 0x80
 8005422:	589b      	ldr	r3, [r3, r2]
 8005424:	0018      	movs	r0, r3
 8005426:	f7fd fe95 	bl	8003154 <HAL_DMA_Abort_IT>
 800542a:	1e03      	subs	r3, r0, #0
 800542c:	d01c      	beq.n	8005468 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2280      	movs	r2, #128	@ 0x80
 8005432:	589b      	ldr	r3, [r3, r2]
 8005434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005436:	687a      	ldr	r2, [r7, #4]
 8005438:	2180      	movs	r1, #128	@ 0x80
 800543a:	5852      	ldr	r2, [r2, r1]
 800543c:	0010      	movs	r0, r2
 800543e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005440:	e012      	b.n	8005468 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	0018      	movs	r0, r3
 8005446:	f000 f9e9 	bl	800581c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800544a:	e00d      	b.n	8005468 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	0018      	movs	r0, r3
 8005450:	f000 f9e4 	bl	800581c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005454:	e008      	b.n	8005468 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	0018      	movs	r0, r3
 800545a:	f000 f9df 	bl	800581c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2290      	movs	r2, #144	@ 0x90
 8005462:	2100      	movs	r1, #0
 8005464:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8005466:	e1b9      	b.n	80057dc <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005468:	46c0      	nop			@ (mov r8, r8)
    return;
 800546a:	e1b7      	b.n	80057dc <HAL_UART_IRQHandler+0x62c>
 800546c:	0000080f 	.word	0x0000080f
 8005470:	10000001 	.word	0x10000001
 8005474:	04000120 	.word	0x04000120
 8005478:	0800613d 	.word	0x0800613d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005480:	2b01      	cmp	r3, #1
 8005482:	d000      	beq.n	8005486 <HAL_UART_IRQHandler+0x2d6>
 8005484:	e13e      	b.n	8005704 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005486:	23a4      	movs	r3, #164	@ 0xa4
 8005488:	18fb      	adds	r3, r7, r3
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	2210      	movs	r2, #16
 800548e:	4013      	ands	r3, r2
 8005490:	d100      	bne.n	8005494 <HAL_UART_IRQHandler+0x2e4>
 8005492:	e137      	b.n	8005704 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005494:	23a0      	movs	r3, #160	@ 0xa0
 8005496:	18fb      	adds	r3, r7, r3
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	2210      	movs	r2, #16
 800549c:	4013      	ands	r3, r2
 800549e:	d100      	bne.n	80054a2 <HAL_UART_IRQHandler+0x2f2>
 80054a0:	e130      	b.n	8005704 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	2210      	movs	r2, #16
 80054a8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	2240      	movs	r2, #64	@ 0x40
 80054b2:	4013      	ands	r3, r2
 80054b4:	2b40      	cmp	r3, #64	@ 0x40
 80054b6:	d000      	beq.n	80054ba <HAL_UART_IRQHandler+0x30a>
 80054b8:	e0a4      	b.n	8005604 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2280      	movs	r2, #128	@ 0x80
 80054be:	589b      	ldr	r3, [r3, r2]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	685a      	ldr	r2, [r3, #4]
 80054c4:	217e      	movs	r1, #126	@ 0x7e
 80054c6:	187b      	adds	r3, r7, r1
 80054c8:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80054ca:	187b      	adds	r3, r7, r1
 80054cc:	881b      	ldrh	r3, [r3, #0]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d100      	bne.n	80054d4 <HAL_UART_IRQHandler+0x324>
 80054d2:	e185      	b.n	80057e0 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	225c      	movs	r2, #92	@ 0x5c
 80054d8:	5a9b      	ldrh	r3, [r3, r2]
 80054da:	187a      	adds	r2, r7, r1
 80054dc:	8812      	ldrh	r2, [r2, #0]
 80054de:	429a      	cmp	r2, r3
 80054e0:	d300      	bcc.n	80054e4 <HAL_UART_IRQHandler+0x334>
 80054e2:	e17d      	b.n	80057e0 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	187a      	adds	r2, r7, r1
 80054e8:	215e      	movs	r1, #94	@ 0x5e
 80054ea:	8812      	ldrh	r2, [r2, #0]
 80054ec:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2280      	movs	r2, #128	@ 0x80
 80054f2:	589b      	ldr	r3, [r3, r2]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	2220      	movs	r2, #32
 80054fa:	4013      	ands	r3, r2
 80054fc:	d170      	bne.n	80055e0 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054fe:	f3ef 8310 	mrs	r3, PRIMASK
 8005502:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8005504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005506:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005508:	2301      	movs	r3, #1
 800550a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800550c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800550e:	f383 8810 	msr	PRIMASK, r3
}
 8005512:	46c0      	nop			@ (mov r8, r8)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	49b4      	ldr	r1, [pc, #720]	@ (80057f0 <HAL_UART_IRQHandler+0x640>)
 8005520:	400a      	ands	r2, r1
 8005522:	601a      	str	r2, [r3, #0]
 8005524:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005526:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800552a:	f383 8810 	msr	PRIMASK, r3
}
 800552e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005530:	f3ef 8310 	mrs	r3, PRIMASK
 8005534:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8005536:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005538:	677b      	str	r3, [r7, #116]	@ 0x74
 800553a:	2301      	movs	r3, #1
 800553c:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800553e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005540:	f383 8810 	msr	PRIMASK, r3
}
 8005544:	46c0      	nop			@ (mov r8, r8)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	689a      	ldr	r2, [r3, #8]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	2101      	movs	r1, #1
 8005552:	438a      	bics	r2, r1
 8005554:	609a      	str	r2, [r3, #8]
 8005556:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005558:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800555a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800555c:	f383 8810 	msr	PRIMASK, r3
}
 8005560:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005562:	f3ef 8310 	mrs	r3, PRIMASK
 8005566:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8005568:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800556a:	673b      	str	r3, [r7, #112]	@ 0x70
 800556c:	2301      	movs	r3, #1
 800556e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005570:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005572:	f383 8810 	msr	PRIMASK, r3
}
 8005576:	46c0      	nop			@ (mov r8, r8)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	689a      	ldr	r2, [r3, #8]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	2140      	movs	r1, #64	@ 0x40
 8005584:	438a      	bics	r2, r1
 8005586:	609a      	str	r2, [r3, #8]
 8005588:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800558a:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800558c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800558e:	f383 8810 	msr	PRIMASK, r3
}
 8005592:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	228c      	movs	r2, #140	@ 0x8c
 8005598:	2120      	movs	r1, #32
 800559a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2200      	movs	r2, #0
 80055a0:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055a2:	f3ef 8310 	mrs	r3, PRIMASK
 80055a6:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80055a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80055ac:	2301      	movs	r3, #1
 80055ae:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80055b2:	f383 8810 	msr	PRIMASK, r3
}
 80055b6:	46c0      	nop			@ (mov r8, r8)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	2110      	movs	r1, #16
 80055c4:	438a      	bics	r2, r1
 80055c6:	601a      	str	r2, [r3, #0]
 80055c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80055ce:	f383 8810 	msr	PRIMASK, r3
}
 80055d2:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2280      	movs	r2, #128	@ 0x80
 80055d8:	589b      	ldr	r3, [r3, r2]
 80055da:	0018      	movs	r0, r3
 80055dc:	f7fd fd58 	bl	8003090 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2202      	movs	r2, #2
 80055e4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	225c      	movs	r2, #92	@ 0x5c
 80055ea:	5a9a      	ldrh	r2, [r3, r2]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	215e      	movs	r1, #94	@ 0x5e
 80055f0:	5a5b      	ldrh	r3, [r3, r1]
 80055f2:	b29b      	uxth	r3, r3
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	b29a      	uxth	r2, r3
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	0011      	movs	r1, r2
 80055fc:	0018      	movs	r0, r3
 80055fe:	f000 f915 	bl	800582c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005602:	e0ed      	b.n	80057e0 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	225c      	movs	r2, #92	@ 0x5c
 8005608:	5a99      	ldrh	r1, [r3, r2]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	225e      	movs	r2, #94	@ 0x5e
 800560e:	5a9b      	ldrh	r3, [r3, r2]
 8005610:	b29a      	uxth	r2, r3
 8005612:	208e      	movs	r0, #142	@ 0x8e
 8005614:	183b      	adds	r3, r7, r0
 8005616:	1a8a      	subs	r2, r1, r2
 8005618:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	225e      	movs	r2, #94	@ 0x5e
 800561e:	5a9b      	ldrh	r3, [r3, r2]
 8005620:	b29b      	uxth	r3, r3
 8005622:	2b00      	cmp	r3, #0
 8005624:	d100      	bne.n	8005628 <HAL_UART_IRQHandler+0x478>
 8005626:	e0dd      	b.n	80057e4 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8005628:	183b      	adds	r3, r7, r0
 800562a:	881b      	ldrh	r3, [r3, #0]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d100      	bne.n	8005632 <HAL_UART_IRQHandler+0x482>
 8005630:	e0d8      	b.n	80057e4 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005632:	f3ef 8310 	mrs	r3, PRIMASK
 8005636:	60fb      	str	r3, [r7, #12]
  return(result);
 8005638:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800563a:	2488      	movs	r4, #136	@ 0x88
 800563c:	193a      	adds	r2, r7, r4
 800563e:	6013      	str	r3, [r2, #0]
 8005640:	2301      	movs	r3, #1
 8005642:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	f383 8810 	msr	PRIMASK, r3
}
 800564a:	46c0      	nop			@ (mov r8, r8)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4967      	ldr	r1, [pc, #412]	@ (80057f4 <HAL_UART_IRQHandler+0x644>)
 8005658:	400a      	ands	r2, r1
 800565a:	601a      	str	r2, [r3, #0]
 800565c:	193b      	adds	r3, r7, r4
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	f383 8810 	msr	PRIMASK, r3
}
 8005668:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800566a:	f3ef 8310 	mrs	r3, PRIMASK
 800566e:	61bb      	str	r3, [r7, #24]
  return(result);
 8005670:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005672:	2484      	movs	r4, #132	@ 0x84
 8005674:	193a      	adds	r2, r7, r4
 8005676:	6013      	str	r3, [r2, #0]
 8005678:	2301      	movs	r3, #1
 800567a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800567c:	69fb      	ldr	r3, [r7, #28]
 800567e:	f383 8810 	msr	PRIMASK, r3
}
 8005682:	46c0      	nop			@ (mov r8, r8)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	689a      	ldr	r2, [r3, #8]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	495a      	ldr	r1, [pc, #360]	@ (80057f8 <HAL_UART_IRQHandler+0x648>)
 8005690:	400a      	ands	r2, r1
 8005692:	609a      	str	r2, [r3, #8]
 8005694:	193b      	adds	r3, r7, r4
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800569a:	6a3b      	ldr	r3, [r7, #32]
 800569c:	f383 8810 	msr	PRIMASK, r3
}
 80056a0:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	228c      	movs	r2, #140	@ 0x8c
 80056a6:	2120      	movs	r1, #32
 80056a8:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2200      	movs	r2, #0
 80056ae:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2200      	movs	r2, #0
 80056b4:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056b6:	f3ef 8310 	mrs	r3, PRIMASK
 80056ba:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80056bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056be:	2480      	movs	r4, #128	@ 0x80
 80056c0:	193a      	adds	r2, r7, r4
 80056c2:	6013      	str	r3, [r2, #0]
 80056c4:	2301      	movs	r3, #1
 80056c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ca:	f383 8810 	msr	PRIMASK, r3
}
 80056ce:	46c0      	nop			@ (mov r8, r8)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	681a      	ldr	r2, [r3, #0]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	2110      	movs	r1, #16
 80056dc:	438a      	bics	r2, r1
 80056de:	601a      	str	r2, [r3, #0]
 80056e0:	193b      	adds	r3, r7, r4
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056e8:	f383 8810 	msr	PRIMASK, r3
}
 80056ec:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2202      	movs	r2, #2
 80056f2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80056f4:	183b      	adds	r3, r7, r0
 80056f6:	881a      	ldrh	r2, [r3, #0]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	0011      	movs	r1, r2
 80056fc:	0018      	movs	r0, r3
 80056fe:	f000 f895 	bl	800582c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005702:	e06f      	b.n	80057e4 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005704:	23a4      	movs	r3, #164	@ 0xa4
 8005706:	18fb      	adds	r3, r7, r3
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	2380      	movs	r3, #128	@ 0x80
 800570c:	035b      	lsls	r3, r3, #13
 800570e:	4013      	ands	r3, r2
 8005710:	d010      	beq.n	8005734 <HAL_UART_IRQHandler+0x584>
 8005712:	239c      	movs	r3, #156	@ 0x9c
 8005714:	18fb      	adds	r3, r7, r3
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	2380      	movs	r3, #128	@ 0x80
 800571a:	03db      	lsls	r3, r3, #15
 800571c:	4013      	ands	r3, r2
 800571e:	d009      	beq.n	8005734 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	2280      	movs	r2, #128	@ 0x80
 8005726:	0352      	lsls	r2, r2, #13
 8005728:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	0018      	movs	r0, r3
 800572e:	f000 fd48 	bl	80061c2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005732:	e05a      	b.n	80057ea <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005734:	23a4      	movs	r3, #164	@ 0xa4
 8005736:	18fb      	adds	r3, r7, r3
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	2280      	movs	r2, #128	@ 0x80
 800573c:	4013      	ands	r3, r2
 800573e:	d016      	beq.n	800576e <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005740:	23a0      	movs	r3, #160	@ 0xa0
 8005742:	18fb      	adds	r3, r7, r3
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	2280      	movs	r2, #128	@ 0x80
 8005748:	4013      	ands	r3, r2
 800574a:	d106      	bne.n	800575a <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800574c:	239c      	movs	r3, #156	@ 0x9c
 800574e:	18fb      	adds	r3, r7, r3
 8005750:	681a      	ldr	r2, [r3, #0]
 8005752:	2380      	movs	r3, #128	@ 0x80
 8005754:	041b      	lsls	r3, r3, #16
 8005756:	4013      	ands	r3, r2
 8005758:	d009      	beq.n	800576e <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800575e:	2b00      	cmp	r3, #0
 8005760:	d042      	beq.n	80057e8 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005766:	687a      	ldr	r2, [r7, #4]
 8005768:	0010      	movs	r0, r2
 800576a:	4798      	blx	r3
    }
    return;
 800576c:	e03c      	b.n	80057e8 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800576e:	23a4      	movs	r3, #164	@ 0xa4
 8005770:	18fb      	adds	r3, r7, r3
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	2240      	movs	r2, #64	@ 0x40
 8005776:	4013      	ands	r3, r2
 8005778:	d00a      	beq.n	8005790 <HAL_UART_IRQHandler+0x5e0>
 800577a:	23a0      	movs	r3, #160	@ 0xa0
 800577c:	18fb      	adds	r3, r7, r3
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	2240      	movs	r2, #64	@ 0x40
 8005782:	4013      	ands	r3, r2
 8005784:	d004      	beq.n	8005790 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	0018      	movs	r0, r3
 800578a:	f000 fcee 	bl	800616a <UART_EndTransmit_IT>
    return;
 800578e:	e02c      	b.n	80057ea <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005790:	23a4      	movs	r3, #164	@ 0xa4
 8005792:	18fb      	adds	r3, r7, r3
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	2380      	movs	r3, #128	@ 0x80
 8005798:	041b      	lsls	r3, r3, #16
 800579a:	4013      	ands	r3, r2
 800579c:	d00b      	beq.n	80057b6 <HAL_UART_IRQHandler+0x606>
 800579e:	23a0      	movs	r3, #160	@ 0xa0
 80057a0:	18fb      	adds	r3, r7, r3
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	2380      	movs	r3, #128	@ 0x80
 80057a6:	05db      	lsls	r3, r3, #23
 80057a8:	4013      	ands	r3, r2
 80057aa:	d004      	beq.n	80057b6 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	0018      	movs	r0, r3
 80057b0:	f000 fd17 	bl	80061e2 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80057b4:	e019      	b.n	80057ea <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80057b6:	23a4      	movs	r3, #164	@ 0xa4
 80057b8:	18fb      	adds	r3, r7, r3
 80057ba:	681a      	ldr	r2, [r3, #0]
 80057bc:	2380      	movs	r3, #128	@ 0x80
 80057be:	045b      	lsls	r3, r3, #17
 80057c0:	4013      	ands	r3, r2
 80057c2:	d012      	beq.n	80057ea <HAL_UART_IRQHandler+0x63a>
 80057c4:	23a0      	movs	r3, #160	@ 0xa0
 80057c6:	18fb      	adds	r3, r7, r3
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	da0d      	bge.n	80057ea <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	0018      	movs	r0, r3
 80057d2:	f000 fcfe 	bl	80061d2 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80057d6:	e008      	b.n	80057ea <HAL_UART_IRQHandler+0x63a>
      return;
 80057d8:	46c0      	nop			@ (mov r8, r8)
 80057da:	e006      	b.n	80057ea <HAL_UART_IRQHandler+0x63a>
    return;
 80057dc:	46c0      	nop			@ (mov r8, r8)
 80057de:	e004      	b.n	80057ea <HAL_UART_IRQHandler+0x63a>
      return;
 80057e0:	46c0      	nop			@ (mov r8, r8)
 80057e2:	e002      	b.n	80057ea <HAL_UART_IRQHandler+0x63a>
      return;
 80057e4:	46c0      	nop			@ (mov r8, r8)
 80057e6:	e000      	b.n	80057ea <HAL_UART_IRQHandler+0x63a>
    return;
 80057e8:	46c0      	nop			@ (mov r8, r8)
  }
}
 80057ea:	46bd      	mov	sp, r7
 80057ec:	b02a      	add	sp, #168	@ 0xa8
 80057ee:	bdb0      	pop	{r4, r5, r7, pc}
 80057f0:	fffffeff 	.word	0xfffffeff
 80057f4:	fffffedf 	.word	0xfffffedf
 80057f8:	effffffe 	.word	0xeffffffe

080057fc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b082      	sub	sp, #8
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005804:	46c0      	nop			@ (mov r8, r8)
 8005806:	46bd      	mov	sp, r7
 8005808:	b002      	add	sp, #8
 800580a:	bd80      	pop	{r7, pc}

0800580c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b082      	sub	sp, #8
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8005814:	46c0      	nop			@ (mov r8, r8)
 8005816:	46bd      	mov	sp, r7
 8005818:	b002      	add	sp, #8
 800581a:	bd80      	pop	{r7, pc}

0800581c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b082      	sub	sp, #8
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005824:	46c0      	nop			@ (mov r8, r8)
 8005826:	46bd      	mov	sp, r7
 8005828:	b002      	add	sp, #8
 800582a:	bd80      	pop	{r7, pc}

0800582c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b082      	sub	sp, #8
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
 8005834:	000a      	movs	r2, r1
 8005836:	1cbb      	adds	r3, r7, #2
 8005838:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800583a:	46c0      	nop			@ (mov r8, r8)
 800583c:	46bd      	mov	sp, r7
 800583e:	b002      	add	sp, #8
 8005840:	bd80      	pop	{r7, pc}
	...

08005844 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b088      	sub	sp, #32
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800584c:	231a      	movs	r3, #26
 800584e:	18fb      	adds	r3, r7, r3
 8005850:	2200      	movs	r2, #0
 8005852:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	689a      	ldr	r2, [r3, #8]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	691b      	ldr	r3, [r3, #16]
 800585c:	431a      	orrs	r2, r3
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	695b      	ldr	r3, [r3, #20]
 8005862:	431a      	orrs	r2, r3
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	69db      	ldr	r3, [r3, #28]
 8005868:	4313      	orrs	r3, r2
 800586a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4aa1      	ldr	r2, [pc, #644]	@ (8005af8 <UART_SetConfig+0x2b4>)
 8005874:	4013      	ands	r3, r2
 8005876:	0019      	movs	r1, r3
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	69fa      	ldr	r2, [r7, #28]
 800587e:	430a      	orrs	r2, r1
 8005880:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	4a9c      	ldr	r2, [pc, #624]	@ (8005afc <UART_SetConfig+0x2b8>)
 800588a:	4013      	ands	r3, r2
 800588c:	0019      	movs	r1, r3
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	68da      	ldr	r2, [r3, #12]
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	430a      	orrs	r2, r1
 8005898:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	699b      	ldr	r3, [r3, #24]
 800589e:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6a1b      	ldr	r3, [r3, #32]
 80058a4:	69fa      	ldr	r2, [r7, #28]
 80058a6:	4313      	orrs	r3, r2
 80058a8:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	4a93      	ldr	r2, [pc, #588]	@ (8005b00 <UART_SetConfig+0x2bc>)
 80058b2:	4013      	ands	r3, r2
 80058b4:	0019      	movs	r1, r3
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	69fa      	ldr	r2, [r7, #28]
 80058bc:	430a      	orrs	r2, r1
 80058be:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058c6:	220f      	movs	r2, #15
 80058c8:	4393      	bics	r3, r2
 80058ca:	0019      	movs	r1, r3
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	430a      	orrs	r2, r1
 80058d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a89      	ldr	r2, [pc, #548]	@ (8005b04 <UART_SetConfig+0x2c0>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d127      	bne.n	8005932 <UART_SetConfig+0xee>
 80058e2:	4b89      	ldr	r3, [pc, #548]	@ (8005b08 <UART_SetConfig+0x2c4>)
 80058e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058e6:	2203      	movs	r2, #3
 80058e8:	4013      	ands	r3, r2
 80058ea:	2b03      	cmp	r3, #3
 80058ec:	d017      	beq.n	800591e <UART_SetConfig+0xda>
 80058ee:	d81b      	bhi.n	8005928 <UART_SetConfig+0xe4>
 80058f0:	2b02      	cmp	r3, #2
 80058f2:	d00a      	beq.n	800590a <UART_SetConfig+0xc6>
 80058f4:	d818      	bhi.n	8005928 <UART_SetConfig+0xe4>
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d002      	beq.n	8005900 <UART_SetConfig+0xbc>
 80058fa:	2b01      	cmp	r3, #1
 80058fc:	d00a      	beq.n	8005914 <UART_SetConfig+0xd0>
 80058fe:	e013      	b.n	8005928 <UART_SetConfig+0xe4>
 8005900:	231b      	movs	r3, #27
 8005902:	18fb      	adds	r3, r7, r3
 8005904:	2200      	movs	r2, #0
 8005906:	701a      	strb	r2, [r3, #0]
 8005908:	e021      	b.n	800594e <UART_SetConfig+0x10a>
 800590a:	231b      	movs	r3, #27
 800590c:	18fb      	adds	r3, r7, r3
 800590e:	2202      	movs	r2, #2
 8005910:	701a      	strb	r2, [r3, #0]
 8005912:	e01c      	b.n	800594e <UART_SetConfig+0x10a>
 8005914:	231b      	movs	r3, #27
 8005916:	18fb      	adds	r3, r7, r3
 8005918:	2204      	movs	r2, #4
 800591a:	701a      	strb	r2, [r3, #0]
 800591c:	e017      	b.n	800594e <UART_SetConfig+0x10a>
 800591e:	231b      	movs	r3, #27
 8005920:	18fb      	adds	r3, r7, r3
 8005922:	2208      	movs	r2, #8
 8005924:	701a      	strb	r2, [r3, #0]
 8005926:	e012      	b.n	800594e <UART_SetConfig+0x10a>
 8005928:	231b      	movs	r3, #27
 800592a:	18fb      	adds	r3, r7, r3
 800592c:	2210      	movs	r2, #16
 800592e:	701a      	strb	r2, [r3, #0]
 8005930:	e00d      	b.n	800594e <UART_SetConfig+0x10a>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a75      	ldr	r2, [pc, #468]	@ (8005b0c <UART_SetConfig+0x2c8>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d104      	bne.n	8005946 <UART_SetConfig+0x102>
 800593c:	231b      	movs	r3, #27
 800593e:	18fb      	adds	r3, r7, r3
 8005940:	2200      	movs	r2, #0
 8005942:	701a      	strb	r2, [r3, #0]
 8005944:	e003      	b.n	800594e <UART_SetConfig+0x10a>
 8005946:	231b      	movs	r3, #27
 8005948:	18fb      	adds	r3, r7, r3
 800594a:	2210      	movs	r2, #16
 800594c:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	69da      	ldr	r2, [r3, #28]
 8005952:	2380      	movs	r3, #128	@ 0x80
 8005954:	021b      	lsls	r3, r3, #8
 8005956:	429a      	cmp	r2, r3
 8005958:	d000      	beq.n	800595c <UART_SetConfig+0x118>
 800595a:	e065      	b.n	8005a28 <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 800595c:	231b      	movs	r3, #27
 800595e:	18fb      	adds	r3, r7, r3
 8005960:	781b      	ldrb	r3, [r3, #0]
 8005962:	2b08      	cmp	r3, #8
 8005964:	d015      	beq.n	8005992 <UART_SetConfig+0x14e>
 8005966:	dc18      	bgt.n	800599a <UART_SetConfig+0x156>
 8005968:	2b04      	cmp	r3, #4
 800596a:	d00d      	beq.n	8005988 <UART_SetConfig+0x144>
 800596c:	dc15      	bgt.n	800599a <UART_SetConfig+0x156>
 800596e:	2b00      	cmp	r3, #0
 8005970:	d002      	beq.n	8005978 <UART_SetConfig+0x134>
 8005972:	2b02      	cmp	r3, #2
 8005974:	d005      	beq.n	8005982 <UART_SetConfig+0x13e>
 8005976:	e010      	b.n	800599a <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005978:	f7fe fc42 	bl	8004200 <HAL_RCC_GetPCLK1Freq>
 800597c:	0003      	movs	r3, r0
 800597e:	617b      	str	r3, [r7, #20]
        break;
 8005980:	e012      	b.n	80059a8 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005982:	4b63      	ldr	r3, [pc, #396]	@ (8005b10 <UART_SetConfig+0x2cc>)
 8005984:	617b      	str	r3, [r7, #20]
        break;
 8005986:	e00f      	b.n	80059a8 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005988:	f7fe fbae 	bl	80040e8 <HAL_RCC_GetSysClockFreq>
 800598c:	0003      	movs	r3, r0
 800598e:	617b      	str	r3, [r7, #20]
        break;
 8005990:	e00a      	b.n	80059a8 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005992:	2380      	movs	r3, #128	@ 0x80
 8005994:	021b      	lsls	r3, r3, #8
 8005996:	617b      	str	r3, [r7, #20]
        break;
 8005998:	e006      	b.n	80059a8 <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 800599a:	2300      	movs	r3, #0
 800599c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800599e:	231a      	movs	r3, #26
 80059a0:	18fb      	adds	r3, r7, r3
 80059a2:	2201      	movs	r2, #1
 80059a4:	701a      	strb	r2, [r3, #0]
        break;
 80059a6:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d100      	bne.n	80059b0 <UART_SetConfig+0x16c>
 80059ae:	e08d      	b.n	8005acc <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80059b4:	4b57      	ldr	r3, [pc, #348]	@ (8005b14 <UART_SetConfig+0x2d0>)
 80059b6:	0052      	lsls	r2, r2, #1
 80059b8:	5ad3      	ldrh	r3, [r2, r3]
 80059ba:	0019      	movs	r1, r3
 80059bc:	6978      	ldr	r0, [r7, #20]
 80059be:	f7fa fb9f 	bl	8000100 <__udivsi3>
 80059c2:	0003      	movs	r3, r0
 80059c4:	005a      	lsls	r2, r3, #1
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	085b      	lsrs	r3, r3, #1
 80059cc:	18d2      	adds	r2, r2, r3
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	0019      	movs	r1, r3
 80059d4:	0010      	movs	r0, r2
 80059d6:	f7fa fb93 	bl	8000100 <__udivsi3>
 80059da:	0003      	movs	r3, r0
 80059dc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	2b0f      	cmp	r3, #15
 80059e2:	d91c      	bls.n	8005a1e <UART_SetConfig+0x1da>
 80059e4:	693a      	ldr	r2, [r7, #16]
 80059e6:	2380      	movs	r3, #128	@ 0x80
 80059e8:	025b      	lsls	r3, r3, #9
 80059ea:	429a      	cmp	r2, r3
 80059ec:	d217      	bcs.n	8005a1e <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	b29a      	uxth	r2, r3
 80059f2:	200e      	movs	r0, #14
 80059f4:	183b      	adds	r3, r7, r0
 80059f6:	210f      	movs	r1, #15
 80059f8:	438a      	bics	r2, r1
 80059fa:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80059fc:	693b      	ldr	r3, [r7, #16]
 80059fe:	085b      	lsrs	r3, r3, #1
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	2207      	movs	r2, #7
 8005a04:	4013      	ands	r3, r2
 8005a06:	b299      	uxth	r1, r3
 8005a08:	183b      	adds	r3, r7, r0
 8005a0a:	183a      	adds	r2, r7, r0
 8005a0c:	8812      	ldrh	r2, [r2, #0]
 8005a0e:	430a      	orrs	r2, r1
 8005a10:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	183a      	adds	r2, r7, r0
 8005a18:	8812      	ldrh	r2, [r2, #0]
 8005a1a:	60da      	str	r2, [r3, #12]
 8005a1c:	e056      	b.n	8005acc <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8005a1e:	231a      	movs	r3, #26
 8005a20:	18fb      	adds	r3, r7, r3
 8005a22:	2201      	movs	r2, #1
 8005a24:	701a      	strb	r2, [r3, #0]
 8005a26:	e051      	b.n	8005acc <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005a28:	231b      	movs	r3, #27
 8005a2a:	18fb      	adds	r3, r7, r3
 8005a2c:	781b      	ldrb	r3, [r3, #0]
 8005a2e:	2b08      	cmp	r3, #8
 8005a30:	d015      	beq.n	8005a5e <UART_SetConfig+0x21a>
 8005a32:	dc18      	bgt.n	8005a66 <UART_SetConfig+0x222>
 8005a34:	2b04      	cmp	r3, #4
 8005a36:	d00d      	beq.n	8005a54 <UART_SetConfig+0x210>
 8005a38:	dc15      	bgt.n	8005a66 <UART_SetConfig+0x222>
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d002      	beq.n	8005a44 <UART_SetConfig+0x200>
 8005a3e:	2b02      	cmp	r3, #2
 8005a40:	d005      	beq.n	8005a4e <UART_SetConfig+0x20a>
 8005a42:	e010      	b.n	8005a66 <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a44:	f7fe fbdc 	bl	8004200 <HAL_RCC_GetPCLK1Freq>
 8005a48:	0003      	movs	r3, r0
 8005a4a:	617b      	str	r3, [r7, #20]
        break;
 8005a4c:	e012      	b.n	8005a74 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a4e:	4b30      	ldr	r3, [pc, #192]	@ (8005b10 <UART_SetConfig+0x2cc>)
 8005a50:	617b      	str	r3, [r7, #20]
        break;
 8005a52:	e00f      	b.n	8005a74 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a54:	f7fe fb48 	bl	80040e8 <HAL_RCC_GetSysClockFreq>
 8005a58:	0003      	movs	r3, r0
 8005a5a:	617b      	str	r3, [r7, #20]
        break;
 8005a5c:	e00a      	b.n	8005a74 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a5e:	2380      	movs	r3, #128	@ 0x80
 8005a60:	021b      	lsls	r3, r3, #8
 8005a62:	617b      	str	r3, [r7, #20]
        break;
 8005a64:	e006      	b.n	8005a74 <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 8005a66:	2300      	movs	r3, #0
 8005a68:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005a6a:	231a      	movs	r3, #26
 8005a6c:	18fb      	adds	r3, r7, r3
 8005a6e:	2201      	movs	r2, #1
 8005a70:	701a      	strb	r2, [r3, #0]
        break;
 8005a72:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d028      	beq.n	8005acc <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005a7e:	4b25      	ldr	r3, [pc, #148]	@ (8005b14 <UART_SetConfig+0x2d0>)
 8005a80:	0052      	lsls	r2, r2, #1
 8005a82:	5ad3      	ldrh	r3, [r2, r3]
 8005a84:	0019      	movs	r1, r3
 8005a86:	6978      	ldr	r0, [r7, #20]
 8005a88:	f7fa fb3a 	bl	8000100 <__udivsi3>
 8005a8c:	0003      	movs	r3, r0
 8005a8e:	001a      	movs	r2, r3
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	085b      	lsrs	r3, r3, #1
 8005a96:	18d2      	adds	r2, r2, r3
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	0019      	movs	r1, r3
 8005a9e:	0010      	movs	r0, r2
 8005aa0:	f7fa fb2e 	bl	8000100 <__udivsi3>
 8005aa4:	0003      	movs	r3, r0
 8005aa6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	2b0f      	cmp	r3, #15
 8005aac:	d90a      	bls.n	8005ac4 <UART_SetConfig+0x280>
 8005aae:	693a      	ldr	r2, [r7, #16]
 8005ab0:	2380      	movs	r3, #128	@ 0x80
 8005ab2:	025b      	lsls	r3, r3, #9
 8005ab4:	429a      	cmp	r2, r3
 8005ab6:	d205      	bcs.n	8005ac4 <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	b29a      	uxth	r2, r3
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	60da      	str	r2, [r3, #12]
 8005ac2:	e003      	b.n	8005acc <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8005ac4:	231a      	movs	r3, #26
 8005ac6:	18fb      	adds	r3, r7, r3
 8005ac8:	2201      	movs	r2, #1
 8005aca:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	226a      	movs	r2, #106	@ 0x6a
 8005ad0:	2101      	movs	r1, #1
 8005ad2:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2268      	movs	r2, #104	@ 0x68
 8005ad8:	2101      	movs	r1, #1
 8005ada:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005ae8:	231a      	movs	r3, #26
 8005aea:	18fb      	adds	r3, r7, r3
 8005aec:	781b      	ldrb	r3, [r3, #0]
}
 8005aee:	0018      	movs	r0, r3
 8005af0:	46bd      	mov	sp, r7
 8005af2:	b008      	add	sp, #32
 8005af4:	bd80      	pop	{r7, pc}
 8005af6:	46c0      	nop			@ (mov r8, r8)
 8005af8:	cfff69f3 	.word	0xcfff69f3
 8005afc:	ffffcfff 	.word	0xffffcfff
 8005b00:	11fff4ff 	.word	0x11fff4ff
 8005b04:	40013800 	.word	0x40013800
 8005b08:	40021000 	.word	0x40021000
 8005b0c:	40004400 	.word	0x40004400
 8005b10:	00f42400 	.word	0x00f42400
 8005b14:	08006520 	.word	0x08006520

08005b18 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b082      	sub	sp, #8
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b24:	2208      	movs	r2, #8
 8005b26:	4013      	ands	r3, r2
 8005b28:	d00b      	beq.n	8005b42 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	4a4a      	ldr	r2, [pc, #296]	@ (8005c5c <UART_AdvFeatureConfig+0x144>)
 8005b32:	4013      	ands	r3, r2
 8005b34:	0019      	movs	r1, r3
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	430a      	orrs	r2, r1
 8005b40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b46:	2201      	movs	r2, #1
 8005b48:	4013      	ands	r3, r2
 8005b4a:	d00b      	beq.n	8005b64 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	685b      	ldr	r3, [r3, #4]
 8005b52:	4a43      	ldr	r2, [pc, #268]	@ (8005c60 <UART_AdvFeatureConfig+0x148>)
 8005b54:	4013      	ands	r3, r2
 8005b56:	0019      	movs	r1, r3
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	430a      	orrs	r2, r1
 8005b62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b68:	2202      	movs	r2, #2
 8005b6a:	4013      	ands	r3, r2
 8005b6c:	d00b      	beq.n	8005b86 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	4a3b      	ldr	r2, [pc, #236]	@ (8005c64 <UART_AdvFeatureConfig+0x14c>)
 8005b76:	4013      	ands	r3, r2
 8005b78:	0019      	movs	r1, r3
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	430a      	orrs	r2, r1
 8005b84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b8a:	2204      	movs	r2, #4
 8005b8c:	4013      	ands	r3, r2
 8005b8e:	d00b      	beq.n	8005ba8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	4a34      	ldr	r2, [pc, #208]	@ (8005c68 <UART_AdvFeatureConfig+0x150>)
 8005b98:	4013      	ands	r3, r2
 8005b9a:	0019      	movs	r1, r3
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	430a      	orrs	r2, r1
 8005ba6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bac:	2210      	movs	r2, #16
 8005bae:	4013      	ands	r3, r2
 8005bb0:	d00b      	beq.n	8005bca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	4a2c      	ldr	r2, [pc, #176]	@ (8005c6c <UART_AdvFeatureConfig+0x154>)
 8005bba:	4013      	ands	r3, r2
 8005bbc:	0019      	movs	r1, r3
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	430a      	orrs	r2, r1
 8005bc8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bce:	2220      	movs	r2, #32
 8005bd0:	4013      	ands	r3, r2
 8005bd2:	d00b      	beq.n	8005bec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	4a25      	ldr	r2, [pc, #148]	@ (8005c70 <UART_AdvFeatureConfig+0x158>)
 8005bdc:	4013      	ands	r3, r2
 8005bde:	0019      	movs	r1, r3
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	430a      	orrs	r2, r1
 8005bea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bf0:	2240      	movs	r2, #64	@ 0x40
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	d01d      	beq.n	8005c32 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	685b      	ldr	r3, [r3, #4]
 8005bfc:	4a1d      	ldr	r2, [pc, #116]	@ (8005c74 <UART_AdvFeatureConfig+0x15c>)
 8005bfe:	4013      	ands	r3, r2
 8005c00:	0019      	movs	r1, r3
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	430a      	orrs	r2, r1
 8005c0c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c12:	2380      	movs	r3, #128	@ 0x80
 8005c14:	035b      	lsls	r3, r3, #13
 8005c16:	429a      	cmp	r2, r3
 8005c18:	d10b      	bne.n	8005c32 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	4a15      	ldr	r2, [pc, #84]	@ (8005c78 <UART_AdvFeatureConfig+0x160>)
 8005c22:	4013      	ands	r3, r2
 8005c24:	0019      	movs	r1, r3
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	430a      	orrs	r2, r1
 8005c30:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c36:	2280      	movs	r2, #128	@ 0x80
 8005c38:	4013      	ands	r3, r2
 8005c3a:	d00b      	beq.n	8005c54 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	4a0e      	ldr	r2, [pc, #56]	@ (8005c7c <UART_AdvFeatureConfig+0x164>)
 8005c44:	4013      	ands	r3, r2
 8005c46:	0019      	movs	r1, r3
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	430a      	orrs	r2, r1
 8005c52:	605a      	str	r2, [r3, #4]
  }
}
 8005c54:	46c0      	nop			@ (mov r8, r8)
 8005c56:	46bd      	mov	sp, r7
 8005c58:	b002      	add	sp, #8
 8005c5a:	bd80      	pop	{r7, pc}
 8005c5c:	ffff7fff 	.word	0xffff7fff
 8005c60:	fffdffff 	.word	0xfffdffff
 8005c64:	fffeffff 	.word	0xfffeffff
 8005c68:	fffbffff 	.word	0xfffbffff
 8005c6c:	ffffefff 	.word	0xffffefff
 8005c70:	ffffdfff 	.word	0xffffdfff
 8005c74:	ffefffff 	.word	0xffefffff
 8005c78:	ff9fffff 	.word	0xff9fffff
 8005c7c:	fff7ffff 	.word	0xfff7ffff

08005c80 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b092      	sub	sp, #72	@ 0x48
 8005c84:	af02      	add	r7, sp, #8
 8005c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2290      	movs	r2, #144	@ 0x90
 8005c8c:	2100      	movs	r1, #0
 8005c8e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005c90:	f7fb fc28 	bl	80014e4 <HAL_GetTick>
 8005c94:	0003      	movs	r3, r0
 8005c96:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	2208      	movs	r2, #8
 8005ca0:	4013      	ands	r3, r2
 8005ca2:	2b08      	cmp	r3, #8
 8005ca4:	d12d      	bne.n	8005d02 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ca6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ca8:	2280      	movs	r2, #128	@ 0x80
 8005caa:	0391      	lsls	r1, r2, #14
 8005cac:	6878      	ldr	r0, [r7, #4]
 8005cae:	4a47      	ldr	r2, [pc, #284]	@ (8005dcc <UART_CheckIdleState+0x14c>)
 8005cb0:	9200      	str	r2, [sp, #0]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	f000 f88e 	bl	8005dd4 <UART_WaitOnFlagUntilTimeout>
 8005cb8:	1e03      	subs	r3, r0, #0
 8005cba:	d022      	beq.n	8005d02 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cbc:	f3ef 8310 	mrs	r3, PRIMASK
 8005cc0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005cc4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ccc:	f383 8810 	msr	PRIMASK, r3
}
 8005cd0:	46c0      	nop			@ (mov r8, r8)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	2180      	movs	r1, #128	@ 0x80
 8005cde:	438a      	bics	r2, r1
 8005ce0:	601a      	str	r2, [r3, #0]
 8005ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ce4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ce6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ce8:	f383 8810 	msr	PRIMASK, r3
}
 8005cec:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2288      	movs	r2, #136	@ 0x88
 8005cf2:	2120      	movs	r1, #32
 8005cf4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2284      	movs	r2, #132	@ 0x84
 8005cfa:	2100      	movs	r1, #0
 8005cfc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005cfe:	2303      	movs	r3, #3
 8005d00:	e060      	b.n	8005dc4 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	2204      	movs	r2, #4
 8005d0a:	4013      	ands	r3, r2
 8005d0c:	2b04      	cmp	r3, #4
 8005d0e:	d146      	bne.n	8005d9e <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d12:	2280      	movs	r2, #128	@ 0x80
 8005d14:	03d1      	lsls	r1, r2, #15
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	4a2c      	ldr	r2, [pc, #176]	@ (8005dcc <UART_CheckIdleState+0x14c>)
 8005d1a:	9200      	str	r2, [sp, #0]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f000 f859 	bl	8005dd4 <UART_WaitOnFlagUntilTimeout>
 8005d22:	1e03      	subs	r3, r0, #0
 8005d24:	d03b      	beq.n	8005d9e <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d26:	f3ef 8310 	mrs	r3, PRIMASK
 8005d2a:	60fb      	str	r3, [r7, #12]
  return(result);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d30:	2301      	movs	r3, #1
 8005d32:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	f383 8810 	msr	PRIMASK, r3
}
 8005d3a:	46c0      	nop			@ (mov r8, r8)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	681a      	ldr	r2, [r3, #0]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4922      	ldr	r1, [pc, #136]	@ (8005dd0 <UART_CheckIdleState+0x150>)
 8005d48:	400a      	ands	r2, r1
 8005d4a:	601a      	str	r2, [r3, #0]
 8005d4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d4e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	f383 8810 	msr	PRIMASK, r3
}
 8005d56:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d58:	f3ef 8310 	mrs	r3, PRIMASK
 8005d5c:	61bb      	str	r3, [r7, #24]
  return(result);
 8005d5e:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d60:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d62:	2301      	movs	r3, #1
 8005d64:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d66:	69fb      	ldr	r3, [r7, #28]
 8005d68:	f383 8810 	msr	PRIMASK, r3
}
 8005d6c:	46c0      	nop			@ (mov r8, r8)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	689a      	ldr	r2, [r3, #8]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	2101      	movs	r1, #1
 8005d7a:	438a      	bics	r2, r1
 8005d7c:	609a      	str	r2, [r3, #8]
 8005d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d80:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d82:	6a3b      	ldr	r3, [r7, #32]
 8005d84:	f383 8810 	msr	PRIMASK, r3
}
 8005d88:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	228c      	movs	r2, #140	@ 0x8c
 8005d8e:	2120      	movs	r1, #32
 8005d90:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2284      	movs	r2, #132	@ 0x84
 8005d96:	2100      	movs	r1, #0
 8005d98:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d9a:	2303      	movs	r3, #3
 8005d9c:	e012      	b.n	8005dc4 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2288      	movs	r2, #136	@ 0x88
 8005da2:	2120      	movs	r1, #32
 8005da4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	228c      	movs	r2, #140	@ 0x8c
 8005daa:	2120      	movs	r1, #32
 8005dac:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2200      	movs	r2, #0
 8005db2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2200      	movs	r2, #0
 8005db8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2284      	movs	r2, #132	@ 0x84
 8005dbe:	2100      	movs	r1, #0
 8005dc0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005dc2:	2300      	movs	r3, #0
}
 8005dc4:	0018      	movs	r0, r3
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	b010      	add	sp, #64	@ 0x40
 8005dca:	bd80      	pop	{r7, pc}
 8005dcc:	01ffffff 	.word	0x01ffffff
 8005dd0:	fffffedf 	.word	0xfffffedf

08005dd4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b084      	sub	sp, #16
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	60f8      	str	r0, [r7, #12]
 8005ddc:	60b9      	str	r1, [r7, #8]
 8005dde:	603b      	str	r3, [r7, #0]
 8005de0:	1dfb      	adds	r3, r7, #7
 8005de2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005de4:	e051      	b.n	8005e8a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005de6:	69bb      	ldr	r3, [r7, #24]
 8005de8:	3301      	adds	r3, #1
 8005dea:	d04e      	beq.n	8005e8a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005dec:	f7fb fb7a 	bl	80014e4 <HAL_GetTick>
 8005df0:	0002      	movs	r2, r0
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	69ba      	ldr	r2, [r7, #24]
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d302      	bcc.n	8005e02 <UART_WaitOnFlagUntilTimeout+0x2e>
 8005dfc:	69bb      	ldr	r3, [r7, #24]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d101      	bne.n	8005e06 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8005e02:	2303      	movs	r3, #3
 8005e04:	e051      	b.n	8005eaa <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	2204      	movs	r2, #4
 8005e0e:	4013      	ands	r3, r2
 8005e10:	d03b      	beq.n	8005e8a <UART_WaitOnFlagUntilTimeout+0xb6>
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	2b80      	cmp	r3, #128	@ 0x80
 8005e16:	d038      	beq.n	8005e8a <UART_WaitOnFlagUntilTimeout+0xb6>
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	2b40      	cmp	r3, #64	@ 0x40
 8005e1c:	d035      	beq.n	8005e8a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	69db      	ldr	r3, [r3, #28]
 8005e24:	2208      	movs	r2, #8
 8005e26:	4013      	ands	r3, r2
 8005e28:	2b08      	cmp	r3, #8
 8005e2a:	d111      	bne.n	8005e50 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2208      	movs	r2, #8
 8005e32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	0018      	movs	r0, r3
 8005e38:	f000 f87c 	bl	8005f34 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	2290      	movs	r2, #144	@ 0x90
 8005e40:	2108      	movs	r1, #8
 8005e42:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2284      	movs	r2, #132	@ 0x84
 8005e48:	2100      	movs	r1, #0
 8005e4a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	e02c      	b.n	8005eaa <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	69da      	ldr	r2, [r3, #28]
 8005e56:	2380      	movs	r3, #128	@ 0x80
 8005e58:	011b      	lsls	r3, r3, #4
 8005e5a:	401a      	ands	r2, r3
 8005e5c:	2380      	movs	r3, #128	@ 0x80
 8005e5e:	011b      	lsls	r3, r3, #4
 8005e60:	429a      	cmp	r2, r3
 8005e62:	d112      	bne.n	8005e8a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	2280      	movs	r2, #128	@ 0x80
 8005e6a:	0112      	lsls	r2, r2, #4
 8005e6c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	0018      	movs	r0, r3
 8005e72:	f000 f85f 	bl	8005f34 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2290      	movs	r2, #144	@ 0x90
 8005e7a:	2120      	movs	r1, #32
 8005e7c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2284      	movs	r2, #132	@ 0x84
 8005e82:	2100      	movs	r1, #0
 8005e84:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005e86:	2303      	movs	r3, #3
 8005e88:	e00f      	b.n	8005eaa <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	69db      	ldr	r3, [r3, #28]
 8005e90:	68ba      	ldr	r2, [r7, #8]
 8005e92:	4013      	ands	r3, r2
 8005e94:	68ba      	ldr	r2, [r7, #8]
 8005e96:	1ad3      	subs	r3, r2, r3
 8005e98:	425a      	negs	r2, r3
 8005e9a:	4153      	adcs	r3, r2
 8005e9c:	b2db      	uxtb	r3, r3
 8005e9e:	001a      	movs	r2, r3
 8005ea0:	1dfb      	adds	r3, r7, #7
 8005ea2:	781b      	ldrb	r3, [r3, #0]
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	d09e      	beq.n	8005de6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ea8:	2300      	movs	r3, #0
}
 8005eaa:	0018      	movs	r0, r3
 8005eac:	46bd      	mov	sp, r7
 8005eae:	b004      	add	sp, #16
 8005eb0:	bd80      	pop	{r7, pc}
	...

08005eb4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b08a      	sub	sp, #40	@ 0x28
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ebc:	f3ef 8310 	mrs	r3, PRIMASK
 8005ec0:	60bb      	str	r3, [r7, #8]
  return(result);
 8005ec2:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8005ec4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	f383 8810 	msr	PRIMASK, r3
}
 8005ed0:	46c0      	nop			@ (mov r8, r8)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	21c0      	movs	r1, #192	@ 0xc0
 8005ede:	438a      	bics	r2, r1
 8005ee0:	601a      	str	r2, [r3, #0]
 8005ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ee4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	f383 8810 	msr	PRIMASK, r3
}
 8005eec:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005eee:	f3ef 8310 	mrs	r3, PRIMASK
 8005ef2:	617b      	str	r3, [r7, #20]
  return(result);
 8005ef4:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8005ef6:	623b      	str	r3, [r7, #32]
 8005ef8:	2301      	movs	r3, #1
 8005efa:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005efc:	69bb      	ldr	r3, [r7, #24]
 8005efe:	f383 8810 	msr	PRIMASK, r3
}
 8005f02:	46c0      	nop			@ (mov r8, r8)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	689a      	ldr	r2, [r3, #8]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4908      	ldr	r1, [pc, #32]	@ (8005f30 <UART_EndTxTransfer+0x7c>)
 8005f10:	400a      	ands	r2, r1
 8005f12:	609a      	str	r2, [r3, #8]
 8005f14:	6a3b      	ldr	r3, [r7, #32]
 8005f16:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f18:	69fb      	ldr	r3, [r7, #28]
 8005f1a:	f383 8810 	msr	PRIMASK, r3
}
 8005f1e:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2288      	movs	r2, #136	@ 0x88
 8005f24:	2120      	movs	r1, #32
 8005f26:	5099      	str	r1, [r3, r2]
}
 8005f28:	46c0      	nop			@ (mov r8, r8)
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	b00a      	add	sp, #40	@ 0x28
 8005f2e:	bd80      	pop	{r7, pc}
 8005f30:	ff7fffff 	.word	0xff7fffff

08005f34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b08e      	sub	sp, #56	@ 0x38
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f3c:	f3ef 8310 	mrs	r3, PRIMASK
 8005f40:	617b      	str	r3, [r7, #20]
  return(result);
 8005f42:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005f44:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f46:	2301      	movs	r3, #1
 8005f48:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f4a:	69bb      	ldr	r3, [r7, #24]
 8005f4c:	f383 8810 	msr	PRIMASK, r3
}
 8005f50:	46c0      	nop			@ (mov r8, r8)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	681a      	ldr	r2, [r3, #0]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4926      	ldr	r1, [pc, #152]	@ (8005ff8 <UART_EndRxTransfer+0xc4>)
 8005f5e:	400a      	ands	r2, r1
 8005f60:	601a      	str	r2, [r3, #0]
 8005f62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f64:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f66:	69fb      	ldr	r3, [r7, #28]
 8005f68:	f383 8810 	msr	PRIMASK, r3
}
 8005f6c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f6e:	f3ef 8310 	mrs	r3, PRIMASK
 8005f72:	623b      	str	r3, [r7, #32]
  return(result);
 8005f74:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005f76:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f78:	2301      	movs	r3, #1
 8005f7a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f7e:	f383 8810 	msr	PRIMASK, r3
}
 8005f82:	46c0      	nop			@ (mov r8, r8)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	689a      	ldr	r2, [r3, #8]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	491b      	ldr	r1, [pc, #108]	@ (8005ffc <UART_EndRxTransfer+0xc8>)
 8005f90:	400a      	ands	r2, r1
 8005f92:	609a      	str	r2, [r3, #8]
 8005f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f96:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f9a:	f383 8810 	msr	PRIMASK, r3
}
 8005f9e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	d118      	bne.n	8005fda <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fa8:	f3ef 8310 	mrs	r3, PRIMASK
 8005fac:	60bb      	str	r3, [r7, #8]
  return(result);
 8005fae:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	f383 8810 	msr	PRIMASK, r3
}
 8005fbc:	46c0      	nop			@ (mov r8, r8)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	2110      	movs	r1, #16
 8005fca:	438a      	bics	r2, r1
 8005fcc:	601a      	str	r2, [r3, #0]
 8005fce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fd0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fd2:	693b      	ldr	r3, [r7, #16]
 8005fd4:	f383 8810 	msr	PRIMASK, r3
}
 8005fd8:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	228c      	movs	r2, #140	@ 0x8c
 8005fde:	2120      	movs	r1, #32
 8005fe0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2200      	movs	r2, #0
 8005fec:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005fee:	46c0      	nop			@ (mov r8, r8)
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	b00e      	add	sp, #56	@ 0x38
 8005ff4:	bd80      	pop	{r7, pc}
 8005ff6:	46c0      	nop			@ (mov r8, r8)
 8005ff8:	fffffedf 	.word	0xfffffedf
 8005ffc:	effffffe 	.word	0xeffffffe

08006000 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b08c      	sub	sp, #48	@ 0x30
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800600c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	2220      	movs	r2, #32
 8006016:	4013      	ands	r3, r2
 8006018:	d135      	bne.n	8006086 <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 800601a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800601c:	2256      	movs	r2, #86	@ 0x56
 800601e:	2100      	movs	r1, #0
 8006020:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006022:	f3ef 8310 	mrs	r3, PRIMASK
 8006026:	60fb      	str	r3, [r7, #12]
  return(result);
 8006028:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800602a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800602c:	2301      	movs	r3, #1
 800602e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	f383 8810 	msr	PRIMASK, r3
}
 8006036:	46c0      	nop			@ (mov r8, r8)
 8006038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	689a      	ldr	r2, [r3, #8]
 800603e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	2180      	movs	r1, #128	@ 0x80
 8006044:	438a      	bics	r2, r1
 8006046:	609a      	str	r2, [r3, #8]
 8006048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800604a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	f383 8810 	msr	PRIMASK, r3
}
 8006052:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006054:	f3ef 8310 	mrs	r3, PRIMASK
 8006058:	61bb      	str	r3, [r7, #24]
  return(result);
 800605a:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800605c:	627b      	str	r3, [r7, #36]	@ 0x24
 800605e:	2301      	movs	r3, #1
 8006060:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006062:	69fb      	ldr	r3, [r7, #28]
 8006064:	f383 8810 	msr	PRIMASK, r3
}
 8006068:	46c0      	nop			@ (mov r8, r8)
 800606a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	2140      	movs	r1, #64	@ 0x40
 8006076:	430a      	orrs	r2, r1
 8006078:	601a      	str	r2, [r3, #0]
 800607a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800607c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800607e:	6a3b      	ldr	r3, [r7, #32]
 8006080:	f383 8810 	msr	PRIMASK, r3
}
 8006084:	e004      	b.n	8006090 <UART_DMATransmitCplt+0x90>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 8006086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006088:	0018      	movs	r0, r3
 800608a:	f7ff fbb7 	bl	80057fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800608e:	46c0      	nop			@ (mov r8, r8)
 8006090:	46c0      	nop			@ (mov r8, r8)
 8006092:	46bd      	mov	sp, r7
 8006094:	b00c      	add	sp, #48	@ 0x30
 8006096:	bd80      	pop	{r7, pc}

08006098 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b084      	sub	sp, #16
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060a4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	0018      	movs	r0, r3
 80060aa:	f7ff fbaf 	bl	800580c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060ae:	46c0      	nop			@ (mov r8, r8)
 80060b0:	46bd      	mov	sp, r7
 80060b2:	b004      	add	sp, #16
 80060b4:	bd80      	pop	{r7, pc}

080060b6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80060b6:	b580      	push	{r7, lr}
 80060b8:	b086      	sub	sp, #24
 80060ba:	af00      	add	r7, sp, #0
 80060bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060c2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	2288      	movs	r2, #136	@ 0x88
 80060c8:	589b      	ldr	r3, [r3, r2]
 80060ca:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	228c      	movs	r2, #140	@ 0x8c
 80060d0:	589b      	ldr	r3, [r3, r2]
 80060d2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	689b      	ldr	r3, [r3, #8]
 80060da:	2280      	movs	r2, #128	@ 0x80
 80060dc:	4013      	ands	r3, r2
 80060de:	2b80      	cmp	r3, #128	@ 0x80
 80060e0:	d10a      	bne.n	80060f8 <UART_DMAError+0x42>
 80060e2:	693b      	ldr	r3, [r7, #16]
 80060e4:	2b21      	cmp	r3, #33	@ 0x21
 80060e6:	d107      	bne.n	80060f8 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	2256      	movs	r2, #86	@ 0x56
 80060ec:	2100      	movs	r1, #0
 80060ee:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	0018      	movs	r0, r3
 80060f4:	f7ff fede 	bl	8005eb4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	689b      	ldr	r3, [r3, #8]
 80060fe:	2240      	movs	r2, #64	@ 0x40
 8006100:	4013      	ands	r3, r2
 8006102:	2b40      	cmp	r3, #64	@ 0x40
 8006104:	d10a      	bne.n	800611c <UART_DMAError+0x66>
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	2b22      	cmp	r3, #34	@ 0x22
 800610a:	d107      	bne.n	800611c <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	225e      	movs	r2, #94	@ 0x5e
 8006110:	2100      	movs	r1, #0
 8006112:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8006114:	697b      	ldr	r3, [r7, #20]
 8006116:	0018      	movs	r0, r3
 8006118:	f7ff ff0c 	bl	8005f34 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	2290      	movs	r2, #144	@ 0x90
 8006120:	589b      	ldr	r3, [r3, r2]
 8006122:	2210      	movs	r2, #16
 8006124:	431a      	orrs	r2, r3
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	2190      	movs	r1, #144	@ 0x90
 800612a:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	0018      	movs	r0, r3
 8006130:	f7ff fb74 	bl	800581c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006134:	46c0      	nop			@ (mov r8, r8)
 8006136:	46bd      	mov	sp, r7
 8006138:	b006      	add	sp, #24
 800613a:	bd80      	pop	{r7, pc}

0800613c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b084      	sub	sp, #16
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006148:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	225e      	movs	r2, #94	@ 0x5e
 800614e:	2100      	movs	r1, #0
 8006150:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	2256      	movs	r2, #86	@ 0x56
 8006156:	2100      	movs	r1, #0
 8006158:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	0018      	movs	r0, r3
 800615e:	f7ff fb5d 	bl	800581c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006162:	46c0      	nop			@ (mov r8, r8)
 8006164:	46bd      	mov	sp, r7
 8006166:	b004      	add	sp, #16
 8006168:	bd80      	pop	{r7, pc}

0800616a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800616a:	b580      	push	{r7, lr}
 800616c:	b086      	sub	sp, #24
 800616e:	af00      	add	r7, sp, #0
 8006170:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006172:	f3ef 8310 	mrs	r3, PRIMASK
 8006176:	60bb      	str	r3, [r7, #8]
  return(result);
 8006178:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800617a:	617b      	str	r3, [r7, #20]
 800617c:	2301      	movs	r3, #1
 800617e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f383 8810 	msr	PRIMASK, r3
}
 8006186:	46c0      	nop			@ (mov r8, r8)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	2140      	movs	r1, #64	@ 0x40
 8006194:	438a      	bics	r2, r1
 8006196:	601a      	str	r2, [r3, #0]
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	f383 8810 	msr	PRIMASK, r3
}
 80061a2:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2288      	movs	r2, #136	@ 0x88
 80061a8:	2120      	movs	r1, #32
 80061aa:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2200      	movs	r2, #0
 80061b0:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	0018      	movs	r0, r3
 80061b6:	f7ff fb21 	bl	80057fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80061ba:	46c0      	nop			@ (mov r8, r8)
 80061bc:	46bd      	mov	sp, r7
 80061be:	b006      	add	sp, #24
 80061c0:	bd80      	pop	{r7, pc}

080061c2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80061c2:	b580      	push	{r7, lr}
 80061c4:	b082      	sub	sp, #8
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80061ca:	46c0      	nop			@ (mov r8, r8)
 80061cc:	46bd      	mov	sp, r7
 80061ce:	b002      	add	sp, #8
 80061d0:	bd80      	pop	{r7, pc}

080061d2 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80061d2:	b580      	push	{r7, lr}
 80061d4:	b082      	sub	sp, #8
 80061d6:	af00      	add	r7, sp, #0
 80061d8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80061da:	46c0      	nop			@ (mov r8, r8)
 80061dc:	46bd      	mov	sp, r7
 80061de:	b002      	add	sp, #8
 80061e0:	bd80      	pop	{r7, pc}

080061e2 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80061e2:	b580      	push	{r7, lr}
 80061e4:	b082      	sub	sp, #8
 80061e6:	af00      	add	r7, sp, #0
 80061e8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80061ea:	46c0      	nop			@ (mov r8, r8)
 80061ec:	46bd      	mov	sp, r7
 80061ee:	b002      	add	sp, #8
 80061f0:	bd80      	pop	{r7, pc}
	...

080061f4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b084      	sub	sp, #16
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2284      	movs	r2, #132	@ 0x84
 8006200:	5c9b      	ldrb	r3, [r3, r2]
 8006202:	2b01      	cmp	r3, #1
 8006204:	d101      	bne.n	800620a <HAL_UARTEx_DisableFifoMode+0x16>
 8006206:	2302      	movs	r3, #2
 8006208:	e027      	b.n	800625a <HAL_UARTEx_DisableFifoMode+0x66>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2284      	movs	r2, #132	@ 0x84
 800620e:	2101      	movs	r1, #1
 8006210:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2288      	movs	r2, #136	@ 0x88
 8006216:	2124      	movs	r1, #36	@ 0x24
 8006218:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	681a      	ldr	r2, [r3, #0]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	2101      	movs	r1, #1
 800622e:	438a      	bics	r2, r1
 8006230:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	4a0b      	ldr	r2, [pc, #44]	@ (8006264 <HAL_UARTEx_DisableFifoMode+0x70>)
 8006236:	4013      	ands	r3, r2
 8006238:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2200      	movs	r2, #0
 800623e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	68fa      	ldr	r2, [r7, #12]
 8006246:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2288      	movs	r2, #136	@ 0x88
 800624c:	2120      	movs	r1, #32
 800624e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2284      	movs	r2, #132	@ 0x84
 8006254:	2100      	movs	r1, #0
 8006256:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006258:	2300      	movs	r3, #0
}
 800625a:	0018      	movs	r0, r3
 800625c:	46bd      	mov	sp, r7
 800625e:	b004      	add	sp, #16
 8006260:	bd80      	pop	{r7, pc}
 8006262:	46c0      	nop			@ (mov r8, r8)
 8006264:	dfffffff 	.word	0xdfffffff

08006268 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b084      	sub	sp, #16
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
 8006270:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2284      	movs	r2, #132	@ 0x84
 8006276:	5c9b      	ldrb	r3, [r3, r2]
 8006278:	2b01      	cmp	r3, #1
 800627a:	d101      	bne.n	8006280 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800627c:	2302      	movs	r3, #2
 800627e:	e02e      	b.n	80062de <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2284      	movs	r2, #132	@ 0x84
 8006284:	2101      	movs	r1, #1
 8006286:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2288      	movs	r2, #136	@ 0x88
 800628c:	2124      	movs	r1, #36	@ 0x24
 800628e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	2101      	movs	r1, #1
 80062a4:	438a      	bics	r2, r1
 80062a6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	689b      	ldr	r3, [r3, #8]
 80062ae:	00db      	lsls	r3, r3, #3
 80062b0:	08d9      	lsrs	r1, r3, #3
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	683a      	ldr	r2, [r7, #0]
 80062b8:	430a      	orrs	r2, r1
 80062ba:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	0018      	movs	r0, r3
 80062c0:	f000 f854 	bl	800636c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	68fa      	ldr	r2, [r7, #12]
 80062ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2288      	movs	r2, #136	@ 0x88
 80062d0:	2120      	movs	r1, #32
 80062d2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2284      	movs	r2, #132	@ 0x84
 80062d8:	2100      	movs	r1, #0
 80062da:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80062dc:	2300      	movs	r3, #0
}
 80062de:	0018      	movs	r0, r3
 80062e0:	46bd      	mov	sp, r7
 80062e2:	b004      	add	sp, #16
 80062e4:	bd80      	pop	{r7, pc}
	...

080062e8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b084      	sub	sp, #16
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
 80062f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2284      	movs	r2, #132	@ 0x84
 80062f6:	5c9b      	ldrb	r3, [r3, r2]
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	d101      	bne.n	8006300 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80062fc:	2302      	movs	r3, #2
 80062fe:	e02f      	b.n	8006360 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2284      	movs	r2, #132	@ 0x84
 8006304:	2101      	movs	r1, #1
 8006306:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2288      	movs	r2, #136	@ 0x88
 800630c:	2124      	movs	r1, #36	@ 0x24
 800630e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	681a      	ldr	r2, [r3, #0]
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	2101      	movs	r1, #1
 8006324:	438a      	bics	r2, r1
 8006326:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	4a0e      	ldr	r2, [pc, #56]	@ (8006368 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8006330:	4013      	ands	r3, r2
 8006332:	0019      	movs	r1, r3
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	683a      	ldr	r2, [r7, #0]
 800633a:	430a      	orrs	r2, r1
 800633c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	0018      	movs	r0, r3
 8006342:	f000 f813 	bl	800636c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	68fa      	ldr	r2, [r7, #12]
 800634c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2288      	movs	r2, #136	@ 0x88
 8006352:	2120      	movs	r1, #32
 8006354:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2284      	movs	r2, #132	@ 0x84
 800635a:	2100      	movs	r1, #0
 800635c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800635e:	2300      	movs	r3, #0
}
 8006360:	0018      	movs	r0, r3
 8006362:	46bd      	mov	sp, r7
 8006364:	b004      	add	sp, #16
 8006366:	bd80      	pop	{r7, pc}
 8006368:	f1ffffff 	.word	0xf1ffffff

0800636c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800636c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800636e:	b085      	sub	sp, #20
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006378:	2b00      	cmp	r3, #0
 800637a:	d108      	bne.n	800638e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	226a      	movs	r2, #106	@ 0x6a
 8006380:	2101      	movs	r1, #1
 8006382:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2268      	movs	r2, #104	@ 0x68
 8006388:	2101      	movs	r1, #1
 800638a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800638c:	e043      	b.n	8006416 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800638e:	260f      	movs	r6, #15
 8006390:	19bb      	adds	r3, r7, r6
 8006392:	2208      	movs	r2, #8
 8006394:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006396:	200e      	movs	r0, #14
 8006398:	183b      	adds	r3, r7, r0
 800639a:	2208      	movs	r2, #8
 800639c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	689b      	ldr	r3, [r3, #8]
 80063a4:	0e5b      	lsrs	r3, r3, #25
 80063a6:	b2da      	uxtb	r2, r3
 80063a8:	240d      	movs	r4, #13
 80063aa:	193b      	adds	r3, r7, r4
 80063ac:	2107      	movs	r1, #7
 80063ae:	400a      	ands	r2, r1
 80063b0:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	689b      	ldr	r3, [r3, #8]
 80063b8:	0f5b      	lsrs	r3, r3, #29
 80063ba:	b2da      	uxtb	r2, r3
 80063bc:	250c      	movs	r5, #12
 80063be:	197b      	adds	r3, r7, r5
 80063c0:	2107      	movs	r1, #7
 80063c2:	400a      	ands	r2, r1
 80063c4:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80063c6:	183b      	adds	r3, r7, r0
 80063c8:	781b      	ldrb	r3, [r3, #0]
 80063ca:	197a      	adds	r2, r7, r5
 80063cc:	7812      	ldrb	r2, [r2, #0]
 80063ce:	4914      	ldr	r1, [pc, #80]	@ (8006420 <UARTEx_SetNbDataToProcess+0xb4>)
 80063d0:	5c8a      	ldrb	r2, [r1, r2]
 80063d2:	435a      	muls	r2, r3
 80063d4:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80063d6:	197b      	adds	r3, r7, r5
 80063d8:	781b      	ldrb	r3, [r3, #0]
 80063da:	4a12      	ldr	r2, [pc, #72]	@ (8006424 <UARTEx_SetNbDataToProcess+0xb8>)
 80063dc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80063de:	0019      	movs	r1, r3
 80063e0:	f7f9 ff18 	bl	8000214 <__divsi3>
 80063e4:	0003      	movs	r3, r0
 80063e6:	b299      	uxth	r1, r3
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	226a      	movs	r2, #106	@ 0x6a
 80063ec:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80063ee:	19bb      	adds	r3, r7, r6
 80063f0:	781b      	ldrb	r3, [r3, #0]
 80063f2:	193a      	adds	r2, r7, r4
 80063f4:	7812      	ldrb	r2, [r2, #0]
 80063f6:	490a      	ldr	r1, [pc, #40]	@ (8006420 <UARTEx_SetNbDataToProcess+0xb4>)
 80063f8:	5c8a      	ldrb	r2, [r1, r2]
 80063fa:	435a      	muls	r2, r3
 80063fc:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80063fe:	193b      	adds	r3, r7, r4
 8006400:	781b      	ldrb	r3, [r3, #0]
 8006402:	4a08      	ldr	r2, [pc, #32]	@ (8006424 <UARTEx_SetNbDataToProcess+0xb8>)
 8006404:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006406:	0019      	movs	r1, r3
 8006408:	f7f9 ff04 	bl	8000214 <__divsi3>
 800640c:	0003      	movs	r3, r0
 800640e:	b299      	uxth	r1, r3
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2268      	movs	r2, #104	@ 0x68
 8006414:	5299      	strh	r1, [r3, r2]
}
 8006416:	46c0      	nop			@ (mov r8, r8)
 8006418:	46bd      	mov	sp, r7
 800641a:	b005      	add	sp, #20
 800641c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800641e:	46c0      	nop			@ (mov r8, r8)
 8006420:	08006538 	.word	0x08006538
 8006424:	08006540 	.word	0x08006540

08006428 <memset>:
 8006428:	0003      	movs	r3, r0
 800642a:	1882      	adds	r2, r0, r2
 800642c:	4293      	cmp	r3, r2
 800642e:	d100      	bne.n	8006432 <memset+0xa>
 8006430:	4770      	bx	lr
 8006432:	7019      	strb	r1, [r3, #0]
 8006434:	3301      	adds	r3, #1
 8006436:	e7f9      	b.n	800642c <memset+0x4>

08006438 <__libc_init_array>:
 8006438:	b570      	push	{r4, r5, r6, lr}
 800643a:	2600      	movs	r6, #0
 800643c:	4c0c      	ldr	r4, [pc, #48]	@ (8006470 <__libc_init_array+0x38>)
 800643e:	4d0d      	ldr	r5, [pc, #52]	@ (8006474 <__libc_init_array+0x3c>)
 8006440:	1b64      	subs	r4, r4, r5
 8006442:	10a4      	asrs	r4, r4, #2
 8006444:	42a6      	cmp	r6, r4
 8006446:	d109      	bne.n	800645c <__libc_init_array+0x24>
 8006448:	2600      	movs	r6, #0
 800644a:	f000 f819 	bl	8006480 <_init>
 800644e:	4c0a      	ldr	r4, [pc, #40]	@ (8006478 <__libc_init_array+0x40>)
 8006450:	4d0a      	ldr	r5, [pc, #40]	@ (800647c <__libc_init_array+0x44>)
 8006452:	1b64      	subs	r4, r4, r5
 8006454:	10a4      	asrs	r4, r4, #2
 8006456:	42a6      	cmp	r6, r4
 8006458:	d105      	bne.n	8006466 <__libc_init_array+0x2e>
 800645a:	bd70      	pop	{r4, r5, r6, pc}
 800645c:	00b3      	lsls	r3, r6, #2
 800645e:	58eb      	ldr	r3, [r5, r3]
 8006460:	4798      	blx	r3
 8006462:	3601      	adds	r6, #1
 8006464:	e7ee      	b.n	8006444 <__libc_init_array+0xc>
 8006466:	00b3      	lsls	r3, r6, #2
 8006468:	58eb      	ldr	r3, [r5, r3]
 800646a:	4798      	blx	r3
 800646c:	3601      	adds	r6, #1
 800646e:	e7f2      	b.n	8006456 <__libc_init_array+0x1e>
 8006470:	08006548 	.word	0x08006548
 8006474:	08006548 	.word	0x08006548
 8006478:	0800654c 	.word	0x0800654c
 800647c:	08006548 	.word	0x08006548

08006480 <_init>:
 8006480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006482:	46c0      	nop			@ (mov r8, r8)
 8006484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006486:	bc08      	pop	{r3}
 8006488:	469e      	mov	lr, r3
 800648a:	4770      	bx	lr

0800648c <_fini>:
 800648c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800648e:	46c0      	nop			@ (mov r8, r8)
 8006490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006492:	bc08      	pop	{r3}
 8006494:	469e      	mov	lr, r3
 8006496:	4770      	bx	lr
