
PLC_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cd9c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000010c  0800cf7c  0800cf7c  0000df7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d088  0800d088  0000f1ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d088  0800d088  0000e088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d090  0800d090  0000f1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d090  0800d090  0000e090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d094  0800d094  0000e094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800d098  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001fec  200001ec  0800d284  0000f1ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200021d8  0800d284  000101d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bb48  00000000  00000000  0000f21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a40  00000000  00000000  0002ad64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014d0  00000000  00000000  0002f7a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fac  00000000  00000000  00030c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00007359  00000000  00000000  00031c24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e5aa  00000000  00000000  00038f7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f20a1  00000000  00000000  00057527  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001495c8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057f0  00000000  00000000  0014960c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  0014edfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001ec 	.word	0x200001ec
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800cf64 	.word	0x0800cf64

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f0 	.word	0x200001f0
 800021c:	0800cf64 	.word	0x0800cf64

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <io_coil_add_channel>:
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 * @param dir: Direction of the channel (IO_COIL_INPUT or IO_COIL_OUTPUT)
 */
void io_coil_add_channel(GPIO_TypeDef* port, uint16_t pin, IO_Coil_Direction dir) {
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	460b      	mov	r3, r1
 8000606:	807b      	strh	r3, [r7, #2]
 8000608:	4613      	mov	r3, r2
 800060a:	707b      	strb	r3, [r7, #1]
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 800060c:	4b11      	ldr	r3, [pc, #68]	@ (8000654 <io_coil_add_channel+0x58>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	2b07      	cmp	r3, #7
 8000612:	dc19      	bgt.n	8000648 <io_coil_add_channel+0x4c>

	io_coil_channels[io_coil_channel_count].port = port;
 8000614:	4b0f      	ldr	r3, [pc, #60]	@ (8000654 <io_coil_add_channel+0x58>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	490f      	ldr	r1, [pc, #60]	@ (8000658 <io_coil_add_channel+0x5c>)
 800061a:	687a      	ldr	r2, [r7, #4]
 800061c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	io_coil_channels[io_coil_channel_count].pin = pin;
 8000620:	4b0c      	ldr	r3, [pc, #48]	@ (8000654 <io_coil_add_channel+0x58>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a0c      	ldr	r2, [pc, #48]	@ (8000658 <io_coil_add_channel+0x5c>)
 8000626:	00db      	lsls	r3, r3, #3
 8000628:	4413      	add	r3, r2
 800062a:	887a      	ldrh	r2, [r7, #2]
 800062c:	809a      	strh	r2, [r3, #4]
	io_coil_channels[io_coil_channel_count].direction = dir;
 800062e:	4b09      	ldr	r3, [pc, #36]	@ (8000654 <io_coil_add_channel+0x58>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4a09      	ldr	r2, [pc, #36]	@ (8000658 <io_coil_add_channel+0x5c>)
 8000634:	00db      	lsls	r3, r3, #3
 8000636:	4413      	add	r3, r2
 8000638:	787a      	ldrb	r2, [r7, #1]
 800063a:	719a      	strb	r2, [r3, #6]
	io_coil_channel_count++;
 800063c:	4b05      	ldr	r3, [pc, #20]	@ (8000654 <io_coil_add_channel+0x58>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	3301      	adds	r3, #1
 8000642:	4a04      	ldr	r2, [pc, #16]	@ (8000654 <io_coil_add_channel+0x58>)
 8000644:	6013      	str	r3, [r2, #0]
 8000646:	e000      	b.n	800064a <io_coil_add_channel+0x4e>
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8000648:	bf00      	nop
}
 800064a:	370c      	adds	r7, #12
 800064c:	46bd      	mov	sp, r7
 800064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000652:	4770      	bx	lr
 8000654:	20000248 	.word	0x20000248
 8000658:	20000208 	.word	0x20000208

0800065c <io_coil_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or 0 if the channel is invalid or not an input channel.
 */
GPIO_PinState io_coil_read(uint16_t index) {
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	4603      	mov	r3, r0
 8000664:	80fb      	strh	r3, [r7, #6]
	if (index >= 0 && index < io_coil_channel_count && io_coil_channels[index].direction == IO_COIL_INPUT) {
 8000666:	88fa      	ldrh	r2, [r7, #6]
 8000668:	4b0f      	ldr	r3, [pc, #60]	@ (80006a8 <io_coil_read+0x4c>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	429a      	cmp	r2, r3
 800066e:	da15      	bge.n	800069c <io_coil_read+0x40>
 8000670:	88fb      	ldrh	r3, [r7, #6]
 8000672:	4a0e      	ldr	r2, [pc, #56]	@ (80006ac <io_coil_read+0x50>)
 8000674:	00db      	lsls	r3, r3, #3
 8000676:	4413      	add	r3, r2
 8000678:	799b      	ldrb	r3, [r3, #6]
 800067a:	2b00      	cmp	r3, #0
 800067c:	d10e      	bne.n	800069c <io_coil_read+0x40>
		return HAL_GPIO_ReadPin(io_coil_channels[index].port, io_coil_channels[index].pin);
 800067e:	88fb      	ldrh	r3, [r7, #6]
 8000680:	4a0a      	ldr	r2, [pc, #40]	@ (80006ac <io_coil_read+0x50>)
 8000682:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8000686:	88fb      	ldrh	r3, [r7, #6]
 8000688:	4908      	ldr	r1, [pc, #32]	@ (80006ac <io_coil_read+0x50>)
 800068a:	00db      	lsls	r3, r3, #3
 800068c:	440b      	add	r3, r1
 800068e:	889b      	ldrh	r3, [r3, #4]
 8000690:	4619      	mov	r1, r3
 8000692:	4610      	mov	r0, r2
 8000694:	f002 fdae 	bl	80031f4 <HAL_GPIO_ReadPin>
 8000698:	4603      	mov	r3, r0
 800069a:	e000      	b.n	800069e <io_coil_read+0x42>
	}
	return GPIO_PIN_RESET;
 800069c:	2300      	movs	r3, #0
}
 800069e:	4618      	mov	r0, r3
 80006a0:	3708      	adds	r7, #8
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	20000248 	.word	0x20000248
 80006ac:	20000208 	.word	0x20000208

080006b0 <io_coil_write>:
 * This function writes the provided value to a coil output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_coil_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_coil_write(uint16_t index, GPIO_PinState value) {
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	4603      	mov	r3, r0
 80006b8:	460a      	mov	r2, r1
 80006ba:	80fb      	strh	r3, [r7, #6]
 80006bc:	4613      	mov	r3, r2
 80006be:	717b      	strb	r3, [r7, #5]
	if (index >= 0 && index < io_coil_channel_count && io_coil_channels[index].direction == IO_COIL_OUTPUT) {
 80006c0:	88fa      	ldrh	r2, [r7, #6]
 80006c2:	4b0e      	ldr	r3, [pc, #56]	@ (80006fc <io_coil_write+0x4c>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	429a      	cmp	r2, r3
 80006c8:	da13      	bge.n	80006f2 <io_coil_write+0x42>
 80006ca:	88fb      	ldrh	r3, [r7, #6]
 80006cc:	4a0c      	ldr	r2, [pc, #48]	@ (8000700 <io_coil_write+0x50>)
 80006ce:	00db      	lsls	r3, r3, #3
 80006d0:	4413      	add	r3, r2
 80006d2:	799b      	ldrb	r3, [r3, #6]
 80006d4:	2b01      	cmp	r3, #1
 80006d6:	d10c      	bne.n	80006f2 <io_coil_write+0x42>
		HAL_GPIO_WritePin(io_coil_channels[index].port, io_coil_channels[index].pin, value);
 80006d8:	88fb      	ldrh	r3, [r7, #6]
 80006da:	4a09      	ldr	r2, [pc, #36]	@ (8000700 <io_coil_write+0x50>)
 80006dc:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80006e0:	88fb      	ldrh	r3, [r7, #6]
 80006e2:	4a07      	ldr	r2, [pc, #28]	@ (8000700 <io_coil_write+0x50>)
 80006e4:	00db      	lsls	r3, r3, #3
 80006e6:	4413      	add	r3, r2
 80006e8:	889b      	ldrh	r3, [r3, #4]
 80006ea:	797a      	ldrb	r2, [r7, #5]
 80006ec:	4619      	mov	r1, r3
 80006ee:	f002 fd99 	bl	8003224 <HAL_GPIO_WritePin>
	}
}
 80006f2:	bf00      	nop
 80006f4:	3708      	adds	r7, #8
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	20000248 	.word	0x20000248
 8000700:	20000208 	.word	0x20000208

08000704 <io_coil_get_direction>:
 *
 * This function gets the direction of a coil.
 *
 * @param index: The index of the channel to check (assigned in order of registration with io_coil_add_channel).
 */
IO_Coil_Direction io_coil_get_direction(uint16_t index) {
 8000704:	b480      	push	{r7}
 8000706:	b083      	sub	sp, #12
 8000708:	af00      	add	r7, sp, #0
 800070a:	4603      	mov	r3, r0
 800070c:	80fb      	strh	r3, [r7, #6]
	if (index >= 0 && index < io_coil_channel_count) {
 800070e:	88fa      	ldrh	r2, [r7, #6]
 8000710:	4b08      	ldr	r3, [pc, #32]	@ (8000734 <io_coil_get_direction+0x30>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	429a      	cmp	r2, r3
 8000716:	da05      	bge.n	8000724 <io_coil_get_direction+0x20>
		return io_coil_channels[index].direction;
 8000718:	88fb      	ldrh	r3, [r7, #6]
 800071a:	4a07      	ldr	r2, [pc, #28]	@ (8000738 <io_coil_get_direction+0x34>)
 800071c:	00db      	lsls	r3, r3, #3
 800071e:	4413      	add	r3, r2
 8000720:	799b      	ldrb	r3, [r3, #6]
 8000722:	e000      	b.n	8000726 <io_coil_get_direction+0x22>
	}
	return IO_COIL_INVALID;
 8000724:	2302      	movs	r3, #2
}
 8000726:	4618      	mov	r0, r3
 8000728:	370c      	adds	r7, #12
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr
 8000732:	bf00      	nop
 8000734:	20000248 	.word	0x20000248
 8000738:	20000208 	.word	0x20000208

0800073c <io_digital_write>:
 * This function writes the provided value to a digital output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_digital_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_digital_write(int index, GPIO_PinState value) {
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	460b      	mov	r3, r1
 8000746:	70fb      	strb	r3, [r7, #3]
	if (index >= 0 && index < io_digital_channel_count && io_digital_channels[index].direction == IO_DIGITAL_OUTPUT) {
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	2b00      	cmp	r3, #0
 800074c:	db18      	blt.n	8000780 <io_digital_write+0x44>
 800074e:	4b0e      	ldr	r3, [pc, #56]	@ (8000788 <io_digital_write+0x4c>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	687a      	ldr	r2, [r7, #4]
 8000754:	429a      	cmp	r2, r3
 8000756:	da13      	bge.n	8000780 <io_digital_write+0x44>
 8000758:	4a0c      	ldr	r2, [pc, #48]	@ (800078c <io_digital_write+0x50>)
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	00db      	lsls	r3, r3, #3
 800075e:	4413      	add	r3, r2
 8000760:	799b      	ldrb	r3, [r3, #6]
 8000762:	2b01      	cmp	r3, #1
 8000764:	d10c      	bne.n	8000780 <io_digital_write+0x44>
		HAL_GPIO_WritePin(io_digital_channels[index].port, io_digital_channels[index].pin, value);
 8000766:	4a09      	ldr	r2, [pc, #36]	@ (800078c <io_digital_write+0x50>)
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800076e:	4a07      	ldr	r2, [pc, #28]	@ (800078c <io_digital_write+0x50>)
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	00db      	lsls	r3, r3, #3
 8000774:	4413      	add	r3, r2
 8000776:	889b      	ldrh	r3, [r3, #4]
 8000778:	78fa      	ldrb	r2, [r7, #3]
 800077a:	4619      	mov	r1, r3
 800077c:	f002 fd52 	bl	8003224 <HAL_GPIO_WritePin>
	}
}
 8000780:	bf00      	nop
 8000782:	3708      	adds	r7, #8
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}
 8000788:	200002cc 	.word	0x200002cc
 800078c:	2000024c 	.word	0x2000024c

08000790 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b084      	sub	sp, #16
 8000794:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000796:	f001 feca 	bl	800252e <HAL_Init>

  /* USER CODE BEGIN Init */
  //io_digital_add_channel(GPIOC, GPIO_PIN_6, IO_DIGITAL_OUTPUT);

  // Add Coils
  io_coil_add_channel(GPIOC, GPIO_PIN_6, IO_COIL_OUTPUT);
 800079a:	2201      	movs	r2, #1
 800079c:	2140      	movs	r1, #64	@ 0x40
 800079e:	4819      	ldr	r0, [pc, #100]	@ (8000804 <main+0x74>)
 80007a0:	f7ff ff2c 	bl	80005fc <io_coil_add_channel>
  io_coil_add_channel(GPIOC, GPIO_PIN_13, IO_COIL_INPUT);
 80007a4:	2200      	movs	r2, #0
 80007a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007aa:	4816      	ldr	r0, [pc, #88]	@ (8000804 <main+0x74>)
 80007ac:	f7ff ff26 	bl	80005fc <io_coil_add_channel>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007b0:	f000 f82c 	bl	800080c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007b4:	f000 f934 	bl	8000a20 <MX_GPIO_Init>
  MX_DMA_Init();
 80007b8:	f000 f900 	bl	80009bc <MX_DMA_Init>
  MX_USB_Device_Init();
 80007bc:	f00b fa14 	bl	800bbe8 <MX_USB_Device_Init>
  MX_USART2_UART_Init();
 80007c0:	f000 f8ae 	bl	8000920 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80007c4:	f000 f86e 	bl	80008a4 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 80007c8:	f009 fd00 	bl	800a1cc <MX_FATFS_Init>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <main+0x46>
    Error_Handler();
 80007d2:	f000 f99d 	bl	8000b10 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
	RS485_Setup(GPIOA, GPIO_PIN_4);
 80007d6:	2110      	movs	r1, #16
 80007d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007dc:	f001 f8b6 	bl	800194c <RS485_Setup>
	io_digital_write(0, GPIO_PIN_RESET);
 80007e0:	2100      	movs	r1, #0
 80007e2:	2000      	movs	r0, #0
 80007e4:	f7ff ffaa 	bl	800073c <io_digital_write>
	HAL_Delay(5000);
 80007e8:	f241 3088 	movw	r0, #5000	@ 0x1388
 80007ec:	f001 ff10 	bl	8002610 <HAL_Delay>

	f_close(&fil); // close the file
	f_mount(NULL, "", 0); // un-mount the drive
	*/

	uint8_t modbus_frame[] = {0x01, 0x03, 0x00, 0x10, 0x00, 0x02, 0xC4, 0x0B};
 80007f0:	4a05      	ldr	r2, [pc, #20]	@ (8000808 <main+0x78>)
 80007f2:	1d3b      	adds	r3, r7, #4
 80007f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80007f8:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t frame_len = sizeof(modbus_frame) / sizeof(modbus_frame[0]);
 80007fc:	2308      	movs	r3, #8
 80007fe:	81fb      	strh	r3, [r7, #14]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while(1) {
 8000800:	bf00      	nop
 8000802:	e7fd      	b.n	8000800 <main+0x70>
 8000804:	48000800 	.word	0x48000800
 8000808:	0800cf7c 	.word	0x0800cf7c

0800080c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b094      	sub	sp, #80	@ 0x50
 8000810:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000812:	f107 0318 	add.w	r3, r7, #24
 8000816:	2238      	movs	r2, #56	@ 0x38
 8000818:	2100      	movs	r1, #0
 800081a:	4618      	mov	r0, r3
 800081c:	f00b ff24 	bl	800c668 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000820:	1d3b      	adds	r3, r7, #4
 8000822:	2200      	movs	r2, #0
 8000824:	601a      	str	r2, [r3, #0]
 8000826:	605a      	str	r2, [r3, #4]
 8000828:	609a      	str	r2, [r3, #8]
 800082a:	60da      	str	r2, [r3, #12]
 800082c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800082e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000832:	f004 fa11 	bl	8004c58 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000836:	2301      	movs	r3, #1
 8000838:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800083a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800083e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000840:	2302      	movs	r3, #2
 8000842:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000844:	2303      	movs	r3, #3
 8000846:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000848:	2301      	movs	r3, #1
 800084a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 36;
 800084c:	2324      	movs	r3, #36	@ 0x24
 800084e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000850:	2302      	movs	r3, #2
 8000852:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 8000854:	2306      	movs	r3, #6
 8000856:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000858:	2302      	movs	r3, #2
 800085a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800085c:	f107 0318 	add.w	r3, r7, #24
 8000860:	4618      	mov	r0, r3
 8000862:	f004 faad 	bl	8004dc0 <HAL_RCC_OscConfig>
 8000866:	4603      	mov	r3, r0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d001      	beq.n	8000870 <SystemClock_Config+0x64>
  {
    Error_Handler();
 800086c:	f000 f950 	bl	8000b10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000870:	230f      	movs	r3, #15
 8000872:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000874:	2303      	movs	r3, #3
 8000876:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000878:	2380      	movs	r3, #128	@ 0x80
 800087a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800087c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000880:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000882:	2300      	movs	r3, #0
 8000884:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000886:	1d3b      	adds	r3, r7, #4
 8000888:	2102      	movs	r1, #2
 800088a:	4618      	mov	r0, r3
 800088c:	f004 fdaa 	bl	80053e4 <HAL_RCC_ClockConfig>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d001      	beq.n	800089a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000896:	f000 f93b 	bl	8000b10 <Error_Handler>
  }
}
 800089a:	bf00      	nop
 800089c:	3750      	adds	r7, #80	@ 0x50
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
	...

080008a4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80008a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000918 <MX_SPI1_Init+0x74>)
 80008aa:	4a1c      	ldr	r2, [pc, #112]	@ (800091c <MX_SPI1_Init+0x78>)
 80008ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008ae:	4b1a      	ldr	r3, [pc, #104]	@ (8000918 <MX_SPI1_Init+0x74>)
 80008b0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80008b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008b6:	4b18      	ldr	r3, [pc, #96]	@ (8000918 <MX_SPI1_Init+0x74>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008bc:	4b16      	ldr	r3, [pc, #88]	@ (8000918 <MX_SPI1_Init+0x74>)
 80008be:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80008c2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008c4:	4b14      	ldr	r3, [pc, #80]	@ (8000918 <MX_SPI1_Init+0x74>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008ca:	4b13      	ldr	r3, [pc, #76]	@ (8000918 <MX_SPI1_Init+0x74>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80008d0:	4b11      	ldr	r3, [pc, #68]	@ (8000918 <MX_SPI1_Init+0x74>)
 80008d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008d6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80008d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000918 <MX_SPI1_Init+0x74>)
 80008da:	2238      	movs	r2, #56	@ 0x38
 80008dc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008de:	4b0e      	ldr	r3, [pc, #56]	@ (8000918 <MX_SPI1_Init+0x74>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000918 <MX_SPI1_Init+0x74>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000918 <MX_SPI1_Init+0x74>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80008f0:	4b09      	ldr	r3, [pc, #36]	@ (8000918 <MX_SPI1_Init+0x74>)
 80008f2:	2207      	movs	r2, #7
 80008f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80008f6:	4b08      	ldr	r3, [pc, #32]	@ (8000918 <MX_SPI1_Init+0x74>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80008fc:	4b06      	ldr	r3, [pc, #24]	@ (8000918 <MX_SPI1_Init+0x74>)
 80008fe:	2208      	movs	r2, #8
 8000900:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000902:	4805      	ldr	r0, [pc, #20]	@ (8000918 <MX_SPI1_Init+0x74>)
 8000904:	f005 f9d8 	bl	8005cb8 <HAL_SPI_Init>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800090e:	f000 f8ff 	bl	8000b10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000912:	bf00      	nop
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	200002d0 	.word	0x200002d0
 800091c:	40013000 	.word	0x40013000

08000920 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000924:	4b23      	ldr	r3, [pc, #140]	@ (80009b4 <MX_USART2_UART_Init+0x94>)
 8000926:	4a24      	ldr	r2, [pc, #144]	@ (80009b8 <MX_USART2_UART_Init+0x98>)
 8000928:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800092a:	4b22      	ldr	r3, [pc, #136]	@ (80009b4 <MX_USART2_UART_Init+0x94>)
 800092c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000930:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000932:	4b20      	ldr	r3, [pc, #128]	@ (80009b4 <MX_USART2_UART_Init+0x94>)
 8000934:	2200      	movs	r2, #0
 8000936:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 8000938:	4b1e      	ldr	r3, [pc, #120]	@ (80009b4 <MX_USART2_UART_Init+0x94>)
 800093a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800093e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000940:	4b1c      	ldr	r3, [pc, #112]	@ (80009b4 <MX_USART2_UART_Init+0x94>)
 8000942:	2200      	movs	r2, #0
 8000944:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000946:	4b1b      	ldr	r3, [pc, #108]	@ (80009b4 <MX_USART2_UART_Init+0x94>)
 8000948:	220c      	movs	r2, #12
 800094a:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800094c:	4b19      	ldr	r3, [pc, #100]	@ (80009b4 <MX_USART2_UART_Init+0x94>)
 800094e:	2200      	movs	r2, #0
 8000950:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000952:	4b18      	ldr	r3, [pc, #96]	@ (80009b4 <MX_USART2_UART_Init+0x94>)
 8000954:	2200      	movs	r2, #0
 8000956:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000958:	4b16      	ldr	r3, [pc, #88]	@ (80009b4 <MX_USART2_UART_Init+0x94>)
 800095a:	2200      	movs	r2, #0
 800095c:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800095e:	4b15      	ldr	r3, [pc, #84]	@ (80009b4 <MX_USART2_UART_Init+0x94>)
 8000960:	2200      	movs	r2, #0
 8000962:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000964:	4b13      	ldr	r3, [pc, #76]	@ (80009b4 <MX_USART2_UART_Init+0x94>)
 8000966:	2200      	movs	r2, #0
 8000968:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800096a:	4812      	ldr	r0, [pc, #72]	@ (80009b4 <MX_USART2_UART_Init+0x94>)
 800096c:	f005 ff48 	bl	8006800 <HAL_UART_Init>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8000976:	f000 f8cb 	bl	8000b10 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800097a:	2100      	movs	r1, #0
 800097c:	480d      	ldr	r0, [pc, #52]	@ (80009b4 <MX_USART2_UART_Init+0x94>)
 800097e:	f007 fc6e 	bl	800825e <HAL_UARTEx_SetTxFifoThreshold>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8000988:	f000 f8c2 	bl	8000b10 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800098c:	2100      	movs	r1, #0
 800098e:	4809      	ldr	r0, [pc, #36]	@ (80009b4 <MX_USART2_UART_Init+0x94>)
 8000990:	f007 fca3 	bl	80082da <HAL_UARTEx_SetRxFifoThreshold>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 800099a:	f000 f8b9 	bl	8000b10 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800099e:	4805      	ldr	r0, [pc, #20]	@ (80009b4 <MX_USART2_UART_Init+0x94>)
 80009a0:	f007 fc24 	bl	80081ec <HAL_UARTEx_DisableFifoMode>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d001      	beq.n	80009ae <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 80009aa:	f000 f8b1 	bl	8000b10 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009ae:	bf00      	nop
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	20000334 	.word	0x20000334
 80009b8:	40004400 	.word	0x40004400

080009bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80009c2:	4b16      	ldr	r3, [pc, #88]	@ (8000a1c <MX_DMA_Init+0x60>)
 80009c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009c6:	4a15      	ldr	r2, [pc, #84]	@ (8000a1c <MX_DMA_Init+0x60>)
 80009c8:	f043 0304 	orr.w	r3, r3, #4
 80009cc:	6493      	str	r3, [r2, #72]	@ 0x48
 80009ce:	4b13      	ldr	r3, [pc, #76]	@ (8000a1c <MX_DMA_Init+0x60>)
 80009d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009d2:	f003 0304 	and.w	r3, r3, #4
 80009d6:	607b      	str	r3, [r7, #4]
 80009d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009da:	4b10      	ldr	r3, [pc, #64]	@ (8000a1c <MX_DMA_Init+0x60>)
 80009dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009de:	4a0f      	ldr	r2, [pc, #60]	@ (8000a1c <MX_DMA_Init+0x60>)
 80009e0:	f043 0301 	orr.w	r3, r3, #1
 80009e4:	6493      	str	r3, [r2, #72]	@ 0x48
 80009e6:	4b0d      	ldr	r3, [pc, #52]	@ (8000a1c <MX_DMA_Init+0x60>)
 80009e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009ea:	f003 0301 	and.w	r3, r3, #1
 80009ee:	603b      	str	r3, [r7, #0]
 80009f0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 80009f2:	2200      	movs	r2, #0
 80009f4:	2101      	movs	r1, #1
 80009f6:	200b      	movs	r0, #11
 80009f8:	f001 ff07 	bl	800280a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80009fc:	200b      	movs	r0, #11
 80009fe:	f001 ff1e 	bl	800283e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 1, 0);
 8000a02:	2200      	movs	r2, #0
 8000a04:	2101      	movs	r1, #1
 8000a06:	200c      	movs	r0, #12
 8000a08:	f001 feff 	bl	800280a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000a0c:	200c      	movs	r0, #12
 8000a0e:	f001 ff16 	bl	800283e <HAL_NVIC_EnableIRQ>

}
 8000a12:	bf00      	nop
 8000a14:	3708      	adds	r7, #8
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	40021000 	.word	0x40021000

08000a20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b08a      	sub	sp, #40	@ 0x28
 8000a24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a26:	f107 0314 	add.w	r3, r7, #20
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	601a      	str	r2, [r3, #0]
 8000a2e:	605a      	str	r2, [r3, #4]
 8000a30:	609a      	str	r2, [r3, #8]
 8000a32:	60da      	str	r2, [r3, #12]
 8000a34:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a36:	4b34      	ldr	r3, [pc, #208]	@ (8000b08 <MX_GPIO_Init+0xe8>)
 8000a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a3a:	4a33      	ldr	r2, [pc, #204]	@ (8000b08 <MX_GPIO_Init+0xe8>)
 8000a3c:	f043 0304 	orr.w	r3, r3, #4
 8000a40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a42:	4b31      	ldr	r3, [pc, #196]	@ (8000b08 <MX_GPIO_Init+0xe8>)
 8000a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a46:	f003 0304 	and.w	r3, r3, #4
 8000a4a:	613b      	str	r3, [r7, #16]
 8000a4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a4e:	4b2e      	ldr	r3, [pc, #184]	@ (8000b08 <MX_GPIO_Init+0xe8>)
 8000a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a52:	4a2d      	ldr	r2, [pc, #180]	@ (8000b08 <MX_GPIO_Init+0xe8>)
 8000a54:	f043 0320 	orr.w	r3, r3, #32
 8000a58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a5a:	4b2b      	ldr	r3, [pc, #172]	@ (8000b08 <MX_GPIO_Init+0xe8>)
 8000a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a5e:	f003 0320 	and.w	r3, r3, #32
 8000a62:	60fb      	str	r3, [r7, #12]
 8000a64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a66:	4b28      	ldr	r3, [pc, #160]	@ (8000b08 <MX_GPIO_Init+0xe8>)
 8000a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a6a:	4a27      	ldr	r2, [pc, #156]	@ (8000b08 <MX_GPIO_Init+0xe8>)
 8000a6c:	f043 0301 	orr.w	r3, r3, #1
 8000a70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a72:	4b25      	ldr	r3, [pc, #148]	@ (8000b08 <MX_GPIO_Init+0xe8>)
 8000a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a76:	f003 0301 	and.w	r3, r3, #1
 8000a7a:	60bb      	str	r3, [r7, #8]
 8000a7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a7e:	4b22      	ldr	r3, [pc, #136]	@ (8000b08 <MX_GPIO_Init+0xe8>)
 8000a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a82:	4a21      	ldr	r2, [pc, #132]	@ (8000b08 <MX_GPIO_Init+0xe8>)
 8000a84:	f043 0302 	orr.w	r3, r3, #2
 8000a88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a8a:	4b1f      	ldr	r3, [pc, #124]	@ (8000b08 <MX_GPIO_Init+0xe8>)
 8000a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a8e:	f003 0302 	and.w	r3, r3, #2
 8000a92:	607b      	str	r3, [r7, #4]
 8000a94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8000a96:	2200      	movs	r2, #0
 8000a98:	2130      	movs	r1, #48	@ 0x30
 8000a9a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a9e:	f002 fbc1 	bl	8003224 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SD_CS_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	2150      	movs	r1, #80	@ 0x50
 8000aa6:	4819      	ldr	r0, [pc, #100]	@ (8000b0c <MX_GPIO_Init+0xec>)
 8000aa8:	f002 fbbc 	bl	8003224 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000aac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ab0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000ab6:	2302      	movs	r3, #2
 8000ab8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000aba:	f107 0314 	add.w	r3, r7, #20
 8000abe:	4619      	mov	r1, r3
 8000ac0:	4812      	ldr	r0, [pc, #72]	@ (8000b0c <MX_GPIO_Init+0xec>)
 8000ac2:	f002 fa15 	bl	8002ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000ac6:	2330      	movs	r3, #48	@ 0x30
 8000ac8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aca:	2301      	movs	r3, #1
 8000acc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad6:	f107 0314 	add.w	r3, r7, #20
 8000ada:	4619      	mov	r1, r3
 8000adc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ae0:	f002 fa06 	bl	8002ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CS_Pin PC6 */
  GPIO_InitStruct.Pin = SD_CS_Pin|GPIO_PIN_6;
 8000ae4:	2350      	movs	r3, #80	@ 0x50
 8000ae6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae8:	2301      	movs	r3, #1
 8000aea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aec:	2300      	movs	r3, #0
 8000aee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af0:	2300      	movs	r3, #0
 8000af2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000af4:	f107 0314 	add.w	r3, r7, #20
 8000af8:	4619      	mov	r1, r3
 8000afa:	4804      	ldr	r0, [pc, #16]	@ (8000b0c <MX_GPIO_Init+0xec>)
 8000afc:	f002 f9f8 	bl	8002ef0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b00:	bf00      	nop
 8000b02:	3728      	adds	r7, #40	@ 0x28
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	40021000 	.word	0x40021000
 8000b0c:	48000800 	.word	0x48000800

08000b10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8000b14:	bf00      	nop
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr
	...

08000b20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b082      	sub	sp, #8
 8000b24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b26:	4b0f      	ldr	r3, [pc, #60]	@ (8000b64 <HAL_MspInit+0x44>)
 8000b28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b2a:	4a0e      	ldr	r2, [pc, #56]	@ (8000b64 <HAL_MspInit+0x44>)
 8000b2c:	f043 0301 	orr.w	r3, r3, #1
 8000b30:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b32:	4b0c      	ldr	r3, [pc, #48]	@ (8000b64 <HAL_MspInit+0x44>)
 8000b34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b36:	f003 0301 	and.w	r3, r3, #1
 8000b3a:	607b      	str	r3, [r7, #4]
 8000b3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b3e:	4b09      	ldr	r3, [pc, #36]	@ (8000b64 <HAL_MspInit+0x44>)
 8000b40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b42:	4a08      	ldr	r2, [pc, #32]	@ (8000b64 <HAL_MspInit+0x44>)
 8000b44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b48:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b4a:	4b06      	ldr	r3, [pc, #24]	@ (8000b64 <HAL_MspInit+0x44>)
 8000b4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b52:	603b      	str	r3, [r7, #0]
 8000b54:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000b56:	f004 f923 	bl	8004da0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b5a:	bf00      	nop
 8000b5c:	3708      	adds	r7, #8
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	40021000 	.word	0x40021000

08000b68 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b08a      	sub	sp, #40	@ 0x28
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b70:	f107 0314 	add.w	r3, r7, #20
 8000b74:	2200      	movs	r2, #0
 8000b76:	601a      	str	r2, [r3, #0]
 8000b78:	605a      	str	r2, [r3, #4]
 8000b7a:	609a      	str	r2, [r3, #8]
 8000b7c:	60da      	str	r2, [r3, #12]
 8000b7e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a25      	ldr	r2, [pc, #148]	@ (8000c1c <HAL_SPI_MspInit+0xb4>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d144      	bne.n	8000c14 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b8a:	4b25      	ldr	r3, [pc, #148]	@ (8000c20 <HAL_SPI_MspInit+0xb8>)
 8000b8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b8e:	4a24      	ldr	r2, [pc, #144]	@ (8000c20 <HAL_SPI_MspInit+0xb8>)
 8000b90:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b94:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b96:	4b22      	ldr	r3, [pc, #136]	@ (8000c20 <HAL_SPI_MspInit+0xb8>)
 8000b98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b9e:	613b      	str	r3, [r7, #16]
 8000ba0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba2:	4b1f      	ldr	r3, [pc, #124]	@ (8000c20 <HAL_SPI_MspInit+0xb8>)
 8000ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ba6:	4a1e      	ldr	r2, [pc, #120]	@ (8000c20 <HAL_SPI_MspInit+0xb8>)
 8000ba8:	f043 0301 	orr.w	r3, r3, #1
 8000bac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bae:	4b1c      	ldr	r3, [pc, #112]	@ (8000c20 <HAL_SPI_MspInit+0xb8>)
 8000bb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bb2:	f003 0301 	and.w	r3, r3, #1
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bba:	4b19      	ldr	r3, [pc, #100]	@ (8000c20 <HAL_SPI_MspInit+0xb8>)
 8000bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bbe:	4a18      	ldr	r2, [pc, #96]	@ (8000c20 <HAL_SPI_MspInit+0xb8>)
 8000bc0:	f043 0302 	orr.w	r3, r3, #2
 8000bc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bc6:	4b16      	ldr	r3, [pc, #88]	@ (8000c20 <HAL_SPI_MspInit+0xb8>)
 8000bc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bca:	f003 0302 	and.w	r3, r3, #2
 8000bce:	60bb      	str	r3, [r7, #8]
 8000bd0:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000bd2:	23c0      	movs	r3, #192	@ 0xc0
 8000bd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd6:	2302      	movs	r3, #2
 8000bd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bde:	2300      	movs	r3, #0
 8000be0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000be2:	2305      	movs	r3, #5
 8000be4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be6:	f107 0314 	add.w	r3, r7, #20
 8000bea:	4619      	mov	r1, r3
 8000bec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bf0:	f002 f97e 	bl	8002ef0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000bf4:	2308      	movs	r3, #8
 8000bf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c00:	2300      	movs	r3, #0
 8000c02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c04:	2305      	movs	r3, #5
 8000c06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c08:	f107 0314 	add.w	r3, r7, #20
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	4805      	ldr	r0, [pc, #20]	@ (8000c24 <HAL_SPI_MspInit+0xbc>)
 8000c10:	f002 f96e 	bl	8002ef0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000c14:	bf00      	nop
 8000c16:	3728      	adds	r7, #40	@ 0x28
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	40013000 	.word	0x40013000
 8000c20:	40021000 	.word	0x40021000
 8000c24:	48000400 	.word	0x48000400

08000c28 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b09e      	sub	sp, #120	@ 0x78
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c30:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000c34:	2200      	movs	r2, #0
 8000c36:	601a      	str	r2, [r3, #0]
 8000c38:	605a      	str	r2, [r3, #4]
 8000c3a:	609a      	str	r2, [r3, #8]
 8000c3c:	60da      	str	r2, [r3, #12]
 8000c3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c40:	f107 0310 	add.w	r3, r7, #16
 8000c44:	2254      	movs	r2, #84	@ 0x54
 8000c46:	2100      	movs	r1, #0
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f00b fd0d 	bl	800c668 <memset>
  if(huart->Instance==USART2)
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	4a4e      	ldr	r2, [pc, #312]	@ (8000d8c <HAL_UART_MspInit+0x164>)
 8000c54:	4293      	cmp	r3, r2
 8000c56:	f040 8094 	bne.w	8000d82 <HAL_UART_MspInit+0x15a>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000c5a:	2302      	movs	r3, #2
 8000c5c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c62:	f107 0310 	add.w	r3, r7, #16
 8000c66:	4618      	mov	r0, r3
 8000c68:	f004 fdd8 	bl	800581c <HAL_RCCEx_PeriphCLKConfig>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000c72:	f7ff ff4d 	bl	8000b10 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c76:	4b46      	ldr	r3, [pc, #280]	@ (8000d90 <HAL_UART_MspInit+0x168>)
 8000c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c7a:	4a45      	ldr	r2, [pc, #276]	@ (8000d90 <HAL_UART_MspInit+0x168>)
 8000c7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c80:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c82:	4b43      	ldr	r3, [pc, #268]	@ (8000d90 <HAL_UART_MspInit+0x168>)
 8000c84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c8a:	60fb      	str	r3, [r7, #12]
 8000c8c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8e:	4b40      	ldr	r3, [pc, #256]	@ (8000d90 <HAL_UART_MspInit+0x168>)
 8000c90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c92:	4a3f      	ldr	r2, [pc, #252]	@ (8000d90 <HAL_UART_MspInit+0x168>)
 8000c94:	f043 0301 	orr.w	r3, r3, #1
 8000c98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c9a:	4b3d      	ldr	r3, [pc, #244]	@ (8000d90 <HAL_UART_MspInit+0x168>)
 8000c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c9e:	f003 0301 	and.w	r3, r3, #1
 8000ca2:	60bb      	str	r3, [r7, #8]
 8000ca4:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ca6:	230c      	movs	r3, #12
 8000ca8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000caa:	2302      	movs	r3, #2
 8000cac:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000cb6:	2307      	movs	r3, #7
 8000cb8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cba:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cc4:	f002 f914 	bl	8002ef0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8000cc8:	4b32      	ldr	r3, [pc, #200]	@ (8000d94 <HAL_UART_MspInit+0x16c>)
 8000cca:	4a33      	ldr	r2, [pc, #204]	@ (8000d98 <HAL_UART_MspInit+0x170>)
 8000ccc:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8000cce:	4b31      	ldr	r3, [pc, #196]	@ (8000d94 <HAL_UART_MspInit+0x16c>)
 8000cd0:	221a      	movs	r2, #26
 8000cd2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cd4:	4b2f      	ldr	r3, [pc, #188]	@ (8000d94 <HAL_UART_MspInit+0x16c>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cda:	4b2e      	ldr	r3, [pc, #184]	@ (8000d94 <HAL_UART_MspInit+0x16c>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ce0:	4b2c      	ldr	r3, [pc, #176]	@ (8000d94 <HAL_UART_MspInit+0x16c>)
 8000ce2:	2280      	movs	r2, #128	@ 0x80
 8000ce4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ce6:	4b2b      	ldr	r3, [pc, #172]	@ (8000d94 <HAL_UART_MspInit+0x16c>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000cec:	4b29      	ldr	r3, [pc, #164]	@ (8000d94 <HAL_UART_MspInit+0x16c>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000cf2:	4b28      	ldr	r3, [pc, #160]	@ (8000d94 <HAL_UART_MspInit+0x16c>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8000cf8:	4b26      	ldr	r3, [pc, #152]	@ (8000d94 <HAL_UART_MspInit+0x16c>)
 8000cfa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cfe:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000d00:	4824      	ldr	r0, [pc, #144]	@ (8000d94 <HAL_UART_MspInit+0x16c>)
 8000d02:	f001 fdb7 	bl	8002874 <HAL_DMA_Init>
 8000d06:	4603      	mov	r3, r0
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d001      	beq.n	8000d10 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8000d0c:	f7ff ff00 	bl	8000b10 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	4a20      	ldr	r2, [pc, #128]	@ (8000d94 <HAL_UART_MspInit+0x16c>)
 8000d14:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000d18:	4a1e      	ldr	r2, [pc, #120]	@ (8000d94 <HAL_UART_MspInit+0x16c>)
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8000d1e:	4b1f      	ldr	r3, [pc, #124]	@ (8000d9c <HAL_UART_MspInit+0x174>)
 8000d20:	4a1f      	ldr	r2, [pc, #124]	@ (8000da0 <HAL_UART_MspInit+0x178>)
 8000d22:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8000d24:	4b1d      	ldr	r3, [pc, #116]	@ (8000d9c <HAL_UART_MspInit+0x174>)
 8000d26:	221b      	movs	r2, #27
 8000d28:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d2a:	4b1c      	ldr	r3, [pc, #112]	@ (8000d9c <HAL_UART_MspInit+0x174>)
 8000d2c:	2210      	movs	r2, #16
 8000d2e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d30:	4b1a      	ldr	r3, [pc, #104]	@ (8000d9c <HAL_UART_MspInit+0x174>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000d36:	4b19      	ldr	r3, [pc, #100]	@ (8000d9c <HAL_UART_MspInit+0x174>)
 8000d38:	2280      	movs	r2, #128	@ 0x80
 8000d3a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d3c:	4b17      	ldr	r3, [pc, #92]	@ (8000d9c <HAL_UART_MspInit+0x174>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d42:	4b16      	ldr	r3, [pc, #88]	@ (8000d9c <HAL_UART_MspInit+0x174>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000d48:	4b14      	ldr	r3, [pc, #80]	@ (8000d9c <HAL_UART_MspInit+0x174>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000d4e:	4b13      	ldr	r3, [pc, #76]	@ (8000d9c <HAL_UART_MspInit+0x174>)
 8000d50:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d54:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000d56:	4811      	ldr	r0, [pc, #68]	@ (8000d9c <HAL_UART_MspInit+0x174>)
 8000d58:	f001 fd8c 	bl	8002874 <HAL_DMA_Init>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <HAL_UART_MspInit+0x13e>
    {
      Error_Handler();
 8000d62:	f7ff fed5 	bl	8000b10 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	4a0c      	ldr	r2, [pc, #48]	@ (8000d9c <HAL_UART_MspInit+0x174>)
 8000d6a:	67da      	str	r2, [r3, #124]	@ 0x7c
 8000d6c:	4a0b      	ldr	r2, [pc, #44]	@ (8000d9c <HAL_UART_MspInit+0x174>)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8000d72:	2200      	movs	r2, #0
 8000d74:	2102      	movs	r1, #2
 8000d76:	2026      	movs	r0, #38	@ 0x26
 8000d78:	f001 fd47 	bl	800280a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000d7c:	2026      	movs	r0, #38	@ 0x26
 8000d7e:	f001 fd5e 	bl	800283e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000d82:	bf00      	nop
 8000d84:	3778      	adds	r7, #120	@ 0x78
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	40004400 	.word	0x40004400
 8000d90:	40021000 	.word	0x40021000
 8000d94:	200003c8 	.word	0x200003c8
 8000d98:	40020008 	.word	0x40020008
 8000d9c:	20000428 	.word	0x20000428
 8000da0:	4002001c 	.word	0x4002001c

08000da4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000da8:	bf00      	nop
 8000daa:	e7fd      	b.n	8000da8 <NMI_Handler+0x4>

08000dac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000db0:	bf00      	nop
 8000db2:	e7fd      	b.n	8000db0 <HardFault_Handler+0x4>

08000db4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000db8:	bf00      	nop
 8000dba:	e7fd      	b.n	8000db8 <MemManage_Handler+0x4>

08000dbc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dc0:	bf00      	nop
 8000dc2:	e7fd      	b.n	8000dc0 <BusFault_Handler+0x4>

08000dc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dc8:	bf00      	nop
 8000dca:	e7fd      	b.n	8000dc8 <UsageFault_Handler+0x4>

08000dcc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dd0:	bf00      	nop
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr

08000dda <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dda:	b480      	push	{r7}
 8000ddc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dde:	bf00      	nop
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr

08000de8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dec:	bf00      	nop
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr

08000df6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000df6:	b580      	push	{r7, lr}
 8000df8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dfa:	f001 fbeb 	bl	80025d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}
	...

08000e04 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000e08:	4802      	ldr	r0, [pc, #8]	@ (8000e14 <DMA1_Channel1_IRQHandler+0x10>)
 8000e0a:	f001 ff16 	bl	8002c3a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000e0e:	bf00      	nop
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	200003c8 	.word	0x200003c8

08000e18 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000e1c:	4802      	ldr	r0, [pc, #8]	@ (8000e28 <DMA1_Channel2_IRQHandler+0x10>)
 8000e1e:	f001 ff0c 	bl	8002c3a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000e22:	bf00      	nop
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	20000428 	.word	0x20000428

08000e2c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000e30:	4802      	ldr	r0, [pc, #8]	@ (8000e3c <USB_LP_IRQHandler+0x10>)
 8000e32:	f002 faff 	bl	8003434 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8000e36:	bf00      	nop
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	20001b94 	.word	0x20001b94

08000e40 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e44:	480c      	ldr	r0, [pc, #48]	@ (8000e78 <USART2_IRQHandler+0x38>)
 8000e46:	f005 feb9 	bl	8006bbc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  // Check if TC interrupt is triggered
  if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TC)) {
 8000e4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e78 <USART2_IRQHandler+0x38>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	69db      	ldr	r3, [r3, #28]
 8000e50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e54:	2b40      	cmp	r3, #64	@ 0x40
 8000e56:	d10d      	bne.n	8000e74 <USART2_IRQHandler+0x34>
	  // Clear the TC interrupt flag
	  __HAL_UART_CLEAR_FLAG(&huart2, UART_FLAG_TC);
 8000e58:	4b07      	ldr	r3, [pc, #28]	@ (8000e78 <USART2_IRQHandler+0x38>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	2240      	movs	r2, #64	@ 0x40
 8000e5e:	621a      	str	r2, [r3, #32]

	  // Disable TC interrupt (optional, if no longer needed)
	  __HAL_UART_DISABLE_IT(&huart2, UART_IT_TC);
 8000e60:	4b05      	ldr	r3, [pc, #20]	@ (8000e78 <USART2_IRQHandler+0x38>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	681a      	ldr	r2, [r3, #0]
 8000e66:	4b04      	ldr	r3, [pc, #16]	@ (8000e78 <USART2_IRQHandler+0x38>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000e6e:	601a      	str	r2, [r3, #0]

	  // Call the post-transmission function from RS485.c
	  RS485_TCCallback();
 8000e70:	f000 fe46 	bl	8001b00 <RS485_TCCallback>
  }

  /* USER CODE END USART2_IRQn 1 */
}
 8000e74:	bf00      	nop
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	20000334 	.word	0x20000334

08000e7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b086      	sub	sp, #24
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e84:	4a14      	ldr	r2, [pc, #80]	@ (8000ed8 <_sbrk+0x5c>)
 8000e86:	4b15      	ldr	r3, [pc, #84]	@ (8000edc <_sbrk+0x60>)
 8000e88:	1ad3      	subs	r3, r2, r3
 8000e8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e90:	4b13      	ldr	r3, [pc, #76]	@ (8000ee0 <_sbrk+0x64>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d102      	bne.n	8000e9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e98:	4b11      	ldr	r3, [pc, #68]	@ (8000ee0 <_sbrk+0x64>)
 8000e9a:	4a12      	ldr	r2, [pc, #72]	@ (8000ee4 <_sbrk+0x68>)
 8000e9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e9e:	4b10      	ldr	r3, [pc, #64]	@ (8000ee0 <_sbrk+0x64>)
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	4413      	add	r3, r2
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	d207      	bcs.n	8000ebc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000eac:	f00b fbe4 	bl	800c678 <__errno>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	220c      	movs	r2, #12
 8000eb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eba:	e009      	b.n	8000ed0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ebc:	4b08      	ldr	r3, [pc, #32]	@ (8000ee0 <_sbrk+0x64>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ec2:	4b07      	ldr	r3, [pc, #28]	@ (8000ee0 <_sbrk+0x64>)
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4413      	add	r3, r2
 8000eca:	4a05      	ldr	r2, [pc, #20]	@ (8000ee0 <_sbrk+0x64>)
 8000ecc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ece:	68fb      	ldr	r3, [r7, #12]
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3718      	adds	r7, #24
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	20020000 	.word	0x20020000
 8000edc:	00000400 	.word	0x00000400
 8000ee0:	20000488 	.word	0x20000488
 8000ee4:	200021d8 	.word	0x200021d8

08000ee8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000eec:	4b06      	ldr	r3, [pc, #24]	@ (8000f08 <SystemInit+0x20>)
 8000eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ef2:	4a05      	ldr	r2, [pc, #20]	@ (8000f08 <SystemInit+0x20>)
 8000ef4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ef8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000efc:	bf00      	nop
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	e000ed00 	.word	0xe000ed00

08000f0c <modbus_handle_frame>:
static void send_response(uint8_t* frame, uint16_t len);
static void send_exception(uint8_t address, uint8_t function, uint8_t exception);


// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b0d8      	sub	sp, #352	@ 0x160
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000f16:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8000f1a:	6018      	str	r0, [r3, #0]
 8000f1c:	460a      	mov	r2, r1
 8000f1e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000f22:	f5a3 73af 	sub.w	r3, r3, #350	@ 0x15e
 8000f26:	801a      	strh	r2, [r3, #0]
	//debug
	//static char debug_msg[256];
	//snprintf(debug_msg, sizeof(debug_msg), "DEBUG: Frame len = %u, First four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));

	if (len < 6) return;
 8000f28:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000f2c:	f5a3 73af 	sub.w	r3, r3, #350	@ 0x15e
 8000f30:	881b      	ldrh	r3, [r3, #0]
 8000f32:	2b05      	cmp	r3, #5
 8000f34:	f240 8422 	bls.w	800177c <modbus_handle_frame+0x870>

	uint8_t address = frame[0];
 8000f38:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000f3c:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	f887 3143 	strb.w	r3, [r7, #323]	@ 0x143

	uint8_t function = frame[1];
 8000f48:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000f4c:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	785b      	ldrb	r3, [r3, #1]
 8000f54:	f887 3142 	strb.w	r3, [r7, #322]	@ 0x142

	// Check if the frame is for us
	if (address != MODBUS_SLAVE_ADDRESS) return;
 8000f58:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	f040 840f 	bne.w	8001780 <modbus_handle_frame+0x874>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8000f62:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000f66:	f5a3 73af 	sub.w	r3, r3, #350	@ 0x15e
 8000f6a:	881b      	ldrh	r3, [r3, #0]
 8000f6c:	3b01      	subs	r3, #1
 8000f6e:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8000f72:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8000f76:	6812      	ldr	r2, [r2, #0]
 8000f78:	4413      	add	r3, r2
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	b21b      	sxth	r3, r3
 8000f7e:	021b      	lsls	r3, r3, #8
 8000f80:	b21a      	sxth	r2, r3
 8000f82:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000f86:	f5a3 73af 	sub.w	r3, r3, #350	@ 0x15e
 8000f8a:	881b      	ldrh	r3, [r3, #0]
 8000f8c:	3b02      	subs	r3, #2
 8000f8e:	f507 71b0 	add.w	r1, r7, #352	@ 0x160
 8000f92:	f5a1 71ae 	sub.w	r1, r1, #348	@ 0x15c
 8000f96:	6809      	ldr	r1, [r1, #0]
 8000f98:	440b      	add	r3, r1
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	b21b      	sxth	r3, r3
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	b21b      	sxth	r3, r3
 8000fa2:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8000fa6:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000faa:	f5a3 73af 	sub.w	r3, r3, #350	@ 0x15e
 8000fae:	881b      	ldrh	r3, [r3, #0]
 8000fb0:	3b02      	subs	r3, #2
 8000fb2:	b29a      	uxth	r2, r3
 8000fb4:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000fb8:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8000fbc:	4611      	mov	r1, r2
 8000fbe:	6818      	ldr	r0, [r3, #0]
 8000fc0:	f000 fbe8 	bl	8001794 <modbus_crc16>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
	//static char debug_crc[256];
	//snprintf(debug_crc, sizeof(debug_crc), "DEBUG: Received CRC = 0x%02X, Calculated CRC = 0x%02X\r\n", received_crc, calculated_crc);
	//CDC_Transmit_FS((uint8_t*)debug_crc, strlen(debug_crc));

	if (received_crc != calculated_crc) {
 8000fca:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8000fce:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 8000fd2:	429a      	cmp	r2, r3
 8000fd4:	f040 83d6 	bne.w	8001784 <modbus_handle_frame+0x878>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8000fd8:	f897 3142 	ldrb.w	r3, [r7, #322]	@ 0x142
 8000fdc:	3b01      	subs	r3, #1
 8000fde:	2b0f      	cmp	r3, #15
 8000fe0:	f200 83c3 	bhi.w	800176a <modbus_handle_frame+0x85e>
 8000fe4:	a201      	add	r2, pc, #4	@ (adr r2, 8000fec <modbus_handle_frame+0xe0>)
 8000fe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fea:	bf00      	nop
 8000fec:	0800102d 	.word	0x0800102d
 8000ff0:	0800176b 	.word	0x0800176b
 8000ff4:	080011eb 	.word	0x080011eb
 8000ff8:	0800176b 	.word	0x0800176b
 8000ffc:	08001347 	.word	0x08001347
 8001000:	08001411 	.word	0x08001411
 8001004:	0800176b 	.word	0x0800176b
 8001008:	0800176b 	.word	0x0800176b
 800100c:	0800176b 	.word	0x0800176b
 8001010:	0800176b 	.word	0x0800176b
 8001014:	0800176b 	.word	0x0800176b
 8001018:	0800176b 	.word	0x0800176b
 800101c:	0800176b 	.word	0x0800176b
 8001020:	0800176b 	.word	0x0800176b
 8001024:	080014a3 	.word	0x080014a3
 8001028:	0800162f 	.word	0x0800162f
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800102c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001030:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	3302      	adds	r3, #2
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	b21b      	sxth	r3, r3
 800103c:	021b      	lsls	r3, r3, #8
 800103e:	b21a      	sxth	r2, r3
 8001040:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001044:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	3303      	adds	r3, #3
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	b21b      	sxth	r3, r3
 8001050:	4313      	orrs	r3, r2
 8001052:	b21b      	sxth	r3, r3
 8001054:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8001058:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800105c:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	3304      	adds	r3, #4
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	b21b      	sxth	r3, r3
 8001068:	021b      	lsls	r3, r3, #8
 800106a:	b21a      	sxth	r2, r3
 800106c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001070:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	3305      	adds	r3, #5
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	b21b      	sxth	r3, r3
 800107c:	4313      	orrs	r3, r2
 800107e:	b21b      	sxth	r3, r3
 8001080:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 8001084:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8001088:	2b00      	cmp	r3, #0
 800108a:	d003      	beq.n	8001094 <modbus_handle_frame+0x188>
 800108c:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8001090:	2b08      	cmp	r3, #8
 8001092:	d908      	bls.n	80010a6 <modbus_handle_frame+0x19a>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8001094:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 8001098:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 800109c:	2203      	movs	r2, #3
 800109e:	4618      	mov	r0, r3
 80010a0:	f000 fc08 	bl	80018b4 <send_exception>
				return;
 80010a4:	e36f      	b.n	8001786 <modbus_handle_frame+0x87a>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 80010a6:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 80010aa:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 80010ae:	4413      	add	r3, r2
 80010b0:	b29b      	uxth	r3, r3
 80010b2:	3b01      	subs	r3, #1
 80010b4:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if endAddress is outside the stored registers
			if (endAddress >= MAX_IO_COILS) {
 80010b8:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80010bc:	2b07      	cmp	r3, #7
 80010be:	d908      	bls.n	80010d2 <modbus_handle_frame+0x1c6>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80010c0:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 80010c4:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 80010c8:	2202      	movs	r2, #2
 80010ca:	4618      	mov	r0, r3
 80010cc:	f000 fbf2 	bl	80018b4 <send_exception>
				return;
 80010d0:	e359      	b.n	8001786 <modbus_handle_frame+0x87a>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = MODBUS_SLAVE_ADDRESS; // the address of us
 80010d2:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80010d6:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80010da:	2201      	movs	r2, #1
 80010dc:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80010de:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80010e2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80010e6:	f897 2142 	ldrb.w	r2, [r7, #322]	@ 0x142
 80010ea:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 80010ec:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 80010f0:	3307      	adds	r3, #7
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	da00      	bge.n	80010f8 <modbus_handle_frame+0x1ec>
 80010f6:	3307      	adds	r3, #7
 80010f8:	10db      	asrs	r3, r3, #3
 80010fa:	b2da      	uxtb	r2, r3
 80010fc:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001100:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001104:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8001106:	2303      	movs	r3, #3
 8001108:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 800110c:	2300      	movs	r3, #0
 800110e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
			uint8_t bitIndex = 0;
 8001112:	2300      	movs	r3, #0
 8001114:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 8001118:	2300      	movs	r3, #0
 800111a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800111e:	e055      	b.n	80011cc <modbus_handle_frame+0x2c0>
				// Ensure that the coil is an input
				if (io_coil_get_direction(startAddress) != IO_COIL_INPUT) {
 8001120:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8001124:	4618      	mov	r0, r3
 8001126:	f7ff faed 	bl	8000704 <io_coil_get_direction>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d008      	beq.n	8001142 <modbus_handle_frame+0x236>
					send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8001130:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 8001134:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 8001138:	2201      	movs	r2, #1
 800113a:	4618      	mov	r0, r3
 800113c:	f000 fbba 	bl	80018b4 <send_exception>
					return;
 8001140:	e321      	b.n	8001786 <modbus_handle_frame+0x87a>
				}

				GPIO_PinState coilValue = io_coil_read(startAddress);
 8001142:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8001146:	4618      	mov	r0, r3
 8001148:	f7ff fa88 	bl	800065c <io_coil_read>
 800114c:	4603      	mov	r3, r0
 800114e:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f

				if (coilValue == GPIO_PIN_SET) {
 8001152:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001156:	2b01      	cmp	r3, #1
 8001158:	d10b      	bne.n	8001172 <modbus_handle_frame+0x266>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 800115a:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
 800115e:	2201      	movs	r2, #1
 8001160:	fa02 f303 	lsl.w	r3, r2, r3
 8001164:	b25a      	sxtb	r2, r3
 8001166:	f997 315b 	ldrsb.w	r3, [r7, #347]	@ 0x15b
 800116a:	4313      	orrs	r3, r2
 800116c:	b25b      	sxtb	r3, r3
 800116e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
				}

				bitIndex++; // Move to next bit
 8001172:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
 8001176:	3301      	adds	r3, #1
 8001178:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

				if (bitIndex == 8 || i == coilCount - 1) {
 800117c:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
 8001180:	2b08      	cmp	r3, #8
 8001182:	d006      	beq.n	8001192 <modbus_handle_frame+0x286>
 8001184:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8001188:	3b01      	subs	r3, #1
 800118a:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 800118e:	429a      	cmp	r2, r3
 8001190:	d112      	bne.n	80011b8 <modbus_handle_frame+0x2ac>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8001192:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8001196:	1c5a      	adds	r2, r3, #1
 8001198:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 800119c:	4619      	mov	r1, r3
 800119e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80011a2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80011a6:	f897 215b 	ldrb.w	r2, [r7, #347]	@ 0x15b
 80011aa:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 80011ac:	2300      	movs	r3, #0
 80011ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
					bitIndex = 0;
 80011b2:	2300      	movs	r3, #0
 80011b4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
				}

				startAddress++;
 80011b8:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 80011bc:	3301      	adds	r3, #1
 80011be:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < coilCount; i++) {
 80011c2:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80011c6:	3301      	adds	r3, #1
 80011c8:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80011cc:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 80011d0:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 80011d4:	429a      	cmp	r2, r3
 80011d6:	dba3      	blt.n	8001120 <modbus_handle_frame+0x214>
			}

			send_response(responseData, responseLen);
 80011d8:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 80011dc:	f107 030c 	add.w	r3, r7, #12
 80011e0:	4611      	mov	r1, r2
 80011e2:	4618      	mov	r0, r3
 80011e4:	f000 fb14 	bl	8001810 <send_response>
 80011e8:	e2cd      	b.n	8001786 <modbus_handle_frame+0x87a>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 80011ea:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80011ee:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	3302      	adds	r3, #2
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	b21b      	sxth	r3, r3
 80011fa:	021b      	lsls	r3, r3, #8
 80011fc:	b21a      	sxth	r2, r3
 80011fe:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001202:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	3303      	adds	r3, #3
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	b21b      	sxth	r3, r3
 800120e:	4313      	orrs	r3, r2
 8001210:	b21b      	sxth	r3, r3
 8001212:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8001216:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800121a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	3304      	adds	r3, #4
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	b21b      	sxth	r3, r3
 8001226:	021b      	lsls	r3, r3, #8
 8001228:	b21a      	sxth	r2, r3
 800122a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800122e:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	3305      	adds	r3, #5
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	b21b      	sxth	r3, r3
 800123a:	4313      	orrs	r3, r2
 800123c:	b21b      	sxth	r3, r3
 800123e:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > MODBUS_REGISTER_COUNT) {
 8001242:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001246:	2b00      	cmp	r3, #0
 8001248:	d003      	beq.n	8001252 <modbus_handle_frame+0x346>
 800124a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800124e:	2b06      	cmp	r3, #6
 8001250:	d908      	bls.n	8001264 <modbus_handle_frame+0x358>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8001252:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 8001256:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 800125a:	2203      	movs	r2, #3
 800125c:	4618      	mov	r0, r3
 800125e:	f000 fb29 	bl	80018b4 <send_exception>
				return;
 8001262:	e290      	b.n	8001786 <modbus_handle_frame+0x87a>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8001264:	f8b7 2152 	ldrh.w	r2, [r7, #338]	@ 0x152
 8001268:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800126c:	4413      	add	r3, r2
 800126e:	b29b      	uxth	r3, r3
 8001270:	3b01      	subs	r3, #1
 8001272:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored registers
			if (endAddress >= MODBUS_REGISTER_COUNT) {
 8001276:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 800127a:	2b05      	cmp	r3, #5
 800127c:	d908      	bls.n	8001290 <modbus_handle_frame+0x384>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800127e:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 8001282:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 8001286:	2202      	movs	r2, #2
 8001288:	4618      	mov	r0, r3
 800128a:	f000 fb13 	bl	80018b4 <send_exception>
				return;
 800128e:	e27a      	b.n	8001786 <modbus_handle_frame+0x87a>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = MODBUS_SLAVE_ADDRESS; // the address of us
 8001290:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001294:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001298:	2201      	movs	r2, #1
 800129a:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 800129c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80012a0:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80012a4:	f897 2142 	ldrb.w	r2, [r7, #322]	@ 0x142
 80012a8:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 80012aa:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	005b      	lsls	r3, r3, #1
 80012b2:	b2da      	uxtb	r2, r3
 80012b4:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80012b8:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80012bc:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80012be:	2303      	movs	r3, #3
 80012c0:	f8a7 3150 	strh.w	r3, [r7, #336]	@ 0x150

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80012c4:	2300      	movs	r3, #0
 80012c6:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80012ca:	e02d      	b.n	8001328 <modbus_handle_frame+0x41c>
				responseData[responseLen++] = (modbus_holding_registers[startAddress] >> 8) & 0xFF; // Extract the higher byte
 80012cc:	f8b7 3152 	ldrh.w	r3, [r7, #338]	@ 0x152
 80012d0:	4ac3      	ldr	r2, [pc, #780]	@ (80015e0 <modbus_handle_frame+0x6d4>)
 80012d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012d6:	0a1b      	lsrs	r3, r3, #8
 80012d8:	b299      	uxth	r1, r3
 80012da:	f8b7 3150 	ldrh.w	r3, [r7, #336]	@ 0x150
 80012de:	1c5a      	adds	r2, r3, #1
 80012e0:	f8a7 2150 	strh.w	r2, [r7, #336]	@ 0x150
 80012e4:	461a      	mov	r2, r3
 80012e6:	b2c9      	uxtb	r1, r1
 80012e8:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80012ec:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80012f0:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (modbus_holding_registers[startAddress]) & 0xFF; // Extract the lower byte
 80012f2:	f8b7 3152 	ldrh.w	r3, [r7, #338]	@ 0x152
 80012f6:	4aba      	ldr	r2, [pc, #744]	@ (80015e0 <modbus_handle_frame+0x6d4>)
 80012f8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80012fc:	f8b7 3150 	ldrh.w	r3, [r7, #336]	@ 0x150
 8001300:	1c5a      	adds	r2, r3, #1
 8001302:	f8a7 2150 	strh.w	r2, [r7, #336]	@ 0x150
 8001306:	461a      	mov	r2, r3
 8001308:	b2c9      	uxtb	r1, r1
 800130a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800130e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001312:	5499      	strb	r1, [r3, r2]
				startAddress++;
 8001314:	f8b7 3152 	ldrh.w	r3, [r7, #338]	@ 0x152
 8001318:	3301      	adds	r3, #1
 800131a:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152
			for (int i = 0; i < regCount; i++) {
 800131e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001322:	3301      	adds	r3, #1
 8001324:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001328:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800132c:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8001330:	429a      	cmp	r2, r3
 8001332:	dbcb      	blt.n	80012cc <modbus_handle_frame+0x3c0>
			// DEBUG
			//static char debug_msg[256];
			//snprintf(debug_msg, sizeof(debug_msg), "DEBUG: Frame len = %u, First four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
			//CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));

			send_response(responseData, responseLen);
 8001334:	f8b7 2150 	ldrh.w	r2, [r7, #336]	@ 0x150
 8001338:	f107 030c 	add.w	r3, r7, #12
 800133c:	4611      	mov	r1, r2
 800133e:	4618      	mov	r0, r3
 8001340:	f000 fa66 	bl	8001810 <send_response>
 8001344:	e21f      	b.n	8001786 <modbus_handle_frame+0x87a>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 8001346:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800134a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	3302      	adds	r3, #2
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	b21b      	sxth	r3, r3
 8001356:	021b      	lsls	r3, r3, #8
 8001358:	b21a      	sxth	r2, r3
 800135a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800135e:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	3303      	adds	r3, #3
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	b21b      	sxth	r3, r3
 800136a:	4313      	orrs	r3, r2
 800136c:	b21b      	sxth	r3, r3
 800136e:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8001372:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001376:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	3304      	adds	r3, #4
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	b21b      	sxth	r3, r3
 8001382:	021b      	lsls	r3, r3, #8
 8001384:	b21a      	sxth	r2, r3
 8001386:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800138a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	3305      	adds	r3, #5
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	b21b      	sxth	r3, r3
 8001396:	4313      	orrs	r3, r2
 8001398:	b21b      	sxth	r3, r3
 800139a:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			if (coilAddress >= MAX_IO_COILS) {
 800139e:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80013a2:	2b07      	cmp	r3, #7
 80013a4:	d908      	bls.n	80013b8 <modbus_handle_frame+0x4ac>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80013a6:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 80013aa:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 80013ae:	2202      	movs	r2, #2
 80013b0:	4618      	mov	r0, r3
 80013b2:	f000 fa7f 	bl	80018b4 <send_exception>
				return;
 80013b6:	e1e6      	b.n	8001786 <modbus_handle_frame+0x87a>
			}

			// Ensure that the coil is an output
			if (io_coil_get_direction(coilAddress) != IO_COIL_OUTPUT) {
 80013b8:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80013bc:	4618      	mov	r0, r3
 80013be:	f7ff f9a1 	bl	8000704 <io_coil_get_direction>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d008      	beq.n	80013da <modbus_handle_frame+0x4ce>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 80013c8:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 80013cc:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 80013d0:	2201      	movs	r2, #1
 80013d2:	4618      	mov	r0, r3
 80013d4:	f000 fa6e 	bl	80018b4 <send_exception>
				return;
 80013d8:	e1d5      	b.n	8001786 <modbus_handle_frame+0x87a>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 80013da:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 80013de:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 80013e2:	bf0c      	ite	eq
 80013e4:	2301      	moveq	r3, #1
 80013e6:	2300      	movne	r3, #0
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	f887 3119 	strb.w	r3, [r7, #281]	@ 0x119

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 80013ee:	f897 2119 	ldrb.w	r2, [r7, #281]	@ 0x119
 80013f2:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80013f6:	4611      	mov	r1, r2
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7ff f959 	bl	80006b0 <io_coil_write>

			send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 80013fe:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001402:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001406:	2106      	movs	r1, #6
 8001408:	6818      	ldr	r0, [r3, #0]
 800140a:	f000 fa01 	bl	8001810 <send_response>
			break;
 800140e:	e1ba      	b.n	8001786 <modbus_handle_frame+0x87a>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8001410:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001414:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	3302      	adds	r3, #2
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	b21b      	sxth	r3, r3
 8001420:	021b      	lsls	r3, r3, #8
 8001422:	b21a      	sxth	r2, r3
 8001424:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001428:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	3303      	adds	r3, #3
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	b21b      	sxth	r3, r3
 8001434:	4313      	orrs	r3, r2
 8001436:	b21b      	sxth	r3, r3
 8001438:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 800143c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001440:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	3304      	adds	r3, #4
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	b21b      	sxth	r3, r3
 800144c:	021b      	lsls	r3, r3, #8
 800144e:	b21a      	sxth	r2, r3
 8001450:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001454:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	3305      	adds	r3, #5
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	b21b      	sxth	r3, r3
 8001460:	4313      	orrs	r3, r2
 8001462:	b21b      	sxth	r3, r3
 8001464:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

			if (regAddress >= MODBUS_REGISTER_COUNT) {
 8001468:	f8b7 3120 	ldrh.w	r3, [r7, #288]	@ 0x120
 800146c:	2b05      	cmp	r3, #5
 800146e:	d908      	bls.n	8001482 <modbus_handle_frame+0x576>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001470:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 8001474:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 8001478:	2202      	movs	r2, #2
 800147a:	4618      	mov	r0, r3
 800147c:	f000 fa1a 	bl	80018b4 <send_exception>
				return;
 8001480:	e181      	b.n	8001786 <modbus_handle_frame+0x87a>
			}

			modbus_holding_registers[regAddress] = writeValue; // write the value to the register
 8001482:	f8b7 3120 	ldrh.w	r3, [r7, #288]	@ 0x120
 8001486:	4956      	ldr	r1, [pc, #344]	@ (80015e0 <modbus_handle_frame+0x6d4>)
 8001488:	f8b7 211e 	ldrh.w	r2, [r7, #286]	@ 0x11e
 800148c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8001490:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001494:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001498:	2106      	movs	r1, #6
 800149a:	6818      	ldr	r0, [r3, #0]
 800149c:	f000 f9b8 	bl	8001810 <send_response>
			break;
 80014a0:	e171      	b.n	8001786 <modbus_handle_frame+0x87a>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80014a2:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80014a6:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	3302      	adds	r3, #2
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	b21b      	sxth	r3, r3
 80014b2:	021b      	lsls	r3, r3, #8
 80014b4:	b21a      	sxth	r2, r3
 80014b6:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80014ba:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	3303      	adds	r3, #3
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	b21b      	sxth	r3, r3
 80014c6:	4313      	orrs	r3, r2
 80014c8:	b21b      	sxth	r3, r3
 80014ca:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 80014ce:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80014d2:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	3304      	adds	r3, #4
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	b21b      	sxth	r3, r3
 80014de:	021b      	lsls	r3, r3, #8
 80014e0:	b21a      	sxth	r2, r3
 80014e2:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80014e6:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	3305      	adds	r3, #5
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	b21b      	sxth	r3, r3
 80014f2:	4313      	orrs	r3, r2
 80014f4:	b21b      	sxth	r3, r3
 80014f6:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130
			uint8_t byteCount = frame[6];
 80014fa:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80014fe:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	799b      	ldrb	r3, [r3, #6]
 8001506:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
			uint16_t expectedBytes = (coilCount + 7) / 8;
 800150a:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 800150e:	3307      	adds	r3, #7
 8001510:	2b00      	cmp	r3, #0
 8001512:	da00      	bge.n	8001516 <modbus_handle_frame+0x60a>
 8001514:	3307      	adds	r3, #7
 8001516:	10db      	asrs	r3, r3, #3
 8001518:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c

			if (startAddress + coilCount > MAX_IO_COILS) {
 800151c:	f8b7 2132 	ldrh.w	r2, [r7, #306]	@ 0x132
 8001520:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8001524:	4413      	add	r3, r2
 8001526:	2b08      	cmp	r3, #8
 8001528:	dd08      	ble.n	800153c <modbus_handle_frame+0x630>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800152a:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 800152e:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 8001532:	2202      	movs	r2, #2
 8001534:	4618      	mov	r0, r3
 8001536:	f000 f9bd 	bl	80018b4 <send_exception>
				return;
 800153a:	e124      	b.n	8001786 <modbus_handle_frame+0x87a>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 800153c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8001540:	b29b      	uxth	r3, r3
 8001542:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8001546:	429a      	cmp	r2, r3
 8001548:	d008      	beq.n	800155c <modbus_handle_frame+0x650>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800154a:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 800154e:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 8001552:	2203      	movs	r2, #3
 8001554:	4618      	mov	r0, r3
 8001556:	f000 f9ad 	bl	80018b4 <send_exception>
				return;
 800155a:	e114      	b.n	8001786 <modbus_handle_frame+0x87a>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 800155c:	2307      	movs	r3, #7
 800155e:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8001562:	2300      	movs	r3, #0
 8001564:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
 8001568:	e052      	b.n	8001610 <modbus_handle_frame+0x704>
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 800156a:	f8b7 2132 	ldrh.w	r2, [r7, #306]	@ 0x132
 800156e:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 8001572:	4413      	add	r3, r2
 8001574:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128

				uint16_t byte_index = i / 8;
 8001578:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 800157c:	08db      	lsrs	r3, r3, #3
 800157e:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
				uint16_t bit_index = i % 8;
 8001582:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 8001586:	f003 0307 	and.w	r3, r3, #7
 800158a:	f8a7 3124 	strh.w	r3, [r7, #292]	@ 0x124

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 800158e:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 8001592:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8001596:	4413      	add	r3, r2
 8001598:	461a      	mov	r2, r3
 800159a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800159e:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4413      	add	r3, r2
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	461a      	mov	r2, r3
 80015aa:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 80015ae:	fa42 f303 	asr.w	r3, r2, r3
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	f003 0301 	and.w	r3, r3, #1
 80015b8:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123

				// Ensure that the coil is an output
				if (io_coil_get_direction(coilAddress) != IO_COIL_OUTPUT) {
 80015bc:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7ff f89f 	bl	8000704 <io_coil_get_direction>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d00b      	beq.n	80015e4 <modbus_handle_frame+0x6d8>
					send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 80015cc:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 80015d0:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 80015d4:	2201      	movs	r2, #1
 80015d6:	4618      	mov	r0, r3
 80015d8:	f000 f96c 	bl	80018b4 <send_exception>
					return;
 80015dc:	e0d3      	b.n	8001786 <modbus_handle_frame+0x87a>
 80015de:	bf00      	nop
 80015e0:	2000048c 	.word	0x2000048c
				}

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 80015e4:	f897 3123 	ldrb.w	r3, [r7, #291]	@ 0x123
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	bf14      	ite	ne
 80015ec:	2301      	movne	r3, #1
 80015ee:	2300      	moveq	r3, #0
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	f887 3122 	strb.w	r3, [r7, #290]	@ 0x122

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 80015f6:	f897 2122 	ldrb.w	r2, [r7, #290]	@ 0x122
 80015fa:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 80015fe:	4611      	mov	r1, r2
 8001600:	4618      	mov	r0, r3
 8001602:	f7ff f855 	bl	80006b0 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8001606:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 800160a:	3301      	adds	r3, #1
 800160c:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
 8001610:	f8b7 214a 	ldrh.w	r2, [r7, #330]	@ 0x14a
 8001614:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8001618:	429a      	cmp	r2, r3
 800161a:	d3a6      	bcc.n	800156a <modbus_handle_frame+0x65e>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 800161c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001620:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001624:	2106      	movs	r1, #6
 8001626:	6818      	ldr	r0, [r3, #0]
 8001628:	f000 f8f2 	bl	8001810 <send_response>
			break;
 800162c:	e0ab      	b.n	8001786 <modbus_handle_frame+0x87a>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800162e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001632:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	3302      	adds	r3, #2
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	b21b      	sxth	r3, r3
 800163e:	021b      	lsls	r3, r3, #8
 8001640:	b21a      	sxth	r2, r3
 8001642:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001646:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	3303      	adds	r3, #3
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	b21b      	sxth	r3, r3
 8001652:	4313      	orrs	r3, r2
 8001654:	b21b      	sxth	r3, r3
 8001656:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint16_t regCount = (frame[4] << 8) | frame[5];
 800165a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800165e:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	3304      	adds	r3, #4
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	b21b      	sxth	r3, r3
 800166a:	021b      	lsls	r3, r3, #8
 800166c:	b21a      	sxth	r2, r3
 800166e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001672:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	3305      	adds	r3, #5
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	b21b      	sxth	r3, r3
 800167e:	4313      	orrs	r3, r2
 8001680:	b21b      	sxth	r3, r3
 8001682:	f8a7 313a 	strh.w	r3, [r7, #314]	@ 0x13a
			uint8_t byteCount = frame[6];
 8001686:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800168a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	799b      	ldrb	r3, [r3, #6]
 8001692:	f887 3139 	strb.w	r3, [r7, #313]	@ 0x139

			if (startAddress + regCount > MODBUS_REGISTER_COUNT) {
 8001696:	f8b7 213c 	ldrh.w	r2, [r7, #316]	@ 0x13c
 800169a:	f8b7 313a 	ldrh.w	r3, [r7, #314]	@ 0x13a
 800169e:	4413      	add	r3, r2
 80016a0:	2b06      	cmp	r3, #6
 80016a2:	dd08      	ble.n	80016b6 <modbus_handle_frame+0x7aa>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80016a4:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 80016a8:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 80016ac:	2202      	movs	r2, #2
 80016ae:	4618      	mov	r0, r3
 80016b0:	f000 f900 	bl	80018b4 <send_exception>
				return;
 80016b4:	e067      	b.n	8001786 <modbus_handle_frame+0x87a>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 80016b6:	f897 2139 	ldrb.w	r2, [r7, #313]	@ 0x139
 80016ba:	f8b7 313a 	ldrh.w	r3, [r7, #314]	@ 0x13a
 80016be:	005b      	lsls	r3, r3, #1
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d008      	beq.n	80016d6 <modbus_handle_frame+0x7ca>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80016c4:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 80016c8:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 80016cc:	2203      	movs	r2, #3
 80016ce:	4618      	mov	r0, r3
 80016d0:	f000 f8f0 	bl	80018b4 <send_exception>
				return;
 80016d4:	e057      	b.n	8001786 <modbus_handle_frame+0x87a>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 80016d6:	2307      	movs	r3, #7
 80016d8:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80016dc:	2300      	movs	r3, #0
 80016de:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 80016e2:	e033      	b.n	800174c <modbus_handle_frame+0x840>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 80016e4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80016e8:	b29a      	uxth	r2, r3
 80016ea:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80016ee:	4413      	add	r3, r2
 80016f0:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 80016f4:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 80016f8:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 80016fc:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001700:	6812      	ldr	r2, [r2, #0]
 8001702:	4413      	add	r3, r2
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	b21b      	sxth	r3, r3
 8001708:	021b      	lsls	r3, r3, #8
 800170a:	b21a      	sxth	r2, r3
 800170c:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8001710:	3301      	adds	r3, #1
 8001712:	f507 71b0 	add.w	r1, r7, #352	@ 0x160
 8001716:	f5a1 71ae 	sub.w	r1, r1, #348	@ 0x15c
 800171a:	6809      	ldr	r1, [r1, #0]
 800171c:	440b      	add	r3, r1
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	b21b      	sxth	r3, r3
 8001722:	4313      	orrs	r3, r2
 8001724:	b21b      	sxth	r3, r3
 8001726:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				modbus_holding_registers[regAddress] = writeValue; // write the value to the register
 800172a:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 800172e:	4918      	ldr	r1, [pc, #96]	@ (8001790 <modbus_handle_frame+0x884>)
 8001730:	f8b7 2134 	ldrh.w	r2, [r7, #308]	@ 0x134
 8001734:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8001738:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 800173c:	3302      	adds	r3, #2
 800173e:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			for (int i = 0; i < regCount; i++) {
 8001742:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001746:	3301      	adds	r3, #1
 8001748:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 800174c:	f8b7 313a 	ldrh.w	r3, [r7, #314]	@ 0x13a
 8001750:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001754:	429a      	cmp	r2, r3
 8001756:	dbc5      	blt.n	80016e4 <modbus_handle_frame+0x7d8>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8001758:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800175c:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001760:	2106      	movs	r1, #6
 8001762:	6818      	ldr	r0, [r3, #0]
 8001764:	f000 f854 	bl	8001810 <send_response>
			break;
 8001768:	e00d      	b.n	8001786 <modbus_handle_frame+0x87a>
		}

		default:
			send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 800176a:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 800176e:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 8001772:	2201      	movs	r2, #1
 8001774:	4618      	mov	r0, r3
 8001776:	f000 f89d 	bl	80018b4 <send_exception>
			break;
 800177a:	e004      	b.n	8001786 <modbus_handle_frame+0x87a>
	if (len < 6) return;
 800177c:	bf00      	nop
 800177e:	e002      	b.n	8001786 <modbus_handle_frame+0x87a>
	if (address != MODBUS_SLAVE_ADDRESS) return;
 8001780:	bf00      	nop
 8001782:	e000      	b.n	8001786 <modbus_handle_frame+0x87a>
		return;
 8001784:	bf00      	nop
	}
}
 8001786:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	2000048c 	.word	0x2000048c

08001794 <modbus_crc16>:
	return modbus_holding_registers;
}

// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
static uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8001794:	b480      	push	{r7}
 8001796:	b085      	sub	sp, #20
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	460b      	mov	r3, r1
 800179e:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 80017a0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80017a4:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 80017a6:	2300      	movs	r3, #0
 80017a8:	81bb      	strh	r3, [r7, #12]
 80017aa:	e026      	b.n	80017fa <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 80017ac:	89bb      	ldrh	r3, [r7, #12]
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	4413      	add	r3, r2
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	461a      	mov	r2, r3
 80017b6:	89fb      	ldrh	r3, [r7, #14]
 80017b8:	4053      	eors	r3, r2
 80017ba:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 80017bc:	2300      	movs	r3, #0
 80017be:	72fb      	strb	r3, [r7, #11]
 80017c0:	e015      	b.n	80017ee <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 80017c2:	89fb      	ldrh	r3, [r7, #14]
 80017c4:	f003 0301 	and.w	r3, r3, #1
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d00a      	beq.n	80017e2 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 80017cc:	89fb      	ldrh	r3, [r7, #14]
 80017ce:	085b      	lsrs	r3, r3, #1
 80017d0:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 80017d2:	89fb      	ldrh	r3, [r7, #14]
 80017d4:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 80017d8:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 80017dc:	43db      	mvns	r3, r3
 80017de:	81fb      	strh	r3, [r7, #14]
 80017e0:	e002      	b.n	80017e8 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 80017e2:	89fb      	ldrh	r3, [r7, #14]
 80017e4:	085b      	lsrs	r3, r3, #1
 80017e6:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 80017e8:	7afb      	ldrb	r3, [r7, #11]
 80017ea:	3301      	adds	r3, #1
 80017ec:	72fb      	strb	r3, [r7, #11]
 80017ee:	7afb      	ldrb	r3, [r7, #11]
 80017f0:	2b07      	cmp	r3, #7
 80017f2:	d9e6      	bls.n	80017c2 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 80017f4:	89bb      	ldrh	r3, [r7, #12]
 80017f6:	3301      	adds	r3, #1
 80017f8:	81bb      	strh	r3, [r7, #12]
 80017fa:	89ba      	ldrh	r2, [r7, #12]
 80017fc:	887b      	ldrh	r3, [r7, #2]
 80017fe:	429a      	cmp	r2, r3
 8001800:	d3d4      	bcc.n	80017ac <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8001802:	89fb      	ldrh	r3, [r7, #14]
}
 8001804:	4618      	mov	r0, r3
 8001806:	3714      	adds	r7, #20
 8001808:	46bd      	mov	sp, r7
 800180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180e:	4770      	bx	lr

08001810 <send_response>:

// Send the response over RS485
static void send_response(uint8_t* frame, uint16_t len) {
 8001810:	b590      	push	{r4, r7, lr}
 8001812:	b089      	sub	sp, #36	@ 0x24
 8001814:	af04      	add	r7, sp, #16
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	460b      	mov	r3, r1
 800181a:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 800181c:	887b      	ldrh	r3, [r7, #2]
 800181e:	4619      	mov	r1, r3
 8001820:	6878      	ldr	r0, [r7, #4]
 8001822:	f7ff ffb7 	bl	8001794 <modbus_crc16>
 8001826:	4603      	mov	r3, r0
 8001828:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 800182a:	887b      	ldrh	r3, [r7, #2]
 800182c:	1c5a      	adds	r2, r3, #1
 800182e:	807a      	strh	r2, [r7, #2]
 8001830:	461a      	mov	r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4413      	add	r3, r2
 8001836:	89fa      	ldrh	r2, [r7, #14]
 8001838:	b2d2      	uxtb	r2, r2
 800183a:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 800183c:	89fb      	ldrh	r3, [r7, #14]
 800183e:	0a1b      	lsrs	r3, r3, #8
 8001840:	b29a      	uxth	r2, r3
 8001842:	887b      	ldrh	r3, [r7, #2]
 8001844:	1c59      	adds	r1, r3, #1
 8001846:	8079      	strh	r1, [r7, #2]
 8001848:	4619      	mov	r1, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	440b      	add	r3, r1
 800184e:	b2d2      	uxtb	r2, r2
 8001850:	701a      	strb	r2, [r3, #0]

	//debug
	static char debug_msg_response[256];
	snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
 8001852:	887a      	ldrh	r2, [r7, #2]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	4619      	mov	r1, r3
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	3301      	adds	r3, #1
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	4618      	mov	r0, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	3302      	adds	r3, #2
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	461c      	mov	r4, r3
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	3303      	adds	r3, #3
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	9303      	str	r3, [sp, #12]
 8001872:	9402      	str	r4, [sp, #8]
 8001874:	9001      	str	r0, [sp, #4]
 8001876:	9100      	str	r1, [sp, #0]
 8001878:	4613      	mov	r3, r2
 800187a:	4a0c      	ldr	r2, [pc, #48]	@ (80018ac <send_response+0x9c>)
 800187c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001880:	480b      	ldr	r0, [pc, #44]	@ (80018b0 <send_response+0xa0>)
 8001882:	f00a febb 	bl	800c5fc <sniprintf>
	CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));
 8001886:	480a      	ldr	r0, [pc, #40]	@ (80018b0 <send_response+0xa0>)
 8001888:	f7fe fcca 	bl	8000220 <strlen>
 800188c:	4603      	mov	r3, r0
 800188e:	b29b      	uxth	r3, r3
 8001890:	4619      	mov	r1, r3
 8001892:	4807      	ldr	r0, [pc, #28]	@ (80018b0 <send_response+0xa0>)
 8001894:	f00a fa66 	bl	800bd64 <CDC_Transmit_FS>

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8001898:	887b      	ldrh	r3, [r7, #2]
 800189a:	4619      	mov	r1, r3
 800189c:	6878      	ldr	r0, [r7, #4]
 800189e:	f000 f87b 	bl	8001998 <RS485_Transmit>
}
 80018a2:	bf00      	nop
 80018a4:	3714      	adds	r7, #20
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd90      	pop	{r4, r7, pc}
 80018aa:	bf00      	nop
 80018ac:	0800cf84 	.word	0x0800cf84
 80018b0:	20000498 	.word	0x20000498

080018b4 <send_exception>:

// Send the exception over RS485
static void send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4603      	mov	r3, r0
 80018bc:	71fb      	strb	r3, [r7, #7]
 80018be:	460b      	mov	r3, r1
 80018c0:	71bb      	strb	r3, [r7, #6]
 80018c2:	4613      	mov	r3, r2
 80018c4:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 80018c6:	79fb      	ldrb	r3, [r7, #7]
 80018c8:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 80018ca:	79bb      	ldrb	r3, [r7, #6]
 80018cc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80018d0:	b2db      	uxtb	r3, r3
 80018d2:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 80018d4:	797b      	ldrb	r3, [r7, #5]
 80018d6:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 80018d8:	f107 0308 	add.w	r3, r7, #8
 80018dc:	2103      	movs	r1, #3
 80018de:	4618      	mov	r0, r3
 80018e0:	f7ff ff58 	bl	8001794 <modbus_crc16>
 80018e4:	4603      	mov	r3, r0
 80018e6:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 80018e8:	89fb      	ldrh	r3, [r7, #14]
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 80018ee:	89fb      	ldrh	r3, [r7, #14]
 80018f0:	0a1b      	lsrs	r3, r3, #8
 80018f2:	b29b      	uxth	r3, r3
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 80018f8:	f107 0308 	add.w	r3, r7, #8
 80018fc:	2105      	movs	r1, #5
 80018fe:	4618      	mov	r0, r3
 8001900:	f000 f84a 	bl	8001998 <RS485_Transmit>
}
 8001904:	bf00      	nop
 8001906:	3710      	adds	r7, #16
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}

0800190c <RS485_SetTransmitMode>:
static volatile uint16_t RS485_ReceivedLength = 0;

static volatile bool RS485_TxInProgress = false;


void RS485_SetTransmitMode(void) {
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8001910:	4b04      	ldr	r3, [pc, #16]	@ (8001924 <RS485_SetTransmitMode+0x18>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a04      	ldr	r2, [pc, #16]	@ (8001928 <RS485_SetTransmitMode+0x1c>)
 8001916:	8811      	ldrh	r1, [r2, #0]
 8001918:	2201      	movs	r2, #1
 800191a:	4618      	mov	r0, r3
 800191c:	f001 fc82 	bl	8003224 <HAL_GPIO_WritePin>
}
 8001920:	bf00      	nop
 8001922:	bd80      	pop	{r7, pc}
 8001924:	20000598 	.word	0x20000598
 8001928:	2000059c 	.word	0x2000059c

0800192c <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8001930:	4b04      	ldr	r3, [pc, #16]	@ (8001944 <RS485_SetReceiveMode+0x18>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a04      	ldr	r2, [pc, #16]	@ (8001948 <RS485_SetReceiveMode+0x1c>)
 8001936:	8811      	ldrh	r1, [r2, #0]
 8001938:	2200      	movs	r2, #0
 800193a:	4618      	mov	r0, r3
 800193c:	f001 fc72 	bl	8003224 <HAL_GPIO_WritePin>
}
 8001940:	bf00      	nop
 8001942:	bd80      	pop	{r7, pc}
 8001944:	20000598 	.word	0x20000598
 8001948:	2000059c 	.word	0x2000059c

0800194c <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	460b      	mov	r3, r1
 8001956:	807b      	strh	r3, [r7, #2]
	RS485_TxInProgress = false;
 8001958:	4b0a      	ldr	r3, [pc, #40]	@ (8001984 <RS485_Setup+0x38>)
 800195a:	2200      	movs	r2, #0
 800195c:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 800195e:	4a0a      	ldr	r2, [pc, #40]	@ (8001988 <RS485_Setup+0x3c>)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8001964:	4a09      	ldr	r2, [pc, #36]	@ (800198c <RS485_Setup+0x40>)
 8001966:	887b      	ldrh	r3, [r7, #2]
 8001968:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 800196a:	f7ff ffdf 	bl	800192c <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800196e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001972:	4907      	ldr	r1, [pc, #28]	@ (8001990 <RS485_Setup+0x44>)
 8001974:	4807      	ldr	r0, [pc, #28]	@ (8001994 <RS485_Setup+0x48>)
 8001976:	f006 fcee 	bl	8008356 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800197a:	bf00      	nop
 800197c:	3708      	adds	r7, #8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	200006a2 	.word	0x200006a2
 8001988:	20000598 	.word	0x20000598
 800198c:	2000059c 	.word	0x2000059c
 8001990:	200005a0 	.word	0x200005a0
 8001994:	20000334 	.word	0x20000334

08001998 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	460b      	mov	r3, r1
 80019a2:	807b      	strh	r3, [r7, #2]
    if (RS485_TxInProgress) {
 80019a4:	4b22      	ldr	r3, [pc, #136]	@ (8001a30 <RS485_Transmit+0x98>)
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d13b      	bne.n	8001a26 <RS485_Transmit+0x8e>
    	// TODO: Implement queue of transmits
    	return;
    }

    if (huart2.gState != HAL_UART_STATE_READY || huart2.ErrorCode != HAL_UART_ERROR_NONE) {
 80019ae:	4b21      	ldr	r3, [pc, #132]	@ (8001a34 <RS485_Transmit+0x9c>)
 80019b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019b4:	2b20      	cmp	r3, #32
 80019b6:	d104      	bne.n	80019c2 <RS485_Transmit+0x2a>
 80019b8:	4b1e      	ldr	r3, [pc, #120]	@ (8001a34 <RS485_Transmit+0x9c>)
 80019ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d005      	beq.n	80019ce <RS485_Transmit+0x36>
    	// Reset UART
		HAL_UART_Abort(&huart2);
 80019c2:	481c      	ldr	r0, [pc, #112]	@ (8001a34 <RS485_Transmit+0x9c>)
 80019c4:	f004 ffec 	bl	80069a0 <HAL_UART_Abort>
		HAL_UART_Init(&huart2);
 80019c8:	481a      	ldr	r0, [pc, #104]	@ (8001a34 <RS485_Transmit+0x9c>)
 80019ca:	f004 ff19 	bl	8006800 <HAL_UART_Init>
	}

    RS485_TxInProgress = true;
 80019ce:	4b18      	ldr	r3, [pc, #96]	@ (8001a30 <RS485_Transmit+0x98>)
 80019d0:	2201      	movs	r2, #1
 80019d2:	701a      	strb	r2, [r3, #0]
	RS485_SetTransmitMode();
 80019d4:	f7ff ff9a 	bl	800190c <RS485_SetTransmitMode>

	// Enable TC interrupt
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_TC);
 80019d8:	4b16      	ldr	r3, [pc, #88]	@ (8001a34 <RS485_Transmit+0x9c>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	4b15      	ldr	r3, [pc, #84]	@ (8001a34 <RS485_Transmit+0x9c>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80019e6:	601a      	str	r2, [r3, #0]

	// Transmit and store the status of it
	HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart2, data, len);
 80019e8:	887b      	ldrh	r3, [r7, #2]
 80019ea:	461a      	mov	r2, r3
 80019ec:	6879      	ldr	r1, [r7, #4]
 80019ee:	4811      	ldr	r0, [pc, #68]	@ (8001a34 <RS485_Transmit+0x9c>)
 80019f0:	f004 ff56 	bl	80068a0 <HAL_UART_Transmit_DMA>
 80019f4:	4603      	mov	r3, r0
 80019f6:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_OK) {
 80019f8:	7bfb      	ldrb	r3, [r7, #15]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d014      	beq.n	8001a28 <RS485_Transmit+0x90>
		// UART TX DMA Error - switch back to receiving
		RS485_SetReceiveMode();
 80019fe:	f7ff ff95 	bl	800192c <RS485_SetReceiveMode>
		RS485_TxInProgress = false;
 8001a02:	4b0b      	ldr	r3, [pc, #44]	@ (8001a30 <RS485_Transmit+0x98>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	701a      	strb	r2, [r3, #0]
		__HAL_UART_DISABLE_IT(&huart2, UART_IT_TC);
 8001a08:	4b0a      	ldr	r3, [pc, #40]	@ (8001a34 <RS485_Transmit+0x9c>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	4b09      	ldr	r3, [pc, #36]	@ (8001a34 <RS485_Transmit+0x9c>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001a16:	601a      	str	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8001a18:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a1c:	4906      	ldr	r1, [pc, #24]	@ (8001a38 <RS485_Transmit+0xa0>)
 8001a1e:	4805      	ldr	r0, [pc, #20]	@ (8001a34 <RS485_Transmit+0x9c>)
 8001a20:	f006 fc99 	bl	8008356 <HAL_UARTEx_ReceiveToIdle_DMA>
 8001a24:	e000      	b.n	8001a28 <RS485_Transmit+0x90>
    	return;
 8001a26:	bf00      	nop
	}
}
 8001a28:	3710      	adds	r7, #16
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	200006a2 	.word	0x200006a2
 8001a34:	20000334 	.word	0x20000334
 8001a38:	200005a0 	.word	0x200005a0

08001a3c <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8001a3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001a40:	b085      	sub	sp, #20
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
 8001a46:	460b      	mov	r3, r1
 8001a48:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART2) {
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a23      	ldr	r2, [pc, #140]	@ (8001adc <HAL_UARTEx_RxEventCallback+0xa0>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d13d      	bne.n	8001ad0 <HAL_UARTEx_RxEventCallback+0x94>
 8001a54:	466b      	mov	r3, sp
 8001a56:	461e      	mov	r6, r3
		RS485_ReceivedLength = size;
 8001a58:	4a21      	ldr	r2, [pc, #132]	@ (8001ae0 <HAL_UARTEx_RxEventCallback+0xa4>)
 8001a5a:	887b      	ldrh	r3, [r7, #2]
 8001a5c:	8013      	strh	r3, [r2, #0]
			RS485_DMA_BUFFER[RS485_ReceivedLength] = '\0';
			usb_serial_println((char*)RS485_DMA_BUFFER);
		}*/

		// Copy the received data into a new buffer for safe processing
		uint8_t frame[size];
 8001a5e:	8879      	ldrh	r1, [r7, #2]
 8001a60:	460b      	mov	r3, r1
 8001a62:	3b01      	subs	r3, #1
 8001a64:	60fb      	str	r3, [r7, #12]
 8001a66:	b28b      	uxth	r3, r1
 8001a68:	2200      	movs	r2, #0
 8001a6a:	4698      	mov	r8, r3
 8001a6c:	4691      	mov	r9, r2
 8001a6e:	f04f 0200 	mov.w	r2, #0
 8001a72:	f04f 0300 	mov.w	r3, #0
 8001a76:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a7e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a82:	b28b      	uxth	r3, r1
 8001a84:	2200      	movs	r2, #0
 8001a86:	461c      	mov	r4, r3
 8001a88:	4615      	mov	r5, r2
 8001a8a:	f04f 0200 	mov.w	r2, #0
 8001a8e:	f04f 0300 	mov.w	r3, #0
 8001a92:	00eb      	lsls	r3, r5, #3
 8001a94:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a98:	00e2      	lsls	r2, r4, #3
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	3307      	adds	r3, #7
 8001a9e:	08db      	lsrs	r3, r3, #3
 8001aa0:	00db      	lsls	r3, r3, #3
 8001aa2:	ebad 0d03 	sub.w	sp, sp, r3
 8001aa6:	466b      	mov	r3, sp
 8001aa8:	3300      	adds	r3, #0
 8001aaa:	60bb      	str	r3, [r7, #8]
		memcpy(frame, RS485_DMA_BUFFER, size);
 8001aac:	887b      	ldrh	r3, [r7, #2]
 8001aae:	461a      	mov	r2, r3
 8001ab0:	490c      	ldr	r1, [pc, #48]	@ (8001ae4 <HAL_UARTEx_RxEventCallback+0xa8>)
 8001ab2:	68b8      	ldr	r0, [r7, #8]
 8001ab4:	f00a fe0c 	bl	800c6d0 <memcpy>

		// Handle the frame with modbus
		modbus_handle_frame(frame, size);
 8001ab8:	887b      	ldrh	r3, [r7, #2]
 8001aba:	4619      	mov	r1, r3
 8001abc:	68b8      	ldr	r0, [r7, #8]
 8001abe:	f7ff fa25 	bl	8000f0c <modbus_handle_frame>

		// Ready for next reception
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8001ac2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ac6:	4907      	ldr	r1, [pc, #28]	@ (8001ae4 <HAL_UARTEx_RxEventCallback+0xa8>)
 8001ac8:	4807      	ldr	r0, [pc, #28]	@ (8001ae8 <HAL_UARTEx_RxEventCallback+0xac>)
 8001aca:	f006 fc44 	bl	8008356 <HAL_UARTEx_ReceiveToIdle_DMA>
 8001ace:	46b5      	mov	sp, r6
	}
}
 8001ad0:	bf00      	nop
 8001ad2:	3714      	adds	r7, #20
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001ada:	bf00      	nop
 8001adc:	40004400 	.word	0x40004400
 8001ae0:	200006a0 	.word	0x200006a0
 8001ae4:	200005a0 	.word	0x200005a0
 8001ae8:	20000334 	.word	0x20000334

08001aec <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
    		// Restart DMA receive
    		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
    	}*/
    	// DMA Completion (data transferred to UART TDR) does nothing here
    //}
}
 8001af4:	bf00      	nop
 8001af6:	370c      	adds	r7, #12
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr

08001b00 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8001b04:	f7ff ff12 	bl	800192c <RS485_SetReceiveMode>
	RS485_TxInProgress = false;
 8001b08:	4b05      	ldr	r3, [pc, #20]	@ (8001b20 <RS485_TCCallback+0x20>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	701a      	strb	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8001b0e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b12:	4904      	ldr	r1, [pc, #16]	@ (8001b24 <RS485_TCCallback+0x24>)
 8001b14:	4804      	ldr	r0, [pc, #16]	@ (8001b28 <RS485_TCCallback+0x28>)
 8001b16:	f006 fc1e 	bl	8008356 <HAL_UARTEx_ReceiveToIdle_DMA>
        RS485_TCCallback();
    }

    // REMEMBER TO INCLUDE RS485.h: #include "rs485/rs485.h"
    */
}
 8001b1a:	bf00      	nop
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	200006a2 	.word	0x200006a2
 8001b24:	200005a0 	.word	0x200005a0
 8001b28:	20000334 	.word	0x20000334

08001b2c <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8001b34:	f000 fd60 	bl	80025f8 <HAL_GetTick>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	4a04      	ldr	r2, [pc, #16]	@ (8001b4c <SPI_Timer_On+0x20>)
 8001b3c:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8001b3e:	4a04      	ldr	r2, [pc, #16]	@ (8001b50 <SPI_Timer_On+0x24>)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6013      	str	r3, [r2, #0]
}
 8001b44:	bf00      	nop
 8001b46:	3708      	adds	r7, #8
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	200006a4 	.word	0x200006a4
 8001b50:	200006a8 	.word	0x200006a8

08001b54 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8001b58:	f000 fd4e 	bl	80025f8 <HAL_GetTick>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	4b06      	ldr	r3, [pc, #24]	@ (8001b78 <SPI_Timer_Status+0x24>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	1ad2      	subs	r2, r2, r3
 8001b64:	4b05      	ldr	r3, [pc, #20]	@ (8001b7c <SPI_Timer_Status+0x28>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	bf34      	ite	cc
 8001b6c:	2301      	movcc	r3, #1
 8001b6e:	2300      	movcs	r3, #0
 8001b70:	b2db      	uxtb	r3, r3
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	200006a4 	.word	0x200006a4
 8001b7c:	200006a8 	.word	0x200006a8

08001b80 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b086      	sub	sp, #24
 8001b84:	af02      	add	r7, sp, #8
 8001b86:	4603      	mov	r3, r0
 8001b88:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8001b8a:	f107 020f 	add.w	r2, r7, #15
 8001b8e:	1df9      	adds	r1, r7, #7
 8001b90:	2332      	movs	r3, #50	@ 0x32
 8001b92:	9300      	str	r3, [sp, #0]
 8001b94:	2301      	movs	r3, #1
 8001b96:	4804      	ldr	r0, [pc, #16]	@ (8001ba8 <xchg_spi+0x28>)
 8001b98:	f004 faaf 	bl	80060fa <HAL_SPI_TransmitReceive>
    return rxDat;
 8001b9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3710      	adds	r7, #16
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	200002d0 	.word	0x200002d0

08001bac <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8001bac:	b590      	push	{r4, r7, lr}
 8001bae:	b085      	sub	sp, #20
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
 8001bb4:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	60fb      	str	r3, [r7, #12]
 8001bba:	e00a      	b.n	8001bd2 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8001bbc:	687a      	ldr	r2, [r7, #4]
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	18d4      	adds	r4, r2, r3
 8001bc2:	20ff      	movs	r0, #255	@ 0xff
 8001bc4:	f7ff ffdc 	bl	8001b80 <xchg_spi>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	3301      	adds	r3, #1
 8001bd0:	60fb      	str	r3, [r7, #12]
 8001bd2:	68fa      	ldr	r2, [r7, #12]
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	d3f0      	bcc.n	8001bbc <rcvr_spi_multi+0x10>
	}
}
 8001bda:	bf00      	nop
 8001bdc:	bf00      	nop
 8001bde:	3714      	adds	r7, #20
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd90      	pop	{r4, r7, pc}

08001be4 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	b29a      	uxth	r2, r3
 8001bf2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bf6:	6879      	ldr	r1, [r7, #4]
 8001bf8:	4803      	ldr	r0, [pc, #12]	@ (8001c08 <xmit_spi_multi+0x24>)
 8001bfa:	f004 f908 	bl	8005e0e <HAL_SPI_Transmit>
}
 8001bfe:	bf00      	nop
 8001c00:	3708      	adds	r7, #8
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	200002d0 	.word	0x200002d0

08001c0c <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b086      	sub	sp, #24
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8001c14:	f000 fcf0 	bl	80025f8 <HAL_GetTick>
 8001c18:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8001c1e:	20ff      	movs	r0, #255	@ 0xff
 8001c20:	f7ff ffae 	bl	8001b80 <xchg_spi>
 8001c24:	4603      	mov	r3, r0
 8001c26:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8001c28:	7bfb      	ldrb	r3, [r7, #15]
 8001c2a:	2bff      	cmp	r3, #255	@ 0xff
 8001c2c:	d007      	beq.n	8001c3e <wait_ready+0x32>
 8001c2e:	f000 fce3 	bl	80025f8 <HAL_GetTick>
 8001c32:	4602      	mov	r2, r0
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	693a      	ldr	r2, [r7, #16]
 8001c3a:	429a      	cmp	r2, r3
 8001c3c:	d8ef      	bhi.n	8001c1e <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8001c3e:	7bfb      	ldrb	r3, [r7, #15]
 8001c40:	2bff      	cmp	r3, #255	@ 0xff
 8001c42:	bf0c      	ite	eq
 8001c44:	2301      	moveq	r3, #1
 8001c46:	2300      	movne	r3, #0
 8001c48:	b2db      	uxtb	r3, r3
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3718      	adds	r7, #24
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
	...

08001c54 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8001c58:	2201      	movs	r2, #1
 8001c5a:	2110      	movs	r1, #16
 8001c5c:	4803      	ldr	r0, [pc, #12]	@ (8001c6c <despiselect+0x18>)
 8001c5e:	f001 fae1 	bl	8003224 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8001c62:	20ff      	movs	r0, #255	@ 0xff
 8001c64:	f7ff ff8c 	bl	8001b80 <xchg_spi>

}
 8001c68:	bf00      	nop
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	48000800 	.word	0x48000800

08001c70 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8001c74:	2200      	movs	r2, #0
 8001c76:	2110      	movs	r1, #16
 8001c78:	4809      	ldr	r0, [pc, #36]	@ (8001ca0 <spiselect+0x30>)
 8001c7a:	f001 fad3 	bl	8003224 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8001c7e:	20ff      	movs	r0, #255	@ 0xff
 8001c80:	f7ff ff7e 	bl	8001b80 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8001c84:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001c88:	f7ff ffc0 	bl	8001c0c <wait_ready>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <spiselect+0x26>
 8001c92:	2301      	movs	r3, #1
 8001c94:	e002      	b.n	8001c9c <spiselect+0x2c>

	despiselect();
 8001c96:	f7ff ffdd 	bl	8001c54 <despiselect>
	return 0;	/* Timeout */
 8001c9a:	2300      	movs	r3, #0
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	48000800 	.word	0x48000800

08001ca4 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b084      	sub	sp, #16
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8001cae:	20c8      	movs	r0, #200	@ 0xc8
 8001cb0:	f7ff ff3c 	bl	8001b2c <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8001cb4:	20ff      	movs	r0, #255	@ 0xff
 8001cb6:	f7ff ff63 	bl	8001b80 <xchg_spi>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8001cbe:	7bfb      	ldrb	r3, [r7, #15]
 8001cc0:	2bff      	cmp	r3, #255	@ 0xff
 8001cc2:	d104      	bne.n	8001cce <rcvr_datablock+0x2a>
 8001cc4:	f7ff ff46 	bl	8001b54 <SPI_Timer_Status>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d1f2      	bne.n	8001cb4 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8001cce:	7bfb      	ldrb	r3, [r7, #15]
 8001cd0:	2bfe      	cmp	r3, #254	@ 0xfe
 8001cd2:	d001      	beq.n	8001cd8 <rcvr_datablock+0x34>
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	e00a      	b.n	8001cee <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8001cd8:	6839      	ldr	r1, [r7, #0]
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f7ff ff66 	bl	8001bac <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8001ce0:	20ff      	movs	r0, #255	@ 0xff
 8001ce2:	f7ff ff4d 	bl	8001b80 <xchg_spi>
 8001ce6:	20ff      	movs	r0, #255	@ 0xff
 8001ce8:	f7ff ff4a 	bl	8001b80 <xchg_spi>

	return 1;						/* Function succeeded */
 8001cec:	2301      	movs	r3, #1
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3710      	adds	r7, #16
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b084      	sub	sp, #16
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	6078      	str	r0, [r7, #4]
 8001cfe:	460b      	mov	r3, r1
 8001d00:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8001d02:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001d06:	f7ff ff81 	bl	8001c0c <wait_ready>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d101      	bne.n	8001d14 <xmit_datablock+0x1e>
 8001d10:	2300      	movs	r3, #0
 8001d12:	e01e      	b.n	8001d52 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8001d14:	78fb      	ldrb	r3, [r7, #3]
 8001d16:	4618      	mov	r0, r3
 8001d18:	f7ff ff32 	bl	8001b80 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8001d1c:	78fb      	ldrb	r3, [r7, #3]
 8001d1e:	2bfd      	cmp	r3, #253	@ 0xfd
 8001d20:	d016      	beq.n	8001d50 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8001d22:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001d26:	6878      	ldr	r0, [r7, #4]
 8001d28:	f7ff ff5c 	bl	8001be4 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8001d2c:	20ff      	movs	r0, #255	@ 0xff
 8001d2e:	f7ff ff27 	bl	8001b80 <xchg_spi>
 8001d32:	20ff      	movs	r0, #255	@ 0xff
 8001d34:	f7ff ff24 	bl	8001b80 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8001d38:	20ff      	movs	r0, #255	@ 0xff
 8001d3a:	f7ff ff21 	bl	8001b80 <xchg_spi>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8001d42:	7bfb      	ldrb	r3, [r7, #15]
 8001d44:	f003 031f 	and.w	r3, r3, #31
 8001d48:	2b05      	cmp	r3, #5
 8001d4a:	d001      	beq.n	8001d50 <xmit_datablock+0x5a>
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	e000      	b.n	8001d52 <xmit_datablock+0x5c>
	}
	return 1;
 8001d50:	2301      	movs	r3, #1
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3710      	adds	r7, #16
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}

08001d5a <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	b084      	sub	sp, #16
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	4603      	mov	r3, r0
 8001d62:	6039      	str	r1, [r7, #0]
 8001d64:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8001d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	da0e      	bge.n	8001d8c <send_cmd+0x32>
		cmd &= 0x7F;
 8001d6e:	79fb      	ldrb	r3, [r7, #7]
 8001d70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001d74:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8001d76:	2100      	movs	r1, #0
 8001d78:	2037      	movs	r0, #55	@ 0x37
 8001d7a:	f7ff ffee 	bl	8001d5a <send_cmd>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8001d82:	7bbb      	ldrb	r3, [r7, #14]
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d901      	bls.n	8001d8c <send_cmd+0x32>
 8001d88:	7bbb      	ldrb	r3, [r7, #14]
 8001d8a:	e051      	b.n	8001e30 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8001d8c:	79fb      	ldrb	r3, [r7, #7]
 8001d8e:	2b0c      	cmp	r3, #12
 8001d90:	d008      	beq.n	8001da4 <send_cmd+0x4a>
		despiselect();
 8001d92:	f7ff ff5f 	bl	8001c54 <despiselect>
		if (!spiselect()) return 0xFF;
 8001d96:	f7ff ff6b 	bl	8001c70 <spiselect>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d101      	bne.n	8001da4 <send_cmd+0x4a>
 8001da0:	23ff      	movs	r3, #255	@ 0xff
 8001da2:	e045      	b.n	8001e30 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8001da4:	79fb      	ldrb	r3, [r7, #7]
 8001da6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7ff fee7 	bl	8001b80 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	0e1b      	lsrs	r3, r3, #24
 8001db6:	b2db      	uxtb	r3, r3
 8001db8:	4618      	mov	r0, r3
 8001dba:	f7ff fee1 	bl	8001b80 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	0c1b      	lsrs	r3, r3, #16
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff fedb 	bl	8001b80 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	0a1b      	lsrs	r3, r3, #8
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7ff fed5 	bl	8001b80 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7ff fed0 	bl	8001b80 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8001de0:	2301      	movs	r3, #1
 8001de2:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8001de4:	79fb      	ldrb	r3, [r7, #7]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d101      	bne.n	8001dee <send_cmd+0x94>
 8001dea:	2395      	movs	r3, #149	@ 0x95
 8001dec:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8001dee:	79fb      	ldrb	r3, [r7, #7]
 8001df0:	2b08      	cmp	r3, #8
 8001df2:	d101      	bne.n	8001df8 <send_cmd+0x9e>
 8001df4:	2387      	movs	r3, #135	@ 0x87
 8001df6:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8001df8:	7bfb      	ldrb	r3, [r7, #15]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f7ff fec0 	bl	8001b80 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8001e00:	79fb      	ldrb	r3, [r7, #7]
 8001e02:	2b0c      	cmp	r3, #12
 8001e04:	d102      	bne.n	8001e0c <send_cmd+0xb2>
 8001e06:	20ff      	movs	r0, #255	@ 0xff
 8001e08:	f7ff feba 	bl	8001b80 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8001e0c:	230a      	movs	r3, #10
 8001e0e:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8001e10:	20ff      	movs	r0, #255	@ 0xff
 8001e12:	f7ff feb5 	bl	8001b80 <xchg_spi>
 8001e16:	4603      	mov	r3, r0
 8001e18:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8001e1a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	da05      	bge.n	8001e2e <send_cmd+0xd4>
 8001e22:	7bfb      	ldrb	r3, [r7, #15]
 8001e24:	3b01      	subs	r3, #1
 8001e26:	73fb      	strb	r3, [r7, #15]
 8001e28:	7bfb      	ldrb	r3, [r7, #15]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d1f0      	bne.n	8001e10 <send_cmd+0xb6>

	return res;							/* Return received response */
 8001e2e:	7bbb      	ldrb	r3, [r7, #14]
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	3710      	adds	r7, #16
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}

08001e38 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8001e38:	b590      	push	{r4, r7, lr}
 8001e3a:	b085      	sub	sp, #20
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	4603      	mov	r3, r0
 8001e40:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8001e42:	79fb      	ldrb	r3, [r7, #7]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d001      	beq.n	8001e4c <USER_SPI_initialize+0x14>
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e0d4      	b.n	8001ff6 <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8001e4c:	4b6c      	ldr	r3, [pc, #432]	@ (8002000 <USER_SPI_initialize+0x1c8>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	f003 0302 	and.w	r3, r3, #2
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d003      	beq.n	8001e62 <USER_SPI_initialize+0x2a>
 8001e5a:	4b69      	ldr	r3, [pc, #420]	@ (8002000 <USER_SPI_initialize+0x1c8>)
 8001e5c:	781b      	ldrb	r3, [r3, #0]
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	e0c9      	b.n	8001ff6 <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 8001e62:	4b68      	ldr	r3, [pc, #416]	@ (8002004 <USER_SPI_initialize+0x1cc>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	4b66      	ldr	r3, [pc, #408]	@ (8002004 <USER_SPI_initialize+0x1cc>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 8001e70:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8001e72:	230a      	movs	r3, #10
 8001e74:	73fb      	strb	r3, [r7, #15]
 8001e76:	e005      	b.n	8001e84 <USER_SPI_initialize+0x4c>
 8001e78:	20ff      	movs	r0, #255	@ 0xff
 8001e7a:	f7ff fe81 	bl	8001b80 <xchg_spi>
 8001e7e:	7bfb      	ldrb	r3, [r7, #15]
 8001e80:	3b01      	subs	r3, #1
 8001e82:	73fb      	strb	r3, [r7, #15]
 8001e84:	7bfb      	ldrb	r3, [r7, #15]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d1f6      	bne.n	8001e78 <USER_SPI_initialize+0x40>

	ty = 0;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8001e8e:	2100      	movs	r1, #0
 8001e90:	2000      	movs	r0, #0
 8001e92:	f7ff ff62 	bl	8001d5a <send_cmd>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	f040 808b 	bne.w	8001fb4 <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8001e9e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ea2:	f7ff fe43 	bl	8001b2c <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8001ea6:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8001eaa:	2008      	movs	r0, #8
 8001eac:	f7ff ff55 	bl	8001d5a <send_cmd>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d151      	bne.n	8001f5a <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	73fb      	strb	r3, [r7, #15]
 8001eba:	e00d      	b.n	8001ed8 <USER_SPI_initialize+0xa0>
 8001ebc:	7bfc      	ldrb	r4, [r7, #15]
 8001ebe:	20ff      	movs	r0, #255	@ 0xff
 8001ec0:	f7ff fe5e 	bl	8001b80 <xchg_spi>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	f104 0310 	add.w	r3, r4, #16
 8001ecc:	443b      	add	r3, r7
 8001ece:	f803 2c08 	strb.w	r2, [r3, #-8]
 8001ed2:	7bfb      	ldrb	r3, [r7, #15]
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	73fb      	strb	r3, [r7, #15]
 8001ed8:	7bfb      	ldrb	r3, [r7, #15]
 8001eda:	2b03      	cmp	r3, #3
 8001edc:	d9ee      	bls.n	8001ebc <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8001ede:	7abb      	ldrb	r3, [r7, #10]
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d167      	bne.n	8001fb4 <USER_SPI_initialize+0x17c>
 8001ee4:	7afb      	ldrb	r3, [r7, #11]
 8001ee6:	2baa      	cmp	r3, #170	@ 0xaa
 8001ee8:	d164      	bne.n	8001fb4 <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8001eea:	bf00      	nop
 8001eec:	f7ff fe32 	bl	8001b54 <SPI_Timer_Status>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d007      	beq.n	8001f06 <USER_SPI_initialize+0xce>
 8001ef6:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001efa:	20a9      	movs	r0, #169	@ 0xa9
 8001efc:	f7ff ff2d 	bl	8001d5a <send_cmd>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d1f2      	bne.n	8001eec <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8001f06:	f7ff fe25 	bl	8001b54 <SPI_Timer_Status>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d051      	beq.n	8001fb4 <USER_SPI_initialize+0x17c>
 8001f10:	2100      	movs	r1, #0
 8001f12:	203a      	movs	r0, #58	@ 0x3a
 8001f14:	f7ff ff21 	bl	8001d5a <send_cmd>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d14a      	bne.n	8001fb4 <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8001f1e:	2300      	movs	r3, #0
 8001f20:	73fb      	strb	r3, [r7, #15]
 8001f22:	e00d      	b.n	8001f40 <USER_SPI_initialize+0x108>
 8001f24:	7bfc      	ldrb	r4, [r7, #15]
 8001f26:	20ff      	movs	r0, #255	@ 0xff
 8001f28:	f7ff fe2a 	bl	8001b80 <xchg_spi>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	461a      	mov	r2, r3
 8001f30:	f104 0310 	add.w	r3, r4, #16
 8001f34:	443b      	add	r3, r7
 8001f36:	f803 2c08 	strb.w	r2, [r3, #-8]
 8001f3a:	7bfb      	ldrb	r3, [r7, #15]
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	73fb      	strb	r3, [r7, #15]
 8001f40:	7bfb      	ldrb	r3, [r7, #15]
 8001f42:	2b03      	cmp	r3, #3
 8001f44:	d9ee      	bls.n	8001f24 <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8001f46:	7a3b      	ldrb	r3, [r7, #8]
 8001f48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <USER_SPI_initialize+0x11c>
 8001f50:	230c      	movs	r3, #12
 8001f52:	e000      	b.n	8001f56 <USER_SPI_initialize+0x11e>
 8001f54:	2304      	movs	r3, #4
 8001f56:	737b      	strb	r3, [r7, #13]
 8001f58:	e02c      	b.n	8001fb4 <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8001f5a:	2100      	movs	r1, #0
 8001f5c:	20a9      	movs	r0, #169	@ 0xa9
 8001f5e:	f7ff fefc 	bl	8001d5a <send_cmd>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d804      	bhi.n	8001f72 <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8001f68:	2302      	movs	r3, #2
 8001f6a:	737b      	strb	r3, [r7, #13]
 8001f6c:	23a9      	movs	r3, #169	@ 0xa9
 8001f6e:	73bb      	strb	r3, [r7, #14]
 8001f70:	e003      	b.n	8001f7a <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8001f72:	2301      	movs	r3, #1
 8001f74:	737b      	strb	r3, [r7, #13]
 8001f76:	2301      	movs	r3, #1
 8001f78:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8001f7a:	bf00      	nop
 8001f7c:	f7ff fdea 	bl	8001b54 <SPI_Timer_Status>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d007      	beq.n	8001f96 <USER_SPI_initialize+0x15e>
 8001f86:	7bbb      	ldrb	r3, [r7, #14]
 8001f88:	2100      	movs	r1, #0
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7ff fee5 	bl	8001d5a <send_cmd>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d1f2      	bne.n	8001f7c <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8001f96:	f7ff fddd 	bl	8001b54 <SPI_Timer_Status>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d007      	beq.n	8001fb0 <USER_SPI_initialize+0x178>
 8001fa0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001fa4:	2010      	movs	r0, #16
 8001fa6:	f7ff fed8 	bl	8001d5a <send_cmd>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <USER_SPI_initialize+0x17c>
				ty = 0;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8001fb4:	4a14      	ldr	r2, [pc, #80]	@ (8002008 <USER_SPI_initialize+0x1d0>)
 8001fb6:	7b7b      	ldrb	r3, [r7, #13]
 8001fb8:	7013      	strb	r3, [r2, #0]
	despiselect();
 8001fba:	f7ff fe4b 	bl	8001c54 <despiselect>

	if (ty) {			/* OK */
 8001fbe:	7b7b      	ldrb	r3, [r7, #13]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d012      	beq.n	8001fea <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 8001fc4:	4b0f      	ldr	r3, [pc, #60]	@ (8002004 <USER_SPI_initialize+0x1cc>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8001fce:	4b0d      	ldr	r3, [pc, #52]	@ (8002004 <USER_SPI_initialize+0x1cc>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f042 0210 	orr.w	r2, r2, #16
 8001fd6:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8001fd8:	4b09      	ldr	r3, [pc, #36]	@ (8002000 <USER_SPI_initialize+0x1c8>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	f023 0301 	bic.w	r3, r3, #1
 8001fe2:	b2da      	uxtb	r2, r3
 8001fe4:	4b06      	ldr	r3, [pc, #24]	@ (8002000 <USER_SPI_initialize+0x1c8>)
 8001fe6:	701a      	strb	r2, [r3, #0]
 8001fe8:	e002      	b.n	8001ff0 <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8001fea:	4b05      	ldr	r3, [pc, #20]	@ (8002000 <USER_SPI_initialize+0x1c8>)
 8001fec:	2201      	movs	r2, #1
 8001fee:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8001ff0:	4b03      	ldr	r3, [pc, #12]	@ (8002000 <USER_SPI_initialize+0x1c8>)
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	b2db      	uxtb	r3, r3
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3714      	adds	r7, #20
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd90      	pop	{r4, r7, pc}
 8001ffe:	bf00      	nop
 8002000:	20000004 	.word	0x20000004
 8002004:	200002d0 	.word	0x200002d0
 8002008:	200006a3 	.word	0x200006a3

0800200c <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	4603      	mov	r3, r0
 8002014:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8002016:	79fb      	ldrb	r3, [r7, #7]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d001      	beq.n	8002020 <USER_SPI_status+0x14>
 800201c:	2301      	movs	r3, #1
 800201e:	e002      	b.n	8002026 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8002020:	4b04      	ldr	r3, [pc, #16]	@ (8002034 <USER_SPI_status+0x28>)
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	b2db      	uxtb	r3, r3
}
 8002026:	4618      	mov	r0, r3
 8002028:	370c      	adds	r7, #12
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	20000004 	.word	0x20000004

08002038 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	60b9      	str	r1, [r7, #8]
 8002040:	607a      	str	r2, [r7, #4]
 8002042:	603b      	str	r3, [r7, #0]
 8002044:	4603      	mov	r3, r0
 8002046:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8002048:	7bfb      	ldrb	r3, [r7, #15]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d102      	bne.n	8002054 <USER_SPI_read+0x1c>
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d101      	bne.n	8002058 <USER_SPI_read+0x20>
 8002054:	2304      	movs	r3, #4
 8002056:	e04d      	b.n	80020f4 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8002058:	4b28      	ldr	r3, [pc, #160]	@ (80020fc <USER_SPI_read+0xc4>)
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	b2db      	uxtb	r3, r3
 800205e:	f003 0301 	and.w	r3, r3, #1
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <USER_SPI_read+0x32>
 8002066:	2303      	movs	r3, #3
 8002068:	e044      	b.n	80020f4 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800206a:	4b25      	ldr	r3, [pc, #148]	@ (8002100 <USER_SPI_read+0xc8>)
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	f003 0308 	and.w	r3, r3, #8
 8002072:	2b00      	cmp	r3, #0
 8002074:	d102      	bne.n	800207c <USER_SPI_read+0x44>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	025b      	lsls	r3, r3, #9
 800207a:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	2b01      	cmp	r3, #1
 8002080:	d111      	bne.n	80020a6 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8002082:	6879      	ldr	r1, [r7, #4]
 8002084:	2011      	movs	r0, #17
 8002086:	f7ff fe68 	bl	8001d5a <send_cmd>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d129      	bne.n	80020e4 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8002090:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002094:	68b8      	ldr	r0, [r7, #8]
 8002096:	f7ff fe05 	bl	8001ca4 <rcvr_datablock>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d021      	beq.n	80020e4 <USER_SPI_read+0xac>
			count = 0;
 80020a0:	2300      	movs	r3, #0
 80020a2:	603b      	str	r3, [r7, #0]
 80020a4:	e01e      	b.n	80020e4 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80020a6:	6879      	ldr	r1, [r7, #4]
 80020a8:	2012      	movs	r0, #18
 80020aa:	f7ff fe56 	bl	8001d5a <send_cmd>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d117      	bne.n	80020e4 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 80020b4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80020b8:	68b8      	ldr	r0, [r7, #8]
 80020ba:	f7ff fdf3 	bl	8001ca4 <rcvr_datablock>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d00a      	beq.n	80020da <USER_SPI_read+0xa2>
				buff += 512;
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80020ca:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	3b01      	subs	r3, #1
 80020d0:	603b      	str	r3, [r7, #0]
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d1ed      	bne.n	80020b4 <USER_SPI_read+0x7c>
 80020d8:	e000      	b.n	80020dc <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 80020da:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 80020dc:	2100      	movs	r1, #0
 80020de:	200c      	movs	r0, #12
 80020e0:	f7ff fe3b 	bl	8001d5a <send_cmd>
		}
	}
	despiselect();
 80020e4:	f7ff fdb6 	bl	8001c54 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	bf14      	ite	ne
 80020ee:	2301      	movne	r3, #1
 80020f0:	2300      	moveq	r3, #0
 80020f2:	b2db      	uxtb	r3, r3
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3710      	adds	r7, #16
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	20000004 	.word	0x20000004
 8002100:	200006a3 	.word	0x200006a3

08002104 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	60b9      	str	r1, [r7, #8]
 800210c:	607a      	str	r2, [r7, #4]
 800210e:	603b      	str	r3, [r7, #0]
 8002110:	4603      	mov	r3, r0
 8002112:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8002114:	7bfb      	ldrb	r3, [r7, #15]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d102      	bne.n	8002120 <USER_SPI_write+0x1c>
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d101      	bne.n	8002124 <USER_SPI_write+0x20>
 8002120:	2304      	movs	r3, #4
 8002122:	e063      	b.n	80021ec <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8002124:	4b33      	ldr	r3, [pc, #204]	@ (80021f4 <USER_SPI_write+0xf0>)
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	b2db      	uxtb	r3, r3
 800212a:	f003 0301 	and.w	r3, r3, #1
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <USER_SPI_write+0x32>
 8002132:	2303      	movs	r3, #3
 8002134:	e05a      	b.n	80021ec <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8002136:	4b2f      	ldr	r3, [pc, #188]	@ (80021f4 <USER_SPI_write+0xf0>)
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	b2db      	uxtb	r3, r3
 800213c:	f003 0304 	and.w	r3, r3, #4
 8002140:	2b00      	cmp	r3, #0
 8002142:	d001      	beq.n	8002148 <USER_SPI_write+0x44>
 8002144:	2302      	movs	r3, #2
 8002146:	e051      	b.n	80021ec <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8002148:	4b2b      	ldr	r3, [pc, #172]	@ (80021f8 <USER_SPI_write+0xf4>)
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	f003 0308 	and.w	r3, r3, #8
 8002150:	2b00      	cmp	r3, #0
 8002152:	d102      	bne.n	800215a <USER_SPI_write+0x56>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	025b      	lsls	r3, r3, #9
 8002158:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	2b01      	cmp	r3, #1
 800215e:	d110      	bne.n	8002182 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8002160:	6879      	ldr	r1, [r7, #4]
 8002162:	2018      	movs	r0, #24
 8002164:	f7ff fdf9 	bl	8001d5a <send_cmd>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d136      	bne.n	80021dc <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800216e:	21fe      	movs	r1, #254	@ 0xfe
 8002170:	68b8      	ldr	r0, [r7, #8]
 8002172:	f7ff fdc0 	bl	8001cf6 <xmit_datablock>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d02f      	beq.n	80021dc <USER_SPI_write+0xd8>
			count = 0;
 800217c:	2300      	movs	r3, #0
 800217e:	603b      	str	r3, [r7, #0]
 8002180:	e02c      	b.n	80021dc <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8002182:	4b1d      	ldr	r3, [pc, #116]	@ (80021f8 <USER_SPI_write+0xf4>)
 8002184:	781b      	ldrb	r3, [r3, #0]
 8002186:	f003 0306 	and.w	r3, r3, #6
 800218a:	2b00      	cmp	r3, #0
 800218c:	d003      	beq.n	8002196 <USER_SPI_write+0x92>
 800218e:	6839      	ldr	r1, [r7, #0]
 8002190:	2097      	movs	r0, #151	@ 0x97
 8002192:	f7ff fde2 	bl	8001d5a <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8002196:	6879      	ldr	r1, [r7, #4]
 8002198:	2019      	movs	r0, #25
 800219a:	f7ff fdde 	bl	8001d5a <send_cmd>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d11b      	bne.n	80021dc <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80021a4:	21fc      	movs	r1, #252	@ 0xfc
 80021a6:	68b8      	ldr	r0, [r7, #8]
 80021a8:	f7ff fda5 	bl	8001cf6 <xmit_datablock>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d00a      	beq.n	80021c8 <USER_SPI_write+0xc4>
				buff += 512;
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80021b8:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	3b01      	subs	r3, #1
 80021be:	603b      	str	r3, [r7, #0]
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d1ee      	bne.n	80021a4 <USER_SPI_write+0xa0>
 80021c6:	e000      	b.n	80021ca <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 80021c8:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80021ca:	21fd      	movs	r1, #253	@ 0xfd
 80021cc:	2000      	movs	r0, #0
 80021ce:	f7ff fd92 	bl	8001cf6 <xmit_datablock>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d101      	bne.n	80021dc <USER_SPI_write+0xd8>
 80021d8:	2301      	movs	r3, #1
 80021da:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 80021dc:	f7ff fd3a 	bl	8001c54 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	bf14      	ite	ne
 80021e6:	2301      	movne	r3, #1
 80021e8:	2300      	moveq	r3, #0
 80021ea:	b2db      	uxtb	r3, r3
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3710      	adds	r7, #16
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	20000004 	.word	0x20000004
 80021f8:	200006a3 	.word	0x200006a3

080021fc <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b08c      	sub	sp, #48	@ 0x30
 8002200:	af00      	add	r7, sp, #0
 8002202:	4603      	mov	r3, r0
 8002204:	603a      	str	r2, [r7, #0]
 8002206:	71fb      	strb	r3, [r7, #7]
 8002208:	460b      	mov	r3, r1
 800220a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 800220c:	79fb      	ldrb	r3, [r7, #7]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <USER_SPI_ioctl+0x1a>
 8002212:	2304      	movs	r3, #4
 8002214:	e15a      	b.n	80024cc <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8002216:	4baf      	ldr	r3, [pc, #700]	@ (80024d4 <USER_SPI_ioctl+0x2d8>)
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	b2db      	uxtb	r3, r3
 800221c:	f003 0301 	and.w	r3, r3, #1
 8002220:	2b00      	cmp	r3, #0
 8002222:	d001      	beq.n	8002228 <USER_SPI_ioctl+0x2c>
 8002224:	2303      	movs	r3, #3
 8002226:	e151      	b.n	80024cc <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 800222e:	79bb      	ldrb	r3, [r7, #6]
 8002230:	2b04      	cmp	r3, #4
 8002232:	f200 8136 	bhi.w	80024a2 <USER_SPI_ioctl+0x2a6>
 8002236:	a201      	add	r2, pc, #4	@ (adr r2, 800223c <USER_SPI_ioctl+0x40>)
 8002238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800223c:	08002251 	.word	0x08002251
 8002240:	08002265 	.word	0x08002265
 8002244:	080024a3 	.word	0x080024a3
 8002248:	08002311 	.word	0x08002311
 800224c:	08002407 	.word	0x08002407
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8002250:	f7ff fd0e 	bl	8001c70 <spiselect>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	f000 8127 	beq.w	80024aa <USER_SPI_ioctl+0x2ae>
 800225c:	2300      	movs	r3, #0
 800225e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8002262:	e122      	b.n	80024aa <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8002264:	2100      	movs	r1, #0
 8002266:	2009      	movs	r0, #9
 8002268:	f7ff fd77 	bl	8001d5a <send_cmd>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	f040 811d 	bne.w	80024ae <USER_SPI_ioctl+0x2b2>
 8002274:	f107 030c 	add.w	r3, r7, #12
 8002278:	2110      	movs	r1, #16
 800227a:	4618      	mov	r0, r3
 800227c:	f7ff fd12 	bl	8001ca4 <rcvr_datablock>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	f000 8113 	beq.w	80024ae <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8002288:	7b3b      	ldrb	r3, [r7, #12]
 800228a:	099b      	lsrs	r3, r3, #6
 800228c:	b2db      	uxtb	r3, r3
 800228e:	2b01      	cmp	r3, #1
 8002290:	d111      	bne.n	80022b6 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8002292:	7d7b      	ldrb	r3, [r7, #21]
 8002294:	461a      	mov	r2, r3
 8002296:	7d3b      	ldrb	r3, [r7, #20]
 8002298:	021b      	lsls	r3, r3, #8
 800229a:	4413      	add	r3, r2
 800229c:	461a      	mov	r2, r3
 800229e:	7cfb      	ldrb	r3, [r7, #19]
 80022a0:	041b      	lsls	r3, r3, #16
 80022a2:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 80022a6:	4413      	add	r3, r2
 80022a8:	3301      	adds	r3, #1
 80022aa:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80022ac:	69fb      	ldr	r3, [r7, #28]
 80022ae:	029a      	lsls	r2, r3, #10
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	601a      	str	r2, [r3, #0]
 80022b4:	e028      	b.n	8002308 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80022b6:	7c7b      	ldrb	r3, [r7, #17]
 80022b8:	f003 030f 	and.w	r3, r3, #15
 80022bc:	b2da      	uxtb	r2, r3
 80022be:	7dbb      	ldrb	r3, [r7, #22]
 80022c0:	09db      	lsrs	r3, r3, #7
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	4413      	add	r3, r2
 80022c6:	b2da      	uxtb	r2, r3
 80022c8:	7d7b      	ldrb	r3, [r7, #21]
 80022ca:	005b      	lsls	r3, r3, #1
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	f003 0306 	and.w	r3, r3, #6
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	4413      	add	r3, r2
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	3302      	adds	r3, #2
 80022da:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80022de:	7d3b      	ldrb	r3, [r7, #20]
 80022e0:	099b      	lsrs	r3, r3, #6
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	461a      	mov	r2, r3
 80022e6:	7cfb      	ldrb	r3, [r7, #19]
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	441a      	add	r2, r3
 80022ec:	7cbb      	ldrb	r3, [r7, #18]
 80022ee:	029b      	lsls	r3, r3, #10
 80022f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80022f4:	4413      	add	r3, r2
 80022f6:	3301      	adds	r3, #1
 80022f8:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 80022fa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80022fe:	3b09      	subs	r3, #9
 8002300:	69fa      	ldr	r2, [r7, #28]
 8002302:	409a      	lsls	r2, r3
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8002308:	2300      	movs	r3, #0
 800230a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800230e:	e0ce      	b.n	80024ae <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8002310:	4b71      	ldr	r3, [pc, #452]	@ (80024d8 <USER_SPI_ioctl+0x2dc>)
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	f003 0304 	and.w	r3, r3, #4
 8002318:	2b00      	cmp	r3, #0
 800231a:	d031      	beq.n	8002380 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 800231c:	2100      	movs	r1, #0
 800231e:	208d      	movs	r0, #141	@ 0x8d
 8002320:	f7ff fd1b 	bl	8001d5a <send_cmd>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	f040 80c3 	bne.w	80024b2 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 800232c:	20ff      	movs	r0, #255	@ 0xff
 800232e:	f7ff fc27 	bl	8001b80 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8002332:	f107 030c 	add.w	r3, r7, #12
 8002336:	2110      	movs	r1, #16
 8002338:	4618      	mov	r0, r3
 800233a:	f7ff fcb3 	bl	8001ca4 <rcvr_datablock>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	f000 80b6 	beq.w	80024b2 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8002346:	2330      	movs	r3, #48	@ 0x30
 8002348:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800234c:	e007      	b.n	800235e <USER_SPI_ioctl+0x162>
 800234e:	20ff      	movs	r0, #255	@ 0xff
 8002350:	f7ff fc16 	bl	8001b80 <xchg_spi>
 8002354:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002358:	3b01      	subs	r3, #1
 800235a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800235e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002362:	2b00      	cmp	r3, #0
 8002364:	d1f3      	bne.n	800234e <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8002366:	7dbb      	ldrb	r3, [r7, #22]
 8002368:	091b      	lsrs	r3, r3, #4
 800236a:	b2db      	uxtb	r3, r3
 800236c:	461a      	mov	r2, r3
 800236e:	2310      	movs	r3, #16
 8002370:	fa03 f202 	lsl.w	r2, r3, r2
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8002378:	2300      	movs	r3, #0
 800237a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800237e:	e098      	b.n	80024b2 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8002380:	2100      	movs	r1, #0
 8002382:	2009      	movs	r0, #9
 8002384:	f7ff fce9 	bl	8001d5a <send_cmd>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	f040 8091 	bne.w	80024b2 <USER_SPI_ioctl+0x2b6>
 8002390:	f107 030c 	add.w	r3, r7, #12
 8002394:	2110      	movs	r1, #16
 8002396:	4618      	mov	r0, r3
 8002398:	f7ff fc84 	bl	8001ca4 <rcvr_datablock>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	f000 8087 	beq.w	80024b2 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80023a4:	4b4c      	ldr	r3, [pc, #304]	@ (80024d8 <USER_SPI_ioctl+0x2dc>)
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	f003 0302 	and.w	r3, r3, #2
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d012      	beq.n	80023d6 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80023b0:	7dbb      	ldrb	r3, [r7, #22]
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 80023b8:	7dfa      	ldrb	r2, [r7, #23]
 80023ba:	09d2      	lsrs	r2, r2, #7
 80023bc:	b2d2      	uxtb	r2, r2
 80023be:	4413      	add	r3, r2
 80023c0:	1c5a      	adds	r2, r3, #1
 80023c2:	7e7b      	ldrb	r3, [r7, #25]
 80023c4:	099b      	lsrs	r3, r3, #6
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	3b01      	subs	r3, #1
 80023ca:	fa02 f303 	lsl.w	r3, r2, r3
 80023ce:	461a      	mov	r2, r3
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	601a      	str	r2, [r3, #0]
 80023d4:	e013      	b.n	80023fe <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80023d6:	7dbb      	ldrb	r3, [r7, #22]
 80023d8:	109b      	asrs	r3, r3, #2
 80023da:	b29b      	uxth	r3, r3
 80023dc:	f003 031f 	and.w	r3, r3, #31
 80023e0:	3301      	adds	r3, #1
 80023e2:	7dfa      	ldrb	r2, [r7, #23]
 80023e4:	00d2      	lsls	r2, r2, #3
 80023e6:	f002 0218 	and.w	r2, r2, #24
 80023ea:	7df9      	ldrb	r1, [r7, #23]
 80023ec:	0949      	lsrs	r1, r1, #5
 80023ee:	b2c9      	uxtb	r1, r1
 80023f0:	440a      	add	r2, r1
 80023f2:	3201      	adds	r2, #1
 80023f4:	fb02 f303 	mul.w	r3, r2, r3
 80023f8:	461a      	mov	r2, r3
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 80023fe:	2300      	movs	r3, #0
 8002400:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8002404:	e055      	b.n	80024b2 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8002406:	4b34      	ldr	r3, [pc, #208]	@ (80024d8 <USER_SPI_ioctl+0x2dc>)
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	f003 0306 	and.w	r3, r3, #6
 800240e:	2b00      	cmp	r3, #0
 8002410:	d051      	beq.n	80024b6 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8002412:	f107 020c 	add.w	r2, r7, #12
 8002416:	79fb      	ldrb	r3, [r7, #7]
 8002418:	210b      	movs	r1, #11
 800241a:	4618      	mov	r0, r3
 800241c:	f7ff feee 	bl	80021fc <USER_SPI_ioctl>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d149      	bne.n	80024ba <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8002426:	7b3b      	ldrb	r3, [r7, #12]
 8002428:	099b      	lsrs	r3, r3, #6
 800242a:	b2db      	uxtb	r3, r3
 800242c:	2b00      	cmp	r3, #0
 800242e:	d104      	bne.n	800243a <USER_SPI_ioctl+0x23e>
 8002430:	7dbb      	ldrb	r3, [r7, #22]
 8002432:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002436:	2b00      	cmp	r3, #0
 8002438:	d041      	beq.n	80024be <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	623b      	str	r3, [r7, #32]
 800243e:	6a3b      	ldr	r3, [r7, #32]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002444:	6a3b      	ldr	r3, [r7, #32]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 800244a:	4b23      	ldr	r3, [pc, #140]	@ (80024d8 <USER_SPI_ioctl+0x2dc>)
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	f003 0308 	and.w	r3, r3, #8
 8002452:	2b00      	cmp	r3, #0
 8002454:	d105      	bne.n	8002462 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8002456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002458:	025b      	lsls	r3, r3, #9
 800245a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800245c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800245e:	025b      	lsls	r3, r3, #9
 8002460:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8002462:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002464:	2020      	movs	r0, #32
 8002466:	f7ff fc78 	bl	8001d5a <send_cmd>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d128      	bne.n	80024c2 <USER_SPI_ioctl+0x2c6>
 8002470:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002472:	2021      	movs	r0, #33	@ 0x21
 8002474:	f7ff fc71 	bl	8001d5a <send_cmd>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d121      	bne.n	80024c2 <USER_SPI_ioctl+0x2c6>
 800247e:	2100      	movs	r1, #0
 8002480:	2026      	movs	r0, #38	@ 0x26
 8002482:	f7ff fc6a 	bl	8001d5a <send_cmd>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d11a      	bne.n	80024c2 <USER_SPI_ioctl+0x2c6>
 800248c:	f247 5030 	movw	r0, #30000	@ 0x7530
 8002490:	f7ff fbbc 	bl	8001c0c <wait_ready>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d013      	beq.n	80024c2 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800249a:	2300      	movs	r3, #0
 800249c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80024a0:	e00f      	b.n	80024c2 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80024a2:	2304      	movs	r3, #4
 80024a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80024a8:	e00c      	b.n	80024c4 <USER_SPI_ioctl+0x2c8>
		break;
 80024aa:	bf00      	nop
 80024ac:	e00a      	b.n	80024c4 <USER_SPI_ioctl+0x2c8>
		break;
 80024ae:	bf00      	nop
 80024b0:	e008      	b.n	80024c4 <USER_SPI_ioctl+0x2c8>
		break;
 80024b2:	bf00      	nop
 80024b4:	e006      	b.n	80024c4 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80024b6:	bf00      	nop
 80024b8:	e004      	b.n	80024c4 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80024ba:	bf00      	nop
 80024bc:	e002      	b.n	80024c4 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80024be:	bf00      	nop
 80024c0:	e000      	b.n	80024c4 <USER_SPI_ioctl+0x2c8>
		break;
 80024c2:	bf00      	nop
	}

	despiselect();
 80024c4:	f7ff fbc6 	bl	8001c54 <despiselect>

	return res;
 80024c8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3730      	adds	r7, #48	@ 0x30
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	20000004 	.word	0x20000004
 80024d8:	200006a3 	.word	0x200006a3

080024dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80024dc:	480d      	ldr	r0, [pc, #52]	@ (8002514 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80024de:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80024e0:	f7fe fd02 	bl	8000ee8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024e4:	480c      	ldr	r0, [pc, #48]	@ (8002518 <LoopForever+0x6>)
  ldr r1, =_edata
 80024e6:	490d      	ldr	r1, [pc, #52]	@ (800251c <LoopForever+0xa>)
  ldr r2, =_sidata
 80024e8:	4a0d      	ldr	r2, [pc, #52]	@ (8002520 <LoopForever+0xe>)
  movs r3, #0
 80024ea:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80024ec:	e002      	b.n	80024f4 <LoopCopyDataInit>

080024ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024f2:	3304      	adds	r3, #4

080024f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024f8:	d3f9      	bcc.n	80024ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002524 <LoopForever+0x12>)
  ldr r4, =_ebss
 80024fc:	4c0a      	ldr	r4, [pc, #40]	@ (8002528 <LoopForever+0x16>)
  movs r3, #0
 80024fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002500:	e001      	b.n	8002506 <LoopFillZerobss>

08002502 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002502:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002504:	3204      	adds	r2, #4

08002506 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002506:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002508:	d3fb      	bcc.n	8002502 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800250a:	f00a f8bb 	bl	800c684 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800250e:	f7fe f93f 	bl	8000790 <main>

08002512 <LoopForever>:

LoopForever:
    b LoopForever
 8002512:	e7fe      	b.n	8002512 <LoopForever>
  ldr   r0, =_estack
 8002514:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002518:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800251c:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8002520:	0800d098 	.word	0x0800d098
  ldr r2, =_sbss
 8002524:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8002528:	200021d8 	.word	0x200021d8

0800252c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800252c:	e7fe      	b.n	800252c <ADC1_2_IRQHandler>

0800252e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800252e:	b580      	push	{r7, lr}
 8002530:	b082      	sub	sp, #8
 8002532:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002534:	2300      	movs	r3, #0
 8002536:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002538:	2003      	movs	r0, #3
 800253a:	f000 f95b 	bl	80027f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800253e:	200f      	movs	r0, #15
 8002540:	f000 f80e 	bl	8002560 <HAL_InitTick>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	d002      	beq.n	8002550 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	71fb      	strb	r3, [r7, #7]
 800254e:	e001      	b.n	8002554 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002550:	f7fe fae6 	bl	8000b20 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002554:	79fb      	ldrb	r3, [r7, #7]

}
 8002556:	4618      	mov	r0, r3
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
	...

08002560 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002568:	2300      	movs	r3, #0
 800256a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800256c:	4b16      	ldr	r3, [pc, #88]	@ (80025c8 <HAL_InitTick+0x68>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d022      	beq.n	80025ba <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002574:	4b15      	ldr	r3, [pc, #84]	@ (80025cc <HAL_InitTick+0x6c>)
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	4b13      	ldr	r3, [pc, #76]	@ (80025c8 <HAL_InitTick+0x68>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002580:	fbb1 f3f3 	udiv	r3, r1, r3
 8002584:	fbb2 f3f3 	udiv	r3, r2, r3
 8002588:	4618      	mov	r0, r3
 800258a:	f000 f966 	bl	800285a <HAL_SYSTICK_Config>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d10f      	bne.n	80025b4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2b0f      	cmp	r3, #15
 8002598:	d809      	bhi.n	80025ae <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800259a:	2200      	movs	r2, #0
 800259c:	6879      	ldr	r1, [r7, #4]
 800259e:	f04f 30ff 	mov.w	r0, #4294967295
 80025a2:	f000 f932 	bl	800280a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80025a6:	4a0a      	ldr	r2, [pc, #40]	@ (80025d0 <HAL_InitTick+0x70>)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6013      	str	r3, [r2, #0]
 80025ac:	e007      	b.n	80025be <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	73fb      	strb	r3, [r7, #15]
 80025b2:	e004      	b.n	80025be <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80025b4:	2301      	movs	r3, #1
 80025b6:	73fb      	strb	r3, [r7, #15]
 80025b8:	e001      	b.n	80025be <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80025be:	7bfb      	ldrb	r3, [r7, #15]
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3710      	adds	r7, #16
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	2000000c 	.word	0x2000000c
 80025cc:	20000000 	.word	0x20000000
 80025d0:	20000008 	.word	0x20000008

080025d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025d8:	4b05      	ldr	r3, [pc, #20]	@ (80025f0 <HAL_IncTick+0x1c>)
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	4b05      	ldr	r3, [pc, #20]	@ (80025f4 <HAL_IncTick+0x20>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4413      	add	r3, r2
 80025e2:	4a03      	ldr	r2, [pc, #12]	@ (80025f0 <HAL_IncTick+0x1c>)
 80025e4:	6013      	str	r3, [r2, #0]
}
 80025e6:	bf00      	nop
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr
 80025f0:	200006ac 	.word	0x200006ac
 80025f4:	2000000c 	.word	0x2000000c

080025f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
  return uwTick;
 80025fc:	4b03      	ldr	r3, [pc, #12]	@ (800260c <HAL_GetTick+0x14>)
 80025fe:	681b      	ldr	r3, [r3, #0]
}
 8002600:	4618      	mov	r0, r3
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	200006ac 	.word	0x200006ac

08002610 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b084      	sub	sp, #16
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002618:	f7ff ffee 	bl	80025f8 <HAL_GetTick>
 800261c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002628:	d004      	beq.n	8002634 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800262a:	4b09      	ldr	r3, [pc, #36]	@ (8002650 <HAL_Delay+0x40>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	68fa      	ldr	r2, [r7, #12]
 8002630:	4413      	add	r3, r2
 8002632:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002634:	bf00      	nop
 8002636:	f7ff ffdf 	bl	80025f8 <HAL_GetTick>
 800263a:	4602      	mov	r2, r0
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	1ad3      	subs	r3, r2, r3
 8002640:	68fa      	ldr	r2, [r7, #12]
 8002642:	429a      	cmp	r2, r3
 8002644:	d8f7      	bhi.n	8002636 <HAL_Delay+0x26>
  {
  }
}
 8002646:	bf00      	nop
 8002648:	bf00      	nop
 800264a:	3710      	adds	r7, #16
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	2000000c 	.word	0x2000000c

08002654 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002654:	b480      	push	{r7}
 8002656:	b085      	sub	sp, #20
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	f003 0307 	and.w	r3, r3, #7
 8002662:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002664:	4b0c      	ldr	r3, [pc, #48]	@ (8002698 <__NVIC_SetPriorityGrouping+0x44>)
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800266a:	68ba      	ldr	r2, [r7, #8]
 800266c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002670:	4013      	ands	r3, r2
 8002672:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800267c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002680:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002684:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002686:	4a04      	ldr	r2, [pc, #16]	@ (8002698 <__NVIC_SetPriorityGrouping+0x44>)
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	60d3      	str	r3, [r2, #12]
}
 800268c:	bf00      	nop
 800268e:	3714      	adds	r7, #20
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr
 8002698:	e000ed00 	.word	0xe000ed00

0800269c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800269c:	b480      	push	{r7}
 800269e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026a0:	4b04      	ldr	r3, [pc, #16]	@ (80026b4 <__NVIC_GetPriorityGrouping+0x18>)
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	0a1b      	lsrs	r3, r3, #8
 80026a6:	f003 0307 	and.w	r3, r3, #7
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr
 80026b4:	e000ed00 	.word	0xe000ed00

080026b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	4603      	mov	r3, r0
 80026c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	db0b      	blt.n	80026e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026ca:	79fb      	ldrb	r3, [r7, #7]
 80026cc:	f003 021f 	and.w	r2, r3, #31
 80026d0:	4907      	ldr	r1, [pc, #28]	@ (80026f0 <__NVIC_EnableIRQ+0x38>)
 80026d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d6:	095b      	lsrs	r3, r3, #5
 80026d8:	2001      	movs	r0, #1
 80026da:	fa00 f202 	lsl.w	r2, r0, r2
 80026de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80026e2:	bf00      	nop
 80026e4:	370c      	adds	r7, #12
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop
 80026f0:	e000e100 	.word	0xe000e100

080026f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b083      	sub	sp, #12
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	4603      	mov	r3, r0
 80026fc:	6039      	str	r1, [r7, #0]
 80026fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002700:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002704:	2b00      	cmp	r3, #0
 8002706:	db0a      	blt.n	800271e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	b2da      	uxtb	r2, r3
 800270c:	490c      	ldr	r1, [pc, #48]	@ (8002740 <__NVIC_SetPriority+0x4c>)
 800270e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002712:	0112      	lsls	r2, r2, #4
 8002714:	b2d2      	uxtb	r2, r2
 8002716:	440b      	add	r3, r1
 8002718:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800271c:	e00a      	b.n	8002734 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	b2da      	uxtb	r2, r3
 8002722:	4908      	ldr	r1, [pc, #32]	@ (8002744 <__NVIC_SetPriority+0x50>)
 8002724:	79fb      	ldrb	r3, [r7, #7]
 8002726:	f003 030f 	and.w	r3, r3, #15
 800272a:	3b04      	subs	r3, #4
 800272c:	0112      	lsls	r2, r2, #4
 800272e:	b2d2      	uxtb	r2, r2
 8002730:	440b      	add	r3, r1
 8002732:	761a      	strb	r2, [r3, #24]
}
 8002734:	bf00      	nop
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr
 8002740:	e000e100 	.word	0xe000e100
 8002744:	e000ed00 	.word	0xe000ed00

08002748 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002748:	b480      	push	{r7}
 800274a:	b089      	sub	sp, #36	@ 0x24
 800274c:	af00      	add	r7, sp, #0
 800274e:	60f8      	str	r0, [r7, #12]
 8002750:	60b9      	str	r1, [r7, #8]
 8002752:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	f003 0307 	and.w	r3, r3, #7
 800275a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800275c:	69fb      	ldr	r3, [r7, #28]
 800275e:	f1c3 0307 	rsb	r3, r3, #7
 8002762:	2b04      	cmp	r3, #4
 8002764:	bf28      	it	cs
 8002766:	2304      	movcs	r3, #4
 8002768:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	3304      	adds	r3, #4
 800276e:	2b06      	cmp	r3, #6
 8002770:	d902      	bls.n	8002778 <NVIC_EncodePriority+0x30>
 8002772:	69fb      	ldr	r3, [r7, #28]
 8002774:	3b03      	subs	r3, #3
 8002776:	e000      	b.n	800277a <NVIC_EncodePriority+0x32>
 8002778:	2300      	movs	r3, #0
 800277a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800277c:	f04f 32ff 	mov.w	r2, #4294967295
 8002780:	69bb      	ldr	r3, [r7, #24]
 8002782:	fa02 f303 	lsl.w	r3, r2, r3
 8002786:	43da      	mvns	r2, r3
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	401a      	ands	r2, r3
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002790:	f04f 31ff 	mov.w	r1, #4294967295
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	fa01 f303 	lsl.w	r3, r1, r3
 800279a:	43d9      	mvns	r1, r3
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027a0:	4313      	orrs	r3, r2
         );
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	3724      	adds	r7, #36	@ 0x24
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr
	...

080027b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	3b01      	subs	r3, #1
 80027bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027c0:	d301      	bcc.n	80027c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027c2:	2301      	movs	r3, #1
 80027c4:	e00f      	b.n	80027e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027c6:	4a0a      	ldr	r2, [pc, #40]	@ (80027f0 <SysTick_Config+0x40>)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	3b01      	subs	r3, #1
 80027cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027ce:	210f      	movs	r1, #15
 80027d0:	f04f 30ff 	mov.w	r0, #4294967295
 80027d4:	f7ff ff8e 	bl	80026f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027d8:	4b05      	ldr	r3, [pc, #20]	@ (80027f0 <SysTick_Config+0x40>)
 80027da:	2200      	movs	r2, #0
 80027dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027de:	4b04      	ldr	r3, [pc, #16]	@ (80027f0 <SysTick_Config+0x40>)
 80027e0:	2207      	movs	r2, #7
 80027e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027e4:	2300      	movs	r3, #0
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3708      	adds	r7, #8
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	e000e010 	.word	0xe000e010

080027f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	f7ff ff29 	bl	8002654 <__NVIC_SetPriorityGrouping>
}
 8002802:	bf00      	nop
 8002804:	3708      	adds	r7, #8
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}

0800280a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800280a:	b580      	push	{r7, lr}
 800280c:	b086      	sub	sp, #24
 800280e:	af00      	add	r7, sp, #0
 8002810:	4603      	mov	r3, r0
 8002812:	60b9      	str	r1, [r7, #8]
 8002814:	607a      	str	r2, [r7, #4]
 8002816:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002818:	f7ff ff40 	bl	800269c <__NVIC_GetPriorityGrouping>
 800281c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800281e:	687a      	ldr	r2, [r7, #4]
 8002820:	68b9      	ldr	r1, [r7, #8]
 8002822:	6978      	ldr	r0, [r7, #20]
 8002824:	f7ff ff90 	bl	8002748 <NVIC_EncodePriority>
 8002828:	4602      	mov	r2, r0
 800282a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800282e:	4611      	mov	r1, r2
 8002830:	4618      	mov	r0, r3
 8002832:	f7ff ff5f 	bl	80026f4 <__NVIC_SetPriority>
}
 8002836:	bf00      	nop
 8002838:	3718      	adds	r7, #24
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}

0800283e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800283e:	b580      	push	{r7, lr}
 8002840:	b082      	sub	sp, #8
 8002842:	af00      	add	r7, sp, #0
 8002844:	4603      	mov	r3, r0
 8002846:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800284c:	4618      	mov	r0, r3
 800284e:	f7ff ff33 	bl	80026b8 <__NVIC_EnableIRQ>
}
 8002852:	bf00      	nop
 8002854:	3708      	adds	r7, #8
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}

0800285a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800285a:	b580      	push	{r7, lr}
 800285c:	b082      	sub	sp, #8
 800285e:	af00      	add	r7, sp, #0
 8002860:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f7ff ffa4 	bl	80027b0 <SysTick_Config>
 8002868:	4603      	mov	r3, r0
}
 800286a:	4618      	mov	r0, r3
 800286c:	3708      	adds	r7, #8
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
	...

08002874 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b084      	sub	sp, #16
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d101      	bne.n	8002886 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e08d      	b.n	80029a2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	461a      	mov	r2, r3
 800288c:	4b47      	ldr	r3, [pc, #284]	@ (80029ac <HAL_DMA_Init+0x138>)
 800288e:	429a      	cmp	r2, r3
 8002890:	d80f      	bhi.n	80028b2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	461a      	mov	r2, r3
 8002898:	4b45      	ldr	r3, [pc, #276]	@ (80029b0 <HAL_DMA_Init+0x13c>)
 800289a:	4413      	add	r3, r2
 800289c:	4a45      	ldr	r2, [pc, #276]	@ (80029b4 <HAL_DMA_Init+0x140>)
 800289e:	fba2 2303 	umull	r2, r3, r2, r3
 80028a2:	091b      	lsrs	r3, r3, #4
 80028a4:	009a      	lsls	r2, r3, #2
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a42      	ldr	r2, [pc, #264]	@ (80029b8 <HAL_DMA_Init+0x144>)
 80028ae:	641a      	str	r2, [r3, #64]	@ 0x40
 80028b0:	e00e      	b.n	80028d0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	461a      	mov	r2, r3
 80028b8:	4b40      	ldr	r3, [pc, #256]	@ (80029bc <HAL_DMA_Init+0x148>)
 80028ba:	4413      	add	r3, r2
 80028bc:	4a3d      	ldr	r2, [pc, #244]	@ (80029b4 <HAL_DMA_Init+0x140>)
 80028be:	fba2 2303 	umull	r2, r3, r2, r3
 80028c2:	091b      	lsrs	r3, r3, #4
 80028c4:	009a      	lsls	r2, r3, #2
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4a3c      	ldr	r2, [pc, #240]	@ (80029c0 <HAL_DMA_Init+0x14c>)
 80028ce:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2202      	movs	r2, #2
 80028d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80028e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80028ea:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80028f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	691b      	ldr	r3, [r3, #16]
 80028fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002900:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	699b      	ldr	r3, [r3, #24]
 8002906:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800290c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6a1b      	ldr	r3, [r3, #32]
 8002912:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002914:	68fa      	ldr	r2, [r7, #12]
 8002916:	4313      	orrs	r3, r2
 8002918:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	68fa      	ldr	r2, [r7, #12]
 8002920:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	f000 fa82 	bl	8002e2c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002930:	d102      	bne.n	8002938 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	685a      	ldr	r2, [r3, #4]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002940:	b2d2      	uxtb	r2, r2
 8002942:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002948:	687a      	ldr	r2, [r7, #4]
 800294a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800294c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d010      	beq.n	8002978 <HAL_DMA_Init+0x104>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	2b04      	cmp	r3, #4
 800295c:	d80c      	bhi.n	8002978 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f000 faa2 	bl	8002ea8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002968:	2200      	movs	r2, #0
 800296a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002970:	687a      	ldr	r2, [r7, #4]
 8002972:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002974:	605a      	str	r2, [r3, #4]
 8002976:	e008      	b.n	800298a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2200      	movs	r2, #0
 800297c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2200      	movs	r2, #0
 8002982:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2200      	movs	r2, #0
 8002988:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2201      	movs	r2, #1
 8002994:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3710      	adds	r7, #16
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	40020407 	.word	0x40020407
 80029b0:	bffdfff8 	.word	0xbffdfff8
 80029b4:	cccccccd 	.word	0xcccccccd
 80029b8:	40020000 	.word	0x40020000
 80029bc:	bffdfbf8 	.word	0xbffdfbf8
 80029c0:	40020400 	.word	0x40020400

080029c4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b086      	sub	sp, #24
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	60f8      	str	r0, [r7, #12]
 80029cc:	60b9      	str	r1, [r7, #8]
 80029ce:	607a      	str	r2, [r7, #4]
 80029d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029d2:	2300      	movs	r3, #0
 80029d4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d101      	bne.n	80029e4 <HAL_DMA_Start_IT+0x20>
 80029e0:	2302      	movs	r3, #2
 80029e2:	e066      	b.n	8002ab2 <HAL_DMA_Start_IT+0xee>
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80029f2:	b2db      	uxtb	r3, r3
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d155      	bne.n	8002aa4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2202      	movs	r2, #2
 80029fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2200      	movs	r2, #0
 8002a04:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f022 0201 	bic.w	r2, r2, #1
 8002a14:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	687a      	ldr	r2, [r7, #4]
 8002a1a:	68b9      	ldr	r1, [r7, #8]
 8002a1c:	68f8      	ldr	r0, [r7, #12]
 8002a1e:	f000 f9c7 	bl	8002db0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d008      	beq.n	8002a3c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f042 020e 	orr.w	r2, r2, #14
 8002a38:	601a      	str	r2, [r3, #0]
 8002a3a:	e00f      	b.n	8002a5c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f022 0204 	bic.w	r2, r2, #4
 8002a4a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f042 020a 	orr.w	r2, r2, #10
 8002a5a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d007      	beq.n	8002a7a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a74:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a78:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d007      	beq.n	8002a92 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a8c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a90:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f042 0201 	orr.w	r2, r2, #1
 8002aa0:	601a      	str	r2, [r3, #0]
 8002aa2:	e005      	b.n	8002ab0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002aac:	2302      	movs	r3, #2
 8002aae:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002ab0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3718      	adds	r7, #24
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002aba:	b480      	push	{r7}
 8002abc:	b085      	sub	sp, #20
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	2b02      	cmp	r3, #2
 8002ad0:	d005      	beq.n	8002ade <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2204      	movs	r2, #4
 8002ad6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	73fb      	strb	r3, [r7, #15]
 8002adc:	e037      	b.n	8002b4e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f022 020e 	bic.w	r2, r2, #14
 8002aec:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002af8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002afc:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f022 0201 	bic.w	r2, r2, #1
 8002b0c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b12:	f003 021f 	and.w	r2, r3, #31
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b1a:	2101      	movs	r1, #1
 8002b1c:	fa01 f202 	lsl.w	r2, r1, r2
 8002b20:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b26:	687a      	ldr	r2, [r7, #4]
 8002b28:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002b2a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d00c      	beq.n	8002b4e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b3e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b42:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b48:	687a      	ldr	r2, [r7, #4]
 8002b4a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002b4c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2201      	movs	r2, #1
 8002b52:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8002b5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	3714      	adds	r7, #20
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr

08002b6c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b74:	2300      	movs	r3, #0
 8002b76:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	2b02      	cmp	r3, #2
 8002b82:	d00d      	beq.n	8002ba0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2204      	movs	r2, #4
 8002b88:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2200      	movs	r2, #0
 8002b96:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	73fb      	strb	r3, [r7, #15]
 8002b9e:	e047      	b.n	8002c30 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f022 020e 	bic.w	r2, r2, #14
 8002bae:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f022 0201 	bic.w	r2, r2, #1
 8002bbe:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bca:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002bce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bd4:	f003 021f 	and.w	r2, r3, #31
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bdc:	2101      	movs	r1, #1
 8002bde:	fa01 f202 	lsl.w	r2, r1, r2
 8002be2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002bec:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d00c      	beq.n	8002c10 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c00:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c04:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002c0e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2201      	movs	r2, #1
 8002c14:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d003      	beq.n	8002c30 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	4798      	blx	r3
    }
  }
  return status;
 8002c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3710      	adds	r7, #16
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}

08002c3a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c3a:	b580      	push	{r7, lr}
 8002c3c:	b084      	sub	sp, #16
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c56:	f003 031f 	and.w	r3, r3, #31
 8002c5a:	2204      	movs	r2, #4
 8002c5c:	409a      	lsls	r2, r3
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	4013      	ands	r3, r2
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d026      	beq.n	8002cb4 <HAL_DMA_IRQHandler+0x7a>
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	f003 0304 	and.w	r3, r3, #4
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d021      	beq.n	8002cb4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0320 	and.w	r3, r3, #32
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d107      	bne.n	8002c8e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f022 0204 	bic.w	r2, r2, #4
 8002c8c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c92:	f003 021f 	and.w	r2, r3, #31
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9a:	2104      	movs	r1, #4
 8002c9c:	fa01 f202 	lsl.w	r2, r1, r2
 8002ca0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d071      	beq.n	8002d8e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cae:	6878      	ldr	r0, [r7, #4]
 8002cb0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002cb2:	e06c      	b.n	8002d8e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cb8:	f003 031f 	and.w	r3, r3, #31
 8002cbc:	2202      	movs	r2, #2
 8002cbe:	409a      	lsls	r2, r3
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d02e      	beq.n	8002d26 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d029      	beq.n	8002d26 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 0320 	and.w	r3, r3, #32
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d10b      	bne.n	8002cf8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f022 020a 	bic.w	r2, r2, #10
 8002cee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cfc:	f003 021f 	and.w	r2, r3, #31
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d04:	2102      	movs	r1, #2
 8002d06:	fa01 f202 	lsl.w	r2, r1, r2
 8002d0a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d038      	beq.n	8002d8e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d20:	6878      	ldr	r0, [r7, #4]
 8002d22:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002d24:	e033      	b.n	8002d8e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d2a:	f003 031f 	and.w	r3, r3, #31
 8002d2e:	2208      	movs	r2, #8
 8002d30:	409a      	lsls	r2, r3
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	4013      	ands	r3, r2
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d02a      	beq.n	8002d90 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	f003 0308 	and.w	r3, r3, #8
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d025      	beq.n	8002d90 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f022 020e 	bic.w	r2, r2, #14
 8002d52:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d58:	f003 021f 	and.w	r2, r3, #31
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d60:	2101      	movs	r1, #1
 8002d62:	fa01 f202 	lsl.w	r2, r1, r2
 8002d66:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2201      	movs	r2, #1
 8002d72:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d004      	beq.n	8002d90 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002d8e:	bf00      	nop
 8002d90:	bf00      	nop
}
 8002d92:	3710      	adds	r7, #16
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	370c      	adds	r7, #12
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr

08002db0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b085      	sub	sp, #20
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	60b9      	str	r1, [r7, #8]
 8002dba:	607a      	str	r2, [r7, #4]
 8002dbc:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dc2:	68fa      	ldr	r2, [r7, #12]
 8002dc4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002dc6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d004      	beq.n	8002dda <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dd4:	68fa      	ldr	r2, [r7, #12]
 8002dd6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002dd8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dde:	f003 021f 	and.w	r2, r3, #31
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de6:	2101      	movs	r1, #1
 8002de8:	fa01 f202 	lsl.w	r2, r1, r2
 8002dec:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	683a      	ldr	r2, [r7, #0]
 8002df4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	2b10      	cmp	r3, #16
 8002dfc:	d108      	bne.n	8002e10 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	687a      	ldr	r2, [r7, #4]
 8002e04:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	68ba      	ldr	r2, [r7, #8]
 8002e0c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002e0e:	e007      	b.n	8002e20 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	68ba      	ldr	r2, [r7, #8]
 8002e16:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	687a      	ldr	r2, [r7, #4]
 8002e1e:	60da      	str	r2, [r3, #12]
}
 8002e20:	bf00      	nop
 8002e22:	3714      	adds	r7, #20
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr

08002e2c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b087      	sub	sp, #28
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	461a      	mov	r2, r3
 8002e3a:	4b16      	ldr	r3, [pc, #88]	@ (8002e94 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d802      	bhi.n	8002e46 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002e40:	4b15      	ldr	r3, [pc, #84]	@ (8002e98 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002e42:	617b      	str	r3, [r7, #20]
 8002e44:	e001      	b.n	8002e4a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8002e46:	4b15      	ldr	r3, [pc, #84]	@ (8002e9c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002e48:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	3b08      	subs	r3, #8
 8002e56:	4a12      	ldr	r2, [pc, #72]	@ (8002ea0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002e58:	fba2 2303 	umull	r2, r3, r2, r3
 8002e5c:	091b      	lsrs	r3, r3, #4
 8002e5e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e64:	089b      	lsrs	r3, r3, #2
 8002e66:	009a      	lsls	r2, r3, #2
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	4413      	add	r3, r2
 8002e6c:	461a      	mov	r2, r3
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4a0b      	ldr	r2, [pc, #44]	@ (8002ea4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002e76:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	f003 031f 	and.w	r3, r3, #31
 8002e7e:	2201      	movs	r2, #1
 8002e80:	409a      	lsls	r2, r3
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002e86:	bf00      	nop
 8002e88:	371c      	adds	r7, #28
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e90:	4770      	bx	lr
 8002e92:	bf00      	nop
 8002e94:	40020407 	.word	0x40020407
 8002e98:	40020800 	.word	0x40020800
 8002e9c:	40020820 	.word	0x40020820
 8002ea0:	cccccccd 	.word	0xcccccccd
 8002ea4:	40020880 	.word	0x40020880

08002ea8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b085      	sub	sp, #20
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002eb8:	68fa      	ldr	r2, [r7, #12]
 8002eba:	4b0b      	ldr	r3, [pc, #44]	@ (8002ee8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002ebc:	4413      	add	r3, r2
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	461a      	mov	r2, r3
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	4a08      	ldr	r2, [pc, #32]	@ (8002eec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002eca:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	3b01      	subs	r3, #1
 8002ed0:	f003 031f 	and.w	r3, r3, #31
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	409a      	lsls	r2, r3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002edc:	bf00      	nop
 8002ede:	3714      	adds	r7, #20
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr
 8002ee8:	1000823f 	.word	0x1000823f
 8002eec:	40020940 	.word	0x40020940

08002ef0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b087      	sub	sp, #28
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
 8002ef8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002efa:	2300      	movs	r3, #0
 8002efc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002efe:	e15a      	b.n	80031b6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	2101      	movs	r1, #1
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	fa01 f303 	lsl.w	r3, r1, r3
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	f000 814c 	beq.w	80031b0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f003 0303 	and.w	r3, r3, #3
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d005      	beq.n	8002f30 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f2c:	2b02      	cmp	r3, #2
 8002f2e:	d130      	bne.n	8002f92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	005b      	lsls	r3, r3, #1
 8002f3a:	2203      	movs	r2, #3
 8002f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f40:	43db      	mvns	r3, r3
 8002f42:	693a      	ldr	r2, [r7, #16]
 8002f44:	4013      	ands	r3, r2
 8002f46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	68da      	ldr	r2, [r3, #12]
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	005b      	lsls	r3, r3, #1
 8002f50:	fa02 f303 	lsl.w	r3, r2, r3
 8002f54:	693a      	ldr	r2, [r7, #16]
 8002f56:	4313      	orrs	r3, r2
 8002f58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	693a      	ldr	r2, [r7, #16]
 8002f5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f66:	2201      	movs	r2, #1
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6e:	43db      	mvns	r3, r3
 8002f70:	693a      	ldr	r2, [r7, #16]
 8002f72:	4013      	ands	r3, r2
 8002f74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	091b      	lsrs	r3, r3, #4
 8002f7c:	f003 0201 	and.w	r2, r3, #1
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	fa02 f303 	lsl.w	r3, r2, r3
 8002f86:	693a      	ldr	r2, [r7, #16]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	693a      	ldr	r2, [r7, #16]
 8002f90:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	f003 0303 	and.w	r3, r3, #3
 8002f9a:	2b03      	cmp	r3, #3
 8002f9c:	d017      	beq.n	8002fce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	68db      	ldr	r3, [r3, #12]
 8002fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	005b      	lsls	r3, r3, #1
 8002fa8:	2203      	movs	r2, #3
 8002faa:	fa02 f303 	lsl.w	r3, r2, r3
 8002fae:	43db      	mvns	r3, r3
 8002fb0:	693a      	ldr	r2, [r7, #16]
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	689a      	ldr	r2, [r3, #8]
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc2:	693a      	ldr	r2, [r7, #16]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	693a      	ldr	r2, [r7, #16]
 8002fcc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	f003 0303 	and.w	r3, r3, #3
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d123      	bne.n	8003022 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	08da      	lsrs	r2, r3, #3
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	3208      	adds	r2, #8
 8002fe2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fe6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	f003 0307 	and.w	r3, r3, #7
 8002fee:	009b      	lsls	r3, r3, #2
 8002ff0:	220f      	movs	r2, #15
 8002ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff6:	43db      	mvns	r3, r3
 8002ff8:	693a      	ldr	r2, [r7, #16]
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	691a      	ldr	r2, [r3, #16]
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	f003 0307 	and.w	r3, r3, #7
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	fa02 f303 	lsl.w	r3, r2, r3
 800300e:	693a      	ldr	r2, [r7, #16]
 8003010:	4313      	orrs	r3, r2
 8003012:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	08da      	lsrs	r2, r3, #3
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	3208      	adds	r2, #8
 800301c:	6939      	ldr	r1, [r7, #16]
 800301e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	005b      	lsls	r3, r3, #1
 800302c:	2203      	movs	r2, #3
 800302e:	fa02 f303 	lsl.w	r3, r2, r3
 8003032:	43db      	mvns	r3, r3
 8003034:	693a      	ldr	r2, [r7, #16]
 8003036:	4013      	ands	r3, r2
 8003038:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f003 0203 	and.w	r2, r3, #3
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	005b      	lsls	r3, r3, #1
 8003046:	fa02 f303 	lsl.w	r3, r2, r3
 800304a:	693a      	ldr	r2, [r7, #16]
 800304c:	4313      	orrs	r3, r2
 800304e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	693a      	ldr	r2, [r7, #16]
 8003054:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800305e:	2b00      	cmp	r3, #0
 8003060:	f000 80a6 	beq.w	80031b0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003064:	4b5b      	ldr	r3, [pc, #364]	@ (80031d4 <HAL_GPIO_Init+0x2e4>)
 8003066:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003068:	4a5a      	ldr	r2, [pc, #360]	@ (80031d4 <HAL_GPIO_Init+0x2e4>)
 800306a:	f043 0301 	orr.w	r3, r3, #1
 800306e:	6613      	str	r3, [r2, #96]	@ 0x60
 8003070:	4b58      	ldr	r3, [pc, #352]	@ (80031d4 <HAL_GPIO_Init+0x2e4>)
 8003072:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003074:	f003 0301 	and.w	r3, r3, #1
 8003078:	60bb      	str	r3, [r7, #8]
 800307a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800307c:	4a56      	ldr	r2, [pc, #344]	@ (80031d8 <HAL_GPIO_Init+0x2e8>)
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	089b      	lsrs	r3, r3, #2
 8003082:	3302      	adds	r3, #2
 8003084:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003088:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	f003 0303 	and.w	r3, r3, #3
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	220f      	movs	r2, #15
 8003094:	fa02 f303 	lsl.w	r3, r2, r3
 8003098:	43db      	mvns	r3, r3
 800309a:	693a      	ldr	r2, [r7, #16]
 800309c:	4013      	ands	r3, r2
 800309e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80030a6:	d01f      	beq.n	80030e8 <HAL_GPIO_Init+0x1f8>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	4a4c      	ldr	r2, [pc, #304]	@ (80031dc <HAL_GPIO_Init+0x2ec>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d019      	beq.n	80030e4 <HAL_GPIO_Init+0x1f4>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	4a4b      	ldr	r2, [pc, #300]	@ (80031e0 <HAL_GPIO_Init+0x2f0>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d013      	beq.n	80030e0 <HAL_GPIO_Init+0x1f0>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	4a4a      	ldr	r2, [pc, #296]	@ (80031e4 <HAL_GPIO_Init+0x2f4>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d00d      	beq.n	80030dc <HAL_GPIO_Init+0x1ec>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	4a49      	ldr	r2, [pc, #292]	@ (80031e8 <HAL_GPIO_Init+0x2f8>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d007      	beq.n	80030d8 <HAL_GPIO_Init+0x1e8>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	4a48      	ldr	r2, [pc, #288]	@ (80031ec <HAL_GPIO_Init+0x2fc>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d101      	bne.n	80030d4 <HAL_GPIO_Init+0x1e4>
 80030d0:	2305      	movs	r3, #5
 80030d2:	e00a      	b.n	80030ea <HAL_GPIO_Init+0x1fa>
 80030d4:	2306      	movs	r3, #6
 80030d6:	e008      	b.n	80030ea <HAL_GPIO_Init+0x1fa>
 80030d8:	2304      	movs	r3, #4
 80030da:	e006      	b.n	80030ea <HAL_GPIO_Init+0x1fa>
 80030dc:	2303      	movs	r3, #3
 80030de:	e004      	b.n	80030ea <HAL_GPIO_Init+0x1fa>
 80030e0:	2302      	movs	r3, #2
 80030e2:	e002      	b.n	80030ea <HAL_GPIO_Init+0x1fa>
 80030e4:	2301      	movs	r3, #1
 80030e6:	e000      	b.n	80030ea <HAL_GPIO_Init+0x1fa>
 80030e8:	2300      	movs	r3, #0
 80030ea:	697a      	ldr	r2, [r7, #20]
 80030ec:	f002 0203 	and.w	r2, r2, #3
 80030f0:	0092      	lsls	r2, r2, #2
 80030f2:	4093      	lsls	r3, r2
 80030f4:	693a      	ldr	r2, [r7, #16]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030fa:	4937      	ldr	r1, [pc, #220]	@ (80031d8 <HAL_GPIO_Init+0x2e8>)
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	089b      	lsrs	r3, r3, #2
 8003100:	3302      	adds	r3, #2
 8003102:	693a      	ldr	r2, [r7, #16]
 8003104:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003108:	4b39      	ldr	r3, [pc, #228]	@ (80031f0 <HAL_GPIO_Init+0x300>)
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	43db      	mvns	r3, r3
 8003112:	693a      	ldr	r2, [r7, #16]
 8003114:	4013      	ands	r3, r2
 8003116:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003120:	2b00      	cmp	r3, #0
 8003122:	d003      	beq.n	800312c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003124:	693a      	ldr	r2, [r7, #16]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	4313      	orrs	r3, r2
 800312a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800312c:	4a30      	ldr	r2, [pc, #192]	@ (80031f0 <HAL_GPIO_Init+0x300>)
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003132:	4b2f      	ldr	r3, [pc, #188]	@ (80031f0 <HAL_GPIO_Init+0x300>)
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	43db      	mvns	r3, r3
 800313c:	693a      	ldr	r2, [r7, #16]
 800313e:	4013      	ands	r3, r2
 8003140:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d003      	beq.n	8003156 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800314e:	693a      	ldr	r2, [r7, #16]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	4313      	orrs	r3, r2
 8003154:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003156:	4a26      	ldr	r2, [pc, #152]	@ (80031f0 <HAL_GPIO_Init+0x300>)
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800315c:	4b24      	ldr	r3, [pc, #144]	@ (80031f0 <HAL_GPIO_Init+0x300>)
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	43db      	mvns	r3, r3
 8003166:	693a      	ldr	r2, [r7, #16]
 8003168:	4013      	ands	r3, r2
 800316a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003174:	2b00      	cmp	r3, #0
 8003176:	d003      	beq.n	8003180 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003178:	693a      	ldr	r2, [r7, #16]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	4313      	orrs	r3, r2
 800317e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003180:	4a1b      	ldr	r2, [pc, #108]	@ (80031f0 <HAL_GPIO_Init+0x300>)
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003186:	4b1a      	ldr	r3, [pc, #104]	@ (80031f0 <HAL_GPIO_Init+0x300>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	43db      	mvns	r3, r3
 8003190:	693a      	ldr	r2, [r7, #16]
 8003192:	4013      	ands	r3, r2
 8003194:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d003      	beq.n	80031aa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80031a2:	693a      	ldr	r2, [r7, #16]
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	4313      	orrs	r3, r2
 80031a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80031aa:	4a11      	ldr	r2, [pc, #68]	@ (80031f0 <HAL_GPIO_Init+0x300>)
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	3301      	adds	r3, #1
 80031b4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	fa22 f303 	lsr.w	r3, r2, r3
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	f47f ae9d 	bne.w	8002f00 <HAL_GPIO_Init+0x10>
  }
}
 80031c6:	bf00      	nop
 80031c8:	bf00      	nop
 80031ca:	371c      	adds	r7, #28
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr
 80031d4:	40021000 	.word	0x40021000
 80031d8:	40010000 	.word	0x40010000
 80031dc:	48000400 	.word	0x48000400
 80031e0:	48000800 	.word	0x48000800
 80031e4:	48000c00 	.word	0x48000c00
 80031e8:	48001000 	.word	0x48001000
 80031ec:	48001400 	.word	0x48001400
 80031f0:	40010400 	.word	0x40010400

080031f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b085      	sub	sp, #20
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	460b      	mov	r3, r1
 80031fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	691a      	ldr	r2, [r3, #16]
 8003204:	887b      	ldrh	r3, [r7, #2]
 8003206:	4013      	ands	r3, r2
 8003208:	2b00      	cmp	r3, #0
 800320a:	d002      	beq.n	8003212 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800320c:	2301      	movs	r3, #1
 800320e:	73fb      	strb	r3, [r7, #15]
 8003210:	e001      	b.n	8003216 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003212:	2300      	movs	r3, #0
 8003214:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003216:	7bfb      	ldrb	r3, [r7, #15]
}
 8003218:	4618      	mov	r0, r3
 800321a:	3714      	adds	r7, #20
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr

08003224 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	460b      	mov	r3, r1
 800322e:	807b      	strh	r3, [r7, #2]
 8003230:	4613      	mov	r3, r2
 8003232:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003234:	787b      	ldrb	r3, [r7, #1]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d003      	beq.n	8003242 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800323a:	887a      	ldrh	r2, [r7, #2]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003240:	e002      	b.n	8003248 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003242:	887a      	ldrh	r2, [r7, #2]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003248:	bf00      	nop
 800324a:	370c      	adds	r7, #12
 800324c:	46bd      	mov	sp, r7
 800324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003252:	4770      	bx	lr

08003254 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d101      	bne.n	8003266 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e0c0      	b.n	80033e8 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800326c:	b2db      	uxtb	r3, r3
 800326e:	2b00      	cmp	r3, #0
 8003270:	d106      	bne.n	8003280 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2200      	movs	r2, #0
 8003276:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f008 feba 	bl	800bff4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2203      	movs	r2, #3
 8003284:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4618      	mov	r0, r3
 800328e:	f005 f91c 	bl	80084ca <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003292:	2300      	movs	r3, #0
 8003294:	73fb      	strb	r3, [r7, #15]
 8003296:	e03e      	b.n	8003316 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003298:	7bfa      	ldrb	r2, [r7, #15]
 800329a:	6879      	ldr	r1, [r7, #4]
 800329c:	4613      	mov	r3, r2
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	4413      	add	r3, r2
 80032a2:	00db      	lsls	r3, r3, #3
 80032a4:	440b      	add	r3, r1
 80032a6:	3311      	adds	r3, #17
 80032a8:	2201      	movs	r2, #1
 80032aa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80032ac:	7bfa      	ldrb	r2, [r7, #15]
 80032ae:	6879      	ldr	r1, [r7, #4]
 80032b0:	4613      	mov	r3, r2
 80032b2:	009b      	lsls	r3, r3, #2
 80032b4:	4413      	add	r3, r2
 80032b6:	00db      	lsls	r3, r3, #3
 80032b8:	440b      	add	r3, r1
 80032ba:	3310      	adds	r3, #16
 80032bc:	7bfa      	ldrb	r2, [r7, #15]
 80032be:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80032c0:	7bfa      	ldrb	r2, [r7, #15]
 80032c2:	6879      	ldr	r1, [r7, #4]
 80032c4:	4613      	mov	r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	4413      	add	r3, r2
 80032ca:	00db      	lsls	r3, r3, #3
 80032cc:	440b      	add	r3, r1
 80032ce:	3313      	adds	r3, #19
 80032d0:	2200      	movs	r2, #0
 80032d2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80032d4:	7bfa      	ldrb	r2, [r7, #15]
 80032d6:	6879      	ldr	r1, [r7, #4]
 80032d8:	4613      	mov	r3, r2
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	4413      	add	r3, r2
 80032de:	00db      	lsls	r3, r3, #3
 80032e0:	440b      	add	r3, r1
 80032e2:	3320      	adds	r3, #32
 80032e4:	2200      	movs	r2, #0
 80032e6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80032e8:	7bfa      	ldrb	r2, [r7, #15]
 80032ea:	6879      	ldr	r1, [r7, #4]
 80032ec:	4613      	mov	r3, r2
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	4413      	add	r3, r2
 80032f2:	00db      	lsls	r3, r3, #3
 80032f4:	440b      	add	r3, r1
 80032f6:	3324      	adds	r3, #36	@ 0x24
 80032f8:	2200      	movs	r2, #0
 80032fa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80032fc:	7bfb      	ldrb	r3, [r7, #15]
 80032fe:	6879      	ldr	r1, [r7, #4]
 8003300:	1c5a      	adds	r2, r3, #1
 8003302:	4613      	mov	r3, r2
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	4413      	add	r3, r2
 8003308:	00db      	lsls	r3, r3, #3
 800330a:	440b      	add	r3, r1
 800330c:	2200      	movs	r2, #0
 800330e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003310:	7bfb      	ldrb	r3, [r7, #15]
 8003312:	3301      	adds	r3, #1
 8003314:	73fb      	strb	r3, [r7, #15]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	791b      	ldrb	r3, [r3, #4]
 800331a:	7bfa      	ldrb	r2, [r7, #15]
 800331c:	429a      	cmp	r2, r3
 800331e:	d3bb      	bcc.n	8003298 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003320:	2300      	movs	r3, #0
 8003322:	73fb      	strb	r3, [r7, #15]
 8003324:	e044      	b.n	80033b0 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003326:	7bfa      	ldrb	r2, [r7, #15]
 8003328:	6879      	ldr	r1, [r7, #4]
 800332a:	4613      	mov	r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	4413      	add	r3, r2
 8003330:	00db      	lsls	r3, r3, #3
 8003332:	440b      	add	r3, r1
 8003334:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8003338:	2200      	movs	r2, #0
 800333a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800333c:	7bfa      	ldrb	r2, [r7, #15]
 800333e:	6879      	ldr	r1, [r7, #4]
 8003340:	4613      	mov	r3, r2
 8003342:	009b      	lsls	r3, r3, #2
 8003344:	4413      	add	r3, r2
 8003346:	00db      	lsls	r3, r3, #3
 8003348:	440b      	add	r3, r1
 800334a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800334e:	7bfa      	ldrb	r2, [r7, #15]
 8003350:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003352:	7bfa      	ldrb	r2, [r7, #15]
 8003354:	6879      	ldr	r1, [r7, #4]
 8003356:	4613      	mov	r3, r2
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	4413      	add	r3, r2
 800335c:	00db      	lsls	r3, r3, #3
 800335e:	440b      	add	r3, r1
 8003360:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8003364:	2200      	movs	r2, #0
 8003366:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003368:	7bfa      	ldrb	r2, [r7, #15]
 800336a:	6879      	ldr	r1, [r7, #4]
 800336c:	4613      	mov	r3, r2
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	4413      	add	r3, r2
 8003372:	00db      	lsls	r3, r3, #3
 8003374:	440b      	add	r3, r1
 8003376:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800337a:	2200      	movs	r2, #0
 800337c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800337e:	7bfa      	ldrb	r2, [r7, #15]
 8003380:	6879      	ldr	r1, [r7, #4]
 8003382:	4613      	mov	r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	4413      	add	r3, r2
 8003388:	00db      	lsls	r3, r3, #3
 800338a:	440b      	add	r3, r1
 800338c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8003390:	2200      	movs	r2, #0
 8003392:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003394:	7bfa      	ldrb	r2, [r7, #15]
 8003396:	6879      	ldr	r1, [r7, #4]
 8003398:	4613      	mov	r3, r2
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	4413      	add	r3, r2
 800339e:	00db      	lsls	r3, r3, #3
 80033a0:	440b      	add	r3, r1
 80033a2:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80033a6:	2200      	movs	r2, #0
 80033a8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033aa:	7bfb      	ldrb	r3, [r7, #15]
 80033ac:	3301      	adds	r3, #1
 80033ae:	73fb      	strb	r3, [r7, #15]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	791b      	ldrb	r3, [r3, #4]
 80033b4:	7bfa      	ldrb	r2, [r7, #15]
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d3b5      	bcc.n	8003326 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6818      	ldr	r0, [r3, #0]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	3304      	adds	r3, #4
 80033c2:	e893 0006 	ldmia.w	r3, {r1, r2}
 80033c6:	f005 f89b 	bl	8008500 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2201      	movs	r2, #1
 80033d4:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	7a9b      	ldrb	r3, [r3, #10]
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d102      	bne.n	80033e6 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80033e0:	6878      	ldr	r0, [r7, #4]
 80033e2:	f001 fc0e 	bl	8004c02 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80033e6:	2300      	movs	r3, #0
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3710      	adds	r7, #16
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}

080033f0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b082      	sub	sp, #8
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d101      	bne.n	8003406 <HAL_PCD_Start+0x16>
 8003402:	2302      	movs	r3, #2
 8003404:	e012      	b.n	800342c <HAL_PCD_Start+0x3c>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2201      	movs	r2, #1
 800340a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4618      	mov	r0, r3
 8003414:	f005 f842 	bl	800849c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4618      	mov	r0, r3
 800341e:	f006 fe1f 	bl	800a060 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800342a:	2300      	movs	r3, #0
}
 800342c:	4618      	mov	r0, r3
 800342e:	3708      	adds	r7, #8
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b084      	sub	sp, #16
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4618      	mov	r0, r3
 8003442:	f006 fe24 	bl	800a08e <USB_ReadInterrupts>
 8003446:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d003      	beq.n	800345a <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f000 fb06 	bl	8003a64 <PCD_EP_ISR_Handler>

    return;
 8003458:	e110      	b.n	800367c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003460:	2b00      	cmp	r3, #0
 8003462:	d013      	beq.n	800348c <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800346c:	b29a      	uxth	r2, r3
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003476:	b292      	uxth	r2, r2
 8003478:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	f008 fe4a 	bl	800c116 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003482:	2100      	movs	r1, #0
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f000 f8fc 	bl	8003682 <HAL_PCD_SetAddress>

    return;
 800348a:	e0f7      	b.n	800367c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003492:	2b00      	cmp	r3, #0
 8003494:	d00c      	beq.n	80034b0 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800349e:	b29a      	uxth	r2, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80034a8:	b292      	uxth	r2, r2
 80034aa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80034ae:	e0e5      	b.n	800367c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d00c      	beq.n	80034d4 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80034c2:	b29a      	uxth	r2, r3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80034cc:	b292      	uxth	r2, r2
 80034ce:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80034d2:	e0d3      	b.n	800367c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d034      	beq.n	8003548 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80034e6:	b29a      	uxth	r2, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f022 0204 	bic.w	r2, r2, #4
 80034f0:	b292      	uxth	r2, r2
 80034f2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80034fe:	b29a      	uxth	r2, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f022 0208 	bic.w	r2, r2, #8
 8003508:	b292      	uxth	r2, r2
 800350a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8003514:	2b01      	cmp	r3, #1
 8003516:	d107      	bne.n	8003528 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003520:	2100      	movs	r1, #0
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f008 ffea 	bl	800c4fc <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	f008 fe2d 	bl	800c188 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003536:	b29a      	uxth	r2, r3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003540:	b292      	uxth	r2, r2
 8003542:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003546:	e099      	b.n	800367c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800354e:	2b00      	cmp	r3, #0
 8003550:	d027      	beq.n	80035a2 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800355a:	b29a      	uxth	r2, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f042 0208 	orr.w	r2, r2, #8
 8003564:	b292      	uxth	r2, r2
 8003566:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003572:	b29a      	uxth	r2, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800357c:	b292      	uxth	r2, r2
 800357e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800358a:	b29a      	uxth	r2, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f042 0204 	orr.w	r2, r2, #4
 8003594:	b292      	uxth	r2, r2
 8003596:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f008 fdda 	bl	800c154 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80035a0:	e06c      	b.n	800367c <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d040      	beq.n	800362e <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80035b4:	b29a      	uxth	r2, r3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80035be:	b292      	uxth	r2, r2
 80035c0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d12b      	bne.n	8003626 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80035d6:	b29a      	uxth	r2, r3
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f042 0204 	orr.w	r2, r2, #4
 80035e0:	b292      	uxth	r2, r2
 80035e2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80035ee:	b29a      	uxth	r2, r3
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f042 0208 	orr.w	r2, r2, #8
 80035f8:	b292      	uxth	r2, r2
 80035fa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2201      	movs	r2, #1
 8003602:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800360e:	b29b      	uxth	r3, r3
 8003610:	089b      	lsrs	r3, r3, #2
 8003612:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800361c:	2101      	movs	r1, #1
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f008 ff6c 	bl	800c4fc <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8003624:	e02a      	b.n	800367c <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f008 fd94 	bl	800c154 <HAL_PCD_SuspendCallback>
    return;
 800362c:	e026      	b.n	800367c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003634:	2b00      	cmp	r3, #0
 8003636:	d00f      	beq.n	8003658 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003640:	b29a      	uxth	r2, r3
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800364a:	b292      	uxth	r2, r2
 800364c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f008 fd52 	bl	800c0fa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003656:	e011      	b.n	800367c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800365e:	2b00      	cmp	r3, #0
 8003660:	d00c      	beq.n	800367c <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800366a:	b29a      	uxth	r2, r3
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003674:	b292      	uxth	r2, r2
 8003676:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800367a:	bf00      	nop
  }
}
 800367c:	3710      	adds	r7, #16
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}

08003682 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003682:	b580      	push	{r7, lr}
 8003684:	b082      	sub	sp, #8
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]
 800368a:	460b      	mov	r3, r1
 800368c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003694:	2b01      	cmp	r3, #1
 8003696:	d101      	bne.n	800369c <HAL_PCD_SetAddress+0x1a>
 8003698:	2302      	movs	r3, #2
 800369a:	e012      	b.n	80036c2 <HAL_PCD_SetAddress+0x40>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2201      	movs	r2, #1
 80036a0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	78fa      	ldrb	r2, [r7, #3]
 80036a8:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	78fa      	ldrb	r2, [r7, #3]
 80036b0:	4611      	mov	r1, r2
 80036b2:	4618      	mov	r0, r3
 80036b4:	f006 fcc0 	bl	800a038 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2200      	movs	r2, #0
 80036bc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80036c0:	2300      	movs	r3, #0
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3708      	adds	r7, #8
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}

080036ca <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80036ca:	b580      	push	{r7, lr}
 80036cc:	b084      	sub	sp, #16
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	6078      	str	r0, [r7, #4]
 80036d2:	4608      	mov	r0, r1
 80036d4:	4611      	mov	r1, r2
 80036d6:	461a      	mov	r2, r3
 80036d8:	4603      	mov	r3, r0
 80036da:	70fb      	strb	r3, [r7, #3]
 80036dc:	460b      	mov	r3, r1
 80036de:	803b      	strh	r3, [r7, #0]
 80036e0:	4613      	mov	r3, r2
 80036e2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80036e4:	2300      	movs	r3, #0
 80036e6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80036e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	da0e      	bge.n	800370e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80036f0:	78fb      	ldrb	r3, [r7, #3]
 80036f2:	f003 0207 	and.w	r2, r3, #7
 80036f6:	4613      	mov	r3, r2
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	4413      	add	r3, r2
 80036fc:	00db      	lsls	r3, r3, #3
 80036fe:	3310      	adds	r3, #16
 8003700:	687a      	ldr	r2, [r7, #4]
 8003702:	4413      	add	r3, r2
 8003704:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2201      	movs	r2, #1
 800370a:	705a      	strb	r2, [r3, #1]
 800370c:	e00e      	b.n	800372c <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800370e:	78fb      	ldrb	r3, [r7, #3]
 8003710:	f003 0207 	and.w	r2, r3, #7
 8003714:	4613      	mov	r3, r2
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	4413      	add	r3, r2
 800371a:	00db      	lsls	r3, r3, #3
 800371c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003720:	687a      	ldr	r2, [r7, #4]
 8003722:	4413      	add	r3, r2
 8003724:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2200      	movs	r2, #0
 800372a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800372c:	78fb      	ldrb	r3, [r7, #3]
 800372e:	f003 0307 	and.w	r3, r3, #7
 8003732:	b2da      	uxtb	r2, r3
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003738:	883b      	ldrh	r3, [r7, #0]
 800373a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	78ba      	ldrb	r2, [r7, #2]
 8003746:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003748:	78bb      	ldrb	r3, [r7, #2]
 800374a:	2b02      	cmp	r3, #2
 800374c:	d102      	bne.n	8003754 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2200      	movs	r2, #0
 8003752:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800375a:	2b01      	cmp	r3, #1
 800375c:	d101      	bne.n	8003762 <HAL_PCD_EP_Open+0x98>
 800375e:	2302      	movs	r3, #2
 8003760:	e00e      	b.n	8003780 <HAL_PCD_EP_Open+0xb6>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2201      	movs	r2, #1
 8003766:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	68f9      	ldr	r1, [r7, #12]
 8003770:	4618      	mov	r0, r3
 8003772:	f004 fee3 	bl	800853c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2200      	movs	r2, #0
 800377a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800377e:	7afb      	ldrb	r3, [r7, #11]
}
 8003780:	4618      	mov	r0, r3
 8003782:	3710      	adds	r7, #16
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}

08003788 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b084      	sub	sp, #16
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	460b      	mov	r3, r1
 8003792:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003794:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003798:	2b00      	cmp	r3, #0
 800379a:	da0e      	bge.n	80037ba <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800379c:	78fb      	ldrb	r3, [r7, #3]
 800379e:	f003 0207 	and.w	r2, r3, #7
 80037a2:	4613      	mov	r3, r2
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	4413      	add	r3, r2
 80037a8:	00db      	lsls	r3, r3, #3
 80037aa:	3310      	adds	r3, #16
 80037ac:	687a      	ldr	r2, [r7, #4]
 80037ae:	4413      	add	r3, r2
 80037b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2201      	movs	r2, #1
 80037b6:	705a      	strb	r2, [r3, #1]
 80037b8:	e00e      	b.n	80037d8 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80037ba:	78fb      	ldrb	r3, [r7, #3]
 80037bc:	f003 0207 	and.w	r2, r3, #7
 80037c0:	4613      	mov	r3, r2
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	4413      	add	r3, r2
 80037c6:	00db      	lsls	r3, r3, #3
 80037c8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80037cc:	687a      	ldr	r2, [r7, #4]
 80037ce:	4413      	add	r3, r2
 80037d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2200      	movs	r2, #0
 80037d6:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80037d8:	78fb      	ldrb	r3, [r7, #3]
 80037da:	f003 0307 	and.w	r3, r3, #7
 80037de:	b2da      	uxtb	r2, r3
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80037ea:	2b01      	cmp	r3, #1
 80037ec:	d101      	bne.n	80037f2 <HAL_PCD_EP_Close+0x6a>
 80037ee:	2302      	movs	r3, #2
 80037f0:	e00e      	b.n	8003810 <HAL_PCD_EP_Close+0x88>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2201      	movs	r2, #1
 80037f6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	68f9      	ldr	r1, [r7, #12]
 8003800:	4618      	mov	r0, r3
 8003802:	f005 fb83 	bl	8008f0c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2200      	movs	r2, #0
 800380a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800380e:	2300      	movs	r3, #0
}
 8003810:	4618      	mov	r0, r3
 8003812:	3710      	adds	r7, #16
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}

08003818 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b086      	sub	sp, #24
 800381c:	af00      	add	r7, sp, #0
 800381e:	60f8      	str	r0, [r7, #12]
 8003820:	607a      	str	r2, [r7, #4]
 8003822:	603b      	str	r3, [r7, #0]
 8003824:	460b      	mov	r3, r1
 8003826:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003828:	7afb      	ldrb	r3, [r7, #11]
 800382a:	f003 0207 	and.w	r2, r3, #7
 800382e:	4613      	mov	r3, r2
 8003830:	009b      	lsls	r3, r3, #2
 8003832:	4413      	add	r3, r2
 8003834:	00db      	lsls	r3, r3, #3
 8003836:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800383a:	68fa      	ldr	r2, [r7, #12]
 800383c:	4413      	add	r3, r2
 800383e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	683a      	ldr	r2, [r7, #0]
 800384a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	2200      	movs	r2, #0
 8003850:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	2200      	movs	r2, #0
 8003856:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003858:	7afb      	ldrb	r3, [r7, #11]
 800385a:	f003 0307 	and.w	r3, r3, #7
 800385e:	b2da      	uxtb	r2, r3
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	6979      	ldr	r1, [r7, #20]
 800386a:	4618      	mov	r0, r3
 800386c:	f005 fd3b 	bl	80092e6 <USB_EPStartXfer>

  return HAL_OK;
 8003870:	2300      	movs	r3, #0
}
 8003872:	4618      	mov	r0, r3
 8003874:	3718      	adds	r7, #24
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}

0800387a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800387a:	b480      	push	{r7}
 800387c:	b083      	sub	sp, #12
 800387e:	af00      	add	r7, sp, #0
 8003880:	6078      	str	r0, [r7, #4]
 8003882:	460b      	mov	r3, r1
 8003884:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003886:	78fb      	ldrb	r3, [r7, #3]
 8003888:	f003 0207 	and.w	r2, r3, #7
 800388c:	6879      	ldr	r1, [r7, #4]
 800388e:	4613      	mov	r3, r2
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	4413      	add	r3, r2
 8003894:	00db      	lsls	r3, r3, #3
 8003896:	440b      	add	r3, r1
 8003898:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800389c:	681b      	ldr	r3, [r3, #0]
}
 800389e:	4618      	mov	r0, r3
 80038a0:	370c      	adds	r7, #12
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr

080038aa <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80038aa:	b580      	push	{r7, lr}
 80038ac:	b086      	sub	sp, #24
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	60f8      	str	r0, [r7, #12]
 80038b2:	607a      	str	r2, [r7, #4]
 80038b4:	603b      	str	r3, [r7, #0]
 80038b6:	460b      	mov	r3, r1
 80038b8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80038ba:	7afb      	ldrb	r3, [r7, #11]
 80038bc:	f003 0207 	and.w	r2, r3, #7
 80038c0:	4613      	mov	r3, r2
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	4413      	add	r3, r2
 80038c6:	00db      	lsls	r3, r3, #3
 80038c8:	3310      	adds	r3, #16
 80038ca:	68fa      	ldr	r2, [r7, #12]
 80038cc:	4413      	add	r3, r2
 80038ce:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80038d0:	697b      	ldr	r3, [r7, #20]
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	683a      	ldr	r2, [r7, #0]
 80038da:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	2201      	movs	r2, #1
 80038e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	683a      	ldr	r2, [r7, #0]
 80038e8:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	2200      	movs	r2, #0
 80038ee:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	2201      	movs	r2, #1
 80038f4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80038f6:	7afb      	ldrb	r3, [r7, #11]
 80038f8:	f003 0307 	and.w	r3, r3, #7
 80038fc:	b2da      	uxtb	r2, r3
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	6979      	ldr	r1, [r7, #20]
 8003908:	4618      	mov	r0, r3
 800390a:	f005 fcec 	bl	80092e6 <USB_EPStartXfer>

  return HAL_OK;
 800390e:	2300      	movs	r3, #0
}
 8003910:	4618      	mov	r0, r3
 8003912:	3718      	adds	r7, #24
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}

08003918 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b084      	sub	sp, #16
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
 8003920:	460b      	mov	r3, r1
 8003922:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003924:	78fb      	ldrb	r3, [r7, #3]
 8003926:	f003 0307 	and.w	r3, r3, #7
 800392a:	687a      	ldr	r2, [r7, #4]
 800392c:	7912      	ldrb	r2, [r2, #4]
 800392e:	4293      	cmp	r3, r2
 8003930:	d901      	bls.n	8003936 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	e03e      	b.n	80039b4 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003936:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800393a:	2b00      	cmp	r3, #0
 800393c:	da0e      	bge.n	800395c <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800393e:	78fb      	ldrb	r3, [r7, #3]
 8003940:	f003 0207 	and.w	r2, r3, #7
 8003944:	4613      	mov	r3, r2
 8003946:	009b      	lsls	r3, r3, #2
 8003948:	4413      	add	r3, r2
 800394a:	00db      	lsls	r3, r3, #3
 800394c:	3310      	adds	r3, #16
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	4413      	add	r3, r2
 8003952:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2201      	movs	r2, #1
 8003958:	705a      	strb	r2, [r3, #1]
 800395a:	e00c      	b.n	8003976 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800395c:	78fa      	ldrb	r2, [r7, #3]
 800395e:	4613      	mov	r3, r2
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	4413      	add	r3, r2
 8003964:	00db      	lsls	r3, r3, #3
 8003966:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	4413      	add	r3, r2
 800396e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2200      	movs	r2, #0
 8003974:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2201      	movs	r2, #1
 800397a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800397c:	78fb      	ldrb	r3, [r7, #3]
 800397e:	f003 0307 	and.w	r3, r3, #7
 8003982:	b2da      	uxtb	r2, r3
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800398e:	2b01      	cmp	r3, #1
 8003990:	d101      	bne.n	8003996 <HAL_PCD_EP_SetStall+0x7e>
 8003992:	2302      	movs	r3, #2
 8003994:	e00e      	b.n	80039b4 <HAL_PCD_EP_SetStall+0x9c>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2201      	movs	r2, #1
 800399a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	68f9      	ldr	r1, [r7, #12]
 80039a4:	4618      	mov	r0, r3
 80039a6:	f006 fa4d 	bl	8009e44 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2200      	movs	r2, #0
 80039ae:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80039b2:	2300      	movs	r3, #0
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3710      	adds	r7, #16
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}

080039bc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b084      	sub	sp, #16
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	460b      	mov	r3, r1
 80039c6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80039c8:	78fb      	ldrb	r3, [r7, #3]
 80039ca:	f003 030f 	and.w	r3, r3, #15
 80039ce:	687a      	ldr	r2, [r7, #4]
 80039d0:	7912      	ldrb	r2, [r2, #4]
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d901      	bls.n	80039da <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e040      	b.n	8003a5c <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80039da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	da0e      	bge.n	8003a00 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80039e2:	78fb      	ldrb	r3, [r7, #3]
 80039e4:	f003 0207 	and.w	r2, r3, #7
 80039e8:	4613      	mov	r3, r2
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	4413      	add	r3, r2
 80039ee:	00db      	lsls	r3, r3, #3
 80039f0:	3310      	adds	r3, #16
 80039f2:	687a      	ldr	r2, [r7, #4]
 80039f4:	4413      	add	r3, r2
 80039f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2201      	movs	r2, #1
 80039fc:	705a      	strb	r2, [r3, #1]
 80039fe:	e00e      	b.n	8003a1e <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003a00:	78fb      	ldrb	r3, [r7, #3]
 8003a02:	f003 0207 	and.w	r2, r3, #7
 8003a06:	4613      	mov	r3, r2
 8003a08:	009b      	lsls	r3, r3, #2
 8003a0a:	4413      	add	r3, r2
 8003a0c:	00db      	lsls	r3, r3, #3
 8003a0e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003a12:	687a      	ldr	r2, [r7, #4]
 8003a14:	4413      	add	r3, r2
 8003a16:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2200      	movs	r2, #0
 8003a22:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a24:	78fb      	ldrb	r3, [r7, #3]
 8003a26:	f003 0307 	and.w	r3, r3, #7
 8003a2a:	b2da      	uxtb	r2, r3
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d101      	bne.n	8003a3e <HAL_PCD_EP_ClrStall+0x82>
 8003a3a:	2302      	movs	r3, #2
 8003a3c:	e00e      	b.n	8003a5c <HAL_PCD_EP_ClrStall+0xa0>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2201      	movs	r2, #1
 8003a42:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	68f9      	ldr	r1, [r7, #12]
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f006 fa4a 	bl	8009ee6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2200      	movs	r2, #0
 8003a56:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003a5a:	2300      	movs	r3, #0
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	3710      	adds	r7, #16
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}

08003a64 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b092      	sub	sp, #72	@ 0x48
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003a6c:	e333      	b.n	80040d6 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003a76:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003a78:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	f003 030f 	and.w	r3, r3, #15
 8003a80:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8003a84:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	f040 8108 	bne.w	8003c9e <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003a8e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003a90:	f003 0310 	and.w	r3, r3, #16
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d14c      	bne.n	8003b32 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	881b      	ldrh	r3, [r3, #0]
 8003a9e:	b29b      	uxth	r3, r3
 8003aa0:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003aa4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003aa8:	813b      	strh	r3, [r7, #8]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	893b      	ldrh	r3, [r7, #8]
 8003ab0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ab4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ab8:	b29b      	uxth	r3, r3
 8003aba:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	3310      	adds	r3, #16
 8003ac0:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003aca:	b29b      	uxth	r3, r3
 8003acc:	461a      	mov	r2, r3
 8003ace:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	00db      	lsls	r3, r3, #3
 8003ad4:	4413      	add	r3, r2
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	6812      	ldr	r2, [r2, #0]
 8003ada:	4413      	add	r3, r2
 8003adc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003ae0:	881b      	ldrh	r3, [r3, #0]
 8003ae2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003ae6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ae8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003aea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003aec:	695a      	ldr	r2, [r3, #20]
 8003aee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003af0:	69db      	ldr	r3, [r3, #28]
 8003af2:	441a      	add	r2, r3
 8003af4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003af6:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003af8:	2100      	movs	r1, #0
 8003afa:	6878      	ldr	r0, [r7, #4]
 8003afc:	f008 fae3 	bl	800c0c6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	7b1b      	ldrb	r3, [r3, #12]
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	f000 82e5 	beq.w	80040d6 <PCD_EP_ISR_Handler+0x672>
 8003b0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b0e:	699b      	ldr	r3, [r3, #24]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	f040 82e0 	bne.w	80040d6 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	7b1b      	ldrb	r3, [r3, #12]
 8003b1a:	b2db      	uxtb	r3, r3
 8003b1c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003b20:	b2da      	uxtb	r2, r3
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	731a      	strb	r2, [r3, #12]
 8003b30:	e2d1      	b.n	80040d6 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003b38:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	881b      	ldrh	r3, [r3, #0]
 8003b40:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003b42:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003b44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d032      	beq.n	8003bb2 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	461a      	mov	r2, r3
 8003b58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	00db      	lsls	r3, r3, #3
 8003b5e:	4413      	add	r3, r2
 8003b60:	687a      	ldr	r2, [r7, #4]
 8003b62:	6812      	ldr	r2, [r2, #0]
 8003b64:	4413      	add	r3, r2
 8003b66:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003b6a:	881b      	ldrh	r3, [r3, #0]
 8003b6c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003b70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b72:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6818      	ldr	r0, [r3, #0]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8003b7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b80:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003b82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b84:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003b86:	b29b      	uxth	r3, r3
 8003b88:	f006 fad4 	bl	800a134 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	881b      	ldrh	r3, [r3, #0]
 8003b92:	b29a      	uxth	r2, r3
 8003b94:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003b98:	4013      	ands	r3, r2
 8003b9a:	817b      	strh	r3, [r7, #10]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	897a      	ldrh	r2, [r7, #10]
 8003ba2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003ba6:	b292      	uxth	r2, r2
 8003ba8:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003baa:	6878      	ldr	r0, [r7, #4]
 8003bac:	f008 fa5e 	bl	800c06c <HAL_PCD_SetupStageCallback>
 8003bb0:	e291      	b.n	80040d6 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003bb2:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	f280 828d 	bge.w	80040d6 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	881b      	ldrh	r3, [r3, #0]
 8003bc2:	b29a      	uxth	r2, r3
 8003bc4:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003bc8:	4013      	ands	r3, r2
 8003bca:	81fb      	strh	r3, [r7, #14]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	89fa      	ldrh	r2, [r7, #14]
 8003bd2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003bd6:	b292      	uxth	r2, r2
 8003bd8:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003be2:	b29b      	uxth	r3, r3
 8003be4:	461a      	mov	r2, r3
 8003be6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003be8:	781b      	ldrb	r3, [r3, #0]
 8003bea:	00db      	lsls	r3, r3, #3
 8003bec:	4413      	add	r3, r2
 8003bee:	687a      	ldr	r2, [r7, #4]
 8003bf0:	6812      	ldr	r2, [r2, #0]
 8003bf2:	4413      	add	r3, r2
 8003bf4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003bf8:	881b      	ldrh	r3, [r3, #0]
 8003bfa:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003bfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c00:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003c02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c04:	69db      	ldr	r3, [r3, #28]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d019      	beq.n	8003c3e <PCD_EP_ISR_Handler+0x1da>
 8003c0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c0c:	695b      	ldr	r3, [r3, #20]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d015      	beq.n	8003c3e <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6818      	ldr	r0, [r3, #0]
 8003c16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c18:	6959      	ldr	r1, [r3, #20]
 8003c1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c1c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003c1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c20:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	f006 fa86 	bl	800a134 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003c28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c2a:	695a      	ldr	r2, [r3, #20]
 8003c2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c2e:	69db      	ldr	r3, [r3, #28]
 8003c30:	441a      	add	r2, r3
 8003c32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c34:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003c36:	2100      	movs	r1, #0
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	f008 fa29 	bl	800c090 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	881b      	ldrh	r3, [r3, #0]
 8003c44:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8003c46:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003c48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	f040 8242 	bne.w	80040d6 <PCD_EP_ISR_Handler+0x672>
 8003c52:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003c54:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003c58:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003c5c:	f000 823b 	beq.w	80040d6 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	881b      	ldrh	r3, [r3, #0]
 8003c66:	b29b      	uxth	r3, r3
 8003c68:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c70:	81bb      	strh	r3, [r7, #12]
 8003c72:	89bb      	ldrh	r3, [r7, #12]
 8003c74:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8003c78:	81bb      	strh	r3, [r7, #12]
 8003c7a:	89bb      	ldrh	r3, [r7, #12]
 8003c7c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003c80:	81bb      	strh	r3, [r7, #12]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	89bb      	ldrh	r3, [r7, #12]
 8003c88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003c8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003c90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c98:	b29b      	uxth	r3, r3
 8003c9a:	8013      	strh	r3, [r2, #0]
 8003c9c:	e21b      	b.n	80040d6 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003ca8:	009b      	lsls	r3, r3, #2
 8003caa:	4413      	add	r3, r2
 8003cac:	881b      	ldrh	r3, [r3, #0]
 8003cae:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003cb0:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	f280 80f1 	bge.w	8003e9c <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003cc4:	009b      	lsls	r3, r3, #2
 8003cc6:	4413      	add	r3, r2
 8003cc8:	881b      	ldrh	r3, [r3, #0]
 8003cca:	b29a      	uxth	r2, r3
 8003ccc:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	461a      	mov	r2, r3
 8003cda:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003cde:	009b      	lsls	r3, r3, #2
 8003ce0:	4413      	add	r3, r2
 8003ce2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003ce4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003ce8:	b292      	uxth	r2, r2
 8003cea:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003cec:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	009b      	lsls	r3, r3, #2
 8003cf4:	4413      	add	r3, r2
 8003cf6:	00db      	lsls	r3, r3, #3
 8003cf8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	4413      	add	r3, r2
 8003d00:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003d02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d04:	7b1b      	ldrb	r3, [r3, #12]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d123      	bne.n	8003d52 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d12:	b29b      	uxth	r3, r3
 8003d14:	461a      	mov	r2, r3
 8003d16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d18:	781b      	ldrb	r3, [r3, #0]
 8003d1a:	00db      	lsls	r3, r3, #3
 8003d1c:	4413      	add	r3, r2
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	6812      	ldr	r2, [r2, #0]
 8003d22:	4413      	add	r3, r2
 8003d24:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003d28:	881b      	ldrh	r3, [r3, #0]
 8003d2a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d2e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8003d32:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	f000 808b 	beq.w	8003e52 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6818      	ldr	r0, [r3, #0]
 8003d40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d42:	6959      	ldr	r1, [r3, #20]
 8003d44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d46:	88da      	ldrh	r2, [r3, #6]
 8003d48:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003d4c:	f006 f9f2 	bl	800a134 <USB_ReadPMA>
 8003d50:	e07f      	b.n	8003e52 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003d52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d54:	78db      	ldrb	r3, [r3, #3]
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d109      	bne.n	8003d6e <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003d5a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003d5c:	461a      	mov	r2, r3
 8003d5e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003d60:	6878      	ldr	r0, [r7, #4]
 8003d62:	f000 f9c6 	bl	80040f2 <HAL_PCD_EP_DB_Receive>
 8003d66:	4603      	mov	r3, r0
 8003d68:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8003d6c:	e071      	b.n	8003e52 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	461a      	mov	r2, r3
 8003d74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d76:	781b      	ldrb	r3, [r3, #0]
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	4413      	add	r3, r2
 8003d7c:	881b      	ldrh	r3, [r3, #0]
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d88:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	461a      	mov	r2, r3
 8003d90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d92:	781b      	ldrb	r3, [r3, #0]
 8003d94:	009b      	lsls	r3, r3, #2
 8003d96:	441a      	add	r2, r3
 8003d98:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8003d9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003d9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003da2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003da6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	461a      	mov	r2, r3
 8003db4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003db6:	781b      	ldrb	r3, [r3, #0]
 8003db8:	009b      	lsls	r3, r3, #2
 8003dba:	4413      	add	r3, r2
 8003dbc:	881b      	ldrh	r3, [r3, #0]
 8003dbe:	b29b      	uxth	r3, r3
 8003dc0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d022      	beq.n	8003e0e <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003dd6:	781b      	ldrb	r3, [r3, #0]
 8003dd8:	00db      	lsls	r3, r3, #3
 8003dda:	4413      	add	r3, r2
 8003ddc:	687a      	ldr	r2, [r7, #4]
 8003dde:	6812      	ldr	r2, [r2, #0]
 8003de0:	4413      	add	r3, r2
 8003de2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003de6:	881b      	ldrh	r3, [r3, #0]
 8003de8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003dec:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8003df0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d02c      	beq.n	8003e52 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6818      	ldr	r0, [r3, #0]
 8003dfc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003dfe:	6959      	ldr	r1, [r3, #20]
 8003e00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e02:	891a      	ldrh	r2, [r3, #8]
 8003e04:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003e08:	f006 f994 	bl	800a134 <USB_ReadPMA>
 8003e0c:	e021      	b.n	8003e52 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e16:	b29b      	uxth	r3, r3
 8003e18:	461a      	mov	r2, r3
 8003e1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e1c:	781b      	ldrb	r3, [r3, #0]
 8003e1e:	00db      	lsls	r3, r3, #3
 8003e20:	4413      	add	r3, r2
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	6812      	ldr	r2, [r2, #0]
 8003e26:	4413      	add	r3, r2
 8003e28:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003e2c:	881b      	ldrh	r3, [r3, #0]
 8003e2e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e32:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8003e36:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d009      	beq.n	8003e52 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6818      	ldr	r0, [r3, #0]
 8003e42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e44:	6959      	ldr	r1, [r3, #20]
 8003e46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e48:	895a      	ldrh	r2, [r3, #10]
 8003e4a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003e4e:	f006 f971 	bl	800a134 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8003e52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e54:	69da      	ldr	r2, [r3, #28]
 8003e56:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003e5a:	441a      	add	r2, r3
 8003e5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e5e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003e60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e62:	695a      	ldr	r2, [r3, #20]
 8003e64:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003e68:	441a      	add	r2, r3
 8003e6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e6c:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003e6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e70:	699b      	ldr	r3, [r3, #24]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d005      	beq.n	8003e82 <PCD_EP_ISR_Handler+0x41e>
 8003e76:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8003e7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e7c:	691b      	ldr	r3, [r3, #16]
 8003e7e:	429a      	cmp	r2, r3
 8003e80:	d206      	bcs.n	8003e90 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003e82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e84:	781b      	ldrb	r3, [r3, #0]
 8003e86:	4619      	mov	r1, r3
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f008 f901 	bl	800c090 <HAL_PCD_DataOutStageCallback>
 8003e8e:	e005      	b.n	8003e9c <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003e96:	4618      	mov	r0, r3
 8003e98:	f005 fa25 	bl	80092e6 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003e9c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003e9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	f000 8117 	beq.w	80040d6 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8003ea8:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8003eac:	4613      	mov	r3, r2
 8003eae:	009b      	lsls	r3, r3, #2
 8003eb0:	4413      	add	r3, r2
 8003eb2:	00db      	lsls	r3, r3, #3
 8003eb4:	3310      	adds	r3, #16
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	4413      	add	r3, r2
 8003eba:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	461a      	mov	r2, r3
 8003ec2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	4413      	add	r3, r2
 8003eca:	881b      	ldrh	r3, [r3, #0]
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003ed2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ed6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	461a      	mov	r2, r3
 8003ede:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	441a      	add	r2, r3
 8003ee6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003ee8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003eec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ef0:	b29b      	uxth	r3, r3
 8003ef2:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8003ef4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ef6:	78db      	ldrb	r3, [r3, #3]
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	f040 80a1 	bne.w	8004040 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8003efe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f00:	2200      	movs	r2, #0
 8003f02:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8003f04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f06:	7b1b      	ldrb	r3, [r3, #12]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	f000 8092 	beq.w	8004032 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003f0e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003f10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d046      	beq.n	8003fa6 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003f18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f1a:	785b      	ldrb	r3, [r3, #1]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d126      	bne.n	8003f6e <PCD_EP_ISR_Handler+0x50a>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	617b      	str	r3, [r7, #20]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003f2e:	b29b      	uxth	r3, r3
 8003f30:	461a      	mov	r2, r3
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	4413      	add	r3, r2
 8003f36:	617b      	str	r3, [r7, #20]
 8003f38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f3a:	781b      	ldrb	r3, [r3, #0]
 8003f3c:	00da      	lsls	r2, r3, #3
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	4413      	add	r3, r2
 8003f42:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003f46:	613b      	str	r3, [r7, #16]
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	881b      	ldrh	r3, [r3, #0]
 8003f4c:	b29b      	uxth	r3, r3
 8003f4e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f52:	b29a      	uxth	r2, r3
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	801a      	strh	r2, [r3, #0]
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	881b      	ldrh	r3, [r3, #0]
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f66:	b29a      	uxth	r2, r3
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	801a      	strh	r2, [r3, #0]
 8003f6c:	e061      	b.n	8004032 <PCD_EP_ISR_Handler+0x5ce>
 8003f6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f70:	785b      	ldrb	r3, [r3, #1]
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d15d      	bne.n	8004032 <PCD_EP_ISR_Handler+0x5ce>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	61fb      	str	r3, [r7, #28]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	461a      	mov	r2, r3
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	4413      	add	r3, r2
 8003f8c:	61fb      	str	r3, [r7, #28]
 8003f8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f90:	781b      	ldrb	r3, [r3, #0]
 8003f92:	00da      	lsls	r2, r3, #3
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	4413      	add	r3, r2
 8003f98:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003f9c:	61bb      	str	r3, [r7, #24]
 8003f9e:	69bb      	ldr	r3, [r7, #24]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	801a      	strh	r2, [r3, #0]
 8003fa4:	e045      	b.n	8004032 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003fac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fae:	785b      	ldrb	r3, [r3, #1]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d126      	bne.n	8004002 <PCD_EP_ISR_Handler+0x59e>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003fc2:	b29b      	uxth	r3, r3
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc8:	4413      	add	r3, r2
 8003fca:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fcc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fce:	781b      	ldrb	r3, [r3, #0]
 8003fd0:	00da      	lsls	r2, r3, #3
 8003fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd4:	4413      	add	r3, r2
 8003fd6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003fda:	623b      	str	r3, [r7, #32]
 8003fdc:	6a3b      	ldr	r3, [r7, #32]
 8003fde:	881b      	ldrh	r3, [r3, #0]
 8003fe0:	b29b      	uxth	r3, r3
 8003fe2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003fe6:	b29a      	uxth	r2, r3
 8003fe8:	6a3b      	ldr	r3, [r7, #32]
 8003fea:	801a      	strh	r2, [r3, #0]
 8003fec:	6a3b      	ldr	r3, [r7, #32]
 8003fee:	881b      	ldrh	r3, [r3, #0]
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ff6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ffa:	b29a      	uxth	r2, r3
 8003ffc:	6a3b      	ldr	r3, [r7, #32]
 8003ffe:	801a      	strh	r2, [r3, #0]
 8004000:	e017      	b.n	8004032 <PCD_EP_ISR_Handler+0x5ce>
 8004002:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004004:	785b      	ldrb	r3, [r3, #1]
 8004006:	2b01      	cmp	r3, #1
 8004008:	d113      	bne.n	8004032 <PCD_EP_ISR_Handler+0x5ce>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004012:	b29b      	uxth	r3, r3
 8004014:	461a      	mov	r2, r3
 8004016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004018:	4413      	add	r3, r2
 800401a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800401c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800401e:	781b      	ldrb	r3, [r3, #0]
 8004020:	00da      	lsls	r2, r3, #3
 8004022:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004024:	4413      	add	r3, r2
 8004026:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800402a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800402c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800402e:	2200      	movs	r2, #0
 8004030:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004032:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004034:	781b      	ldrb	r3, [r3, #0]
 8004036:	4619      	mov	r1, r3
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	f008 f844 	bl	800c0c6 <HAL_PCD_DataInStageCallback>
 800403e:	e04a      	b.n	80040d6 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8004040:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004042:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004046:	2b00      	cmp	r3, #0
 8004048:	d13f      	bne.n	80040ca <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004052:	b29b      	uxth	r3, r3
 8004054:	461a      	mov	r2, r3
 8004056:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004058:	781b      	ldrb	r3, [r3, #0]
 800405a:	00db      	lsls	r3, r3, #3
 800405c:	4413      	add	r3, r2
 800405e:	687a      	ldr	r2, [r7, #4]
 8004060:	6812      	ldr	r2, [r2, #0]
 8004062:	4413      	add	r3, r2
 8004064:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004068:	881b      	ldrh	r3, [r3, #0]
 800406a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800406e:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8004070:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004072:	699a      	ldr	r2, [r3, #24]
 8004074:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8004076:	429a      	cmp	r2, r3
 8004078:	d906      	bls.n	8004088 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800407a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800407c:	699a      	ldr	r2, [r3, #24]
 800407e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8004080:	1ad2      	subs	r2, r2, r3
 8004082:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004084:	619a      	str	r2, [r3, #24]
 8004086:	e002      	b.n	800408e <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8004088:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800408a:	2200      	movs	r2, #0
 800408c:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800408e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004090:	699b      	ldr	r3, [r3, #24]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d106      	bne.n	80040a4 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004096:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004098:	781b      	ldrb	r3, [r3, #0]
 800409a:	4619      	mov	r1, r3
 800409c:	6878      	ldr	r0, [r7, #4]
 800409e:	f008 f812 	bl	800c0c6 <HAL_PCD_DataInStageCallback>
 80040a2:	e018      	b.n	80040d6 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80040a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040a6:	695a      	ldr	r2, [r3, #20]
 80040a8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80040aa:	441a      	add	r2, r3
 80040ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040ae:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80040b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040b2:	69da      	ldr	r2, [r3, #28]
 80040b4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80040b6:	441a      	add	r2, r3
 80040b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040ba:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80040c2:	4618      	mov	r0, r3
 80040c4:	f005 f90f 	bl	80092e6 <USB_EPStartXfer>
 80040c8:	e005      	b.n	80040d6 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80040ca:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80040cc:	461a      	mov	r2, r3
 80040ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f000 f917 	bl	8004304 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80040de:	b29b      	uxth	r3, r3
 80040e0:	b21b      	sxth	r3, r3
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	f6ff acc3 	blt.w	8003a6e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80040e8:	2300      	movs	r3, #0
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3748      	adds	r7, #72	@ 0x48
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}

080040f2 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80040f2:	b580      	push	{r7, lr}
 80040f4:	b088      	sub	sp, #32
 80040f6:	af00      	add	r7, sp, #0
 80040f8:	60f8      	str	r0, [r7, #12]
 80040fa:	60b9      	str	r1, [r7, #8]
 80040fc:	4613      	mov	r3, r2
 80040fe:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004100:	88fb      	ldrh	r3, [r7, #6]
 8004102:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004106:	2b00      	cmp	r3, #0
 8004108:	d07c      	beq.n	8004204 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004112:	b29b      	uxth	r3, r3
 8004114:	461a      	mov	r2, r3
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	781b      	ldrb	r3, [r3, #0]
 800411a:	00db      	lsls	r3, r3, #3
 800411c:	4413      	add	r3, r2
 800411e:	68fa      	ldr	r2, [r7, #12]
 8004120:	6812      	ldr	r2, [r2, #0]
 8004122:	4413      	add	r3, r2
 8004124:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004128:	881b      	ldrh	r3, [r3, #0]
 800412a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800412e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	699a      	ldr	r2, [r3, #24]
 8004134:	8b7b      	ldrh	r3, [r7, #26]
 8004136:	429a      	cmp	r2, r3
 8004138:	d306      	bcc.n	8004148 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	699a      	ldr	r2, [r3, #24]
 800413e:	8b7b      	ldrh	r3, [r7, #26]
 8004140:	1ad2      	subs	r2, r2, r3
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	619a      	str	r2, [r3, #24]
 8004146:	e002      	b.n	800414e <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	2200      	movs	r2, #0
 800414c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	699b      	ldr	r3, [r3, #24]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d123      	bne.n	800419e <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	461a      	mov	r2, r3
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	781b      	ldrb	r3, [r3, #0]
 8004160:	009b      	lsls	r3, r3, #2
 8004162:	4413      	add	r3, r2
 8004164:	881b      	ldrh	r3, [r3, #0]
 8004166:	b29b      	uxth	r3, r3
 8004168:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800416c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004170:	833b      	strh	r3, [r7, #24]
 8004172:	8b3b      	ldrh	r3, [r7, #24]
 8004174:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004178:	833b      	strh	r3, [r7, #24]
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	461a      	mov	r2, r3
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	781b      	ldrb	r3, [r3, #0]
 8004184:	009b      	lsls	r3, r3, #2
 8004186:	441a      	add	r2, r3
 8004188:	8b3b      	ldrh	r3, [r7, #24]
 800418a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800418e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004192:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004196:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800419a:	b29b      	uxth	r3, r3
 800419c:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800419e:	88fb      	ldrh	r3, [r7, #6]
 80041a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d01f      	beq.n	80041e8 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	461a      	mov	r2, r3
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	781b      	ldrb	r3, [r3, #0]
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	4413      	add	r3, r2
 80041b6:	881b      	ldrh	r3, [r3, #0]
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80041be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041c2:	82fb      	strh	r3, [r7, #22]
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	461a      	mov	r2, r3
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	781b      	ldrb	r3, [r3, #0]
 80041ce:	009b      	lsls	r3, r3, #2
 80041d0:	441a      	add	r2, r3
 80041d2:	8afb      	ldrh	r3, [r7, #22]
 80041d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80041d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80041dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80041e0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80041e4:	b29b      	uxth	r3, r3
 80041e6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80041e8:	8b7b      	ldrh	r3, [r7, #26]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	f000 8085 	beq.w	80042fa <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6818      	ldr	r0, [r3, #0]
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	6959      	ldr	r1, [r3, #20]
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	891a      	ldrh	r2, [r3, #8]
 80041fc:	8b7b      	ldrh	r3, [r7, #26]
 80041fe:	f005 ff99 	bl	800a134 <USB_ReadPMA>
 8004202:	e07a      	b.n	80042fa <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800420c:	b29b      	uxth	r3, r3
 800420e:	461a      	mov	r2, r3
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	781b      	ldrb	r3, [r3, #0]
 8004214:	00db      	lsls	r3, r3, #3
 8004216:	4413      	add	r3, r2
 8004218:	68fa      	ldr	r2, [r7, #12]
 800421a:	6812      	ldr	r2, [r2, #0]
 800421c:	4413      	add	r3, r2
 800421e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004222:	881b      	ldrh	r3, [r3, #0]
 8004224:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004228:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	699a      	ldr	r2, [r3, #24]
 800422e:	8b7b      	ldrh	r3, [r7, #26]
 8004230:	429a      	cmp	r2, r3
 8004232:	d306      	bcc.n	8004242 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	699a      	ldr	r2, [r3, #24]
 8004238:	8b7b      	ldrh	r3, [r7, #26]
 800423a:	1ad2      	subs	r2, r2, r3
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	619a      	str	r2, [r3, #24]
 8004240:	e002      	b.n	8004248 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	2200      	movs	r2, #0
 8004246:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	699b      	ldr	r3, [r3, #24]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d123      	bne.n	8004298 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	461a      	mov	r2, r3
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	781b      	ldrb	r3, [r3, #0]
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	4413      	add	r3, r2
 800425e:	881b      	ldrh	r3, [r3, #0]
 8004260:	b29b      	uxth	r3, r3
 8004262:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004266:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800426a:	83fb      	strh	r3, [r7, #30]
 800426c:	8bfb      	ldrh	r3, [r7, #30]
 800426e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004272:	83fb      	strh	r3, [r7, #30]
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	461a      	mov	r2, r3
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	781b      	ldrb	r3, [r3, #0]
 800427e:	009b      	lsls	r3, r3, #2
 8004280:	441a      	add	r2, r3
 8004282:	8bfb      	ldrh	r3, [r7, #30]
 8004284:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004288:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800428c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004290:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004294:	b29b      	uxth	r3, r3
 8004296:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8004298:	88fb      	ldrh	r3, [r7, #6]
 800429a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d11f      	bne.n	80042e2 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	461a      	mov	r2, r3
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	781b      	ldrb	r3, [r3, #0]
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	4413      	add	r3, r2
 80042b0:	881b      	ldrh	r3, [r3, #0]
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80042b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042bc:	83bb      	strh	r3, [r7, #28]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	461a      	mov	r2, r3
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	781b      	ldrb	r3, [r3, #0]
 80042c8:	009b      	lsls	r3, r3, #2
 80042ca:	441a      	add	r2, r3
 80042cc:	8bbb      	ldrh	r3, [r7, #28]
 80042ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80042d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80042d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80042da:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80042de:	b29b      	uxth	r3, r3
 80042e0:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80042e2:	8b7b      	ldrh	r3, [r7, #26]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d008      	beq.n	80042fa <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6818      	ldr	r0, [r3, #0]
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	6959      	ldr	r1, [r3, #20]
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	895a      	ldrh	r2, [r3, #10]
 80042f4:	8b7b      	ldrh	r3, [r7, #26]
 80042f6:	f005 ff1d 	bl	800a134 <USB_ReadPMA>
    }
  }

  return count;
 80042fa:	8b7b      	ldrh	r3, [r7, #26]
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	3720      	adds	r7, #32
 8004300:	46bd      	mov	sp, r7
 8004302:	bd80      	pop	{r7, pc}

08004304 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b0a6      	sub	sp, #152	@ 0x98
 8004308:	af00      	add	r7, sp, #0
 800430a:	60f8      	str	r0, [r7, #12]
 800430c:	60b9      	str	r1, [r7, #8]
 800430e:	4613      	mov	r3, r2
 8004310:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004312:	88fb      	ldrh	r3, [r7, #6]
 8004314:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004318:	2b00      	cmp	r3, #0
 800431a:	f000 81f7 	beq.w	800470c <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004326:	b29b      	uxth	r3, r3
 8004328:	461a      	mov	r2, r3
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	781b      	ldrb	r3, [r3, #0]
 800432e:	00db      	lsls	r3, r3, #3
 8004330:	4413      	add	r3, r2
 8004332:	68fa      	ldr	r2, [r7, #12]
 8004334:	6812      	ldr	r2, [r2, #0]
 8004336:	4413      	add	r3, r2
 8004338:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800433c:	881b      	ldrh	r3, [r3, #0]
 800433e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004342:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	699a      	ldr	r2, [r3, #24]
 800434a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800434e:	429a      	cmp	r2, r3
 8004350:	d907      	bls.n	8004362 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	699a      	ldr	r2, [r3, #24]
 8004356:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800435a:	1ad2      	subs	r2, r2, r3
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	619a      	str	r2, [r3, #24]
 8004360:	e002      	b.n	8004368 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	2200      	movs	r2, #0
 8004366:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	699b      	ldr	r3, [r3, #24]
 800436c:	2b00      	cmp	r3, #0
 800436e:	f040 80e1 	bne.w	8004534 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	785b      	ldrb	r3, [r3, #1]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d126      	bne.n	80043c8 <HAL_PCD_EP_DB_Transmit+0xc4>
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004388:	b29b      	uxth	r3, r3
 800438a:	461a      	mov	r2, r3
 800438c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800438e:	4413      	add	r3, r2
 8004390:	633b      	str	r3, [r7, #48]	@ 0x30
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	781b      	ldrb	r3, [r3, #0]
 8004396:	00da      	lsls	r2, r3, #3
 8004398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800439a:	4413      	add	r3, r2
 800439c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80043a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80043a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043a4:	881b      	ldrh	r3, [r3, #0]
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043ac:	b29a      	uxth	r2, r3
 80043ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043b0:	801a      	strh	r2, [r3, #0]
 80043b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043b4:	881b      	ldrh	r3, [r3, #0]
 80043b6:	b29b      	uxth	r3, r3
 80043b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80043bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80043c0:	b29a      	uxth	r2, r3
 80043c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043c4:	801a      	strh	r2, [r3, #0]
 80043c6:	e01a      	b.n	80043fe <HAL_PCD_EP_DB_Transmit+0xfa>
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	785b      	ldrb	r3, [r3, #1]
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	d116      	bne.n	80043fe <HAL_PCD_EP_DB_Transmit+0xfa>
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80043de:	b29b      	uxth	r3, r3
 80043e0:	461a      	mov	r2, r3
 80043e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043e4:	4413      	add	r3, r2
 80043e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	781b      	ldrb	r3, [r3, #0]
 80043ec:	00da      	lsls	r2, r3, #3
 80043ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043f0:	4413      	add	r3, r2
 80043f2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80043f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80043f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043fa:	2200      	movs	r2, #0
 80043fc:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	785b      	ldrb	r3, [r3, #1]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d126      	bne.n	800445a <HAL_PCD_EP_DB_Transmit+0x156>
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	623b      	str	r3, [r7, #32]
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800441a:	b29b      	uxth	r3, r3
 800441c:	461a      	mov	r2, r3
 800441e:	6a3b      	ldr	r3, [r7, #32]
 8004420:	4413      	add	r3, r2
 8004422:	623b      	str	r3, [r7, #32]
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	781b      	ldrb	r3, [r3, #0]
 8004428:	00da      	lsls	r2, r3, #3
 800442a:	6a3b      	ldr	r3, [r7, #32]
 800442c:	4413      	add	r3, r2
 800442e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004432:	61fb      	str	r3, [r7, #28]
 8004434:	69fb      	ldr	r3, [r7, #28]
 8004436:	881b      	ldrh	r3, [r3, #0]
 8004438:	b29b      	uxth	r3, r3
 800443a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800443e:	b29a      	uxth	r2, r3
 8004440:	69fb      	ldr	r3, [r7, #28]
 8004442:	801a      	strh	r2, [r3, #0]
 8004444:	69fb      	ldr	r3, [r7, #28]
 8004446:	881b      	ldrh	r3, [r3, #0]
 8004448:	b29b      	uxth	r3, r3
 800444a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800444e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004452:	b29a      	uxth	r2, r3
 8004454:	69fb      	ldr	r3, [r7, #28]
 8004456:	801a      	strh	r2, [r3, #0]
 8004458:	e017      	b.n	800448a <HAL_PCD_EP_DB_Transmit+0x186>
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	785b      	ldrb	r3, [r3, #1]
 800445e:	2b01      	cmp	r3, #1
 8004460:	d113      	bne.n	800448a <HAL_PCD_EP_DB_Transmit+0x186>
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800446a:	b29b      	uxth	r3, r3
 800446c:	461a      	mov	r2, r3
 800446e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004470:	4413      	add	r3, r2
 8004472:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	781b      	ldrb	r3, [r3, #0]
 8004478:	00da      	lsls	r2, r3, #3
 800447a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800447c:	4413      	add	r3, r2
 800447e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004482:	627b      	str	r3, [r7, #36]	@ 0x24
 8004484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004486:	2200      	movs	r2, #0
 8004488:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	78db      	ldrb	r3, [r3, #3]
 800448e:	2b02      	cmp	r3, #2
 8004490:	d123      	bne.n	80044da <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	461a      	mov	r2, r3
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	781b      	ldrb	r3, [r3, #0]
 800449c:	009b      	lsls	r3, r3, #2
 800449e:	4413      	add	r3, r2
 80044a0:	881b      	ldrh	r3, [r3, #0]
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044ac:	837b      	strh	r3, [r7, #26]
 80044ae:	8b7b      	ldrh	r3, [r7, #26]
 80044b0:	f083 0320 	eor.w	r3, r3, #32
 80044b4:	837b      	strh	r3, [r7, #26]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	461a      	mov	r2, r3
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	781b      	ldrb	r3, [r3, #0]
 80044c0:	009b      	lsls	r3, r3, #2
 80044c2:	441a      	add	r2, r3
 80044c4:	8b7b      	ldrh	r3, [r7, #26]
 80044c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80044ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80044ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	781b      	ldrb	r3, [r3, #0]
 80044de:	4619      	mov	r1, r3
 80044e0:	68f8      	ldr	r0, [r7, #12]
 80044e2:	f007 fdf0 	bl	800c0c6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80044e6:	88fb      	ldrh	r3, [r7, #6]
 80044e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d01f      	beq.n	8004530 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	461a      	mov	r2, r3
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	781b      	ldrb	r3, [r3, #0]
 80044fa:	009b      	lsls	r3, r3, #2
 80044fc:	4413      	add	r3, r2
 80044fe:	881b      	ldrh	r3, [r3, #0]
 8004500:	b29b      	uxth	r3, r3
 8004502:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004506:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800450a:	833b      	strh	r3, [r7, #24]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	461a      	mov	r2, r3
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	781b      	ldrb	r3, [r3, #0]
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	441a      	add	r2, r3
 800451a:	8b3b      	ldrh	r3, [r7, #24]
 800451c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004520:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004524:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004528:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800452c:	b29b      	uxth	r3, r3
 800452e:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8004530:	2300      	movs	r3, #0
 8004532:	e31f      	b.n	8004b74 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004534:	88fb      	ldrh	r3, [r7, #6]
 8004536:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800453a:	2b00      	cmp	r3, #0
 800453c:	d021      	beq.n	8004582 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	461a      	mov	r2, r3
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	781b      	ldrb	r3, [r3, #0]
 8004548:	009b      	lsls	r3, r3, #2
 800454a:	4413      	add	r3, r2
 800454c:	881b      	ldrh	r3, [r3, #0]
 800454e:	b29b      	uxth	r3, r3
 8004550:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004554:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004558:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	461a      	mov	r2, r3
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	781b      	ldrb	r3, [r3, #0]
 8004566:	009b      	lsls	r3, r3, #2
 8004568:	441a      	add	r2, r3
 800456a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800456e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004572:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004576:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800457a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800457e:	b29b      	uxth	r3, r3
 8004580:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004588:	2b01      	cmp	r3, #1
 800458a:	f040 82ca 	bne.w	8004b22 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	695a      	ldr	r2, [r3, #20]
 8004592:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004596:	441a      	add	r2, r3
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	69da      	ldr	r2, [r3, #28]
 80045a0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80045a4:	441a      	add	r2, r3
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	6a1a      	ldr	r2, [r3, #32]
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	691b      	ldr	r3, [r3, #16]
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d309      	bcc.n	80045ca <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	691b      	ldr	r3, [r3, #16]
 80045ba:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	6a1a      	ldr	r2, [r3, #32]
 80045c0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80045c2:	1ad2      	subs	r2, r2, r3
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	621a      	str	r2, [r3, #32]
 80045c8:	e015      	b.n	80045f6 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	6a1b      	ldr	r3, [r3, #32]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d107      	bne.n	80045e2 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 80045d2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80045d6:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	2200      	movs	r2, #0
 80045dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80045e0:	e009      	b.n	80045f6 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	2200      	movs	r2, #0
 80045e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	6a1b      	ldr	r3, [r3, #32]
 80045ee:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	2200      	movs	r2, #0
 80045f4:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	785b      	ldrb	r3, [r3, #1]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d15f      	bne.n	80046be <HAL_PCD_EP_DB_Transmit+0x3ba>
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	643b      	str	r3, [r7, #64]	@ 0x40
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800460c:	b29b      	uxth	r3, r3
 800460e:	461a      	mov	r2, r3
 8004610:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004612:	4413      	add	r3, r2
 8004614:	643b      	str	r3, [r7, #64]	@ 0x40
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	781b      	ldrb	r3, [r3, #0]
 800461a:	00da      	lsls	r2, r3, #3
 800461c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800461e:	4413      	add	r3, r2
 8004620:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004624:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004626:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004628:	881b      	ldrh	r3, [r3, #0]
 800462a:	b29b      	uxth	r3, r3
 800462c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004630:	b29a      	uxth	r2, r3
 8004632:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004634:	801a      	strh	r2, [r3, #0]
 8004636:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004638:	2b00      	cmp	r3, #0
 800463a:	d10a      	bne.n	8004652 <HAL_PCD_EP_DB_Transmit+0x34e>
 800463c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800463e:	881b      	ldrh	r3, [r3, #0]
 8004640:	b29b      	uxth	r3, r3
 8004642:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004646:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800464a:	b29a      	uxth	r2, r3
 800464c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800464e:	801a      	strh	r2, [r3, #0]
 8004650:	e051      	b.n	80046f6 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8004652:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004654:	2b3e      	cmp	r3, #62	@ 0x3e
 8004656:	d816      	bhi.n	8004686 <HAL_PCD_EP_DB_Transmit+0x382>
 8004658:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800465a:	085b      	lsrs	r3, r3, #1
 800465c:	653b      	str	r3, [r7, #80]	@ 0x50
 800465e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004660:	f003 0301 	and.w	r3, r3, #1
 8004664:	2b00      	cmp	r3, #0
 8004666:	d002      	beq.n	800466e <HAL_PCD_EP_DB_Transmit+0x36a>
 8004668:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800466a:	3301      	adds	r3, #1
 800466c:	653b      	str	r3, [r7, #80]	@ 0x50
 800466e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004670:	881b      	ldrh	r3, [r3, #0]
 8004672:	b29a      	uxth	r2, r3
 8004674:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004676:	b29b      	uxth	r3, r3
 8004678:	029b      	lsls	r3, r3, #10
 800467a:	b29b      	uxth	r3, r3
 800467c:	4313      	orrs	r3, r2
 800467e:	b29a      	uxth	r2, r3
 8004680:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004682:	801a      	strh	r2, [r3, #0]
 8004684:	e037      	b.n	80046f6 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8004686:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004688:	095b      	lsrs	r3, r3, #5
 800468a:	653b      	str	r3, [r7, #80]	@ 0x50
 800468c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800468e:	f003 031f 	and.w	r3, r3, #31
 8004692:	2b00      	cmp	r3, #0
 8004694:	d102      	bne.n	800469c <HAL_PCD_EP_DB_Transmit+0x398>
 8004696:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004698:	3b01      	subs	r3, #1
 800469a:	653b      	str	r3, [r7, #80]	@ 0x50
 800469c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800469e:	881b      	ldrh	r3, [r3, #0]
 80046a0:	b29a      	uxth	r2, r3
 80046a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80046a4:	b29b      	uxth	r3, r3
 80046a6:	029b      	lsls	r3, r3, #10
 80046a8:	b29b      	uxth	r3, r3
 80046aa:	4313      	orrs	r3, r2
 80046ac:	b29b      	uxth	r3, r3
 80046ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80046b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80046b6:	b29a      	uxth	r2, r3
 80046b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046ba:	801a      	strh	r2, [r3, #0]
 80046bc:	e01b      	b.n	80046f6 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	785b      	ldrb	r3, [r3, #1]
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d117      	bne.n	80046f6 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	461a      	mov	r2, r3
 80046d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046da:	4413      	add	r3, r2
 80046dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	781b      	ldrb	r3, [r3, #0]
 80046e2:	00da      	lsls	r2, r3, #3
 80046e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046e6:	4413      	add	r3, r2
 80046e8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80046ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80046ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80046f0:	b29a      	uxth	r2, r3
 80046f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046f4:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6818      	ldr	r0, [r3, #0]
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	6959      	ldr	r1, [r3, #20]
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	891a      	ldrh	r2, [r3, #8]
 8004702:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004704:	b29b      	uxth	r3, r3
 8004706:	f005 fcd2 	bl	800a0ae <USB_WritePMA>
 800470a:	e20a      	b.n	8004b22 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004714:	b29b      	uxth	r3, r3
 8004716:	461a      	mov	r2, r3
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	781b      	ldrb	r3, [r3, #0]
 800471c:	00db      	lsls	r3, r3, #3
 800471e:	4413      	add	r3, r2
 8004720:	68fa      	ldr	r2, [r7, #12]
 8004722:	6812      	ldr	r2, [r2, #0]
 8004724:	4413      	add	r3, r2
 8004726:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800472a:	881b      	ldrh	r3, [r3, #0]
 800472c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004730:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	699a      	ldr	r2, [r3, #24]
 8004738:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800473c:	429a      	cmp	r2, r3
 800473e:	d307      	bcc.n	8004750 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	699a      	ldr	r2, [r3, #24]
 8004744:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004748:	1ad2      	subs	r2, r2, r3
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	619a      	str	r2, [r3, #24]
 800474e:	e002      	b.n	8004756 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	2200      	movs	r2, #0
 8004754:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	699b      	ldr	r3, [r3, #24]
 800475a:	2b00      	cmp	r3, #0
 800475c:	f040 80f6 	bne.w	800494c <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	785b      	ldrb	r3, [r3, #1]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d126      	bne.n	80047b6 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	677b      	str	r3, [r7, #116]	@ 0x74
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004776:	b29b      	uxth	r3, r3
 8004778:	461a      	mov	r2, r3
 800477a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800477c:	4413      	add	r3, r2
 800477e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	781b      	ldrb	r3, [r3, #0]
 8004784:	00da      	lsls	r2, r3, #3
 8004786:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004788:	4413      	add	r3, r2
 800478a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800478e:	673b      	str	r3, [r7, #112]	@ 0x70
 8004790:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004792:	881b      	ldrh	r3, [r3, #0]
 8004794:	b29b      	uxth	r3, r3
 8004796:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800479a:	b29a      	uxth	r2, r3
 800479c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800479e:	801a      	strh	r2, [r3, #0]
 80047a0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80047a2:	881b      	ldrh	r3, [r3, #0]
 80047a4:	b29b      	uxth	r3, r3
 80047a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80047aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80047ae:	b29a      	uxth	r2, r3
 80047b0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80047b2:	801a      	strh	r2, [r3, #0]
 80047b4:	e01a      	b.n	80047ec <HAL_PCD_EP_DB_Transmit+0x4e8>
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	785b      	ldrb	r3, [r3, #1]
 80047ba:	2b01      	cmp	r3, #1
 80047bc:	d116      	bne.n	80047ec <HAL_PCD_EP_DB_Transmit+0x4e8>
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80047cc:	b29b      	uxth	r3, r3
 80047ce:	461a      	mov	r2, r3
 80047d0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80047d2:	4413      	add	r3, r2
 80047d4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	00da      	lsls	r2, r3, #3
 80047dc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80047de:	4413      	add	r3, r2
 80047e0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80047e4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80047e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80047e8:	2200      	movs	r2, #0
 80047ea:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	785b      	ldrb	r3, [r3, #1]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d12f      	bne.n	800485c <HAL_PCD_EP_DB_Transmit+0x558>
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800480c:	b29b      	uxth	r3, r3
 800480e:	461a      	mov	r2, r3
 8004810:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004814:	4413      	add	r3, r2
 8004816:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	781b      	ldrb	r3, [r3, #0]
 800481e:	00da      	lsls	r2, r3, #3
 8004820:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004824:	4413      	add	r3, r2
 8004826:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800482a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800482e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004832:	881b      	ldrh	r3, [r3, #0]
 8004834:	b29b      	uxth	r3, r3
 8004836:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800483a:	b29a      	uxth	r2, r3
 800483c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004840:	801a      	strh	r2, [r3, #0]
 8004842:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004846:	881b      	ldrh	r3, [r3, #0]
 8004848:	b29b      	uxth	r3, r3
 800484a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800484e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004852:	b29a      	uxth	r2, r3
 8004854:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004858:	801a      	strh	r2, [r3, #0]
 800485a:	e01c      	b.n	8004896 <HAL_PCD_EP_DB_Transmit+0x592>
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	785b      	ldrb	r3, [r3, #1]
 8004860:	2b01      	cmp	r3, #1
 8004862:	d118      	bne.n	8004896 <HAL_PCD_EP_DB_Transmit+0x592>
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800486c:	b29b      	uxth	r3, r3
 800486e:	461a      	mov	r2, r3
 8004870:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004874:	4413      	add	r3, r2
 8004876:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	781b      	ldrb	r3, [r3, #0]
 800487e:	00da      	lsls	r2, r3, #3
 8004880:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004884:	4413      	add	r3, r2
 8004886:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800488a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800488e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004892:	2200      	movs	r2, #0
 8004894:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	78db      	ldrb	r3, [r3, #3]
 800489a:	2b02      	cmp	r3, #2
 800489c:	d127      	bne.n	80048ee <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	461a      	mov	r2, r3
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	781b      	ldrb	r3, [r3, #0]
 80048a8:	009b      	lsls	r3, r3, #2
 80048aa:	4413      	add	r3, r2
 80048ac:	881b      	ldrh	r3, [r3, #0]
 80048ae:	b29b      	uxth	r3, r3
 80048b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048b8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80048bc:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80048c0:	f083 0320 	eor.w	r3, r3, #32
 80048c4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	461a      	mov	r2, r3
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	781b      	ldrb	r3, [r3, #0]
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	441a      	add	r2, r3
 80048d6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80048da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80048de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80048e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	781b      	ldrb	r3, [r3, #0]
 80048f2:	4619      	mov	r1, r3
 80048f4:	68f8      	ldr	r0, [r7, #12]
 80048f6:	f007 fbe6 	bl	800c0c6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80048fa:	88fb      	ldrh	r3, [r7, #6]
 80048fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004900:	2b00      	cmp	r3, #0
 8004902:	d121      	bne.n	8004948 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	461a      	mov	r2, r3
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	781b      	ldrb	r3, [r3, #0]
 800490e:	009b      	lsls	r3, r3, #2
 8004910:	4413      	add	r3, r2
 8004912:	881b      	ldrh	r3, [r3, #0]
 8004914:	b29b      	uxth	r3, r3
 8004916:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800491a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800491e:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	461a      	mov	r2, r3
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	781b      	ldrb	r3, [r3, #0]
 800492c:	009b      	lsls	r3, r3, #2
 800492e:	441a      	add	r2, r3
 8004930:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8004934:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004938:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800493c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004940:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004944:	b29b      	uxth	r3, r3
 8004946:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8004948:	2300      	movs	r3, #0
 800494a:	e113      	b.n	8004b74 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800494c:	88fb      	ldrh	r3, [r7, #6]
 800494e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004952:	2b00      	cmp	r3, #0
 8004954:	d121      	bne.n	800499a <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	461a      	mov	r2, r3
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	781b      	ldrb	r3, [r3, #0]
 8004960:	009b      	lsls	r3, r3, #2
 8004962:	4413      	add	r3, r2
 8004964:	881b      	ldrh	r3, [r3, #0]
 8004966:	b29b      	uxth	r3, r3
 8004968:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800496c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004970:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	461a      	mov	r2, r3
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	781b      	ldrb	r3, [r3, #0]
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	441a      	add	r2, r3
 8004982:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8004986:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800498a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800498e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004992:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004996:	b29b      	uxth	r3, r3
 8004998:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	f040 80be 	bne.w	8004b22 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80049a6:	68bb      	ldr	r3, [r7, #8]
 80049a8:	695a      	ldr	r2, [r3, #20]
 80049aa:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80049ae:	441a      	add	r2, r3
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	69da      	ldr	r2, [r3, #28]
 80049b8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80049bc:	441a      	add	r2, r3
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	6a1a      	ldr	r2, [r3, #32]
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	691b      	ldr	r3, [r3, #16]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d309      	bcc.n	80049e2 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	691b      	ldr	r3, [r3, #16]
 80049d2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	6a1a      	ldr	r2, [r3, #32]
 80049d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80049da:	1ad2      	subs	r2, r2, r3
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	621a      	str	r2, [r3, #32]
 80049e0:	e015      	b.n	8004a0e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	6a1b      	ldr	r3, [r3, #32]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d107      	bne.n	80049fa <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 80049ea:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80049ee:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	2200      	movs	r2, #0
 80049f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80049f8:	e009      	b.n	8004a0e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	6a1b      	ldr	r3, [r3, #32]
 80049fe:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	2200      	movs	r2, #0
 8004a04:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	785b      	ldrb	r3, [r3, #1]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d15f      	bne.n	8004adc <HAL_PCD_EP_DB_Transmit+0x7d8>
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a2a:	b29b      	uxth	r3, r3
 8004a2c:	461a      	mov	r2, r3
 8004a2e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004a30:	4413      	add	r3, r2
 8004a32:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	781b      	ldrb	r3, [r3, #0]
 8004a38:	00da      	lsls	r2, r3, #3
 8004a3a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004a3c:	4413      	add	r3, r2
 8004a3e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004a42:	667b      	str	r3, [r7, #100]	@ 0x64
 8004a44:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004a46:	881b      	ldrh	r3, [r3, #0]
 8004a48:	b29b      	uxth	r3, r3
 8004a4a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a4e:	b29a      	uxth	r2, r3
 8004a50:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004a52:	801a      	strh	r2, [r3, #0]
 8004a54:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d10a      	bne.n	8004a70 <HAL_PCD_EP_DB_Transmit+0x76c>
 8004a5a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004a5c:	881b      	ldrh	r3, [r3, #0]
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a64:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a68:	b29a      	uxth	r2, r3
 8004a6a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004a6c:	801a      	strh	r2, [r3, #0]
 8004a6e:	e04e      	b.n	8004b0e <HAL_PCD_EP_DB_Transmit+0x80a>
 8004a70:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004a72:	2b3e      	cmp	r3, #62	@ 0x3e
 8004a74:	d816      	bhi.n	8004aa4 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8004a76:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004a78:	085b      	lsrs	r3, r3, #1
 8004a7a:	663b      	str	r3, [r7, #96]	@ 0x60
 8004a7c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004a7e:	f003 0301 	and.w	r3, r3, #1
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d002      	beq.n	8004a8c <HAL_PCD_EP_DB_Transmit+0x788>
 8004a86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004a88:	3301      	adds	r3, #1
 8004a8a:	663b      	str	r3, [r7, #96]	@ 0x60
 8004a8c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004a8e:	881b      	ldrh	r3, [r3, #0]
 8004a90:	b29a      	uxth	r2, r3
 8004a92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004a94:	b29b      	uxth	r3, r3
 8004a96:	029b      	lsls	r3, r3, #10
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	b29a      	uxth	r2, r3
 8004a9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004aa0:	801a      	strh	r2, [r3, #0]
 8004aa2:	e034      	b.n	8004b0e <HAL_PCD_EP_DB_Transmit+0x80a>
 8004aa4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004aa6:	095b      	lsrs	r3, r3, #5
 8004aa8:	663b      	str	r3, [r7, #96]	@ 0x60
 8004aaa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004aac:	f003 031f 	and.w	r3, r3, #31
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d102      	bne.n	8004aba <HAL_PCD_EP_DB_Transmit+0x7b6>
 8004ab4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004ab6:	3b01      	subs	r3, #1
 8004ab8:	663b      	str	r3, [r7, #96]	@ 0x60
 8004aba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004abc:	881b      	ldrh	r3, [r3, #0]
 8004abe:	b29a      	uxth	r2, r3
 8004ac0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	029b      	lsls	r3, r3, #10
 8004ac6:	b29b      	uxth	r3, r3
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	b29b      	uxth	r3, r3
 8004acc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ad0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ad4:	b29a      	uxth	r2, r3
 8004ad6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ad8:	801a      	strh	r2, [r3, #0]
 8004ada:	e018      	b.n	8004b0e <HAL_PCD_EP_DB_Transmit+0x80a>
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	785b      	ldrb	r3, [r3, #1]
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d114      	bne.n	8004b0e <HAL_PCD_EP_DB_Transmit+0x80a>
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004aec:	b29b      	uxth	r3, r3
 8004aee:	461a      	mov	r2, r3
 8004af0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004af2:	4413      	add	r3, r2
 8004af4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	781b      	ldrb	r3, [r3, #0]
 8004afa:	00da      	lsls	r2, r3, #3
 8004afc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004afe:	4413      	add	r3, r2
 8004b00:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004b04:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004b06:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004b08:	b29a      	uxth	r2, r3
 8004b0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b0c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6818      	ldr	r0, [r3, #0]
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	6959      	ldr	r1, [r3, #20]
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	895a      	ldrh	r2, [r3, #10]
 8004b1a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004b1c:	b29b      	uxth	r3, r3
 8004b1e:	f005 fac6 	bl	800a0ae <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	461a      	mov	r2, r3
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	781b      	ldrb	r3, [r3, #0]
 8004b2c:	009b      	lsls	r3, r3, #2
 8004b2e:	4413      	add	r3, r2
 8004b30:	881b      	ldrh	r3, [r3, #0]
 8004b32:	b29b      	uxth	r3, r3
 8004b34:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b3c:	82fb      	strh	r3, [r7, #22]
 8004b3e:	8afb      	ldrh	r3, [r7, #22]
 8004b40:	f083 0310 	eor.w	r3, r3, #16
 8004b44:	82fb      	strh	r3, [r7, #22]
 8004b46:	8afb      	ldrh	r3, [r7, #22]
 8004b48:	f083 0320 	eor.w	r3, r3, #32
 8004b4c:	82fb      	strh	r3, [r7, #22]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	461a      	mov	r2, r3
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	781b      	ldrb	r3, [r3, #0]
 8004b58:	009b      	lsls	r3, r3, #2
 8004b5a:	441a      	add	r2, r3
 8004b5c:	8afb      	ldrh	r3, [r7, #22]
 8004b5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004b62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004b66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b6e:	b29b      	uxth	r3, r3
 8004b70:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004b72:	2300      	movs	r3, #0
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	3798      	adds	r7, #152	@ 0x98
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}

08004b7c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b087      	sub	sp, #28
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	60f8      	str	r0, [r7, #12]
 8004b84:	607b      	str	r3, [r7, #4]
 8004b86:	460b      	mov	r3, r1
 8004b88:	817b      	strh	r3, [r7, #10]
 8004b8a:	4613      	mov	r3, r2
 8004b8c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004b8e:	897b      	ldrh	r3, [r7, #10]
 8004b90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b94:	b29b      	uxth	r3, r3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d00b      	beq.n	8004bb2 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b9a:	897b      	ldrh	r3, [r7, #10]
 8004b9c:	f003 0207 	and.w	r2, r3, #7
 8004ba0:	4613      	mov	r3, r2
 8004ba2:	009b      	lsls	r3, r3, #2
 8004ba4:	4413      	add	r3, r2
 8004ba6:	00db      	lsls	r3, r3, #3
 8004ba8:	3310      	adds	r3, #16
 8004baa:	68fa      	ldr	r2, [r7, #12]
 8004bac:	4413      	add	r3, r2
 8004bae:	617b      	str	r3, [r7, #20]
 8004bb0:	e009      	b.n	8004bc6 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004bb2:	897a      	ldrh	r2, [r7, #10]
 8004bb4:	4613      	mov	r3, r2
 8004bb6:	009b      	lsls	r3, r3, #2
 8004bb8:	4413      	add	r3, r2
 8004bba:	00db      	lsls	r3, r3, #3
 8004bbc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004bc0:	68fa      	ldr	r2, [r7, #12]
 8004bc2:	4413      	add	r3, r2
 8004bc4:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004bc6:	893b      	ldrh	r3, [r7, #8]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d107      	bne.n	8004bdc <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	b29a      	uxth	r2, r3
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	80da      	strh	r2, [r3, #6]
 8004bda:	e00b      	b.n	8004bf4 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	2201      	movs	r2, #1
 8004be0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	b29a      	uxth	r2, r3
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	0c1b      	lsrs	r3, r3, #16
 8004bee:	b29a      	uxth	r2, r3
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004bf4:	2300      	movs	r3, #0
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	371c      	adds	r7, #28
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr

08004c02 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004c02:	b480      	push	{r7}
 8004c04:	b085      	sub	sp, #20
 8004c06:	af00      	add	r7, sp, #0
 8004c08:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2201      	movs	r2, #1
 8004c14:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	f043 0301 	orr.w	r3, r3, #1
 8004c2c:	b29a      	uxth	r2, r3
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	f043 0302 	orr.w	r3, r3, #2
 8004c40:	b29a      	uxth	r2, r3
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8004c48:	2300      	movs	r3, #0
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3714      	adds	r7, #20
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c54:	4770      	bx	lr
	...

08004c58 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b085      	sub	sp, #20
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d141      	bne.n	8004cea <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004c66:	4b4b      	ldr	r3, [pc, #300]	@ (8004d94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004c6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c72:	d131      	bne.n	8004cd8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004c74:	4b47      	ldr	r3, [pc, #284]	@ (8004d94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c7a:	4a46      	ldr	r2, [pc, #280]	@ (8004d94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c80:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004c84:	4b43      	ldr	r3, [pc, #268]	@ (8004d94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004c8c:	4a41      	ldr	r2, [pc, #260]	@ (8004d94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004c92:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004c94:	4b40      	ldr	r3, [pc, #256]	@ (8004d98 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2232      	movs	r2, #50	@ 0x32
 8004c9a:	fb02 f303 	mul.w	r3, r2, r3
 8004c9e:	4a3f      	ldr	r2, [pc, #252]	@ (8004d9c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ca4:	0c9b      	lsrs	r3, r3, #18
 8004ca6:	3301      	adds	r3, #1
 8004ca8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004caa:	e002      	b.n	8004cb2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	3b01      	subs	r3, #1
 8004cb0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004cb2:	4b38      	ldr	r3, [pc, #224]	@ (8004d94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cb4:	695b      	ldr	r3, [r3, #20]
 8004cb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cbe:	d102      	bne.n	8004cc6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d1f2      	bne.n	8004cac <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004cc6:	4b33      	ldr	r3, [pc, #204]	@ (8004d94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cc8:	695b      	ldr	r3, [r3, #20]
 8004cca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cd2:	d158      	bne.n	8004d86 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004cd4:	2303      	movs	r3, #3
 8004cd6:	e057      	b.n	8004d88 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004cd8:	4b2e      	ldr	r3, [pc, #184]	@ (8004d94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004cde:	4a2d      	ldr	r2, [pc, #180]	@ (8004d94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ce0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ce4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004ce8:	e04d      	b.n	8004d86 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cf0:	d141      	bne.n	8004d76 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004cf2:	4b28      	ldr	r3, [pc, #160]	@ (8004d94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004cfa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cfe:	d131      	bne.n	8004d64 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d00:	4b24      	ldr	r3, [pc, #144]	@ (8004d94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d06:	4a23      	ldr	r2, [pc, #140]	@ (8004d94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d0c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004d10:	4b20      	ldr	r3, [pc, #128]	@ (8004d94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004d18:	4a1e      	ldr	r2, [pc, #120]	@ (8004d94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004d1e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004d20:	4b1d      	ldr	r3, [pc, #116]	@ (8004d98 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2232      	movs	r2, #50	@ 0x32
 8004d26:	fb02 f303 	mul.w	r3, r2, r3
 8004d2a:	4a1c      	ldr	r2, [pc, #112]	@ (8004d9c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004d2c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d30:	0c9b      	lsrs	r3, r3, #18
 8004d32:	3301      	adds	r3, #1
 8004d34:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d36:	e002      	b.n	8004d3e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	3b01      	subs	r3, #1
 8004d3c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d3e:	4b15      	ldr	r3, [pc, #84]	@ (8004d94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d40:	695b      	ldr	r3, [r3, #20]
 8004d42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d4a:	d102      	bne.n	8004d52 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d1f2      	bne.n	8004d38 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004d52:	4b10      	ldr	r3, [pc, #64]	@ (8004d94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d54:	695b      	ldr	r3, [r3, #20]
 8004d56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d5e:	d112      	bne.n	8004d86 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004d60:	2303      	movs	r3, #3
 8004d62:	e011      	b.n	8004d88 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d64:	4b0b      	ldr	r3, [pc, #44]	@ (8004d94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d6a:	4a0a      	ldr	r2, [pc, #40]	@ (8004d94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d70:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004d74:	e007      	b.n	8004d86 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004d76:	4b07      	ldr	r3, [pc, #28]	@ (8004d94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004d7e:	4a05      	ldr	r2, [pc, #20]	@ (8004d94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d80:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004d84:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004d86:	2300      	movs	r3, #0
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3714      	adds	r7, #20
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d92:	4770      	bx	lr
 8004d94:	40007000 	.word	0x40007000
 8004d98:	20000000 	.word	0x20000000
 8004d9c:	431bde83 	.word	0x431bde83

08004da0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004da0:	b480      	push	{r7}
 8004da2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004da4:	4b05      	ldr	r3, [pc, #20]	@ (8004dbc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	4a04      	ldr	r2, [pc, #16]	@ (8004dbc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004daa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004dae:	6093      	str	r3, [r2, #8]
}
 8004db0:	bf00      	nop
 8004db2:	46bd      	mov	sp, r7
 8004db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db8:	4770      	bx	lr
 8004dba:	bf00      	nop
 8004dbc:	40007000 	.word	0x40007000

08004dc0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b088      	sub	sp, #32
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d101      	bne.n	8004dd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e2fe      	b.n	80053d0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f003 0301 	and.w	r3, r3, #1
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d075      	beq.n	8004eca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004dde:	4b97      	ldr	r3, [pc, #604]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	f003 030c 	and.w	r3, r3, #12
 8004de6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004de8:	4b94      	ldr	r3, [pc, #592]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004dea:	68db      	ldr	r3, [r3, #12]
 8004dec:	f003 0303 	and.w	r3, r3, #3
 8004df0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004df2:	69bb      	ldr	r3, [r7, #24]
 8004df4:	2b0c      	cmp	r3, #12
 8004df6:	d102      	bne.n	8004dfe <HAL_RCC_OscConfig+0x3e>
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	2b03      	cmp	r3, #3
 8004dfc:	d002      	beq.n	8004e04 <HAL_RCC_OscConfig+0x44>
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	2b08      	cmp	r3, #8
 8004e02:	d10b      	bne.n	8004e1c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e04:	4b8d      	ldr	r3, [pc, #564]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d05b      	beq.n	8004ec8 <HAL_RCC_OscConfig+0x108>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d157      	bne.n	8004ec8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e2d9      	b.n	80053d0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e24:	d106      	bne.n	8004e34 <HAL_RCC_OscConfig+0x74>
 8004e26:	4b85      	ldr	r3, [pc, #532]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a84      	ldr	r2, [pc, #528]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004e2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e30:	6013      	str	r3, [r2, #0]
 8004e32:	e01d      	b.n	8004e70 <HAL_RCC_OscConfig+0xb0>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e3c:	d10c      	bne.n	8004e58 <HAL_RCC_OscConfig+0x98>
 8004e3e:	4b7f      	ldr	r3, [pc, #508]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a7e      	ldr	r2, [pc, #504]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004e44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e48:	6013      	str	r3, [r2, #0]
 8004e4a:	4b7c      	ldr	r3, [pc, #496]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a7b      	ldr	r2, [pc, #492]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004e50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e54:	6013      	str	r3, [r2, #0]
 8004e56:	e00b      	b.n	8004e70 <HAL_RCC_OscConfig+0xb0>
 8004e58:	4b78      	ldr	r3, [pc, #480]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a77      	ldr	r2, [pc, #476]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004e5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e62:	6013      	str	r3, [r2, #0]
 8004e64:	4b75      	ldr	r3, [pc, #468]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a74      	ldr	r2, [pc, #464]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004e6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d013      	beq.n	8004ea0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e78:	f7fd fbbe 	bl	80025f8 <HAL_GetTick>
 8004e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e7e:	e008      	b.n	8004e92 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e80:	f7fd fbba 	bl	80025f8 <HAL_GetTick>
 8004e84:	4602      	mov	r2, r0
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	1ad3      	subs	r3, r2, r3
 8004e8a:	2b64      	cmp	r3, #100	@ 0x64
 8004e8c:	d901      	bls.n	8004e92 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004e8e:	2303      	movs	r3, #3
 8004e90:	e29e      	b.n	80053d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e92:	4b6a      	ldr	r3, [pc, #424]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d0f0      	beq.n	8004e80 <HAL_RCC_OscConfig+0xc0>
 8004e9e:	e014      	b.n	8004eca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ea0:	f7fd fbaa 	bl	80025f8 <HAL_GetTick>
 8004ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004ea6:	e008      	b.n	8004eba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ea8:	f7fd fba6 	bl	80025f8 <HAL_GetTick>
 8004eac:	4602      	mov	r2, r0
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	2b64      	cmp	r3, #100	@ 0x64
 8004eb4:	d901      	bls.n	8004eba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004eb6:	2303      	movs	r3, #3
 8004eb8:	e28a      	b.n	80053d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004eba:	4b60      	ldr	r3, [pc, #384]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d1f0      	bne.n	8004ea8 <HAL_RCC_OscConfig+0xe8>
 8004ec6:	e000      	b.n	8004eca <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ec8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f003 0302 	and.w	r3, r3, #2
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d075      	beq.n	8004fc2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ed6:	4b59      	ldr	r3, [pc, #356]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	f003 030c 	and.w	r3, r3, #12
 8004ede:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ee0:	4b56      	ldr	r3, [pc, #344]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004ee2:	68db      	ldr	r3, [r3, #12]
 8004ee4:	f003 0303 	and.w	r3, r3, #3
 8004ee8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004eea:	69bb      	ldr	r3, [r7, #24]
 8004eec:	2b0c      	cmp	r3, #12
 8004eee:	d102      	bne.n	8004ef6 <HAL_RCC_OscConfig+0x136>
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	2b02      	cmp	r3, #2
 8004ef4:	d002      	beq.n	8004efc <HAL_RCC_OscConfig+0x13c>
 8004ef6:	69bb      	ldr	r3, [r7, #24]
 8004ef8:	2b04      	cmp	r3, #4
 8004efa:	d11f      	bne.n	8004f3c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004efc:	4b4f      	ldr	r3, [pc, #316]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d005      	beq.n	8004f14 <HAL_RCC_OscConfig+0x154>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	68db      	ldr	r3, [r3, #12]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d101      	bne.n	8004f14 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	e25d      	b.n	80053d0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f14:	4b49      	ldr	r3, [pc, #292]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	691b      	ldr	r3, [r3, #16]
 8004f20:	061b      	lsls	r3, r3, #24
 8004f22:	4946      	ldr	r1, [pc, #280]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004f24:	4313      	orrs	r3, r2
 8004f26:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004f28:	4b45      	ldr	r3, [pc, #276]	@ (8005040 <HAL_RCC_OscConfig+0x280>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	f7fd fb17 	bl	8002560 <HAL_InitTick>
 8004f32:	4603      	mov	r3, r0
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d043      	beq.n	8004fc0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	e249      	b.n	80053d0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d023      	beq.n	8004f8c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f44:	4b3d      	ldr	r3, [pc, #244]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a3c      	ldr	r2, [pc, #240]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004f4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f50:	f7fd fb52 	bl	80025f8 <HAL_GetTick>
 8004f54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f56:	e008      	b.n	8004f6a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f58:	f7fd fb4e 	bl	80025f8 <HAL_GetTick>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	1ad3      	subs	r3, r2, r3
 8004f62:	2b02      	cmp	r3, #2
 8004f64:	d901      	bls.n	8004f6a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004f66:	2303      	movs	r3, #3
 8004f68:	e232      	b.n	80053d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f6a:	4b34      	ldr	r3, [pc, #208]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d0f0      	beq.n	8004f58 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f76:	4b31      	ldr	r3, [pc, #196]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	691b      	ldr	r3, [r3, #16]
 8004f82:	061b      	lsls	r3, r3, #24
 8004f84:	492d      	ldr	r1, [pc, #180]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004f86:	4313      	orrs	r3, r2
 8004f88:	604b      	str	r3, [r1, #4]
 8004f8a:	e01a      	b.n	8004fc2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f8c:	4b2b      	ldr	r3, [pc, #172]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a2a      	ldr	r2, [pc, #168]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004f92:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f98:	f7fd fb2e 	bl	80025f8 <HAL_GetTick>
 8004f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f9e:	e008      	b.n	8004fb2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fa0:	f7fd fb2a 	bl	80025f8 <HAL_GetTick>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	693b      	ldr	r3, [r7, #16]
 8004fa8:	1ad3      	subs	r3, r2, r3
 8004faa:	2b02      	cmp	r3, #2
 8004fac:	d901      	bls.n	8004fb2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004fae:	2303      	movs	r3, #3
 8004fb0:	e20e      	b.n	80053d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004fb2:	4b22      	ldr	r3, [pc, #136]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d1f0      	bne.n	8004fa0 <HAL_RCC_OscConfig+0x1e0>
 8004fbe:	e000      	b.n	8004fc2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004fc0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 0308 	and.w	r3, r3, #8
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d041      	beq.n	8005052 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d01c      	beq.n	8005010 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004fd6:	4b19      	ldr	r3, [pc, #100]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004fd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fdc:	4a17      	ldr	r2, [pc, #92]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8004fde:	f043 0301 	orr.w	r3, r3, #1
 8004fe2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fe6:	f7fd fb07 	bl	80025f8 <HAL_GetTick>
 8004fea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004fec:	e008      	b.n	8005000 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fee:	f7fd fb03 	bl	80025f8 <HAL_GetTick>
 8004ff2:	4602      	mov	r2, r0
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	1ad3      	subs	r3, r2, r3
 8004ff8:	2b02      	cmp	r3, #2
 8004ffa:	d901      	bls.n	8005000 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	e1e7      	b.n	80053d0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005000:	4b0e      	ldr	r3, [pc, #56]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8005002:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005006:	f003 0302 	and.w	r3, r3, #2
 800500a:	2b00      	cmp	r3, #0
 800500c:	d0ef      	beq.n	8004fee <HAL_RCC_OscConfig+0x22e>
 800500e:	e020      	b.n	8005052 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005010:	4b0a      	ldr	r3, [pc, #40]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8005012:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005016:	4a09      	ldr	r2, [pc, #36]	@ (800503c <HAL_RCC_OscConfig+0x27c>)
 8005018:	f023 0301 	bic.w	r3, r3, #1
 800501c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005020:	f7fd faea 	bl	80025f8 <HAL_GetTick>
 8005024:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005026:	e00d      	b.n	8005044 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005028:	f7fd fae6 	bl	80025f8 <HAL_GetTick>
 800502c:	4602      	mov	r2, r0
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	1ad3      	subs	r3, r2, r3
 8005032:	2b02      	cmp	r3, #2
 8005034:	d906      	bls.n	8005044 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005036:	2303      	movs	r3, #3
 8005038:	e1ca      	b.n	80053d0 <HAL_RCC_OscConfig+0x610>
 800503a:	bf00      	nop
 800503c:	40021000 	.word	0x40021000
 8005040:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005044:	4b8c      	ldr	r3, [pc, #560]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 8005046:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800504a:	f003 0302 	and.w	r3, r3, #2
 800504e:	2b00      	cmp	r3, #0
 8005050:	d1ea      	bne.n	8005028 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f003 0304 	and.w	r3, r3, #4
 800505a:	2b00      	cmp	r3, #0
 800505c:	f000 80a6 	beq.w	80051ac <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005060:	2300      	movs	r3, #0
 8005062:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005064:	4b84      	ldr	r3, [pc, #528]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 8005066:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005068:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800506c:	2b00      	cmp	r3, #0
 800506e:	d101      	bne.n	8005074 <HAL_RCC_OscConfig+0x2b4>
 8005070:	2301      	movs	r3, #1
 8005072:	e000      	b.n	8005076 <HAL_RCC_OscConfig+0x2b6>
 8005074:	2300      	movs	r3, #0
 8005076:	2b00      	cmp	r3, #0
 8005078:	d00d      	beq.n	8005096 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800507a:	4b7f      	ldr	r3, [pc, #508]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 800507c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800507e:	4a7e      	ldr	r2, [pc, #504]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 8005080:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005084:	6593      	str	r3, [r2, #88]	@ 0x58
 8005086:	4b7c      	ldr	r3, [pc, #496]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 8005088:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800508a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800508e:	60fb      	str	r3, [r7, #12]
 8005090:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005092:	2301      	movs	r3, #1
 8005094:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005096:	4b79      	ldr	r3, [pc, #484]	@ (800527c <HAL_RCC_OscConfig+0x4bc>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d118      	bne.n	80050d4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80050a2:	4b76      	ldr	r3, [pc, #472]	@ (800527c <HAL_RCC_OscConfig+0x4bc>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a75      	ldr	r2, [pc, #468]	@ (800527c <HAL_RCC_OscConfig+0x4bc>)
 80050a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050ae:	f7fd faa3 	bl	80025f8 <HAL_GetTick>
 80050b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80050b4:	e008      	b.n	80050c8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050b6:	f7fd fa9f 	bl	80025f8 <HAL_GetTick>
 80050ba:	4602      	mov	r2, r0
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	1ad3      	subs	r3, r2, r3
 80050c0:	2b02      	cmp	r3, #2
 80050c2:	d901      	bls.n	80050c8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80050c4:	2303      	movs	r3, #3
 80050c6:	e183      	b.n	80053d0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80050c8:	4b6c      	ldr	r3, [pc, #432]	@ (800527c <HAL_RCC_OscConfig+0x4bc>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d0f0      	beq.n	80050b6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	2b01      	cmp	r3, #1
 80050da:	d108      	bne.n	80050ee <HAL_RCC_OscConfig+0x32e>
 80050dc:	4b66      	ldr	r3, [pc, #408]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 80050de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050e2:	4a65      	ldr	r2, [pc, #404]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 80050e4:	f043 0301 	orr.w	r3, r3, #1
 80050e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80050ec:	e024      	b.n	8005138 <HAL_RCC_OscConfig+0x378>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	2b05      	cmp	r3, #5
 80050f4:	d110      	bne.n	8005118 <HAL_RCC_OscConfig+0x358>
 80050f6:	4b60      	ldr	r3, [pc, #384]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 80050f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050fc:	4a5e      	ldr	r2, [pc, #376]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 80050fe:	f043 0304 	orr.w	r3, r3, #4
 8005102:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005106:	4b5c      	ldr	r3, [pc, #368]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 8005108:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800510c:	4a5a      	ldr	r2, [pc, #360]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 800510e:	f043 0301 	orr.w	r3, r3, #1
 8005112:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005116:	e00f      	b.n	8005138 <HAL_RCC_OscConfig+0x378>
 8005118:	4b57      	ldr	r3, [pc, #348]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 800511a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800511e:	4a56      	ldr	r2, [pc, #344]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 8005120:	f023 0301 	bic.w	r3, r3, #1
 8005124:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005128:	4b53      	ldr	r3, [pc, #332]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 800512a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800512e:	4a52      	ldr	r2, [pc, #328]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 8005130:	f023 0304 	bic.w	r3, r3, #4
 8005134:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d016      	beq.n	800516e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005140:	f7fd fa5a 	bl	80025f8 <HAL_GetTick>
 8005144:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005146:	e00a      	b.n	800515e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005148:	f7fd fa56 	bl	80025f8 <HAL_GetTick>
 800514c:	4602      	mov	r2, r0
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005156:	4293      	cmp	r3, r2
 8005158:	d901      	bls.n	800515e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800515a:	2303      	movs	r3, #3
 800515c:	e138      	b.n	80053d0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800515e:	4b46      	ldr	r3, [pc, #280]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 8005160:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005164:	f003 0302 	and.w	r3, r3, #2
 8005168:	2b00      	cmp	r3, #0
 800516a:	d0ed      	beq.n	8005148 <HAL_RCC_OscConfig+0x388>
 800516c:	e015      	b.n	800519a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800516e:	f7fd fa43 	bl	80025f8 <HAL_GetTick>
 8005172:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005174:	e00a      	b.n	800518c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005176:	f7fd fa3f 	bl	80025f8 <HAL_GetTick>
 800517a:	4602      	mov	r2, r0
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	1ad3      	subs	r3, r2, r3
 8005180:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005184:	4293      	cmp	r3, r2
 8005186:	d901      	bls.n	800518c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005188:	2303      	movs	r3, #3
 800518a:	e121      	b.n	80053d0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800518c:	4b3a      	ldr	r3, [pc, #232]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 800518e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005192:	f003 0302 	and.w	r3, r3, #2
 8005196:	2b00      	cmp	r3, #0
 8005198:	d1ed      	bne.n	8005176 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800519a:	7ffb      	ldrb	r3, [r7, #31]
 800519c:	2b01      	cmp	r3, #1
 800519e:	d105      	bne.n	80051ac <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051a0:	4b35      	ldr	r3, [pc, #212]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 80051a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051a4:	4a34      	ldr	r2, [pc, #208]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 80051a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051aa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f003 0320 	and.w	r3, r3, #32
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d03c      	beq.n	8005232 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	699b      	ldr	r3, [r3, #24]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d01c      	beq.n	80051fa <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80051c0:	4b2d      	ldr	r3, [pc, #180]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 80051c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80051c6:	4a2c      	ldr	r2, [pc, #176]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 80051c8:	f043 0301 	orr.w	r3, r3, #1
 80051cc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051d0:	f7fd fa12 	bl	80025f8 <HAL_GetTick>
 80051d4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80051d6:	e008      	b.n	80051ea <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80051d8:	f7fd fa0e 	bl	80025f8 <HAL_GetTick>
 80051dc:	4602      	mov	r2, r0
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	1ad3      	subs	r3, r2, r3
 80051e2:	2b02      	cmp	r3, #2
 80051e4:	d901      	bls.n	80051ea <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80051e6:	2303      	movs	r3, #3
 80051e8:	e0f2      	b.n	80053d0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80051ea:	4b23      	ldr	r3, [pc, #140]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 80051ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80051f0:	f003 0302 	and.w	r3, r3, #2
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d0ef      	beq.n	80051d8 <HAL_RCC_OscConfig+0x418>
 80051f8:	e01b      	b.n	8005232 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80051fa:	4b1f      	ldr	r3, [pc, #124]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 80051fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005200:	4a1d      	ldr	r2, [pc, #116]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 8005202:	f023 0301 	bic.w	r3, r3, #1
 8005206:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800520a:	f7fd f9f5 	bl	80025f8 <HAL_GetTick>
 800520e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005210:	e008      	b.n	8005224 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005212:	f7fd f9f1 	bl	80025f8 <HAL_GetTick>
 8005216:	4602      	mov	r2, r0
 8005218:	693b      	ldr	r3, [r7, #16]
 800521a:	1ad3      	subs	r3, r2, r3
 800521c:	2b02      	cmp	r3, #2
 800521e:	d901      	bls.n	8005224 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005220:	2303      	movs	r3, #3
 8005222:	e0d5      	b.n	80053d0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005224:	4b14      	ldr	r3, [pc, #80]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 8005226:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800522a:	f003 0302 	and.w	r3, r3, #2
 800522e:	2b00      	cmp	r3, #0
 8005230:	d1ef      	bne.n	8005212 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	69db      	ldr	r3, [r3, #28]
 8005236:	2b00      	cmp	r3, #0
 8005238:	f000 80c9 	beq.w	80053ce <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800523c:	4b0e      	ldr	r3, [pc, #56]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	f003 030c 	and.w	r3, r3, #12
 8005244:	2b0c      	cmp	r3, #12
 8005246:	f000 8083 	beq.w	8005350 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	69db      	ldr	r3, [r3, #28]
 800524e:	2b02      	cmp	r3, #2
 8005250:	d15e      	bne.n	8005310 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005252:	4b09      	ldr	r3, [pc, #36]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a08      	ldr	r2, [pc, #32]	@ (8005278 <HAL_RCC_OscConfig+0x4b8>)
 8005258:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800525c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800525e:	f7fd f9cb 	bl	80025f8 <HAL_GetTick>
 8005262:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005264:	e00c      	b.n	8005280 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005266:	f7fd f9c7 	bl	80025f8 <HAL_GetTick>
 800526a:	4602      	mov	r2, r0
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	1ad3      	subs	r3, r2, r3
 8005270:	2b02      	cmp	r3, #2
 8005272:	d905      	bls.n	8005280 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005274:	2303      	movs	r3, #3
 8005276:	e0ab      	b.n	80053d0 <HAL_RCC_OscConfig+0x610>
 8005278:	40021000 	.word	0x40021000
 800527c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005280:	4b55      	ldr	r3, [pc, #340]	@ (80053d8 <HAL_RCC_OscConfig+0x618>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005288:	2b00      	cmp	r3, #0
 800528a:	d1ec      	bne.n	8005266 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800528c:	4b52      	ldr	r3, [pc, #328]	@ (80053d8 <HAL_RCC_OscConfig+0x618>)
 800528e:	68da      	ldr	r2, [r3, #12]
 8005290:	4b52      	ldr	r3, [pc, #328]	@ (80053dc <HAL_RCC_OscConfig+0x61c>)
 8005292:	4013      	ands	r3, r2
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	6a11      	ldr	r1, [r2, #32]
 8005298:	687a      	ldr	r2, [r7, #4]
 800529a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800529c:	3a01      	subs	r2, #1
 800529e:	0112      	lsls	r2, r2, #4
 80052a0:	4311      	orrs	r1, r2
 80052a2:	687a      	ldr	r2, [r7, #4]
 80052a4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80052a6:	0212      	lsls	r2, r2, #8
 80052a8:	4311      	orrs	r1, r2
 80052aa:	687a      	ldr	r2, [r7, #4]
 80052ac:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80052ae:	0852      	lsrs	r2, r2, #1
 80052b0:	3a01      	subs	r2, #1
 80052b2:	0552      	lsls	r2, r2, #21
 80052b4:	4311      	orrs	r1, r2
 80052b6:	687a      	ldr	r2, [r7, #4]
 80052b8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80052ba:	0852      	lsrs	r2, r2, #1
 80052bc:	3a01      	subs	r2, #1
 80052be:	0652      	lsls	r2, r2, #25
 80052c0:	4311      	orrs	r1, r2
 80052c2:	687a      	ldr	r2, [r7, #4]
 80052c4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80052c6:	06d2      	lsls	r2, r2, #27
 80052c8:	430a      	orrs	r2, r1
 80052ca:	4943      	ldr	r1, [pc, #268]	@ (80053d8 <HAL_RCC_OscConfig+0x618>)
 80052cc:	4313      	orrs	r3, r2
 80052ce:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80052d0:	4b41      	ldr	r3, [pc, #260]	@ (80053d8 <HAL_RCC_OscConfig+0x618>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a40      	ldr	r2, [pc, #256]	@ (80053d8 <HAL_RCC_OscConfig+0x618>)
 80052d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052da:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80052dc:	4b3e      	ldr	r3, [pc, #248]	@ (80053d8 <HAL_RCC_OscConfig+0x618>)
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	4a3d      	ldr	r2, [pc, #244]	@ (80053d8 <HAL_RCC_OscConfig+0x618>)
 80052e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052e6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052e8:	f7fd f986 	bl	80025f8 <HAL_GetTick>
 80052ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052ee:	e008      	b.n	8005302 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052f0:	f7fd f982 	bl	80025f8 <HAL_GetTick>
 80052f4:	4602      	mov	r2, r0
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	1ad3      	subs	r3, r2, r3
 80052fa:	2b02      	cmp	r3, #2
 80052fc:	d901      	bls.n	8005302 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80052fe:	2303      	movs	r3, #3
 8005300:	e066      	b.n	80053d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005302:	4b35      	ldr	r3, [pc, #212]	@ (80053d8 <HAL_RCC_OscConfig+0x618>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800530a:	2b00      	cmp	r3, #0
 800530c:	d0f0      	beq.n	80052f0 <HAL_RCC_OscConfig+0x530>
 800530e:	e05e      	b.n	80053ce <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005310:	4b31      	ldr	r3, [pc, #196]	@ (80053d8 <HAL_RCC_OscConfig+0x618>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a30      	ldr	r2, [pc, #192]	@ (80053d8 <HAL_RCC_OscConfig+0x618>)
 8005316:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800531a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800531c:	f7fd f96c 	bl	80025f8 <HAL_GetTick>
 8005320:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005322:	e008      	b.n	8005336 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005324:	f7fd f968 	bl	80025f8 <HAL_GetTick>
 8005328:	4602      	mov	r2, r0
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	2b02      	cmp	r3, #2
 8005330:	d901      	bls.n	8005336 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8005332:	2303      	movs	r3, #3
 8005334:	e04c      	b.n	80053d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005336:	4b28      	ldr	r3, [pc, #160]	@ (80053d8 <HAL_RCC_OscConfig+0x618>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800533e:	2b00      	cmp	r3, #0
 8005340:	d1f0      	bne.n	8005324 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005342:	4b25      	ldr	r3, [pc, #148]	@ (80053d8 <HAL_RCC_OscConfig+0x618>)
 8005344:	68da      	ldr	r2, [r3, #12]
 8005346:	4924      	ldr	r1, [pc, #144]	@ (80053d8 <HAL_RCC_OscConfig+0x618>)
 8005348:	4b25      	ldr	r3, [pc, #148]	@ (80053e0 <HAL_RCC_OscConfig+0x620>)
 800534a:	4013      	ands	r3, r2
 800534c:	60cb      	str	r3, [r1, #12]
 800534e:	e03e      	b.n	80053ce <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	69db      	ldr	r3, [r3, #28]
 8005354:	2b01      	cmp	r3, #1
 8005356:	d101      	bne.n	800535c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	e039      	b.n	80053d0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800535c:	4b1e      	ldr	r3, [pc, #120]	@ (80053d8 <HAL_RCC_OscConfig+0x618>)
 800535e:	68db      	ldr	r3, [r3, #12]
 8005360:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	f003 0203 	and.w	r2, r3, #3
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6a1b      	ldr	r3, [r3, #32]
 800536c:	429a      	cmp	r2, r3
 800536e:	d12c      	bne.n	80053ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800537a:	3b01      	subs	r3, #1
 800537c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800537e:	429a      	cmp	r2, r3
 8005380:	d123      	bne.n	80053ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800538c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800538e:	429a      	cmp	r2, r3
 8005390:	d11b      	bne.n	80053ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800539c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800539e:	429a      	cmp	r2, r3
 80053a0:	d113      	bne.n	80053ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053ac:	085b      	lsrs	r3, r3, #1
 80053ae:	3b01      	subs	r3, #1
 80053b0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80053b2:	429a      	cmp	r2, r3
 80053b4:	d109      	bne.n	80053ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053c0:	085b      	lsrs	r3, r3, #1
 80053c2:	3b01      	subs	r3, #1
 80053c4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80053c6:	429a      	cmp	r2, r3
 80053c8:	d001      	beq.n	80053ce <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80053ca:	2301      	movs	r3, #1
 80053cc:	e000      	b.n	80053d0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80053ce:	2300      	movs	r3, #0
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	3720      	adds	r7, #32
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bd80      	pop	{r7, pc}
 80053d8:	40021000 	.word	0x40021000
 80053dc:	019f800c 	.word	0x019f800c
 80053e0:	feeefffc 	.word	0xfeeefffc

080053e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b086      	sub	sp, #24
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80053ee:	2300      	movs	r3, #0
 80053f0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d101      	bne.n	80053fc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	e11e      	b.n	800563a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80053fc:	4b91      	ldr	r3, [pc, #580]	@ (8005644 <HAL_RCC_ClockConfig+0x260>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f003 030f 	and.w	r3, r3, #15
 8005404:	683a      	ldr	r2, [r7, #0]
 8005406:	429a      	cmp	r2, r3
 8005408:	d910      	bls.n	800542c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800540a:	4b8e      	ldr	r3, [pc, #568]	@ (8005644 <HAL_RCC_ClockConfig+0x260>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f023 020f 	bic.w	r2, r3, #15
 8005412:	498c      	ldr	r1, [pc, #560]	@ (8005644 <HAL_RCC_ClockConfig+0x260>)
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	4313      	orrs	r3, r2
 8005418:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800541a:	4b8a      	ldr	r3, [pc, #552]	@ (8005644 <HAL_RCC_ClockConfig+0x260>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f003 030f 	and.w	r3, r3, #15
 8005422:	683a      	ldr	r2, [r7, #0]
 8005424:	429a      	cmp	r2, r3
 8005426:	d001      	beq.n	800542c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005428:	2301      	movs	r3, #1
 800542a:	e106      	b.n	800563a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f003 0301 	and.w	r3, r3, #1
 8005434:	2b00      	cmp	r3, #0
 8005436:	d073      	beq.n	8005520 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	2b03      	cmp	r3, #3
 800543e:	d129      	bne.n	8005494 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005440:	4b81      	ldr	r3, [pc, #516]	@ (8005648 <HAL_RCC_ClockConfig+0x264>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005448:	2b00      	cmp	r3, #0
 800544a:	d101      	bne.n	8005450 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	e0f4      	b.n	800563a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005450:	f000 f99e 	bl	8005790 <RCC_GetSysClockFreqFromPLLSource>
 8005454:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	4a7c      	ldr	r2, [pc, #496]	@ (800564c <HAL_RCC_ClockConfig+0x268>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d93f      	bls.n	80054de <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800545e:	4b7a      	ldr	r3, [pc, #488]	@ (8005648 <HAL_RCC_ClockConfig+0x264>)
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005466:	2b00      	cmp	r3, #0
 8005468:	d009      	beq.n	800547e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005472:	2b00      	cmp	r3, #0
 8005474:	d033      	beq.n	80054de <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800547a:	2b00      	cmp	r3, #0
 800547c:	d12f      	bne.n	80054de <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800547e:	4b72      	ldr	r3, [pc, #456]	@ (8005648 <HAL_RCC_ClockConfig+0x264>)
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005486:	4a70      	ldr	r2, [pc, #448]	@ (8005648 <HAL_RCC_ClockConfig+0x264>)
 8005488:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800548c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800548e:	2380      	movs	r3, #128	@ 0x80
 8005490:	617b      	str	r3, [r7, #20]
 8005492:	e024      	b.n	80054de <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	2b02      	cmp	r3, #2
 800549a:	d107      	bne.n	80054ac <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800549c:	4b6a      	ldr	r3, [pc, #424]	@ (8005648 <HAL_RCC_ClockConfig+0x264>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d109      	bne.n	80054bc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80054a8:	2301      	movs	r3, #1
 80054aa:	e0c6      	b.n	800563a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80054ac:	4b66      	ldr	r3, [pc, #408]	@ (8005648 <HAL_RCC_ClockConfig+0x264>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d101      	bne.n	80054bc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80054b8:	2301      	movs	r3, #1
 80054ba:	e0be      	b.n	800563a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80054bc:	f000 f8ce 	bl	800565c <HAL_RCC_GetSysClockFreq>
 80054c0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	4a61      	ldr	r2, [pc, #388]	@ (800564c <HAL_RCC_ClockConfig+0x268>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d909      	bls.n	80054de <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80054ca:	4b5f      	ldr	r3, [pc, #380]	@ (8005648 <HAL_RCC_ClockConfig+0x264>)
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80054d2:	4a5d      	ldr	r2, [pc, #372]	@ (8005648 <HAL_RCC_ClockConfig+0x264>)
 80054d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054d8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80054da:	2380      	movs	r3, #128	@ 0x80
 80054dc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80054de:	4b5a      	ldr	r3, [pc, #360]	@ (8005648 <HAL_RCC_ClockConfig+0x264>)
 80054e0:	689b      	ldr	r3, [r3, #8]
 80054e2:	f023 0203 	bic.w	r2, r3, #3
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	4957      	ldr	r1, [pc, #348]	@ (8005648 <HAL_RCC_ClockConfig+0x264>)
 80054ec:	4313      	orrs	r3, r2
 80054ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054f0:	f7fd f882 	bl	80025f8 <HAL_GetTick>
 80054f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054f6:	e00a      	b.n	800550e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054f8:	f7fd f87e 	bl	80025f8 <HAL_GetTick>
 80054fc:	4602      	mov	r2, r0
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	1ad3      	subs	r3, r2, r3
 8005502:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005506:	4293      	cmp	r3, r2
 8005508:	d901      	bls.n	800550e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800550a:	2303      	movs	r3, #3
 800550c:	e095      	b.n	800563a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800550e:	4b4e      	ldr	r3, [pc, #312]	@ (8005648 <HAL_RCC_ClockConfig+0x264>)
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	f003 020c 	and.w	r2, r3, #12
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	009b      	lsls	r3, r3, #2
 800551c:	429a      	cmp	r2, r3
 800551e:	d1eb      	bne.n	80054f8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f003 0302 	and.w	r3, r3, #2
 8005528:	2b00      	cmp	r3, #0
 800552a:	d023      	beq.n	8005574 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f003 0304 	and.w	r3, r3, #4
 8005534:	2b00      	cmp	r3, #0
 8005536:	d005      	beq.n	8005544 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005538:	4b43      	ldr	r3, [pc, #268]	@ (8005648 <HAL_RCC_ClockConfig+0x264>)
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	4a42      	ldr	r2, [pc, #264]	@ (8005648 <HAL_RCC_ClockConfig+0x264>)
 800553e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005542:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 0308 	and.w	r3, r3, #8
 800554c:	2b00      	cmp	r3, #0
 800554e:	d007      	beq.n	8005560 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005550:	4b3d      	ldr	r3, [pc, #244]	@ (8005648 <HAL_RCC_ClockConfig+0x264>)
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005558:	4a3b      	ldr	r2, [pc, #236]	@ (8005648 <HAL_RCC_ClockConfig+0x264>)
 800555a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800555e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005560:	4b39      	ldr	r3, [pc, #228]	@ (8005648 <HAL_RCC_ClockConfig+0x264>)
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	4936      	ldr	r1, [pc, #216]	@ (8005648 <HAL_RCC_ClockConfig+0x264>)
 800556e:	4313      	orrs	r3, r2
 8005570:	608b      	str	r3, [r1, #8]
 8005572:	e008      	b.n	8005586 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	2b80      	cmp	r3, #128	@ 0x80
 8005578:	d105      	bne.n	8005586 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800557a:	4b33      	ldr	r3, [pc, #204]	@ (8005648 <HAL_RCC_ClockConfig+0x264>)
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	4a32      	ldr	r2, [pc, #200]	@ (8005648 <HAL_RCC_ClockConfig+0x264>)
 8005580:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005584:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005586:	4b2f      	ldr	r3, [pc, #188]	@ (8005644 <HAL_RCC_ClockConfig+0x260>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f003 030f 	and.w	r3, r3, #15
 800558e:	683a      	ldr	r2, [r7, #0]
 8005590:	429a      	cmp	r2, r3
 8005592:	d21d      	bcs.n	80055d0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005594:	4b2b      	ldr	r3, [pc, #172]	@ (8005644 <HAL_RCC_ClockConfig+0x260>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f023 020f 	bic.w	r2, r3, #15
 800559c:	4929      	ldr	r1, [pc, #164]	@ (8005644 <HAL_RCC_ClockConfig+0x260>)
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	4313      	orrs	r3, r2
 80055a2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80055a4:	f7fd f828 	bl	80025f8 <HAL_GetTick>
 80055a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055aa:	e00a      	b.n	80055c2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055ac:	f7fd f824 	bl	80025f8 <HAL_GetTick>
 80055b0:	4602      	mov	r2, r0
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	1ad3      	subs	r3, r2, r3
 80055b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d901      	bls.n	80055c2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80055be:	2303      	movs	r3, #3
 80055c0:	e03b      	b.n	800563a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055c2:	4b20      	ldr	r3, [pc, #128]	@ (8005644 <HAL_RCC_ClockConfig+0x260>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f003 030f 	and.w	r3, r3, #15
 80055ca:	683a      	ldr	r2, [r7, #0]
 80055cc:	429a      	cmp	r2, r3
 80055ce:	d1ed      	bne.n	80055ac <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f003 0304 	and.w	r3, r3, #4
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d008      	beq.n	80055ee <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80055dc:	4b1a      	ldr	r3, [pc, #104]	@ (8005648 <HAL_RCC_ClockConfig+0x264>)
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	68db      	ldr	r3, [r3, #12]
 80055e8:	4917      	ldr	r1, [pc, #92]	@ (8005648 <HAL_RCC_ClockConfig+0x264>)
 80055ea:	4313      	orrs	r3, r2
 80055ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f003 0308 	and.w	r3, r3, #8
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d009      	beq.n	800560e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80055fa:	4b13      	ldr	r3, [pc, #76]	@ (8005648 <HAL_RCC_ClockConfig+0x264>)
 80055fc:	689b      	ldr	r3, [r3, #8]
 80055fe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	691b      	ldr	r3, [r3, #16]
 8005606:	00db      	lsls	r3, r3, #3
 8005608:	490f      	ldr	r1, [pc, #60]	@ (8005648 <HAL_RCC_ClockConfig+0x264>)
 800560a:	4313      	orrs	r3, r2
 800560c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800560e:	f000 f825 	bl	800565c <HAL_RCC_GetSysClockFreq>
 8005612:	4602      	mov	r2, r0
 8005614:	4b0c      	ldr	r3, [pc, #48]	@ (8005648 <HAL_RCC_ClockConfig+0x264>)
 8005616:	689b      	ldr	r3, [r3, #8]
 8005618:	091b      	lsrs	r3, r3, #4
 800561a:	f003 030f 	and.w	r3, r3, #15
 800561e:	490c      	ldr	r1, [pc, #48]	@ (8005650 <HAL_RCC_ClockConfig+0x26c>)
 8005620:	5ccb      	ldrb	r3, [r1, r3]
 8005622:	f003 031f 	and.w	r3, r3, #31
 8005626:	fa22 f303 	lsr.w	r3, r2, r3
 800562a:	4a0a      	ldr	r2, [pc, #40]	@ (8005654 <HAL_RCC_ClockConfig+0x270>)
 800562c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800562e:	4b0a      	ldr	r3, [pc, #40]	@ (8005658 <HAL_RCC_ClockConfig+0x274>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4618      	mov	r0, r3
 8005634:	f7fc ff94 	bl	8002560 <HAL_InitTick>
 8005638:	4603      	mov	r3, r0
}
 800563a:	4618      	mov	r0, r3
 800563c:	3718      	adds	r7, #24
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
 8005642:	bf00      	nop
 8005644:	40022000 	.word	0x40022000
 8005648:	40021000 	.word	0x40021000
 800564c:	04c4b400 	.word	0x04c4b400
 8005650:	0800d014 	.word	0x0800d014
 8005654:	20000000 	.word	0x20000000
 8005658:	20000008 	.word	0x20000008

0800565c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800565c:	b480      	push	{r7}
 800565e:	b087      	sub	sp, #28
 8005660:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005662:	4b2c      	ldr	r3, [pc, #176]	@ (8005714 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	f003 030c 	and.w	r3, r3, #12
 800566a:	2b04      	cmp	r3, #4
 800566c:	d102      	bne.n	8005674 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800566e:	4b2a      	ldr	r3, [pc, #168]	@ (8005718 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005670:	613b      	str	r3, [r7, #16]
 8005672:	e047      	b.n	8005704 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005674:	4b27      	ldr	r3, [pc, #156]	@ (8005714 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	f003 030c 	and.w	r3, r3, #12
 800567c:	2b08      	cmp	r3, #8
 800567e:	d102      	bne.n	8005686 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005680:	4b26      	ldr	r3, [pc, #152]	@ (800571c <HAL_RCC_GetSysClockFreq+0xc0>)
 8005682:	613b      	str	r3, [r7, #16]
 8005684:	e03e      	b.n	8005704 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005686:	4b23      	ldr	r3, [pc, #140]	@ (8005714 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	f003 030c 	and.w	r3, r3, #12
 800568e:	2b0c      	cmp	r3, #12
 8005690:	d136      	bne.n	8005700 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005692:	4b20      	ldr	r3, [pc, #128]	@ (8005714 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005694:	68db      	ldr	r3, [r3, #12]
 8005696:	f003 0303 	and.w	r3, r3, #3
 800569a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800569c:	4b1d      	ldr	r3, [pc, #116]	@ (8005714 <HAL_RCC_GetSysClockFreq+0xb8>)
 800569e:	68db      	ldr	r3, [r3, #12]
 80056a0:	091b      	lsrs	r3, r3, #4
 80056a2:	f003 030f 	and.w	r3, r3, #15
 80056a6:	3301      	adds	r3, #1
 80056a8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2b03      	cmp	r3, #3
 80056ae:	d10c      	bne.n	80056ca <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80056b0:	4a1a      	ldr	r2, [pc, #104]	@ (800571c <HAL_RCC_GetSysClockFreq+0xc0>)
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80056b8:	4a16      	ldr	r2, [pc, #88]	@ (8005714 <HAL_RCC_GetSysClockFreq+0xb8>)
 80056ba:	68d2      	ldr	r2, [r2, #12]
 80056bc:	0a12      	lsrs	r2, r2, #8
 80056be:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80056c2:	fb02 f303 	mul.w	r3, r2, r3
 80056c6:	617b      	str	r3, [r7, #20]
      break;
 80056c8:	e00c      	b.n	80056e4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80056ca:	4a13      	ldr	r2, [pc, #76]	@ (8005718 <HAL_RCC_GetSysClockFreq+0xbc>)
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80056d2:	4a10      	ldr	r2, [pc, #64]	@ (8005714 <HAL_RCC_GetSysClockFreq+0xb8>)
 80056d4:	68d2      	ldr	r2, [r2, #12]
 80056d6:	0a12      	lsrs	r2, r2, #8
 80056d8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80056dc:	fb02 f303 	mul.w	r3, r2, r3
 80056e0:	617b      	str	r3, [r7, #20]
      break;
 80056e2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80056e4:	4b0b      	ldr	r3, [pc, #44]	@ (8005714 <HAL_RCC_GetSysClockFreq+0xb8>)
 80056e6:	68db      	ldr	r3, [r3, #12]
 80056e8:	0e5b      	lsrs	r3, r3, #25
 80056ea:	f003 0303 	and.w	r3, r3, #3
 80056ee:	3301      	adds	r3, #1
 80056f0:	005b      	lsls	r3, r3, #1
 80056f2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80056f4:	697a      	ldr	r2, [r7, #20]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80056fc:	613b      	str	r3, [r7, #16]
 80056fe:	e001      	b.n	8005704 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005700:	2300      	movs	r3, #0
 8005702:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005704:	693b      	ldr	r3, [r7, #16]
}
 8005706:	4618      	mov	r0, r3
 8005708:	371c      	adds	r7, #28
 800570a:	46bd      	mov	sp, r7
 800570c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005710:	4770      	bx	lr
 8005712:	bf00      	nop
 8005714:	40021000 	.word	0x40021000
 8005718:	00f42400 	.word	0x00f42400
 800571c:	007a1200 	.word	0x007a1200

08005720 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005720:	b480      	push	{r7}
 8005722:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005724:	4b03      	ldr	r3, [pc, #12]	@ (8005734 <HAL_RCC_GetHCLKFreq+0x14>)
 8005726:	681b      	ldr	r3, [r3, #0]
}
 8005728:	4618      	mov	r0, r3
 800572a:	46bd      	mov	sp, r7
 800572c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005730:	4770      	bx	lr
 8005732:	bf00      	nop
 8005734:	20000000 	.word	0x20000000

08005738 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800573c:	f7ff fff0 	bl	8005720 <HAL_RCC_GetHCLKFreq>
 8005740:	4602      	mov	r2, r0
 8005742:	4b06      	ldr	r3, [pc, #24]	@ (800575c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	0a1b      	lsrs	r3, r3, #8
 8005748:	f003 0307 	and.w	r3, r3, #7
 800574c:	4904      	ldr	r1, [pc, #16]	@ (8005760 <HAL_RCC_GetPCLK1Freq+0x28>)
 800574e:	5ccb      	ldrb	r3, [r1, r3]
 8005750:	f003 031f 	and.w	r3, r3, #31
 8005754:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005758:	4618      	mov	r0, r3
 800575a:	bd80      	pop	{r7, pc}
 800575c:	40021000 	.word	0x40021000
 8005760:	0800d024 	.word	0x0800d024

08005764 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005768:	f7ff ffda 	bl	8005720 <HAL_RCC_GetHCLKFreq>
 800576c:	4602      	mov	r2, r0
 800576e:	4b06      	ldr	r3, [pc, #24]	@ (8005788 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	0adb      	lsrs	r3, r3, #11
 8005774:	f003 0307 	and.w	r3, r3, #7
 8005778:	4904      	ldr	r1, [pc, #16]	@ (800578c <HAL_RCC_GetPCLK2Freq+0x28>)
 800577a:	5ccb      	ldrb	r3, [r1, r3]
 800577c:	f003 031f 	and.w	r3, r3, #31
 8005780:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005784:	4618      	mov	r0, r3
 8005786:	bd80      	pop	{r7, pc}
 8005788:	40021000 	.word	0x40021000
 800578c:	0800d024 	.word	0x0800d024

08005790 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005790:	b480      	push	{r7}
 8005792:	b087      	sub	sp, #28
 8005794:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005796:	4b1e      	ldr	r3, [pc, #120]	@ (8005810 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005798:	68db      	ldr	r3, [r3, #12]
 800579a:	f003 0303 	and.w	r3, r3, #3
 800579e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80057a0:	4b1b      	ldr	r3, [pc, #108]	@ (8005810 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80057a2:	68db      	ldr	r3, [r3, #12]
 80057a4:	091b      	lsrs	r3, r3, #4
 80057a6:	f003 030f 	and.w	r3, r3, #15
 80057aa:	3301      	adds	r3, #1
 80057ac:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	2b03      	cmp	r3, #3
 80057b2:	d10c      	bne.n	80057ce <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80057b4:	4a17      	ldr	r2, [pc, #92]	@ (8005814 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80057bc:	4a14      	ldr	r2, [pc, #80]	@ (8005810 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80057be:	68d2      	ldr	r2, [r2, #12]
 80057c0:	0a12      	lsrs	r2, r2, #8
 80057c2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80057c6:	fb02 f303 	mul.w	r3, r2, r3
 80057ca:	617b      	str	r3, [r7, #20]
    break;
 80057cc:	e00c      	b.n	80057e8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80057ce:	4a12      	ldr	r2, [pc, #72]	@ (8005818 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80057d6:	4a0e      	ldr	r2, [pc, #56]	@ (8005810 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80057d8:	68d2      	ldr	r2, [r2, #12]
 80057da:	0a12      	lsrs	r2, r2, #8
 80057dc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80057e0:	fb02 f303 	mul.w	r3, r2, r3
 80057e4:	617b      	str	r3, [r7, #20]
    break;
 80057e6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80057e8:	4b09      	ldr	r3, [pc, #36]	@ (8005810 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80057ea:	68db      	ldr	r3, [r3, #12]
 80057ec:	0e5b      	lsrs	r3, r3, #25
 80057ee:	f003 0303 	and.w	r3, r3, #3
 80057f2:	3301      	adds	r3, #1
 80057f4:	005b      	lsls	r3, r3, #1
 80057f6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80057f8:	697a      	ldr	r2, [r7, #20]
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005800:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005802:	687b      	ldr	r3, [r7, #4]
}
 8005804:	4618      	mov	r0, r3
 8005806:	371c      	adds	r7, #28
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr
 8005810:	40021000 	.word	0x40021000
 8005814:	007a1200 	.word	0x007a1200
 8005818:	00f42400 	.word	0x00f42400

0800581c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b086      	sub	sp, #24
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005824:	2300      	movs	r3, #0
 8005826:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005828:	2300      	movs	r3, #0
 800582a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005834:	2b00      	cmp	r3, #0
 8005836:	f000 8098 	beq.w	800596a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800583a:	2300      	movs	r3, #0
 800583c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800583e:	4b43      	ldr	r3, [pc, #268]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005842:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005846:	2b00      	cmp	r3, #0
 8005848:	d10d      	bne.n	8005866 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800584a:	4b40      	ldr	r3, [pc, #256]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800584c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800584e:	4a3f      	ldr	r2, [pc, #252]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005850:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005854:	6593      	str	r3, [r2, #88]	@ 0x58
 8005856:	4b3d      	ldr	r3, [pc, #244]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800585a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800585e:	60bb      	str	r3, [r7, #8]
 8005860:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005862:	2301      	movs	r3, #1
 8005864:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005866:	4b3a      	ldr	r3, [pc, #232]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a39      	ldr	r2, [pc, #228]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800586c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005870:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005872:	f7fc fec1 	bl	80025f8 <HAL_GetTick>
 8005876:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005878:	e009      	b.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800587a:	f7fc febd 	bl	80025f8 <HAL_GetTick>
 800587e:	4602      	mov	r2, r0
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	1ad3      	subs	r3, r2, r3
 8005884:	2b02      	cmp	r3, #2
 8005886:	d902      	bls.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005888:	2303      	movs	r3, #3
 800588a:	74fb      	strb	r3, [r7, #19]
        break;
 800588c:	e005      	b.n	800589a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800588e:	4b30      	ldr	r3, [pc, #192]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005896:	2b00      	cmp	r3, #0
 8005898:	d0ef      	beq.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800589a:	7cfb      	ldrb	r3, [r7, #19]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d159      	bne.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80058a0:	4b2a      	ldr	r3, [pc, #168]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058aa:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d01e      	beq.n	80058f0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058b6:	697a      	ldr	r2, [r7, #20]
 80058b8:	429a      	cmp	r2, r3
 80058ba:	d019      	beq.n	80058f0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80058bc:	4b23      	ldr	r3, [pc, #140]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058c6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80058c8:	4b20      	ldr	r3, [pc, #128]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058ce:	4a1f      	ldr	r2, [pc, #124]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80058d8:	4b1c      	ldr	r3, [pc, #112]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058de:	4a1b      	ldr	r2, [pc, #108]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80058e8:	4a18      	ldr	r2, [pc, #96]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	f003 0301 	and.w	r3, r3, #1
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d016      	beq.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058fa:	f7fc fe7d 	bl	80025f8 <HAL_GetTick>
 80058fe:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005900:	e00b      	b.n	800591a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005902:	f7fc fe79 	bl	80025f8 <HAL_GetTick>
 8005906:	4602      	mov	r2, r0
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	1ad3      	subs	r3, r2, r3
 800590c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005910:	4293      	cmp	r3, r2
 8005912:	d902      	bls.n	800591a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005914:	2303      	movs	r3, #3
 8005916:	74fb      	strb	r3, [r7, #19]
            break;
 8005918:	e006      	b.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800591a:	4b0c      	ldr	r3, [pc, #48]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800591c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005920:	f003 0302 	and.w	r3, r3, #2
 8005924:	2b00      	cmp	r3, #0
 8005926:	d0ec      	beq.n	8005902 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005928:	7cfb      	ldrb	r3, [r7, #19]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d10b      	bne.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800592e:	4b07      	ldr	r3, [pc, #28]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005930:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005934:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800593c:	4903      	ldr	r1, [pc, #12]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800593e:	4313      	orrs	r3, r2
 8005940:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005944:	e008      	b.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005946:	7cfb      	ldrb	r3, [r7, #19]
 8005948:	74bb      	strb	r3, [r7, #18]
 800594a:	e005      	b.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800594c:	40021000 	.word	0x40021000
 8005950:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005954:	7cfb      	ldrb	r3, [r7, #19]
 8005956:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005958:	7c7b      	ldrb	r3, [r7, #17]
 800595a:	2b01      	cmp	r3, #1
 800595c:	d105      	bne.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800595e:	4ba7      	ldr	r3, [pc, #668]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005962:	4aa6      	ldr	r2, [pc, #664]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005964:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005968:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 0301 	and.w	r3, r3, #1
 8005972:	2b00      	cmp	r3, #0
 8005974:	d00a      	beq.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005976:	4ba1      	ldr	r3, [pc, #644]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005978:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800597c:	f023 0203 	bic.w	r2, r3, #3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	499d      	ldr	r1, [pc, #628]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005986:	4313      	orrs	r3, r2
 8005988:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f003 0302 	and.w	r3, r3, #2
 8005994:	2b00      	cmp	r3, #0
 8005996:	d00a      	beq.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005998:	4b98      	ldr	r3, [pc, #608]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800599a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800599e:	f023 020c 	bic.w	r2, r3, #12
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	689b      	ldr	r3, [r3, #8]
 80059a6:	4995      	ldr	r1, [pc, #596]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059a8:	4313      	orrs	r3, r2
 80059aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f003 0304 	and.w	r3, r3, #4
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d00a      	beq.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80059ba:	4b90      	ldr	r3, [pc, #576]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059c0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	68db      	ldr	r3, [r3, #12]
 80059c8:	498c      	ldr	r1, [pc, #560]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059ca:	4313      	orrs	r3, r2
 80059cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f003 0308 	and.w	r3, r3, #8
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d00a      	beq.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80059dc:	4b87      	ldr	r3, [pc, #540]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059e2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	691b      	ldr	r3, [r3, #16]
 80059ea:	4984      	ldr	r1, [pc, #528]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059ec:	4313      	orrs	r3, r2
 80059ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f003 0310 	and.w	r3, r3, #16
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d00a      	beq.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80059fe:	4b7f      	ldr	r3, [pc, #508]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a04:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	695b      	ldr	r3, [r3, #20]
 8005a0c:	497b      	ldr	r1, [pc, #492]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f003 0320 	and.w	r3, r3, #32
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d00a      	beq.n	8005a36 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005a20:	4b76      	ldr	r3, [pc, #472]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a26:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	699b      	ldr	r3, [r3, #24]
 8005a2e:	4973      	ldr	r1, [pc, #460]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a30:	4313      	orrs	r3, r2
 8005a32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d00a      	beq.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005a42:	4b6e      	ldr	r3, [pc, #440]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a48:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	69db      	ldr	r3, [r3, #28]
 8005a50:	496a      	ldr	r1, [pc, #424]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a52:	4313      	orrs	r3, r2
 8005a54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d00a      	beq.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005a64:	4b65      	ldr	r3, [pc, #404]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a6a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6a1b      	ldr	r3, [r3, #32]
 8005a72:	4962      	ldr	r1, [pc, #392]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a74:	4313      	orrs	r3, r2
 8005a76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d00a      	beq.n	8005a9c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005a86:	4b5d      	ldr	r3, [pc, #372]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a8c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a94:	4959      	ldr	r1, [pc, #356]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a96:	4313      	orrs	r3, r2
 8005a98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d00a      	beq.n	8005abe <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005aa8:	4b54      	ldr	r3, [pc, #336]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005aaa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005aae:	f023 0203 	bic.w	r2, r3, #3
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ab6:	4951      	ldr	r1, [pc, #324]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d00a      	beq.n	8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005aca:	4b4c      	ldr	r3, [pc, #304]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005acc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ad0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ad8:	4948      	ldr	r1, [pc, #288]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ada:	4313      	orrs	r3, r2
 8005adc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d015      	beq.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005aec:	4b43      	ldr	r3, [pc, #268]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005aee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005af2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005afa:	4940      	ldr	r1, [pc, #256]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005afc:	4313      	orrs	r3, r2
 8005afe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b0a:	d105      	bne.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b0c:	4b3b      	ldr	r3, [pc, #236]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b0e:	68db      	ldr	r3, [r3, #12]
 8005b10:	4a3a      	ldr	r2, [pc, #232]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b16:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d015      	beq.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005b24:	4b35      	ldr	r3, [pc, #212]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b2a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b32:	4932      	ldr	r1, [pc, #200]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b34:	4313      	orrs	r3, r2
 8005b36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b3e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005b42:	d105      	bne.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b44:	4b2d      	ldr	r3, [pc, #180]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	4a2c      	ldr	r2, [pc, #176]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b4e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d015      	beq.n	8005b88 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005b5c:	4b27      	ldr	r3, [pc, #156]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b62:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b6a:	4924      	ldr	r1, [pc, #144]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005b7a:	d105      	bne.n	8005b88 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b7c:	4b1f      	ldr	r3, [pc, #124]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b7e:	68db      	ldr	r3, [r3, #12]
 8005b80:	4a1e      	ldr	r2, [pc, #120]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b86:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d015      	beq.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005b94:	4b19      	ldr	r3, [pc, #100]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b9a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ba2:	4916      	ldr	r1, [pc, #88]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005bb2:	d105      	bne.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005bb4:	4b11      	ldr	r3, [pc, #68]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bb6:	68db      	ldr	r3, [r3, #12]
 8005bb8:	4a10      	ldr	r2, [pc, #64]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005bbe:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d019      	beq.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bd2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bda:	4908      	ldr	r1, [pc, #32]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005be6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005bea:	d109      	bne.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005bec:	4b03      	ldr	r3, [pc, #12]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bee:	68db      	ldr	r3, [r3, #12]
 8005bf0:	4a02      	ldr	r2, [pc, #8]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bf2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005bf6:	60d3      	str	r3, [r2, #12]
 8005bf8:	e002      	b.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005bfa:	bf00      	nop
 8005bfc:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d015      	beq.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005c0c:	4b29      	ldr	r3, [pc, #164]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c12:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c1a:	4926      	ldr	r1, [pc, #152]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c26:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005c2a:	d105      	bne.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005c2c:	4b21      	ldr	r3, [pc, #132]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005c2e:	68db      	ldr	r3, [r3, #12]
 8005c30:	4a20      	ldr	r2, [pc, #128]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005c32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c36:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d015      	beq.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005c44:	4b1b      	ldr	r3, [pc, #108]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c4a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c52:	4918      	ldr	r1, [pc, #96]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005c54:	4313      	orrs	r3, r2
 8005c56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c62:	d105      	bne.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005c64:	4b13      	ldr	r3, [pc, #76]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005c66:	68db      	ldr	r3, [r3, #12]
 8005c68:	4a12      	ldr	r2, [pc, #72]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005c6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c6e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d015      	beq.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005c7c:	4b0d      	ldr	r3, [pc, #52]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005c7e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005c82:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c8a:	490a      	ldr	r1, [pc, #40]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c96:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005c9a:	d105      	bne.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c9c:	4b05      	ldr	r3, [pc, #20]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005c9e:	68db      	ldr	r3, [r3, #12]
 8005ca0:	4a04      	ldr	r2, [pc, #16]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ca2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ca6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005ca8:	7cbb      	ldrb	r3, [r7, #18]
}
 8005caa:	4618      	mov	r0, r3
 8005cac:	3718      	adds	r7, #24
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bd80      	pop	{r7, pc}
 8005cb2:	bf00      	nop
 8005cb4:	40021000 	.word	0x40021000

08005cb8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b084      	sub	sp, #16
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d101      	bne.n	8005cca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e09d      	b.n	8005e06 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d108      	bne.n	8005ce4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cda:	d009      	beq.n	8005cf0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	61da      	str	r2, [r3, #28]
 8005ce2:	e005      	b.n	8005cf0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2200      	movs	r2, #0
 8005cee:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d106      	bne.n	8005d10 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2200      	movs	r2, #0
 8005d06:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f7fa ff2c 	bl	8000b68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2202      	movs	r2, #2
 8005d14:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	681a      	ldr	r2, [r3, #0]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d26:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	68db      	ldr	r3, [r3, #12]
 8005d2c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005d30:	d902      	bls.n	8005d38 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005d32:	2300      	movs	r3, #0
 8005d34:	60fb      	str	r3, [r7, #12]
 8005d36:	e002      	b.n	8005d3e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005d38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005d3c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	68db      	ldr	r3, [r3, #12]
 8005d42:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005d46:	d007      	beq.n	8005d58 <HAL_SPI_Init+0xa0>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	68db      	ldr	r3, [r3, #12]
 8005d4c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005d50:	d002      	beq.n	8005d58 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2200      	movs	r2, #0
 8005d56:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005d68:	431a      	orrs	r2, r3
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	691b      	ldr	r3, [r3, #16]
 8005d6e:	f003 0302 	and.w	r3, r3, #2
 8005d72:	431a      	orrs	r2, r3
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	695b      	ldr	r3, [r3, #20]
 8005d78:	f003 0301 	and.w	r3, r3, #1
 8005d7c:	431a      	orrs	r2, r3
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	699b      	ldr	r3, [r3, #24]
 8005d82:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d86:	431a      	orrs	r2, r3
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	69db      	ldr	r3, [r3, #28]
 8005d8c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005d90:	431a      	orrs	r2, r3
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6a1b      	ldr	r3, [r3, #32]
 8005d96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d9a:	ea42 0103 	orr.w	r1, r2, r3
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005da2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	430a      	orrs	r2, r1
 8005dac:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	699b      	ldr	r3, [r3, #24]
 8005db2:	0c1b      	lsrs	r3, r3, #16
 8005db4:	f003 0204 	and.w	r2, r3, #4
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dbc:	f003 0310 	and.w	r3, r3, #16
 8005dc0:	431a      	orrs	r2, r3
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dc6:	f003 0308 	and.w	r3, r3, #8
 8005dca:	431a      	orrs	r2, r3
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	68db      	ldr	r3, [r3, #12]
 8005dd0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005dd4:	ea42 0103 	orr.w	r1, r2, r3
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	430a      	orrs	r2, r1
 8005de4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	69da      	ldr	r2, [r3, #28]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005df4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2201      	movs	r2, #1
 8005e00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005e04:	2300      	movs	r3, #0
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	3710      	adds	r7, #16
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}

08005e0e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e0e:	b580      	push	{r7, lr}
 8005e10:	b088      	sub	sp, #32
 8005e12:	af00      	add	r7, sp, #0
 8005e14:	60f8      	str	r0, [r7, #12]
 8005e16:	60b9      	str	r1, [r7, #8]
 8005e18:	603b      	str	r3, [r7, #0]
 8005e1a:	4613      	mov	r3, r2
 8005e1c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e1e:	f7fc fbeb 	bl	80025f8 <HAL_GetTick>
 8005e22:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005e24:	88fb      	ldrh	r3, [r7, #6]
 8005e26:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d001      	beq.n	8005e38 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005e34:	2302      	movs	r3, #2
 8005e36:	e15c      	b.n	80060f2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d002      	beq.n	8005e44 <HAL_SPI_Transmit+0x36>
 8005e3e:	88fb      	ldrh	r3, [r7, #6]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d101      	bne.n	8005e48 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005e44:	2301      	movs	r3, #1
 8005e46:	e154      	b.n	80060f2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005e4e:	2b01      	cmp	r3, #1
 8005e50:	d101      	bne.n	8005e56 <HAL_SPI_Transmit+0x48>
 8005e52:	2302      	movs	r3, #2
 8005e54:	e14d      	b.n	80060f2 <HAL_SPI_Transmit+0x2e4>
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	2201      	movs	r2, #1
 8005e5a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2203      	movs	r2, #3
 8005e62:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	68ba      	ldr	r2, [r7, #8]
 8005e70:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	88fa      	ldrh	r2, [r7, #6]
 8005e76:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	88fa      	ldrh	r2, [r7, #6]
 8005e7c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2200      	movs	r2, #0
 8005e82:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2200      	movs	r2, #0
 8005e88:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2200      	movs	r2, #0
 8005e98:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ea8:	d10f      	bne.n	8005eca <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005eb8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	681a      	ldr	r2, [r3, #0]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005ec8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ed4:	2b40      	cmp	r3, #64	@ 0x40
 8005ed6:	d007      	beq.n	8005ee8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	681a      	ldr	r2, [r3, #0]
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ee6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	68db      	ldr	r3, [r3, #12]
 8005eec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005ef0:	d952      	bls.n	8005f98 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d002      	beq.n	8005f00 <HAL_SPI_Transmit+0xf2>
 8005efa:	8b7b      	ldrh	r3, [r7, #26]
 8005efc:	2b01      	cmp	r3, #1
 8005efe:	d145      	bne.n	8005f8c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f04:	881a      	ldrh	r2, [r3, #0]
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f10:	1c9a      	adds	r2, r3, #2
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	3b01      	subs	r3, #1
 8005f1e:	b29a      	uxth	r2, r3
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005f24:	e032      	b.n	8005f8c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	f003 0302 	and.w	r3, r3, #2
 8005f30:	2b02      	cmp	r3, #2
 8005f32:	d112      	bne.n	8005f5a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f38:	881a      	ldrh	r2, [r3, #0]
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f44:	1c9a      	adds	r2, r3, #2
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f4e:	b29b      	uxth	r3, r3
 8005f50:	3b01      	subs	r3, #1
 8005f52:	b29a      	uxth	r2, r3
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005f58:	e018      	b.n	8005f8c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f5a:	f7fc fb4d 	bl	80025f8 <HAL_GetTick>
 8005f5e:	4602      	mov	r2, r0
 8005f60:	69fb      	ldr	r3, [r7, #28]
 8005f62:	1ad3      	subs	r3, r2, r3
 8005f64:	683a      	ldr	r2, [r7, #0]
 8005f66:	429a      	cmp	r2, r3
 8005f68:	d803      	bhi.n	8005f72 <HAL_SPI_Transmit+0x164>
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f70:	d102      	bne.n	8005f78 <HAL_SPI_Transmit+0x16a>
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d109      	bne.n	8005f8c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2200      	movs	r2, #0
 8005f84:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005f88:	2303      	movs	r3, #3
 8005f8a:	e0b2      	b.n	80060f2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f90:	b29b      	uxth	r3, r3
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d1c7      	bne.n	8005f26 <HAL_SPI_Transmit+0x118>
 8005f96:	e083      	b.n	80060a0 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d002      	beq.n	8005fa6 <HAL_SPI_Transmit+0x198>
 8005fa0:	8b7b      	ldrh	r3, [r7, #26]
 8005fa2:	2b01      	cmp	r3, #1
 8005fa4:	d177      	bne.n	8006096 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005faa:	b29b      	uxth	r3, r3
 8005fac:	2b01      	cmp	r3, #1
 8005fae:	d912      	bls.n	8005fd6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fb4:	881a      	ldrh	r2, [r3, #0]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fc0:	1c9a      	adds	r2, r3, #2
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fca:	b29b      	uxth	r3, r3
 8005fcc:	3b02      	subs	r3, #2
 8005fce:	b29a      	uxth	r2, r3
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005fd4:	e05f      	b.n	8006096 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	330c      	adds	r3, #12
 8005fe0:	7812      	ldrb	r2, [r2, #0]
 8005fe2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fe8:	1c5a      	adds	r2, r3, #1
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ff2:	b29b      	uxth	r3, r3
 8005ff4:	3b01      	subs	r3, #1
 8005ff6:	b29a      	uxth	r2, r3
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005ffc:	e04b      	b.n	8006096 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	f003 0302 	and.w	r3, r3, #2
 8006008:	2b02      	cmp	r3, #2
 800600a:	d12b      	bne.n	8006064 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006010:	b29b      	uxth	r3, r3
 8006012:	2b01      	cmp	r3, #1
 8006014:	d912      	bls.n	800603c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800601a:	881a      	ldrh	r2, [r3, #0]
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006026:	1c9a      	adds	r2, r3, #2
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006030:	b29b      	uxth	r3, r3
 8006032:	3b02      	subs	r3, #2
 8006034:	b29a      	uxth	r2, r3
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800603a:	e02c      	b.n	8006096 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	330c      	adds	r3, #12
 8006046:	7812      	ldrb	r2, [r2, #0]
 8006048:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800604e:	1c5a      	adds	r2, r3, #1
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006058:	b29b      	uxth	r3, r3
 800605a:	3b01      	subs	r3, #1
 800605c:	b29a      	uxth	r2, r3
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006062:	e018      	b.n	8006096 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006064:	f7fc fac8 	bl	80025f8 <HAL_GetTick>
 8006068:	4602      	mov	r2, r0
 800606a:	69fb      	ldr	r3, [r7, #28]
 800606c:	1ad3      	subs	r3, r2, r3
 800606e:	683a      	ldr	r2, [r7, #0]
 8006070:	429a      	cmp	r2, r3
 8006072:	d803      	bhi.n	800607c <HAL_SPI_Transmit+0x26e>
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	f1b3 3fff 	cmp.w	r3, #4294967295
 800607a:	d102      	bne.n	8006082 <HAL_SPI_Transmit+0x274>
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d109      	bne.n	8006096 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2201      	movs	r2, #1
 8006086:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	2200      	movs	r2, #0
 800608e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006092:	2303      	movs	r3, #3
 8006094:	e02d      	b.n	80060f2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800609a:	b29b      	uxth	r3, r3
 800609c:	2b00      	cmp	r3, #0
 800609e:	d1ae      	bne.n	8005ffe <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80060a0:	69fa      	ldr	r2, [r7, #28]
 80060a2:	6839      	ldr	r1, [r7, #0]
 80060a4:	68f8      	ldr	r0, [r7, #12]
 80060a6:	f000 fb65 	bl	8006774 <SPI_EndRxTxTransaction>
 80060aa:	4603      	mov	r3, r0
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d002      	beq.n	80060b6 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2220      	movs	r2, #32
 80060b4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d10a      	bne.n	80060d4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80060be:	2300      	movs	r3, #0
 80060c0:	617b      	str	r3, [r7, #20]
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	68db      	ldr	r3, [r3, #12]
 80060c8:	617b      	str	r3, [r7, #20]
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	689b      	ldr	r3, [r3, #8]
 80060d0:	617b      	str	r3, [r7, #20]
 80060d2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2201      	movs	r2, #1
 80060d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2200      	movs	r2, #0
 80060e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d001      	beq.n	80060f0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80060ec:	2301      	movs	r3, #1
 80060ee:	e000      	b.n	80060f2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80060f0:	2300      	movs	r3, #0
  }
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	3720      	adds	r7, #32
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}

080060fa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80060fa:	b580      	push	{r7, lr}
 80060fc:	b08a      	sub	sp, #40	@ 0x28
 80060fe:	af00      	add	r7, sp, #0
 8006100:	60f8      	str	r0, [r7, #12]
 8006102:	60b9      	str	r1, [r7, #8]
 8006104:	607a      	str	r2, [r7, #4]
 8006106:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006108:	2301      	movs	r3, #1
 800610a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800610c:	f7fc fa74 	bl	80025f8 <HAL_GetTick>
 8006110:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006118:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006120:	887b      	ldrh	r3, [r7, #2]
 8006122:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8006124:	887b      	ldrh	r3, [r7, #2]
 8006126:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006128:	7ffb      	ldrb	r3, [r7, #31]
 800612a:	2b01      	cmp	r3, #1
 800612c:	d00c      	beq.n	8006148 <HAL_SPI_TransmitReceive+0x4e>
 800612e:	69bb      	ldr	r3, [r7, #24]
 8006130:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006134:	d106      	bne.n	8006144 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d102      	bne.n	8006144 <HAL_SPI_TransmitReceive+0x4a>
 800613e:	7ffb      	ldrb	r3, [r7, #31]
 8006140:	2b04      	cmp	r3, #4
 8006142:	d001      	beq.n	8006148 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006144:	2302      	movs	r3, #2
 8006146:	e1f3      	b.n	8006530 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d005      	beq.n	800615a <HAL_SPI_TransmitReceive+0x60>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d002      	beq.n	800615a <HAL_SPI_TransmitReceive+0x60>
 8006154:	887b      	ldrh	r3, [r7, #2]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d101      	bne.n	800615e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800615a:	2301      	movs	r3, #1
 800615c:	e1e8      	b.n	8006530 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006164:	2b01      	cmp	r3, #1
 8006166:	d101      	bne.n	800616c <HAL_SPI_TransmitReceive+0x72>
 8006168:	2302      	movs	r3, #2
 800616a:	e1e1      	b.n	8006530 <HAL_SPI_TransmitReceive+0x436>
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2201      	movs	r2, #1
 8006170:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800617a:	b2db      	uxtb	r3, r3
 800617c:	2b04      	cmp	r3, #4
 800617e:	d003      	beq.n	8006188 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2205      	movs	r2, #5
 8006184:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	2200      	movs	r2, #0
 800618c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	687a      	ldr	r2, [r7, #4]
 8006192:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	887a      	ldrh	r2, [r7, #2]
 8006198:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	887a      	ldrh	r2, [r7, #2]
 80061a0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	68ba      	ldr	r2, [r7, #8]
 80061a8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	887a      	ldrh	r2, [r7, #2]
 80061ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	887a      	ldrh	r2, [r7, #2]
 80061b4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2200      	movs	r2, #0
 80061ba:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2200      	movs	r2, #0
 80061c0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80061ca:	d802      	bhi.n	80061d2 <HAL_SPI_TransmitReceive+0xd8>
 80061cc:	8abb      	ldrh	r3, [r7, #20]
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	d908      	bls.n	80061e4 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	685a      	ldr	r2, [r3, #4]
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80061e0:	605a      	str	r2, [r3, #4]
 80061e2:	e007      	b.n	80061f4 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	685a      	ldr	r2, [r3, #4]
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80061f2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061fe:	2b40      	cmp	r3, #64	@ 0x40
 8006200:	d007      	beq.n	8006212 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	681a      	ldr	r2, [r3, #0]
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006210:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	68db      	ldr	r3, [r3, #12]
 8006216:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800621a:	f240 8083 	bls.w	8006324 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	685b      	ldr	r3, [r3, #4]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d002      	beq.n	800622c <HAL_SPI_TransmitReceive+0x132>
 8006226:	8afb      	ldrh	r3, [r7, #22]
 8006228:	2b01      	cmp	r3, #1
 800622a:	d16f      	bne.n	800630c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006230:	881a      	ldrh	r2, [r3, #0]
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800623c:	1c9a      	adds	r2, r3, #2
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006246:	b29b      	uxth	r3, r3
 8006248:	3b01      	subs	r3, #1
 800624a:	b29a      	uxth	r2, r3
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006250:	e05c      	b.n	800630c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	689b      	ldr	r3, [r3, #8]
 8006258:	f003 0302 	and.w	r3, r3, #2
 800625c:	2b02      	cmp	r3, #2
 800625e:	d11b      	bne.n	8006298 <HAL_SPI_TransmitReceive+0x19e>
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006264:	b29b      	uxth	r3, r3
 8006266:	2b00      	cmp	r3, #0
 8006268:	d016      	beq.n	8006298 <HAL_SPI_TransmitReceive+0x19e>
 800626a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800626c:	2b01      	cmp	r3, #1
 800626e:	d113      	bne.n	8006298 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006274:	881a      	ldrh	r2, [r3, #0]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006280:	1c9a      	adds	r2, r3, #2
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800628a:	b29b      	uxth	r3, r3
 800628c:	3b01      	subs	r3, #1
 800628e:	b29a      	uxth	r2, r3
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006294:	2300      	movs	r3, #0
 8006296:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	f003 0301 	and.w	r3, r3, #1
 80062a2:	2b01      	cmp	r3, #1
 80062a4:	d11c      	bne.n	80062e0 <HAL_SPI_TransmitReceive+0x1e6>
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80062ac:	b29b      	uxth	r3, r3
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d016      	beq.n	80062e0 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	68da      	ldr	r2, [r3, #12]
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062bc:	b292      	uxth	r2, r2
 80062be:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062c4:	1c9a      	adds	r2, r3, #2
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	3b01      	subs	r3, #1
 80062d4:	b29a      	uxth	r2, r3
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80062dc:	2301      	movs	r3, #1
 80062de:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80062e0:	f7fc f98a 	bl	80025f8 <HAL_GetTick>
 80062e4:	4602      	mov	r2, r0
 80062e6:	6a3b      	ldr	r3, [r7, #32]
 80062e8:	1ad3      	subs	r3, r2, r3
 80062ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062ec:	429a      	cmp	r2, r3
 80062ee:	d80d      	bhi.n	800630c <HAL_SPI_TransmitReceive+0x212>
 80062f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062f6:	d009      	beq.n	800630c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2200      	movs	r2, #0
 8006304:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006308:	2303      	movs	r3, #3
 800630a:	e111      	b.n	8006530 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006310:	b29b      	uxth	r3, r3
 8006312:	2b00      	cmp	r3, #0
 8006314:	d19d      	bne.n	8006252 <HAL_SPI_TransmitReceive+0x158>
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800631c:	b29b      	uxth	r3, r3
 800631e:	2b00      	cmp	r3, #0
 8006320:	d197      	bne.n	8006252 <HAL_SPI_TransmitReceive+0x158>
 8006322:	e0e5      	b.n	80064f0 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d003      	beq.n	8006334 <HAL_SPI_TransmitReceive+0x23a>
 800632c:	8afb      	ldrh	r3, [r7, #22]
 800632e:	2b01      	cmp	r3, #1
 8006330:	f040 80d1 	bne.w	80064d6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006338:	b29b      	uxth	r3, r3
 800633a:	2b01      	cmp	r3, #1
 800633c:	d912      	bls.n	8006364 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006342:	881a      	ldrh	r2, [r3, #0]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800634e:	1c9a      	adds	r2, r3, #2
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006358:	b29b      	uxth	r3, r3
 800635a:	3b02      	subs	r3, #2
 800635c:	b29a      	uxth	r2, r3
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006362:	e0b8      	b.n	80064d6 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	330c      	adds	r3, #12
 800636e:	7812      	ldrb	r2, [r2, #0]
 8006370:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006376:	1c5a      	adds	r2, r3, #1
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006380:	b29b      	uxth	r3, r3
 8006382:	3b01      	subs	r3, #1
 8006384:	b29a      	uxth	r2, r3
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800638a:	e0a4      	b.n	80064d6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	689b      	ldr	r3, [r3, #8]
 8006392:	f003 0302 	and.w	r3, r3, #2
 8006396:	2b02      	cmp	r3, #2
 8006398:	d134      	bne.n	8006404 <HAL_SPI_TransmitReceive+0x30a>
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800639e:	b29b      	uxth	r3, r3
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d02f      	beq.n	8006404 <HAL_SPI_TransmitReceive+0x30a>
 80063a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063a6:	2b01      	cmp	r3, #1
 80063a8:	d12c      	bne.n	8006404 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063ae:	b29b      	uxth	r3, r3
 80063b0:	2b01      	cmp	r3, #1
 80063b2:	d912      	bls.n	80063da <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063b8:	881a      	ldrh	r2, [r3, #0]
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063c4:	1c9a      	adds	r2, r3, #2
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063ce:	b29b      	uxth	r3, r3
 80063d0:	3b02      	subs	r3, #2
 80063d2:	b29a      	uxth	r2, r3
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80063d8:	e012      	b.n	8006400 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	330c      	adds	r3, #12
 80063e4:	7812      	ldrb	r2, [r2, #0]
 80063e6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063ec:	1c5a      	adds	r2, r3, #1
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063f6:	b29b      	uxth	r3, r3
 80063f8:	3b01      	subs	r3, #1
 80063fa:	b29a      	uxth	r2, r3
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006400:	2300      	movs	r3, #0
 8006402:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	689b      	ldr	r3, [r3, #8]
 800640a:	f003 0301 	and.w	r3, r3, #1
 800640e:	2b01      	cmp	r3, #1
 8006410:	d148      	bne.n	80064a4 <HAL_SPI_TransmitReceive+0x3aa>
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006418:	b29b      	uxth	r3, r3
 800641a:	2b00      	cmp	r3, #0
 800641c:	d042      	beq.n	80064a4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006424:	b29b      	uxth	r3, r3
 8006426:	2b01      	cmp	r3, #1
 8006428:	d923      	bls.n	8006472 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	68da      	ldr	r2, [r3, #12]
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006434:	b292      	uxth	r2, r2
 8006436:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800643c:	1c9a      	adds	r2, r3, #2
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006448:	b29b      	uxth	r3, r3
 800644a:	3b02      	subs	r3, #2
 800644c:	b29a      	uxth	r2, r3
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800645a:	b29b      	uxth	r3, r3
 800645c:	2b01      	cmp	r3, #1
 800645e:	d81f      	bhi.n	80064a0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	685a      	ldr	r2, [r3, #4]
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800646e:	605a      	str	r2, [r3, #4]
 8006470:	e016      	b.n	80064a0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f103 020c 	add.w	r2, r3, #12
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800647e:	7812      	ldrb	r2, [r2, #0]
 8006480:	b2d2      	uxtb	r2, r2
 8006482:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006488:	1c5a      	adds	r2, r3, #1
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006494:	b29b      	uxth	r3, r3
 8006496:	3b01      	subs	r3, #1
 8006498:	b29a      	uxth	r2, r3
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80064a0:	2301      	movs	r3, #1
 80064a2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80064a4:	f7fc f8a8 	bl	80025f8 <HAL_GetTick>
 80064a8:	4602      	mov	r2, r0
 80064aa:	6a3b      	ldr	r3, [r7, #32]
 80064ac:	1ad3      	subs	r3, r2, r3
 80064ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d803      	bhi.n	80064bc <HAL_SPI_TransmitReceive+0x3c2>
 80064b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064ba:	d102      	bne.n	80064c2 <HAL_SPI_TransmitReceive+0x3c8>
 80064bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d109      	bne.n	80064d6 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2201      	movs	r2, #1
 80064c6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	2200      	movs	r2, #0
 80064ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80064d2:	2303      	movs	r3, #3
 80064d4:	e02c      	b.n	8006530 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064da:	b29b      	uxth	r3, r3
 80064dc:	2b00      	cmp	r3, #0
 80064de:	f47f af55 	bne.w	800638c <HAL_SPI_TransmitReceive+0x292>
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	f47f af4e 	bne.w	800638c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80064f0:	6a3a      	ldr	r2, [r7, #32]
 80064f2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80064f4:	68f8      	ldr	r0, [r7, #12]
 80064f6:	f000 f93d 	bl	8006774 <SPI_EndRxTxTransaction>
 80064fa:	4603      	mov	r3, r0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d008      	beq.n	8006512 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2220      	movs	r2, #32
 8006504:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2200      	movs	r2, #0
 800650a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800650e:	2301      	movs	r3, #1
 8006510:	e00e      	b.n	8006530 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	2201      	movs	r2, #1
 8006516:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	2200      	movs	r2, #0
 800651e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006526:	2b00      	cmp	r3, #0
 8006528:	d001      	beq.n	800652e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800652a:	2301      	movs	r3, #1
 800652c:	e000      	b.n	8006530 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800652e:	2300      	movs	r3, #0
  }
}
 8006530:	4618      	mov	r0, r3
 8006532:	3728      	adds	r7, #40	@ 0x28
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}

08006538 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b088      	sub	sp, #32
 800653c:	af00      	add	r7, sp, #0
 800653e:	60f8      	str	r0, [r7, #12]
 8006540:	60b9      	str	r1, [r7, #8]
 8006542:	603b      	str	r3, [r7, #0]
 8006544:	4613      	mov	r3, r2
 8006546:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006548:	f7fc f856 	bl	80025f8 <HAL_GetTick>
 800654c:	4602      	mov	r2, r0
 800654e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006550:	1a9b      	subs	r3, r3, r2
 8006552:	683a      	ldr	r2, [r7, #0]
 8006554:	4413      	add	r3, r2
 8006556:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006558:	f7fc f84e 	bl	80025f8 <HAL_GetTick>
 800655c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800655e:	4b39      	ldr	r3, [pc, #228]	@ (8006644 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	015b      	lsls	r3, r3, #5
 8006564:	0d1b      	lsrs	r3, r3, #20
 8006566:	69fa      	ldr	r2, [r7, #28]
 8006568:	fb02 f303 	mul.w	r3, r2, r3
 800656c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800656e:	e054      	b.n	800661a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006576:	d050      	beq.n	800661a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006578:	f7fc f83e 	bl	80025f8 <HAL_GetTick>
 800657c:	4602      	mov	r2, r0
 800657e:	69bb      	ldr	r3, [r7, #24]
 8006580:	1ad3      	subs	r3, r2, r3
 8006582:	69fa      	ldr	r2, [r7, #28]
 8006584:	429a      	cmp	r2, r3
 8006586:	d902      	bls.n	800658e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006588:	69fb      	ldr	r3, [r7, #28]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d13d      	bne.n	800660a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	685a      	ldr	r2, [r3, #4]
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800659c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065a6:	d111      	bne.n	80065cc <SPI_WaitFlagStateUntilTimeout+0x94>
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065b0:	d004      	beq.n	80065bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	689b      	ldr	r3, [r3, #8]
 80065b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065ba:	d107      	bne.n	80065cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	681a      	ldr	r2, [r3, #0]
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80065ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065d4:	d10f      	bne.n	80065f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	681a      	ldr	r2, [r3, #0]
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80065e4:	601a      	str	r2, [r3, #0]
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	681a      	ldr	r2, [r3, #0]
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80065f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	2201      	movs	r2, #1
 80065fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	2200      	movs	r2, #0
 8006602:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006606:	2303      	movs	r3, #3
 8006608:	e017      	b.n	800663a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d101      	bne.n	8006614 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006610:	2300      	movs	r3, #0
 8006612:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006614:	697b      	ldr	r3, [r7, #20]
 8006616:	3b01      	subs	r3, #1
 8006618:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	689a      	ldr	r2, [r3, #8]
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	4013      	ands	r3, r2
 8006624:	68ba      	ldr	r2, [r7, #8]
 8006626:	429a      	cmp	r2, r3
 8006628:	bf0c      	ite	eq
 800662a:	2301      	moveq	r3, #1
 800662c:	2300      	movne	r3, #0
 800662e:	b2db      	uxtb	r3, r3
 8006630:	461a      	mov	r2, r3
 8006632:	79fb      	ldrb	r3, [r7, #7]
 8006634:	429a      	cmp	r2, r3
 8006636:	d19b      	bne.n	8006570 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006638:	2300      	movs	r3, #0
}
 800663a:	4618      	mov	r0, r3
 800663c:	3720      	adds	r7, #32
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}
 8006642:	bf00      	nop
 8006644:	20000000 	.word	0x20000000

08006648 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b08a      	sub	sp, #40	@ 0x28
 800664c:	af00      	add	r7, sp, #0
 800664e:	60f8      	str	r0, [r7, #12]
 8006650:	60b9      	str	r1, [r7, #8]
 8006652:	607a      	str	r2, [r7, #4]
 8006654:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006656:	2300      	movs	r3, #0
 8006658:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800665a:	f7fb ffcd 	bl	80025f8 <HAL_GetTick>
 800665e:	4602      	mov	r2, r0
 8006660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006662:	1a9b      	subs	r3, r3, r2
 8006664:	683a      	ldr	r2, [r7, #0]
 8006666:	4413      	add	r3, r2
 8006668:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800666a:	f7fb ffc5 	bl	80025f8 <HAL_GetTick>
 800666e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	330c      	adds	r3, #12
 8006676:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006678:	4b3d      	ldr	r3, [pc, #244]	@ (8006770 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	4613      	mov	r3, r2
 800667e:	009b      	lsls	r3, r3, #2
 8006680:	4413      	add	r3, r2
 8006682:	00da      	lsls	r2, r3, #3
 8006684:	1ad3      	subs	r3, r2, r3
 8006686:	0d1b      	lsrs	r3, r3, #20
 8006688:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800668a:	fb02 f303 	mul.w	r3, r2, r3
 800668e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006690:	e060      	b.n	8006754 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006698:	d107      	bne.n	80066aa <SPI_WaitFifoStateUntilTimeout+0x62>
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d104      	bne.n	80066aa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80066a0:	69fb      	ldr	r3, [r7, #28]
 80066a2:	781b      	ldrb	r3, [r3, #0]
 80066a4:	b2db      	uxtb	r3, r3
 80066a6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80066a8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066b0:	d050      	beq.n	8006754 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80066b2:	f7fb ffa1 	bl	80025f8 <HAL_GetTick>
 80066b6:	4602      	mov	r2, r0
 80066b8:	6a3b      	ldr	r3, [r7, #32]
 80066ba:	1ad3      	subs	r3, r2, r3
 80066bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066be:	429a      	cmp	r2, r3
 80066c0:	d902      	bls.n	80066c8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80066c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d13d      	bne.n	8006744 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	685a      	ldr	r2, [r3, #4]
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80066d6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80066e0:	d111      	bne.n	8006706 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	689b      	ldr	r3, [r3, #8]
 80066e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066ea:	d004      	beq.n	80066f6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066f4:	d107      	bne.n	8006706 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	681a      	ldr	r2, [r3, #0]
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006704:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800670a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800670e:	d10f      	bne.n	8006730 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	681a      	ldr	r2, [r3, #0]
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800671e:	601a      	str	r2, [r3, #0]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	681a      	ldr	r2, [r3, #0]
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800672e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2201      	movs	r2, #1
 8006734:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	2200      	movs	r2, #0
 800673c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006740:	2303      	movs	r3, #3
 8006742:	e010      	b.n	8006766 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006744:	69bb      	ldr	r3, [r7, #24]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d101      	bne.n	800674e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800674a:	2300      	movs	r3, #0
 800674c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800674e:	69bb      	ldr	r3, [r7, #24]
 8006750:	3b01      	subs	r3, #1
 8006752:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	689a      	ldr	r2, [r3, #8]
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	4013      	ands	r3, r2
 800675e:	687a      	ldr	r2, [r7, #4]
 8006760:	429a      	cmp	r2, r3
 8006762:	d196      	bne.n	8006692 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006764:	2300      	movs	r3, #0
}
 8006766:	4618      	mov	r0, r3
 8006768:	3728      	adds	r7, #40	@ 0x28
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}
 800676e:	bf00      	nop
 8006770:	20000000 	.word	0x20000000

08006774 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b086      	sub	sp, #24
 8006778:	af02      	add	r7, sp, #8
 800677a:	60f8      	str	r0, [r7, #12]
 800677c:	60b9      	str	r1, [r7, #8]
 800677e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	9300      	str	r3, [sp, #0]
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	2200      	movs	r2, #0
 8006788:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800678c:	68f8      	ldr	r0, [r7, #12]
 800678e:	f7ff ff5b 	bl	8006648 <SPI_WaitFifoStateUntilTimeout>
 8006792:	4603      	mov	r3, r0
 8006794:	2b00      	cmp	r3, #0
 8006796:	d007      	beq.n	80067a8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800679c:	f043 0220 	orr.w	r2, r3, #32
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80067a4:	2303      	movs	r3, #3
 80067a6:	e027      	b.n	80067f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	9300      	str	r3, [sp, #0]
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	2200      	movs	r2, #0
 80067b0:	2180      	movs	r1, #128	@ 0x80
 80067b2:	68f8      	ldr	r0, [r7, #12]
 80067b4:	f7ff fec0 	bl	8006538 <SPI_WaitFlagStateUntilTimeout>
 80067b8:	4603      	mov	r3, r0
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d007      	beq.n	80067ce <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067c2:	f043 0220 	orr.w	r2, r3, #32
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80067ca:	2303      	movs	r3, #3
 80067cc:	e014      	b.n	80067f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	9300      	str	r3, [sp, #0]
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	2200      	movs	r2, #0
 80067d6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80067da:	68f8      	ldr	r0, [r7, #12]
 80067dc:	f7ff ff34 	bl	8006648 <SPI_WaitFifoStateUntilTimeout>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d007      	beq.n	80067f6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067ea:	f043 0220 	orr.w	r2, r3, #32
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80067f2:	2303      	movs	r3, #3
 80067f4:	e000      	b.n	80067f8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80067f6:	2300      	movs	r3, #0
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	3710      	adds	r7, #16
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd80      	pop	{r7, pc}

08006800 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b082      	sub	sp, #8
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d101      	bne.n	8006812 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800680e:	2301      	movs	r3, #1
 8006810:	e042      	b.n	8006898 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006818:	2b00      	cmp	r3, #0
 800681a:	d106      	bne.n	800682a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2200      	movs	r2, #0
 8006820:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	f7fa f9ff 	bl	8000c28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2224      	movs	r2, #36	@ 0x24
 800682e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	681a      	ldr	r2, [r3, #0]
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f022 0201 	bic.w	r2, r2, #1
 8006840:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006846:	2b00      	cmp	r3, #0
 8006848:	d002      	beq.n	8006850 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f001 f81c 	bl	8007888 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006850:	6878      	ldr	r0, [r7, #4]
 8006852:	f000 fd1d 	bl	8007290 <UART_SetConfig>
 8006856:	4603      	mov	r3, r0
 8006858:	2b01      	cmp	r3, #1
 800685a:	d101      	bne.n	8006860 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800685c:	2301      	movs	r3, #1
 800685e:	e01b      	b.n	8006898 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	685a      	ldr	r2, [r3, #4]
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800686e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	689a      	ldr	r2, [r3, #8]
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800687e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	681a      	ldr	r2, [r3, #0]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f042 0201 	orr.w	r2, r2, #1
 800688e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006890:	6878      	ldr	r0, [r7, #4]
 8006892:	f001 f89b 	bl	80079cc <UART_CheckIdleState>
 8006896:	4603      	mov	r3, r0
}
 8006898:	4618      	mov	r0, r3
 800689a:	3708      	adds	r7, #8
 800689c:	46bd      	mov	sp, r7
 800689e:	bd80      	pop	{r7, pc}

080068a0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b08a      	sub	sp, #40	@ 0x28
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	60f8      	str	r0, [r7, #12]
 80068a8:	60b9      	str	r1, [r7, #8]
 80068aa:	4613      	mov	r3, r2
 80068ac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068b4:	2b20      	cmp	r3, #32
 80068b6:	d167      	bne.n	8006988 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d002      	beq.n	80068c4 <HAL_UART_Transmit_DMA+0x24>
 80068be:	88fb      	ldrh	r3, [r7, #6]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d101      	bne.n	80068c8 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80068c4:	2301      	movs	r3, #1
 80068c6:	e060      	b.n	800698a <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	68ba      	ldr	r2, [r7, #8]
 80068cc:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	88fa      	ldrh	r2, [r7, #6]
 80068d2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	88fa      	ldrh	r2, [r7, #6]
 80068da:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	2200      	movs	r2, #0
 80068e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2221      	movs	r2, #33	@ 0x21
 80068ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d028      	beq.n	8006948 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80068fa:	4a26      	ldr	r2, [pc, #152]	@ (8006994 <HAL_UART_Transmit_DMA+0xf4>)
 80068fc:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006902:	4a25      	ldr	r2, [pc, #148]	@ (8006998 <HAL_UART_Transmit_DMA+0xf8>)
 8006904:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800690a:	4a24      	ldr	r2, [pc, #144]	@ (800699c <HAL_UART_Transmit_DMA+0xfc>)
 800690c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006912:	2200      	movs	r2, #0
 8006914:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800691e:	4619      	mov	r1, r3
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	3328      	adds	r3, #40	@ 0x28
 8006926:	461a      	mov	r2, r3
 8006928:	88fb      	ldrh	r3, [r7, #6]
 800692a:	f7fc f84b 	bl	80029c4 <HAL_DMA_Start_IT>
 800692e:	4603      	mov	r3, r0
 8006930:	2b00      	cmp	r3, #0
 8006932:	d009      	beq.n	8006948 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	2210      	movs	r2, #16
 8006938:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	2220      	movs	r2, #32
 8006940:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8006944:	2301      	movs	r3, #1
 8006946:	e020      	b.n	800698a <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	2240      	movs	r2, #64	@ 0x40
 800694e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	3308      	adds	r3, #8
 8006956:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	e853 3f00 	ldrex	r3, [r3]
 800695e:	613b      	str	r3, [r7, #16]
   return(result);
 8006960:	693b      	ldr	r3, [r7, #16]
 8006962:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006966:	627b      	str	r3, [r7, #36]	@ 0x24
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	3308      	adds	r3, #8
 800696e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006970:	623a      	str	r2, [r7, #32]
 8006972:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006974:	69f9      	ldr	r1, [r7, #28]
 8006976:	6a3a      	ldr	r2, [r7, #32]
 8006978:	e841 2300 	strex	r3, r2, [r1]
 800697c:	61bb      	str	r3, [r7, #24]
   return(result);
 800697e:	69bb      	ldr	r3, [r7, #24]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d1e5      	bne.n	8006950 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8006984:	2300      	movs	r3, #0
 8006986:	e000      	b.n	800698a <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8006988:	2302      	movs	r3, #2
  }
}
 800698a:	4618      	mov	r0, r3
 800698c:	3728      	adds	r7, #40	@ 0x28
 800698e:	46bd      	mov	sp, r7
 8006990:	bd80      	pop	{r7, pc}
 8006992:	bf00      	nop
 8006994:	08007e97 	.word	0x08007e97
 8006998:	08007f31 	.word	0x08007f31
 800699c:	080080b7 	.word	0x080080b7

080069a0 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b0a0      	sub	sp, #128	@ 0x80
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80069b0:	e853 3f00 	ldrex	r3, [r3]
 80069b4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80069b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80069b8:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 80069bc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	461a      	mov	r2, r3
 80069c4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80069c6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80069c8:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ca:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80069cc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80069ce:	e841 2300 	strex	r3, r2, [r1]
 80069d2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80069d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d1e6      	bne.n	80069a8 <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	3308      	adds	r3, #8
 80069e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80069e4:	e853 3f00 	ldrex	r3, [r3]
 80069e8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80069ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80069ec:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 80069f0:	f023 0301 	bic.w	r3, r3, #1
 80069f4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	3308      	adds	r3, #8
 80069fc:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80069fe:	657a      	str	r2, [r7, #84]	@ 0x54
 8006a00:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a02:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006a04:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006a06:	e841 2300 	strex	r3, r2, [r1]
 8006a0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006a0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d1e3      	bne.n	80069da <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a16:	2b01      	cmp	r3, #1
 8006a18:	d118      	bne.n	8006a4c <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a22:	e853 3f00 	ldrex	r3, [r3]
 8006a26:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006a28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a2a:	f023 0310 	bic.w	r3, r3, #16
 8006a2e:	677b      	str	r3, [r7, #116]	@ 0x74
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	461a      	mov	r2, r3
 8006a36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006a38:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a3a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a3c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006a3e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006a40:	e841 2300 	strex	r3, r2, [r1]
 8006a44:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d1e6      	bne.n	8006a1a <HAL_UART_Abort+0x7a>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	689b      	ldr	r3, [r3, #8]
 8006a52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a56:	2b80      	cmp	r3, #128	@ 0x80
 8006a58:	d137      	bne.n	8006aca <HAL_UART_Abort+0x12a>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	3308      	adds	r3, #8
 8006a60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a62:	6a3b      	ldr	r3, [r7, #32]
 8006a64:	e853 3f00 	ldrex	r3, [r3]
 8006a68:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a6a:	69fb      	ldr	r3, [r7, #28]
 8006a6c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a70:	673b      	str	r3, [r7, #112]	@ 0x70
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	3308      	adds	r3, #8
 8006a78:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006a7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a82:	e841 2300 	strex	r3, r2, [r1]
 8006a86:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d1e5      	bne.n	8006a5a <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d019      	beq.n	8006aca <HAL_UART_Abort+0x12a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f7fc f809 	bl	8002aba <HAL_DMA_Abort>
 8006aa8:	4603      	mov	r3, r0
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d00d      	beq.n	8006aca <HAL_UART_Abort+0x12a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	f7fc f970 	bl	8002d98 <HAL_DMA_GetError>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	2b20      	cmp	r3, #32
 8006abc:	d105      	bne.n	8006aca <HAL_UART_Abort+0x12a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2210      	movs	r2, #16
 8006ac2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8006ac6:	2303      	movs	r3, #3
 8006ac8:	e073      	b.n	8006bb2 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	689b      	ldr	r3, [r3, #8]
 8006ad0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ad4:	2b40      	cmp	r3, #64	@ 0x40
 8006ad6:	d13b      	bne.n	8006b50 <HAL_UART_Abort+0x1b0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	3308      	adds	r3, #8
 8006ade:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	e853 3f00 	ldrex	r3, [r3]
 8006ae6:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006aee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	3308      	adds	r3, #8
 8006af6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006af8:	61ba      	str	r2, [r7, #24]
 8006afa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006afc:	6979      	ldr	r1, [r7, #20]
 8006afe:	69ba      	ldr	r2, [r7, #24]
 8006b00:	e841 2300 	strex	r3, r2, [r1]
 8006b04:	613b      	str	r3, [r7, #16]
   return(result);
 8006b06:	693b      	ldr	r3, [r7, #16]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d1e5      	bne.n	8006ad8 <HAL_UART_Abort+0x138>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d01c      	beq.n	8006b50 <HAL_UART_Abort+0x1b0>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b26:	4618      	mov	r0, r3
 8006b28:	f7fb ffc7 	bl	8002aba <HAL_DMA_Abort>
 8006b2c:	4603      	mov	r3, r0
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d00e      	beq.n	8006b50 <HAL_UART_Abort+0x1b0>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b38:	4618      	mov	r0, r3
 8006b3a:	f7fc f92d 	bl	8002d98 <HAL_DMA_GetError>
 8006b3e:	4603      	mov	r3, r0
 8006b40:	2b20      	cmp	r3, #32
 8006b42:	d105      	bne.n	8006b50 <HAL_UART_Abort+0x1b0>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2210      	movs	r2, #16
 8006b48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8006b4c:	2303      	movs	r3, #3
 8006b4e:	e030      	b.n	8006bb2 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2200      	movs	r2, #0
 8006b54:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	220f      	movs	r2, #15
 8006b66:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b70:	d107      	bne.n	8006b82 <HAL_UART_Abort+0x1e2>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	699a      	ldr	r2, [r3, #24]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f042 0210 	orr.w	r2, r2, #16
 8006b80:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	699a      	ldr	r2, [r3, #24]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f042 0208 	orr.w	r2, r2, #8
 8006b90:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2220      	movs	r2, #32
 8006b96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2220      	movs	r2, #32
 8006b9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2200      	movs	r2, #0
 8006bac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8006bb0:	2300      	movs	r3, #0
}
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	3780      	adds	r7, #128	@ 0x80
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bd80      	pop	{r7, pc}
	...

08006bbc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b0ba      	sub	sp, #232	@ 0xe8
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	69db      	ldr	r3, [r3, #28]
 8006bca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006be2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006be6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006bea:	4013      	ands	r3, r2
 8006bec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006bf0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d11b      	bne.n	8006c30 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006bf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006bfc:	f003 0320 	and.w	r3, r3, #32
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d015      	beq.n	8006c30 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006c04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c08:	f003 0320 	and.w	r3, r3, #32
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d105      	bne.n	8006c1c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006c10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d009      	beq.n	8006c30 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	f000 8300 	beq.w	8007226 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	4798      	blx	r3
      }
      return;
 8006c2e:	e2fa      	b.n	8007226 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006c30:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	f000 8123 	beq.w	8006e80 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006c3a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006c3e:	4b8d      	ldr	r3, [pc, #564]	@ (8006e74 <HAL_UART_IRQHandler+0x2b8>)
 8006c40:	4013      	ands	r3, r2
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d106      	bne.n	8006c54 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006c46:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006c4a:	4b8b      	ldr	r3, [pc, #556]	@ (8006e78 <HAL_UART_IRQHandler+0x2bc>)
 8006c4c:	4013      	ands	r3, r2
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	f000 8116 	beq.w	8006e80 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006c54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c58:	f003 0301 	and.w	r3, r3, #1
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d011      	beq.n	8006c84 <HAL_UART_IRQHandler+0xc8>
 8006c60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d00b      	beq.n	8006c84 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	2201      	movs	r2, #1
 8006c72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c7a:	f043 0201 	orr.w	r2, r3, #1
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006c84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c88:	f003 0302 	and.w	r3, r3, #2
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d011      	beq.n	8006cb4 <HAL_UART_IRQHandler+0xf8>
 8006c90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c94:	f003 0301 	and.w	r3, r3, #1
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d00b      	beq.n	8006cb4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	2202      	movs	r2, #2
 8006ca2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006caa:	f043 0204 	orr.w	r2, r3, #4
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006cb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cb8:	f003 0304 	and.w	r3, r3, #4
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d011      	beq.n	8006ce4 <HAL_UART_IRQHandler+0x128>
 8006cc0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006cc4:	f003 0301 	and.w	r3, r3, #1
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d00b      	beq.n	8006ce4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	2204      	movs	r2, #4
 8006cd2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cda:	f043 0202 	orr.w	r2, r3, #2
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006ce4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ce8:	f003 0308 	and.w	r3, r3, #8
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d017      	beq.n	8006d20 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006cf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006cf4:	f003 0320 	and.w	r3, r3, #32
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d105      	bne.n	8006d08 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006cfc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006d00:	4b5c      	ldr	r3, [pc, #368]	@ (8006e74 <HAL_UART_IRQHandler+0x2b8>)
 8006d02:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d00b      	beq.n	8006d20 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	2208      	movs	r2, #8
 8006d0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d16:	f043 0208 	orr.w	r2, r3, #8
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006d20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d012      	beq.n	8006d52 <HAL_UART_IRQHandler+0x196>
 8006d2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d30:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d00c      	beq.n	8006d52 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006d40:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d48:	f043 0220 	orr.w	r2, r3, #32
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	f000 8266 	beq.w	800722a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006d5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d62:	f003 0320 	and.w	r3, r3, #32
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d013      	beq.n	8006d92 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006d6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d6e:	f003 0320 	and.w	r3, r3, #32
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d105      	bne.n	8006d82 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006d76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d007      	beq.n	8006d92 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d003      	beq.n	8006d92 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d98:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	689b      	ldr	r3, [r3, #8]
 8006da2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006da6:	2b40      	cmp	r3, #64	@ 0x40
 8006da8:	d005      	beq.n	8006db6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006daa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006dae:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d054      	beq.n	8006e60 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f001 f807 	bl	8007dca <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	689b      	ldr	r3, [r3, #8]
 8006dc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dc6:	2b40      	cmp	r3, #64	@ 0x40
 8006dc8:	d146      	bne.n	8006e58 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	3308      	adds	r3, #8
 8006dd0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dd4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006dd8:	e853 3f00 	ldrex	r3, [r3]
 8006ddc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006de0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006de4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006de8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	3308      	adds	r3, #8
 8006df2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006df6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006dfa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dfe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006e02:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006e06:	e841 2300 	strex	r3, r2, [r1]
 8006e0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006e0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d1d9      	bne.n	8006dca <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d017      	beq.n	8006e50 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e26:	4a15      	ldr	r2, [pc, #84]	@ (8006e7c <HAL_UART_IRQHandler+0x2c0>)
 8006e28:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e30:	4618      	mov	r0, r3
 8006e32:	f7fb fe9b 	bl	8002b6c <HAL_DMA_Abort_IT>
 8006e36:	4603      	mov	r3, r0
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d019      	beq.n	8006e70 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e44:	687a      	ldr	r2, [r7, #4]
 8006e46:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006e4a:	4610      	mov	r0, r2
 8006e4c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e4e:	e00f      	b.n	8006e70 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f000 fa13 	bl	800727c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e56:	e00b      	b.n	8006e70 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	f000 fa0f 	bl	800727c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e5e:	e007      	b.n	8006e70 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006e60:	6878      	ldr	r0, [r7, #4]
 8006e62:	f000 fa0b 	bl	800727c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006e6e:	e1dc      	b.n	800722a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e70:	bf00      	nop
    return;
 8006e72:	e1da      	b.n	800722a <HAL_UART_IRQHandler+0x66e>
 8006e74:	10000001 	.word	0x10000001
 8006e78:	04000120 	.word	0x04000120
 8006e7c:	08008137 	.word	0x08008137

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	f040 8170 	bne.w	800716a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006e8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e8e:	f003 0310 	and.w	r3, r3, #16
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	f000 8169 	beq.w	800716a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006e98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e9c:	f003 0310 	and.w	r3, r3, #16
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	f000 8162 	beq.w	800716a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	2210      	movs	r2, #16
 8006eac:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	689b      	ldr	r3, [r3, #8]
 8006eb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006eb8:	2b40      	cmp	r3, #64	@ 0x40
 8006eba:	f040 80d8 	bne.w	800706e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	685b      	ldr	r3, [r3, #4]
 8006ec8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006ecc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	f000 80af 	beq.w	8007034 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006edc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006ee0:	429a      	cmp	r2, r3
 8006ee2:	f080 80a7 	bcs.w	8007034 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006eec:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f003 0320 	and.w	r3, r3, #32
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	f040 8087 	bne.w	8007012 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006f10:	e853 3f00 	ldrex	r3, [r3]
 8006f14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006f18:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006f1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f20:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	461a      	mov	r2, r3
 8006f2a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006f2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006f32:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f36:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006f3a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006f3e:	e841 2300 	strex	r3, r2, [r1]
 8006f42:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006f46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d1da      	bne.n	8006f04 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	3308      	adds	r3, #8
 8006f54:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006f58:	e853 3f00 	ldrex	r3, [r3]
 8006f5c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006f5e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006f60:	f023 0301 	bic.w	r3, r3, #1
 8006f64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	3308      	adds	r3, #8
 8006f6e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006f72:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006f76:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f78:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006f7a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006f7e:	e841 2300 	strex	r3, r2, [r1]
 8006f82:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006f84:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d1e1      	bne.n	8006f4e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	3308      	adds	r3, #8
 8006f90:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f94:	e853 3f00 	ldrex	r3, [r3]
 8006f98:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006f9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006fa0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	3308      	adds	r3, #8
 8006faa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006fae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006fb0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fb2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006fb4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006fb6:	e841 2300 	strex	r3, r2, [r1]
 8006fba:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006fbc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d1e3      	bne.n	8006f8a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2220      	movs	r2, #32
 8006fc6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2200      	movs	r2, #0
 8006fce:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fd8:	e853 3f00 	ldrex	r3, [r3]
 8006fdc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006fde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006fe0:	f023 0310 	bic.w	r3, r3, #16
 8006fe4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	461a      	mov	r2, r3
 8006fee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006ff2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006ff4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ff6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006ff8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006ffa:	e841 2300 	strex	r3, r2, [r1]
 8006ffe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007000:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007002:	2b00      	cmp	r3, #0
 8007004:	d1e4      	bne.n	8006fd0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800700c:	4618      	mov	r0, r3
 800700e:	f7fb fd54 	bl	8002aba <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2202      	movs	r2, #2
 8007016:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007024:	b29b      	uxth	r3, r3
 8007026:	1ad3      	subs	r3, r2, r3
 8007028:	b29b      	uxth	r3, r3
 800702a:	4619      	mov	r1, r3
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f7fa fd05 	bl	8001a3c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007032:	e0fc      	b.n	800722e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800703a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800703e:	429a      	cmp	r2, r3
 8007040:	f040 80f5 	bne.w	800722e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f003 0320 	and.w	r3, r3, #32
 8007052:	2b20      	cmp	r3, #32
 8007054:	f040 80eb 	bne.w	800722e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2202      	movs	r2, #2
 800705c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007064:	4619      	mov	r1, r3
 8007066:	6878      	ldr	r0, [r7, #4]
 8007068:	f7fa fce8 	bl	8001a3c <HAL_UARTEx_RxEventCallback>
      return;
 800706c:	e0df      	b.n	800722e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800707a:	b29b      	uxth	r3, r3
 800707c:	1ad3      	subs	r3, r2, r3
 800707e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007088:	b29b      	uxth	r3, r3
 800708a:	2b00      	cmp	r3, #0
 800708c:	f000 80d1 	beq.w	8007232 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8007090:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007094:	2b00      	cmp	r3, #0
 8007096:	f000 80cc 	beq.w	8007232 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070a2:	e853 3f00 	ldrex	r3, [r3]
 80070a6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80070a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80070ae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	461a      	mov	r2, r3
 80070b8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80070bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80070be:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80070c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80070c4:	e841 2300 	strex	r3, r2, [r1]
 80070c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80070ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d1e4      	bne.n	800709a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	3308      	adds	r3, #8
 80070d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070da:	e853 3f00 	ldrex	r3, [r3]
 80070de:	623b      	str	r3, [r7, #32]
   return(result);
 80070e0:	6a3b      	ldr	r3, [r7, #32]
 80070e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80070e6:	f023 0301 	bic.w	r3, r3, #1
 80070ea:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	3308      	adds	r3, #8
 80070f4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80070f8:	633a      	str	r2, [r7, #48]	@ 0x30
 80070fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80070fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007100:	e841 2300 	strex	r3, r2, [r1]
 8007104:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007108:	2b00      	cmp	r3, #0
 800710a:	d1e1      	bne.n	80070d0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2220      	movs	r2, #32
 8007110:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2200      	movs	r2, #0
 8007118:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2200      	movs	r2, #0
 800711e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	e853 3f00 	ldrex	r3, [r3]
 800712c:	60fb      	str	r3, [r7, #12]
   return(result);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	f023 0310 	bic.w	r3, r3, #16
 8007134:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	461a      	mov	r2, r3
 800713e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007142:	61fb      	str	r3, [r7, #28]
 8007144:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007146:	69b9      	ldr	r1, [r7, #24]
 8007148:	69fa      	ldr	r2, [r7, #28]
 800714a:	e841 2300 	strex	r3, r2, [r1]
 800714e:	617b      	str	r3, [r7, #20]
   return(result);
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d1e4      	bne.n	8007120 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2202      	movs	r2, #2
 800715a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800715c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007160:	4619      	mov	r1, r3
 8007162:	6878      	ldr	r0, [r7, #4]
 8007164:	f7fa fc6a 	bl	8001a3c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007168:	e063      	b.n	8007232 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800716a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800716e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007172:	2b00      	cmp	r3, #0
 8007174:	d00e      	beq.n	8007194 <HAL_UART_IRQHandler+0x5d8>
 8007176:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800717a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800717e:	2b00      	cmp	r3, #0
 8007180:	d008      	beq.n	8007194 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800718a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800718c:	6878      	ldr	r0, [r7, #4]
 800718e:	f001 f80f 	bl	80081b0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007192:	e051      	b.n	8007238 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007194:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007198:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800719c:	2b00      	cmp	r3, #0
 800719e:	d014      	beq.n	80071ca <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80071a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d105      	bne.n	80071b8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80071ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80071b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d008      	beq.n	80071ca <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d03a      	beq.n	8007236 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	4798      	blx	r3
    }
    return;
 80071c8:	e035      	b.n	8007236 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80071ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d009      	beq.n	80071ea <HAL_UART_IRQHandler+0x62e>
 80071d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d003      	beq.n	80071ea <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f000 ffb9 	bl	800815a <UART_EndTransmit_IT>
    return;
 80071e8:	e026      	b.n	8007238 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80071ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d009      	beq.n	800720a <HAL_UART_IRQHandler+0x64e>
 80071f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071fa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d003      	beq.n	800720a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f000 ffe8 	bl	80081d8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007208:	e016      	b.n	8007238 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800720a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800720e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007212:	2b00      	cmp	r3, #0
 8007214:	d010      	beq.n	8007238 <HAL_UART_IRQHandler+0x67c>
 8007216:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800721a:	2b00      	cmp	r3, #0
 800721c:	da0c      	bge.n	8007238 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	f000 ffd0 	bl	80081c4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007224:	e008      	b.n	8007238 <HAL_UART_IRQHandler+0x67c>
      return;
 8007226:	bf00      	nop
 8007228:	e006      	b.n	8007238 <HAL_UART_IRQHandler+0x67c>
    return;
 800722a:	bf00      	nop
 800722c:	e004      	b.n	8007238 <HAL_UART_IRQHandler+0x67c>
      return;
 800722e:	bf00      	nop
 8007230:	e002      	b.n	8007238 <HAL_UART_IRQHandler+0x67c>
      return;
 8007232:	bf00      	nop
 8007234:	e000      	b.n	8007238 <HAL_UART_IRQHandler+0x67c>
    return;
 8007236:	bf00      	nop
  }
}
 8007238:	37e8      	adds	r7, #232	@ 0xe8
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}
 800723e:	bf00      	nop

08007240 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007240:	b480      	push	{r7}
 8007242:	b083      	sub	sp, #12
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007248:	bf00      	nop
 800724a:	370c      	adds	r7, #12
 800724c:	46bd      	mov	sp, r7
 800724e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007252:	4770      	bx	lr

08007254 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007254:	b480      	push	{r7}
 8007256:	b083      	sub	sp, #12
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800725c:	bf00      	nop
 800725e:	370c      	adds	r7, #12
 8007260:	46bd      	mov	sp, r7
 8007262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007266:	4770      	bx	lr

08007268 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007268:	b480      	push	{r7}
 800726a:	b083      	sub	sp, #12
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007270:	bf00      	nop
 8007272:	370c      	adds	r7, #12
 8007274:	46bd      	mov	sp, r7
 8007276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727a:	4770      	bx	lr

0800727c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800727c:	b480      	push	{r7}
 800727e:	b083      	sub	sp, #12
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007284:	bf00      	nop
 8007286:	370c      	adds	r7, #12
 8007288:	46bd      	mov	sp, r7
 800728a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728e:	4770      	bx	lr

08007290 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007290:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007294:	b08c      	sub	sp, #48	@ 0x30
 8007296:	af00      	add	r7, sp, #0
 8007298:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800729a:	2300      	movs	r3, #0
 800729c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80072a0:	697b      	ldr	r3, [r7, #20]
 80072a2:	689a      	ldr	r2, [r3, #8]
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	691b      	ldr	r3, [r3, #16]
 80072a8:	431a      	orrs	r2, r3
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	695b      	ldr	r3, [r3, #20]
 80072ae:	431a      	orrs	r2, r3
 80072b0:	697b      	ldr	r3, [r7, #20]
 80072b2:	69db      	ldr	r3, [r3, #28]
 80072b4:	4313      	orrs	r3, r2
 80072b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	681a      	ldr	r2, [r3, #0]
 80072be:	4baa      	ldr	r3, [pc, #680]	@ (8007568 <UART_SetConfig+0x2d8>)
 80072c0:	4013      	ands	r3, r2
 80072c2:	697a      	ldr	r2, [r7, #20]
 80072c4:	6812      	ldr	r2, [r2, #0]
 80072c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80072c8:	430b      	orrs	r3, r1
 80072ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072cc:	697b      	ldr	r3, [r7, #20]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	685b      	ldr	r3, [r3, #4]
 80072d2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80072d6:	697b      	ldr	r3, [r7, #20]
 80072d8:	68da      	ldr	r2, [r3, #12]
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	430a      	orrs	r2, r1
 80072e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80072e2:	697b      	ldr	r3, [r7, #20]
 80072e4:	699b      	ldr	r3, [r3, #24]
 80072e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4a9f      	ldr	r2, [pc, #636]	@ (800756c <UART_SetConfig+0x2dc>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d004      	beq.n	80072fc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	6a1b      	ldr	r3, [r3, #32]
 80072f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80072f8:	4313      	orrs	r3, r2
 80072fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	689b      	ldr	r3, [r3, #8]
 8007302:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007306:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800730a:	697a      	ldr	r2, [r7, #20]
 800730c:	6812      	ldr	r2, [r2, #0]
 800730e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007310:	430b      	orrs	r3, r1
 8007312:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800731a:	f023 010f 	bic.w	r1, r3, #15
 800731e:	697b      	ldr	r3, [r7, #20]
 8007320:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	430a      	orrs	r2, r1
 8007328:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	4a90      	ldr	r2, [pc, #576]	@ (8007570 <UART_SetConfig+0x2e0>)
 8007330:	4293      	cmp	r3, r2
 8007332:	d125      	bne.n	8007380 <UART_SetConfig+0xf0>
 8007334:	4b8f      	ldr	r3, [pc, #572]	@ (8007574 <UART_SetConfig+0x2e4>)
 8007336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800733a:	f003 0303 	and.w	r3, r3, #3
 800733e:	2b03      	cmp	r3, #3
 8007340:	d81a      	bhi.n	8007378 <UART_SetConfig+0xe8>
 8007342:	a201      	add	r2, pc, #4	@ (adr r2, 8007348 <UART_SetConfig+0xb8>)
 8007344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007348:	08007359 	.word	0x08007359
 800734c:	08007369 	.word	0x08007369
 8007350:	08007361 	.word	0x08007361
 8007354:	08007371 	.word	0x08007371
 8007358:	2301      	movs	r3, #1
 800735a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800735e:	e116      	b.n	800758e <UART_SetConfig+0x2fe>
 8007360:	2302      	movs	r3, #2
 8007362:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007366:	e112      	b.n	800758e <UART_SetConfig+0x2fe>
 8007368:	2304      	movs	r3, #4
 800736a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800736e:	e10e      	b.n	800758e <UART_SetConfig+0x2fe>
 8007370:	2308      	movs	r3, #8
 8007372:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007376:	e10a      	b.n	800758e <UART_SetConfig+0x2fe>
 8007378:	2310      	movs	r3, #16
 800737a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800737e:	e106      	b.n	800758e <UART_SetConfig+0x2fe>
 8007380:	697b      	ldr	r3, [r7, #20]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	4a7c      	ldr	r2, [pc, #496]	@ (8007578 <UART_SetConfig+0x2e8>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d138      	bne.n	80073fc <UART_SetConfig+0x16c>
 800738a:	4b7a      	ldr	r3, [pc, #488]	@ (8007574 <UART_SetConfig+0x2e4>)
 800738c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007390:	f003 030c 	and.w	r3, r3, #12
 8007394:	2b0c      	cmp	r3, #12
 8007396:	d82d      	bhi.n	80073f4 <UART_SetConfig+0x164>
 8007398:	a201      	add	r2, pc, #4	@ (adr r2, 80073a0 <UART_SetConfig+0x110>)
 800739a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800739e:	bf00      	nop
 80073a0:	080073d5 	.word	0x080073d5
 80073a4:	080073f5 	.word	0x080073f5
 80073a8:	080073f5 	.word	0x080073f5
 80073ac:	080073f5 	.word	0x080073f5
 80073b0:	080073e5 	.word	0x080073e5
 80073b4:	080073f5 	.word	0x080073f5
 80073b8:	080073f5 	.word	0x080073f5
 80073bc:	080073f5 	.word	0x080073f5
 80073c0:	080073dd 	.word	0x080073dd
 80073c4:	080073f5 	.word	0x080073f5
 80073c8:	080073f5 	.word	0x080073f5
 80073cc:	080073f5 	.word	0x080073f5
 80073d0:	080073ed 	.word	0x080073ed
 80073d4:	2300      	movs	r3, #0
 80073d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073da:	e0d8      	b.n	800758e <UART_SetConfig+0x2fe>
 80073dc:	2302      	movs	r3, #2
 80073de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073e2:	e0d4      	b.n	800758e <UART_SetConfig+0x2fe>
 80073e4:	2304      	movs	r3, #4
 80073e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073ea:	e0d0      	b.n	800758e <UART_SetConfig+0x2fe>
 80073ec:	2308      	movs	r3, #8
 80073ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073f2:	e0cc      	b.n	800758e <UART_SetConfig+0x2fe>
 80073f4:	2310      	movs	r3, #16
 80073f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073fa:	e0c8      	b.n	800758e <UART_SetConfig+0x2fe>
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a5e      	ldr	r2, [pc, #376]	@ (800757c <UART_SetConfig+0x2ec>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d125      	bne.n	8007452 <UART_SetConfig+0x1c2>
 8007406:	4b5b      	ldr	r3, [pc, #364]	@ (8007574 <UART_SetConfig+0x2e4>)
 8007408:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800740c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007410:	2b30      	cmp	r3, #48	@ 0x30
 8007412:	d016      	beq.n	8007442 <UART_SetConfig+0x1b2>
 8007414:	2b30      	cmp	r3, #48	@ 0x30
 8007416:	d818      	bhi.n	800744a <UART_SetConfig+0x1ba>
 8007418:	2b20      	cmp	r3, #32
 800741a:	d00a      	beq.n	8007432 <UART_SetConfig+0x1a2>
 800741c:	2b20      	cmp	r3, #32
 800741e:	d814      	bhi.n	800744a <UART_SetConfig+0x1ba>
 8007420:	2b00      	cmp	r3, #0
 8007422:	d002      	beq.n	800742a <UART_SetConfig+0x19a>
 8007424:	2b10      	cmp	r3, #16
 8007426:	d008      	beq.n	800743a <UART_SetConfig+0x1aa>
 8007428:	e00f      	b.n	800744a <UART_SetConfig+0x1ba>
 800742a:	2300      	movs	r3, #0
 800742c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007430:	e0ad      	b.n	800758e <UART_SetConfig+0x2fe>
 8007432:	2302      	movs	r3, #2
 8007434:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007438:	e0a9      	b.n	800758e <UART_SetConfig+0x2fe>
 800743a:	2304      	movs	r3, #4
 800743c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007440:	e0a5      	b.n	800758e <UART_SetConfig+0x2fe>
 8007442:	2308      	movs	r3, #8
 8007444:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007448:	e0a1      	b.n	800758e <UART_SetConfig+0x2fe>
 800744a:	2310      	movs	r3, #16
 800744c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007450:	e09d      	b.n	800758e <UART_SetConfig+0x2fe>
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	4a4a      	ldr	r2, [pc, #296]	@ (8007580 <UART_SetConfig+0x2f0>)
 8007458:	4293      	cmp	r3, r2
 800745a:	d125      	bne.n	80074a8 <UART_SetConfig+0x218>
 800745c:	4b45      	ldr	r3, [pc, #276]	@ (8007574 <UART_SetConfig+0x2e4>)
 800745e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007462:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007466:	2bc0      	cmp	r3, #192	@ 0xc0
 8007468:	d016      	beq.n	8007498 <UART_SetConfig+0x208>
 800746a:	2bc0      	cmp	r3, #192	@ 0xc0
 800746c:	d818      	bhi.n	80074a0 <UART_SetConfig+0x210>
 800746e:	2b80      	cmp	r3, #128	@ 0x80
 8007470:	d00a      	beq.n	8007488 <UART_SetConfig+0x1f8>
 8007472:	2b80      	cmp	r3, #128	@ 0x80
 8007474:	d814      	bhi.n	80074a0 <UART_SetConfig+0x210>
 8007476:	2b00      	cmp	r3, #0
 8007478:	d002      	beq.n	8007480 <UART_SetConfig+0x1f0>
 800747a:	2b40      	cmp	r3, #64	@ 0x40
 800747c:	d008      	beq.n	8007490 <UART_SetConfig+0x200>
 800747e:	e00f      	b.n	80074a0 <UART_SetConfig+0x210>
 8007480:	2300      	movs	r3, #0
 8007482:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007486:	e082      	b.n	800758e <UART_SetConfig+0x2fe>
 8007488:	2302      	movs	r3, #2
 800748a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800748e:	e07e      	b.n	800758e <UART_SetConfig+0x2fe>
 8007490:	2304      	movs	r3, #4
 8007492:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007496:	e07a      	b.n	800758e <UART_SetConfig+0x2fe>
 8007498:	2308      	movs	r3, #8
 800749a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800749e:	e076      	b.n	800758e <UART_SetConfig+0x2fe>
 80074a0:	2310      	movs	r3, #16
 80074a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074a6:	e072      	b.n	800758e <UART_SetConfig+0x2fe>
 80074a8:	697b      	ldr	r3, [r7, #20]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	4a35      	ldr	r2, [pc, #212]	@ (8007584 <UART_SetConfig+0x2f4>)
 80074ae:	4293      	cmp	r3, r2
 80074b0:	d12a      	bne.n	8007508 <UART_SetConfig+0x278>
 80074b2:	4b30      	ldr	r3, [pc, #192]	@ (8007574 <UART_SetConfig+0x2e4>)
 80074b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80074bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074c0:	d01a      	beq.n	80074f8 <UART_SetConfig+0x268>
 80074c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074c6:	d81b      	bhi.n	8007500 <UART_SetConfig+0x270>
 80074c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074cc:	d00c      	beq.n	80074e8 <UART_SetConfig+0x258>
 80074ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074d2:	d815      	bhi.n	8007500 <UART_SetConfig+0x270>
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d003      	beq.n	80074e0 <UART_SetConfig+0x250>
 80074d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074dc:	d008      	beq.n	80074f0 <UART_SetConfig+0x260>
 80074de:	e00f      	b.n	8007500 <UART_SetConfig+0x270>
 80074e0:	2300      	movs	r3, #0
 80074e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074e6:	e052      	b.n	800758e <UART_SetConfig+0x2fe>
 80074e8:	2302      	movs	r3, #2
 80074ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074ee:	e04e      	b.n	800758e <UART_SetConfig+0x2fe>
 80074f0:	2304      	movs	r3, #4
 80074f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074f6:	e04a      	b.n	800758e <UART_SetConfig+0x2fe>
 80074f8:	2308      	movs	r3, #8
 80074fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074fe:	e046      	b.n	800758e <UART_SetConfig+0x2fe>
 8007500:	2310      	movs	r3, #16
 8007502:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007506:	e042      	b.n	800758e <UART_SetConfig+0x2fe>
 8007508:	697b      	ldr	r3, [r7, #20]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a17      	ldr	r2, [pc, #92]	@ (800756c <UART_SetConfig+0x2dc>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d13a      	bne.n	8007588 <UART_SetConfig+0x2f8>
 8007512:	4b18      	ldr	r3, [pc, #96]	@ (8007574 <UART_SetConfig+0x2e4>)
 8007514:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007518:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800751c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007520:	d01a      	beq.n	8007558 <UART_SetConfig+0x2c8>
 8007522:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007526:	d81b      	bhi.n	8007560 <UART_SetConfig+0x2d0>
 8007528:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800752c:	d00c      	beq.n	8007548 <UART_SetConfig+0x2b8>
 800752e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007532:	d815      	bhi.n	8007560 <UART_SetConfig+0x2d0>
 8007534:	2b00      	cmp	r3, #0
 8007536:	d003      	beq.n	8007540 <UART_SetConfig+0x2b0>
 8007538:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800753c:	d008      	beq.n	8007550 <UART_SetConfig+0x2c0>
 800753e:	e00f      	b.n	8007560 <UART_SetConfig+0x2d0>
 8007540:	2300      	movs	r3, #0
 8007542:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007546:	e022      	b.n	800758e <UART_SetConfig+0x2fe>
 8007548:	2302      	movs	r3, #2
 800754a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800754e:	e01e      	b.n	800758e <UART_SetConfig+0x2fe>
 8007550:	2304      	movs	r3, #4
 8007552:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007556:	e01a      	b.n	800758e <UART_SetConfig+0x2fe>
 8007558:	2308      	movs	r3, #8
 800755a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800755e:	e016      	b.n	800758e <UART_SetConfig+0x2fe>
 8007560:	2310      	movs	r3, #16
 8007562:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007566:	e012      	b.n	800758e <UART_SetConfig+0x2fe>
 8007568:	cfff69f3 	.word	0xcfff69f3
 800756c:	40008000 	.word	0x40008000
 8007570:	40013800 	.word	0x40013800
 8007574:	40021000 	.word	0x40021000
 8007578:	40004400 	.word	0x40004400
 800757c:	40004800 	.word	0x40004800
 8007580:	40004c00 	.word	0x40004c00
 8007584:	40005000 	.word	0x40005000
 8007588:	2310      	movs	r3, #16
 800758a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800758e:	697b      	ldr	r3, [r7, #20]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	4aae      	ldr	r2, [pc, #696]	@ (800784c <UART_SetConfig+0x5bc>)
 8007594:	4293      	cmp	r3, r2
 8007596:	f040 8097 	bne.w	80076c8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800759a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800759e:	2b08      	cmp	r3, #8
 80075a0:	d823      	bhi.n	80075ea <UART_SetConfig+0x35a>
 80075a2:	a201      	add	r2, pc, #4	@ (adr r2, 80075a8 <UART_SetConfig+0x318>)
 80075a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075a8:	080075cd 	.word	0x080075cd
 80075ac:	080075eb 	.word	0x080075eb
 80075b0:	080075d5 	.word	0x080075d5
 80075b4:	080075eb 	.word	0x080075eb
 80075b8:	080075db 	.word	0x080075db
 80075bc:	080075eb 	.word	0x080075eb
 80075c0:	080075eb 	.word	0x080075eb
 80075c4:	080075eb 	.word	0x080075eb
 80075c8:	080075e3 	.word	0x080075e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075cc:	f7fe f8b4 	bl	8005738 <HAL_RCC_GetPCLK1Freq>
 80075d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80075d2:	e010      	b.n	80075f6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075d4:	4b9e      	ldr	r3, [pc, #632]	@ (8007850 <UART_SetConfig+0x5c0>)
 80075d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80075d8:	e00d      	b.n	80075f6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075da:	f7fe f83f 	bl	800565c <HAL_RCC_GetSysClockFreq>
 80075de:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80075e0:	e009      	b.n	80075f6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80075e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80075e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80075e8:	e005      	b.n	80075f6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80075ea:	2300      	movs	r3, #0
 80075ec:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80075ee:	2301      	movs	r3, #1
 80075f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80075f4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80075f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	f000 8130 	beq.w	800785e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80075fe:	697b      	ldr	r3, [r7, #20]
 8007600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007602:	4a94      	ldr	r2, [pc, #592]	@ (8007854 <UART_SetConfig+0x5c4>)
 8007604:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007608:	461a      	mov	r2, r3
 800760a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800760c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007610:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007612:	697b      	ldr	r3, [r7, #20]
 8007614:	685a      	ldr	r2, [r3, #4]
 8007616:	4613      	mov	r3, r2
 8007618:	005b      	lsls	r3, r3, #1
 800761a:	4413      	add	r3, r2
 800761c:	69ba      	ldr	r2, [r7, #24]
 800761e:	429a      	cmp	r2, r3
 8007620:	d305      	bcc.n	800762e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	685b      	ldr	r3, [r3, #4]
 8007626:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007628:	69ba      	ldr	r2, [r7, #24]
 800762a:	429a      	cmp	r2, r3
 800762c:	d903      	bls.n	8007636 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800762e:	2301      	movs	r3, #1
 8007630:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007634:	e113      	b.n	800785e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007638:	2200      	movs	r2, #0
 800763a:	60bb      	str	r3, [r7, #8]
 800763c:	60fa      	str	r2, [r7, #12]
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007642:	4a84      	ldr	r2, [pc, #528]	@ (8007854 <UART_SetConfig+0x5c4>)
 8007644:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007648:	b29b      	uxth	r3, r3
 800764a:	2200      	movs	r2, #0
 800764c:	603b      	str	r3, [r7, #0]
 800764e:	607a      	str	r2, [r7, #4]
 8007650:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007654:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007658:	f7f8 fe3a 	bl	80002d0 <__aeabi_uldivmod>
 800765c:	4602      	mov	r2, r0
 800765e:	460b      	mov	r3, r1
 8007660:	4610      	mov	r0, r2
 8007662:	4619      	mov	r1, r3
 8007664:	f04f 0200 	mov.w	r2, #0
 8007668:	f04f 0300 	mov.w	r3, #0
 800766c:	020b      	lsls	r3, r1, #8
 800766e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007672:	0202      	lsls	r2, r0, #8
 8007674:	6979      	ldr	r1, [r7, #20]
 8007676:	6849      	ldr	r1, [r1, #4]
 8007678:	0849      	lsrs	r1, r1, #1
 800767a:	2000      	movs	r0, #0
 800767c:	460c      	mov	r4, r1
 800767e:	4605      	mov	r5, r0
 8007680:	eb12 0804 	adds.w	r8, r2, r4
 8007684:	eb43 0905 	adc.w	r9, r3, r5
 8007688:	697b      	ldr	r3, [r7, #20]
 800768a:	685b      	ldr	r3, [r3, #4]
 800768c:	2200      	movs	r2, #0
 800768e:	469a      	mov	sl, r3
 8007690:	4693      	mov	fp, r2
 8007692:	4652      	mov	r2, sl
 8007694:	465b      	mov	r3, fp
 8007696:	4640      	mov	r0, r8
 8007698:	4649      	mov	r1, r9
 800769a:	f7f8 fe19 	bl	80002d0 <__aeabi_uldivmod>
 800769e:	4602      	mov	r2, r0
 80076a0:	460b      	mov	r3, r1
 80076a2:	4613      	mov	r3, r2
 80076a4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80076a6:	6a3b      	ldr	r3, [r7, #32]
 80076a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80076ac:	d308      	bcc.n	80076c0 <UART_SetConfig+0x430>
 80076ae:	6a3b      	ldr	r3, [r7, #32]
 80076b0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80076b4:	d204      	bcs.n	80076c0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80076b6:	697b      	ldr	r3, [r7, #20]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	6a3a      	ldr	r2, [r7, #32]
 80076bc:	60da      	str	r2, [r3, #12]
 80076be:	e0ce      	b.n	800785e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80076c0:	2301      	movs	r3, #1
 80076c2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80076c6:	e0ca      	b.n	800785e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80076c8:	697b      	ldr	r3, [r7, #20]
 80076ca:	69db      	ldr	r3, [r3, #28]
 80076cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076d0:	d166      	bne.n	80077a0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80076d2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80076d6:	2b08      	cmp	r3, #8
 80076d8:	d827      	bhi.n	800772a <UART_SetConfig+0x49a>
 80076da:	a201      	add	r2, pc, #4	@ (adr r2, 80076e0 <UART_SetConfig+0x450>)
 80076dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076e0:	08007705 	.word	0x08007705
 80076e4:	0800770d 	.word	0x0800770d
 80076e8:	08007715 	.word	0x08007715
 80076ec:	0800772b 	.word	0x0800772b
 80076f0:	0800771b 	.word	0x0800771b
 80076f4:	0800772b 	.word	0x0800772b
 80076f8:	0800772b 	.word	0x0800772b
 80076fc:	0800772b 	.word	0x0800772b
 8007700:	08007723 	.word	0x08007723
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007704:	f7fe f818 	bl	8005738 <HAL_RCC_GetPCLK1Freq>
 8007708:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800770a:	e014      	b.n	8007736 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800770c:	f7fe f82a 	bl	8005764 <HAL_RCC_GetPCLK2Freq>
 8007710:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007712:	e010      	b.n	8007736 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007714:	4b4e      	ldr	r3, [pc, #312]	@ (8007850 <UART_SetConfig+0x5c0>)
 8007716:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007718:	e00d      	b.n	8007736 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800771a:	f7fd ff9f 	bl	800565c <HAL_RCC_GetSysClockFreq>
 800771e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007720:	e009      	b.n	8007736 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007722:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007726:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007728:	e005      	b.n	8007736 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800772a:	2300      	movs	r3, #0
 800772c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800772e:	2301      	movs	r3, #1
 8007730:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007734:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007738:	2b00      	cmp	r3, #0
 800773a:	f000 8090 	beq.w	800785e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007742:	4a44      	ldr	r2, [pc, #272]	@ (8007854 <UART_SetConfig+0x5c4>)
 8007744:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007748:	461a      	mov	r2, r3
 800774a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800774c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007750:	005a      	lsls	r2, r3, #1
 8007752:	697b      	ldr	r3, [r7, #20]
 8007754:	685b      	ldr	r3, [r3, #4]
 8007756:	085b      	lsrs	r3, r3, #1
 8007758:	441a      	add	r2, r3
 800775a:	697b      	ldr	r3, [r7, #20]
 800775c:	685b      	ldr	r3, [r3, #4]
 800775e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007762:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007764:	6a3b      	ldr	r3, [r7, #32]
 8007766:	2b0f      	cmp	r3, #15
 8007768:	d916      	bls.n	8007798 <UART_SetConfig+0x508>
 800776a:	6a3b      	ldr	r3, [r7, #32]
 800776c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007770:	d212      	bcs.n	8007798 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007772:	6a3b      	ldr	r3, [r7, #32]
 8007774:	b29b      	uxth	r3, r3
 8007776:	f023 030f 	bic.w	r3, r3, #15
 800777a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800777c:	6a3b      	ldr	r3, [r7, #32]
 800777e:	085b      	lsrs	r3, r3, #1
 8007780:	b29b      	uxth	r3, r3
 8007782:	f003 0307 	and.w	r3, r3, #7
 8007786:	b29a      	uxth	r2, r3
 8007788:	8bfb      	ldrh	r3, [r7, #30]
 800778a:	4313      	orrs	r3, r2
 800778c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800778e:	697b      	ldr	r3, [r7, #20]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	8bfa      	ldrh	r2, [r7, #30]
 8007794:	60da      	str	r2, [r3, #12]
 8007796:	e062      	b.n	800785e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007798:	2301      	movs	r3, #1
 800779a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800779e:	e05e      	b.n	800785e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80077a0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80077a4:	2b08      	cmp	r3, #8
 80077a6:	d828      	bhi.n	80077fa <UART_SetConfig+0x56a>
 80077a8:	a201      	add	r2, pc, #4	@ (adr r2, 80077b0 <UART_SetConfig+0x520>)
 80077aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077ae:	bf00      	nop
 80077b0:	080077d5 	.word	0x080077d5
 80077b4:	080077dd 	.word	0x080077dd
 80077b8:	080077e5 	.word	0x080077e5
 80077bc:	080077fb 	.word	0x080077fb
 80077c0:	080077eb 	.word	0x080077eb
 80077c4:	080077fb 	.word	0x080077fb
 80077c8:	080077fb 	.word	0x080077fb
 80077cc:	080077fb 	.word	0x080077fb
 80077d0:	080077f3 	.word	0x080077f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80077d4:	f7fd ffb0 	bl	8005738 <HAL_RCC_GetPCLK1Freq>
 80077d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80077da:	e014      	b.n	8007806 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80077dc:	f7fd ffc2 	bl	8005764 <HAL_RCC_GetPCLK2Freq>
 80077e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80077e2:	e010      	b.n	8007806 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80077e4:	4b1a      	ldr	r3, [pc, #104]	@ (8007850 <UART_SetConfig+0x5c0>)
 80077e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80077e8:	e00d      	b.n	8007806 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077ea:	f7fd ff37 	bl	800565c <HAL_RCC_GetSysClockFreq>
 80077ee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80077f0:	e009      	b.n	8007806 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80077f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80077f8:	e005      	b.n	8007806 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80077fa:	2300      	movs	r3, #0
 80077fc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80077fe:	2301      	movs	r3, #1
 8007800:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007804:	bf00      	nop
    }

    if (pclk != 0U)
 8007806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007808:	2b00      	cmp	r3, #0
 800780a:	d028      	beq.n	800785e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800780c:	697b      	ldr	r3, [r7, #20]
 800780e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007810:	4a10      	ldr	r2, [pc, #64]	@ (8007854 <UART_SetConfig+0x5c4>)
 8007812:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007816:	461a      	mov	r2, r3
 8007818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800781a:	fbb3 f2f2 	udiv	r2, r3, r2
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	685b      	ldr	r3, [r3, #4]
 8007822:	085b      	lsrs	r3, r3, #1
 8007824:	441a      	add	r2, r3
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	685b      	ldr	r3, [r3, #4]
 800782a:	fbb2 f3f3 	udiv	r3, r2, r3
 800782e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007830:	6a3b      	ldr	r3, [r7, #32]
 8007832:	2b0f      	cmp	r3, #15
 8007834:	d910      	bls.n	8007858 <UART_SetConfig+0x5c8>
 8007836:	6a3b      	ldr	r3, [r7, #32]
 8007838:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800783c:	d20c      	bcs.n	8007858 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800783e:	6a3b      	ldr	r3, [r7, #32]
 8007840:	b29a      	uxth	r2, r3
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	60da      	str	r2, [r3, #12]
 8007848:	e009      	b.n	800785e <UART_SetConfig+0x5ce>
 800784a:	bf00      	nop
 800784c:	40008000 	.word	0x40008000
 8007850:	00f42400 	.word	0x00f42400
 8007854:	0800d02c 	.word	0x0800d02c
      }
      else
      {
        ret = HAL_ERROR;
 8007858:	2301      	movs	r3, #1
 800785a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800785e:	697b      	ldr	r3, [r7, #20]
 8007860:	2201      	movs	r2, #1
 8007862:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	2201      	movs	r2, #1
 800786a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	2200      	movs	r2, #0
 8007872:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	2200      	movs	r2, #0
 8007878:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800787a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800787e:	4618      	mov	r0, r3
 8007880:	3730      	adds	r7, #48	@ 0x30
 8007882:	46bd      	mov	sp, r7
 8007884:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007888 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007888:	b480      	push	{r7}
 800788a:	b083      	sub	sp, #12
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007894:	f003 0308 	and.w	r3, r3, #8
 8007898:	2b00      	cmp	r3, #0
 800789a:	d00a      	beq.n	80078b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	685b      	ldr	r3, [r3, #4]
 80078a2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	430a      	orrs	r2, r1
 80078b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078b6:	f003 0301 	and.w	r3, r3, #1
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d00a      	beq.n	80078d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	685b      	ldr	r3, [r3, #4]
 80078c4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	430a      	orrs	r2, r1
 80078d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078d8:	f003 0302 	and.w	r3, r3, #2
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d00a      	beq.n	80078f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	430a      	orrs	r2, r1
 80078f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078fa:	f003 0304 	and.w	r3, r3, #4
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d00a      	beq.n	8007918 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	430a      	orrs	r2, r1
 8007916:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800791c:	f003 0310 	and.w	r3, r3, #16
 8007920:	2b00      	cmp	r3, #0
 8007922:	d00a      	beq.n	800793a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	689b      	ldr	r3, [r3, #8]
 800792a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	430a      	orrs	r2, r1
 8007938:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800793e:	f003 0320 	and.w	r3, r3, #32
 8007942:	2b00      	cmp	r3, #0
 8007944:	d00a      	beq.n	800795c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	689b      	ldr	r3, [r3, #8]
 800794c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	430a      	orrs	r2, r1
 800795a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007960:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007964:	2b00      	cmp	r3, #0
 8007966:	d01a      	beq.n	800799e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	685b      	ldr	r3, [r3, #4]
 800796e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	430a      	orrs	r2, r1
 800797c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007982:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007986:	d10a      	bne.n	800799e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	685b      	ldr	r3, [r3, #4]
 800798e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	430a      	orrs	r2, r1
 800799c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d00a      	beq.n	80079c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	430a      	orrs	r2, r1
 80079be:	605a      	str	r2, [r3, #4]
  }
}
 80079c0:	bf00      	nop
 80079c2:	370c      	adds	r7, #12
 80079c4:	46bd      	mov	sp, r7
 80079c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ca:	4770      	bx	lr

080079cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b098      	sub	sp, #96	@ 0x60
 80079d0:	af02      	add	r7, sp, #8
 80079d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2200      	movs	r2, #0
 80079d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80079dc:	f7fa fe0c 	bl	80025f8 <HAL_GetTick>
 80079e0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f003 0308 	and.w	r3, r3, #8
 80079ec:	2b08      	cmp	r3, #8
 80079ee:	d12f      	bne.n	8007a50 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80079f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80079f4:	9300      	str	r3, [sp, #0]
 80079f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80079f8:	2200      	movs	r2, #0
 80079fa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f000 f88e 	bl	8007b20 <UART_WaitOnFlagUntilTimeout>
 8007a04:	4603      	mov	r3, r0
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d022      	beq.n	8007a50 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a12:	e853 3f00 	ldrex	r3, [r3]
 8007a16:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007a18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a1e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	461a      	mov	r2, r3
 8007a26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a28:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a2a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a2c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007a2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a30:	e841 2300 	strex	r3, r2, [r1]
 8007a34:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d1e6      	bne.n	8007a0a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2220      	movs	r2, #32
 8007a40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2200      	movs	r2, #0
 8007a48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a4c:	2303      	movs	r3, #3
 8007a4e:	e063      	b.n	8007b18 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f003 0304 	and.w	r3, r3, #4
 8007a5a:	2b04      	cmp	r3, #4
 8007a5c:	d149      	bne.n	8007af2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a5e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a62:	9300      	str	r3, [sp, #0]
 8007a64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a66:	2200      	movs	r2, #0
 8007a68:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f000 f857 	bl	8007b20 <UART_WaitOnFlagUntilTimeout>
 8007a72:	4603      	mov	r3, r0
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d03c      	beq.n	8007af2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a80:	e853 3f00 	ldrex	r3, [r3]
 8007a84:	623b      	str	r3, [r7, #32]
   return(result);
 8007a86:	6a3b      	ldr	r3, [r7, #32]
 8007a88:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	461a      	mov	r2, r3
 8007a94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a96:	633b      	str	r3, [r7, #48]	@ 0x30
 8007a98:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a9a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a9e:	e841 2300 	strex	r3, r2, [r1]
 8007aa2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007aa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d1e6      	bne.n	8007a78 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	3308      	adds	r3, #8
 8007ab0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	e853 3f00 	ldrex	r3, [r3]
 8007ab8:	60fb      	str	r3, [r7, #12]
   return(result);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	f023 0301 	bic.w	r3, r3, #1
 8007ac0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	3308      	adds	r3, #8
 8007ac8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007aca:	61fa      	str	r2, [r7, #28]
 8007acc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ace:	69b9      	ldr	r1, [r7, #24]
 8007ad0:	69fa      	ldr	r2, [r7, #28]
 8007ad2:	e841 2300 	strex	r3, r2, [r1]
 8007ad6:	617b      	str	r3, [r7, #20]
   return(result);
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d1e5      	bne.n	8007aaa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2220      	movs	r2, #32
 8007ae2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2200      	movs	r2, #0
 8007aea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007aee:	2303      	movs	r3, #3
 8007af0:	e012      	b.n	8007b18 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2220      	movs	r2, #32
 8007af6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2220      	movs	r2, #32
 8007afe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2200      	movs	r2, #0
 8007b06:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2200      	movs	r2, #0
 8007b12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007b16:	2300      	movs	r3, #0
}
 8007b18:	4618      	mov	r0, r3
 8007b1a:	3758      	adds	r7, #88	@ 0x58
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bd80      	pop	{r7, pc}

08007b20 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b084      	sub	sp, #16
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	60f8      	str	r0, [r7, #12]
 8007b28:	60b9      	str	r1, [r7, #8]
 8007b2a:	603b      	str	r3, [r7, #0]
 8007b2c:	4613      	mov	r3, r2
 8007b2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b30:	e04f      	b.n	8007bd2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b32:	69bb      	ldr	r3, [r7, #24]
 8007b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b38:	d04b      	beq.n	8007bd2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b3a:	f7fa fd5d 	bl	80025f8 <HAL_GetTick>
 8007b3e:	4602      	mov	r2, r0
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	1ad3      	subs	r3, r2, r3
 8007b44:	69ba      	ldr	r2, [r7, #24]
 8007b46:	429a      	cmp	r2, r3
 8007b48:	d302      	bcc.n	8007b50 <UART_WaitOnFlagUntilTimeout+0x30>
 8007b4a:	69bb      	ldr	r3, [r7, #24]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d101      	bne.n	8007b54 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007b50:	2303      	movs	r3, #3
 8007b52:	e04e      	b.n	8007bf2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f003 0304 	and.w	r3, r3, #4
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d037      	beq.n	8007bd2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	2b80      	cmp	r3, #128	@ 0x80
 8007b66:	d034      	beq.n	8007bd2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	2b40      	cmp	r3, #64	@ 0x40
 8007b6c:	d031      	beq.n	8007bd2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	69db      	ldr	r3, [r3, #28]
 8007b74:	f003 0308 	and.w	r3, r3, #8
 8007b78:	2b08      	cmp	r3, #8
 8007b7a:	d110      	bne.n	8007b9e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	2208      	movs	r2, #8
 8007b82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007b84:	68f8      	ldr	r0, [r7, #12]
 8007b86:	f000 f920 	bl	8007dca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	2208      	movs	r2, #8
 8007b8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	2200      	movs	r2, #0
 8007b96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	e029      	b.n	8007bf2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	69db      	ldr	r3, [r3, #28]
 8007ba4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007ba8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007bac:	d111      	bne.n	8007bd2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007bb6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007bb8:	68f8      	ldr	r0, [r7, #12]
 8007bba:	f000 f906 	bl	8007dca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2220      	movs	r2, #32
 8007bc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	2200      	movs	r2, #0
 8007bca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007bce:	2303      	movs	r3, #3
 8007bd0:	e00f      	b.n	8007bf2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	69da      	ldr	r2, [r3, #28]
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	4013      	ands	r3, r2
 8007bdc:	68ba      	ldr	r2, [r7, #8]
 8007bde:	429a      	cmp	r2, r3
 8007be0:	bf0c      	ite	eq
 8007be2:	2301      	moveq	r3, #1
 8007be4:	2300      	movne	r3, #0
 8007be6:	b2db      	uxtb	r3, r3
 8007be8:	461a      	mov	r2, r3
 8007bea:	79fb      	ldrb	r3, [r7, #7]
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d0a0      	beq.n	8007b32 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007bf0:	2300      	movs	r3, #0
}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	3710      	adds	r7, #16
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}
	...

08007bfc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b096      	sub	sp, #88	@ 0x58
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	60f8      	str	r0, [r7, #12]
 8007c04:	60b9      	str	r1, [r7, #8]
 8007c06:	4613      	mov	r3, r2
 8007c08:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	68ba      	ldr	r2, [r7, #8]
 8007c0e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	88fa      	ldrh	r2, [r7, #6]
 8007c14:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2222      	movs	r2, #34	@ 0x22
 8007c24:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d02d      	beq.n	8007c8e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c38:	4a40      	ldr	r2, [pc, #256]	@ (8007d3c <UART_Start_Receive_DMA+0x140>)
 8007c3a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c42:	4a3f      	ldr	r2, [pc, #252]	@ (8007d40 <UART_Start_Receive_DMA+0x144>)
 8007c44:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c4c:	4a3d      	ldr	r2, [pc, #244]	@ (8007d44 <UART_Start_Receive_DMA+0x148>)
 8007c4e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c56:	2200      	movs	r2, #0
 8007c58:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	3324      	adds	r3, #36	@ 0x24
 8007c66:	4619      	mov	r1, r3
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c6c:	461a      	mov	r2, r3
 8007c6e:	88fb      	ldrh	r3, [r7, #6]
 8007c70:	f7fa fea8 	bl	80029c4 <HAL_DMA_Start_IT>
 8007c74:	4603      	mov	r3, r0
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d009      	beq.n	8007c8e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	2210      	movs	r2, #16
 8007c7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2220      	movs	r2, #32
 8007c86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	e051      	b.n	8007d32 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	691b      	ldr	r3, [r3, #16]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d018      	beq.n	8007cc8 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c9e:	e853 3f00 	ldrex	r3, [r3]
 8007ca2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ca6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007caa:	657b      	str	r3, [r7, #84]	@ 0x54
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	461a      	mov	r2, r3
 8007cb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007cb4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007cb6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007cba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007cbc:	e841 2300 	strex	r3, r2, [r1]
 8007cc0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007cc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d1e6      	bne.n	8007c96 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	3308      	adds	r3, #8
 8007cce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cd2:	e853 3f00 	ldrex	r3, [r3]
 8007cd6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cda:	f043 0301 	orr.w	r3, r3, #1
 8007cde:	653b      	str	r3, [r7, #80]	@ 0x50
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	3308      	adds	r3, #8
 8007ce6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007ce8:	637a      	str	r2, [r7, #52]	@ 0x34
 8007cea:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cec:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007cee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007cf0:	e841 2300 	strex	r3, r2, [r1]
 8007cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007cf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d1e5      	bne.n	8007cc8 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	3308      	adds	r3, #8
 8007d02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d04:	697b      	ldr	r3, [r7, #20]
 8007d06:	e853 3f00 	ldrex	r3, [r3]
 8007d0a:	613b      	str	r3, [r7, #16]
   return(result);
 8007d0c:	693b      	ldr	r3, [r7, #16]
 8007d0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	3308      	adds	r3, #8
 8007d1a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007d1c:	623a      	str	r2, [r7, #32]
 8007d1e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d20:	69f9      	ldr	r1, [r7, #28]
 8007d22:	6a3a      	ldr	r2, [r7, #32]
 8007d24:	e841 2300 	strex	r3, r2, [r1]
 8007d28:	61bb      	str	r3, [r7, #24]
   return(result);
 8007d2a:	69bb      	ldr	r3, [r7, #24]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d1e5      	bne.n	8007cfc <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8007d30:	2300      	movs	r3, #0
}
 8007d32:	4618      	mov	r0, r3
 8007d34:	3758      	adds	r7, #88	@ 0x58
 8007d36:	46bd      	mov	sp, r7
 8007d38:	bd80      	pop	{r7, pc}
 8007d3a:	bf00      	nop
 8007d3c:	08007f4d 	.word	0x08007f4d
 8007d40:	08008079 	.word	0x08008079
 8007d44:	080080b7 	.word	0x080080b7

08007d48 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007d48:	b480      	push	{r7}
 8007d4a:	b08f      	sub	sp, #60	@ 0x3c
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d56:	6a3b      	ldr	r3, [r7, #32]
 8007d58:	e853 3f00 	ldrex	r3, [r3]
 8007d5c:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d5e:	69fb      	ldr	r3, [r7, #28]
 8007d60:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007d64:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	461a      	mov	r2, r3
 8007d6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007d70:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d72:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007d74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d76:	e841 2300 	strex	r3, r2, [r1]
 8007d7a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d1e6      	bne.n	8007d50 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	3308      	adds	r3, #8
 8007d88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	e853 3f00 	ldrex	r3, [r3]
 8007d90:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007d98:	633b      	str	r3, [r7, #48]	@ 0x30
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	3308      	adds	r3, #8
 8007da0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007da2:	61ba      	str	r2, [r7, #24]
 8007da4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007da6:	6979      	ldr	r1, [r7, #20]
 8007da8:	69ba      	ldr	r2, [r7, #24]
 8007daa:	e841 2300 	strex	r3, r2, [r1]
 8007dae:	613b      	str	r3, [r7, #16]
   return(result);
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d1e5      	bne.n	8007d82 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	2220      	movs	r2, #32
 8007dba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8007dbe:	bf00      	nop
 8007dc0:	373c      	adds	r7, #60	@ 0x3c
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc8:	4770      	bx	lr

08007dca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007dca:	b480      	push	{r7}
 8007dcc:	b095      	sub	sp, #84	@ 0x54
 8007dce:	af00      	add	r7, sp, #0
 8007dd0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007dda:	e853 3f00 	ldrex	r3, [r3]
 8007dde:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007de2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007de6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	461a      	mov	r2, r3
 8007dee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007df0:	643b      	str	r3, [r7, #64]	@ 0x40
 8007df2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007df4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007df6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007df8:	e841 2300 	strex	r3, r2, [r1]
 8007dfc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007dfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d1e6      	bne.n	8007dd2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	3308      	adds	r3, #8
 8007e0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e0c:	6a3b      	ldr	r3, [r7, #32]
 8007e0e:	e853 3f00 	ldrex	r3, [r3]
 8007e12:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e14:	69fb      	ldr	r3, [r7, #28]
 8007e16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007e1a:	f023 0301 	bic.w	r3, r3, #1
 8007e1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	3308      	adds	r3, #8
 8007e26:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e28:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007e2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007e2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e30:	e841 2300 	strex	r3, r2, [r1]
 8007e34:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d1e3      	bne.n	8007e04 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e40:	2b01      	cmp	r3, #1
 8007e42:	d118      	bne.n	8007e76 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	e853 3f00 	ldrex	r3, [r3]
 8007e50:	60bb      	str	r3, [r7, #8]
   return(result);
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	f023 0310 	bic.w	r3, r3, #16
 8007e58:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	461a      	mov	r2, r3
 8007e60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e62:	61bb      	str	r3, [r7, #24]
 8007e64:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e66:	6979      	ldr	r1, [r7, #20]
 8007e68:	69ba      	ldr	r2, [r7, #24]
 8007e6a:	e841 2300 	strex	r3, r2, [r1]
 8007e6e:	613b      	str	r3, [r7, #16]
   return(result);
 8007e70:	693b      	ldr	r3, [r7, #16]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d1e6      	bne.n	8007e44 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2220      	movs	r2, #32
 8007e7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2200      	movs	r2, #0
 8007e82:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2200      	movs	r2, #0
 8007e88:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007e8a:	bf00      	nop
 8007e8c:	3754      	adds	r7, #84	@ 0x54
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e94:	4770      	bx	lr

08007e96 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007e96:	b580      	push	{r7, lr}
 8007e98:	b090      	sub	sp, #64	@ 0x40
 8007e9a:	af00      	add	r7, sp, #0
 8007e9c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ea2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f003 0320 	and.w	r3, r3, #32
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d137      	bne.n	8007f22 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8007eb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007eba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	3308      	adds	r3, #8
 8007ec0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ec4:	e853 3f00 	ldrex	r3, [r3]
 8007ec8:	623b      	str	r3, [r7, #32]
   return(result);
 8007eca:	6a3b      	ldr	r3, [r7, #32]
 8007ecc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ed0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007ed2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	3308      	adds	r3, #8
 8007ed8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007eda:	633a      	str	r2, [r7, #48]	@ 0x30
 8007edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ede:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ee0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ee2:	e841 2300 	strex	r3, r2, [r1]
 8007ee6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d1e5      	bne.n	8007eba <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007eee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ef4:	693b      	ldr	r3, [r7, #16]
 8007ef6:	e853 3f00 	ldrex	r3, [r3]
 8007efa:	60fb      	str	r3, [r7, #12]
   return(result);
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f02:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	461a      	mov	r2, r3
 8007f0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f0c:	61fb      	str	r3, [r7, #28]
 8007f0e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f10:	69b9      	ldr	r1, [r7, #24]
 8007f12:	69fa      	ldr	r2, [r7, #28]
 8007f14:	e841 2300 	strex	r3, r2, [r1]
 8007f18:	617b      	str	r3, [r7, #20]
   return(result);
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d1e6      	bne.n	8007eee <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007f20:	e002      	b.n	8007f28 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007f22:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007f24:	f7f9 fde2 	bl	8001aec <HAL_UART_TxCpltCallback>
}
 8007f28:	bf00      	nop
 8007f2a:	3740      	adds	r7, #64	@ 0x40
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bd80      	pop	{r7, pc}

08007f30 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b084      	sub	sp, #16
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f3c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007f3e:	68f8      	ldr	r0, [r7, #12]
 8007f40:	f7ff f97e 	bl	8007240 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f44:	bf00      	nop
 8007f46:	3710      	adds	r7, #16
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bd80      	pop	{r7, pc}

08007f4c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b09c      	sub	sp, #112	@ 0x70
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f58:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f003 0320 	and.w	r3, r3, #32
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d171      	bne.n	800804c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8007f68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f78:	e853 3f00 	ldrex	r3, [r3]
 8007f7c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007f7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007f84:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007f86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007f8e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007f90:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f92:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007f94:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007f96:	e841 2300 	strex	r3, r2, [r1]
 8007f9a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007f9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d1e6      	bne.n	8007f70 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fa2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	3308      	adds	r3, #8
 8007fa8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fac:	e853 3f00 	ldrex	r3, [r3]
 8007fb0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007fb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fb4:	f023 0301 	bic.w	r3, r3, #1
 8007fb8:	667b      	str	r3, [r7, #100]	@ 0x64
 8007fba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	3308      	adds	r3, #8
 8007fc0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007fc2:	647a      	str	r2, [r7, #68]	@ 0x44
 8007fc4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fc6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007fc8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007fca:	e841 2300 	strex	r3, r2, [r1]
 8007fce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007fd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d1e5      	bne.n	8007fa2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007fd6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	3308      	adds	r3, #8
 8007fdc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fe0:	e853 3f00 	ldrex	r3, [r3]
 8007fe4:	623b      	str	r3, [r7, #32]
   return(result);
 8007fe6:	6a3b      	ldr	r3, [r7, #32]
 8007fe8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007fec:	663b      	str	r3, [r7, #96]	@ 0x60
 8007fee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	3308      	adds	r3, #8
 8007ff4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007ff6:	633a      	str	r2, [r7, #48]	@ 0x30
 8007ff8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ffa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ffc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ffe:	e841 2300 	strex	r3, r2, [r1]
 8008002:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008004:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008006:	2b00      	cmp	r3, #0
 8008008:	d1e5      	bne.n	8007fd6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800800a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800800c:	2220      	movs	r2, #32
 800800e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008012:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008014:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008016:	2b01      	cmp	r3, #1
 8008018:	d118      	bne.n	800804c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800801a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008020:	693b      	ldr	r3, [r7, #16]
 8008022:	e853 3f00 	ldrex	r3, [r3]
 8008026:	60fb      	str	r3, [r7, #12]
   return(result);
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	f023 0310 	bic.w	r3, r3, #16
 800802e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008030:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	461a      	mov	r2, r3
 8008036:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008038:	61fb      	str	r3, [r7, #28]
 800803a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800803c:	69b9      	ldr	r1, [r7, #24]
 800803e:	69fa      	ldr	r2, [r7, #28]
 8008040:	e841 2300 	strex	r3, r2, [r1]
 8008044:	617b      	str	r3, [r7, #20]
   return(result);
 8008046:	697b      	ldr	r3, [r7, #20]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d1e6      	bne.n	800801a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800804c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800804e:	2200      	movs	r2, #0
 8008050:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008052:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008054:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008056:	2b01      	cmp	r3, #1
 8008058:	d107      	bne.n	800806a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800805a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800805c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008060:	4619      	mov	r1, r3
 8008062:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008064:	f7f9 fcea 	bl	8001a3c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008068:	e002      	b.n	8008070 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800806a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800806c:	f7ff f8f2 	bl	8007254 <HAL_UART_RxCpltCallback>
}
 8008070:	bf00      	nop
 8008072:	3770      	adds	r7, #112	@ 0x70
 8008074:	46bd      	mov	sp, r7
 8008076:	bd80      	pop	{r7, pc}

08008078 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b084      	sub	sp, #16
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008084:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	2201      	movs	r2, #1
 800808a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008090:	2b01      	cmp	r3, #1
 8008092:	d109      	bne.n	80080a8 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800809a:	085b      	lsrs	r3, r3, #1
 800809c:	b29b      	uxth	r3, r3
 800809e:	4619      	mov	r1, r3
 80080a0:	68f8      	ldr	r0, [r7, #12]
 80080a2:	f7f9 fccb 	bl	8001a3c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80080a6:	e002      	b.n	80080ae <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80080a8:	68f8      	ldr	r0, [r7, #12]
 80080aa:	f7ff f8dd 	bl	8007268 <HAL_UART_RxHalfCpltCallback>
}
 80080ae:	bf00      	nop
 80080b0:	3710      	adds	r7, #16
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}

080080b6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80080b6:	b580      	push	{r7, lr}
 80080b8:	b086      	sub	sp, #24
 80080ba:	af00      	add	r7, sp, #0
 80080bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080c2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80080c4:	697b      	ldr	r3, [r7, #20]
 80080c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080ca:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80080cc:	697b      	ldr	r3, [r7, #20]
 80080ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80080d2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80080d4:	697b      	ldr	r3, [r7, #20]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	689b      	ldr	r3, [r3, #8]
 80080da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080de:	2b80      	cmp	r3, #128	@ 0x80
 80080e0:	d109      	bne.n	80080f6 <UART_DMAError+0x40>
 80080e2:	693b      	ldr	r3, [r7, #16]
 80080e4:	2b21      	cmp	r3, #33	@ 0x21
 80080e6:	d106      	bne.n	80080f6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80080e8:	697b      	ldr	r3, [r7, #20]
 80080ea:	2200      	movs	r2, #0
 80080ec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80080f0:	6978      	ldr	r0, [r7, #20]
 80080f2:	f7ff fe29 	bl	8007d48 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	689b      	ldr	r3, [r3, #8]
 80080fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008100:	2b40      	cmp	r3, #64	@ 0x40
 8008102:	d109      	bne.n	8008118 <UART_DMAError+0x62>
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	2b22      	cmp	r3, #34	@ 0x22
 8008108:	d106      	bne.n	8008118 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	2200      	movs	r2, #0
 800810e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8008112:	6978      	ldr	r0, [r7, #20]
 8008114:	f7ff fe59 	bl	8007dca <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008118:	697b      	ldr	r3, [r7, #20]
 800811a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800811e:	f043 0210 	orr.w	r2, r3, #16
 8008122:	697b      	ldr	r3, [r7, #20]
 8008124:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008128:	6978      	ldr	r0, [r7, #20]
 800812a:	f7ff f8a7 	bl	800727c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800812e:	bf00      	nop
 8008130:	3718      	adds	r7, #24
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}

08008136 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008136:	b580      	push	{r7, lr}
 8008138:	b084      	sub	sp, #16
 800813a:	af00      	add	r7, sp, #0
 800813c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008142:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2200      	movs	r2, #0
 8008148:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800814c:	68f8      	ldr	r0, [r7, #12]
 800814e:	f7ff f895 	bl	800727c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008152:	bf00      	nop
 8008154:	3710      	adds	r7, #16
 8008156:	46bd      	mov	sp, r7
 8008158:	bd80      	pop	{r7, pc}

0800815a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800815a:	b580      	push	{r7, lr}
 800815c:	b088      	sub	sp, #32
 800815e:	af00      	add	r7, sp, #0
 8008160:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	e853 3f00 	ldrex	r3, [r3]
 800816e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008170:	68bb      	ldr	r3, [r7, #8]
 8008172:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008176:	61fb      	str	r3, [r7, #28]
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	461a      	mov	r2, r3
 800817e:	69fb      	ldr	r3, [r7, #28]
 8008180:	61bb      	str	r3, [r7, #24]
 8008182:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008184:	6979      	ldr	r1, [r7, #20]
 8008186:	69ba      	ldr	r2, [r7, #24]
 8008188:	e841 2300 	strex	r3, r2, [r1]
 800818c:	613b      	str	r3, [r7, #16]
   return(result);
 800818e:	693b      	ldr	r3, [r7, #16]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d1e6      	bne.n	8008162 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2220      	movs	r2, #32
 8008198:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2200      	movs	r2, #0
 80081a0:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f7f9 fca2 	bl	8001aec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80081a8:	bf00      	nop
 80081aa:	3720      	adds	r7, #32
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bd80      	pop	{r7, pc}

080081b0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80081b0:	b480      	push	{r7}
 80081b2:	b083      	sub	sp, #12
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80081b8:	bf00      	nop
 80081ba:	370c      	adds	r7, #12
 80081bc:	46bd      	mov	sp, r7
 80081be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c2:	4770      	bx	lr

080081c4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b083      	sub	sp, #12
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80081cc:	bf00      	nop
 80081ce:	370c      	adds	r7, #12
 80081d0:	46bd      	mov	sp, r7
 80081d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d6:	4770      	bx	lr

080081d8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80081d8:	b480      	push	{r7}
 80081da:	b083      	sub	sp, #12
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80081e0:	bf00      	nop
 80081e2:	370c      	adds	r7, #12
 80081e4:	46bd      	mov	sp, r7
 80081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ea:	4770      	bx	lr

080081ec <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80081ec:	b480      	push	{r7}
 80081ee:	b085      	sub	sp, #20
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	d101      	bne.n	8008202 <HAL_UARTEx_DisableFifoMode+0x16>
 80081fe:	2302      	movs	r3, #2
 8008200:	e027      	b.n	8008252 <HAL_UARTEx_DisableFifoMode+0x66>
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	2201      	movs	r2, #1
 8008206:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2224      	movs	r2, #36	@ 0x24
 800820e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	681a      	ldr	r2, [r3, #0]
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	f022 0201 	bic.w	r2, r2, #1
 8008228:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008230:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2200      	movs	r2, #0
 8008236:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	68fa      	ldr	r2, [r7, #12]
 800823e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2220      	movs	r2, #32
 8008244:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2200      	movs	r2, #0
 800824c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008250:	2300      	movs	r3, #0
}
 8008252:	4618      	mov	r0, r3
 8008254:	3714      	adds	r7, #20
 8008256:	46bd      	mov	sp, r7
 8008258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825c:	4770      	bx	lr

0800825e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800825e:	b580      	push	{r7, lr}
 8008260:	b084      	sub	sp, #16
 8008262:	af00      	add	r7, sp, #0
 8008264:	6078      	str	r0, [r7, #4]
 8008266:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800826e:	2b01      	cmp	r3, #1
 8008270:	d101      	bne.n	8008276 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008272:	2302      	movs	r3, #2
 8008274:	e02d      	b.n	80082d2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	2201      	movs	r2, #1
 800827a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2224      	movs	r2, #36	@ 0x24
 8008282:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	681a      	ldr	r2, [r3, #0]
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f022 0201 	bic.w	r2, r2, #1
 800829c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	689b      	ldr	r3, [r3, #8]
 80082a4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	683a      	ldr	r2, [r7, #0]
 80082ae:	430a      	orrs	r2, r1
 80082b0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80082b2:	6878      	ldr	r0, [r7, #4]
 80082b4:	f000 f8a4 	bl	8008400 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	68fa      	ldr	r2, [r7, #12]
 80082be:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2220      	movs	r2, #32
 80082c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2200      	movs	r2, #0
 80082cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80082d0:	2300      	movs	r3, #0
}
 80082d2:	4618      	mov	r0, r3
 80082d4:	3710      	adds	r7, #16
 80082d6:	46bd      	mov	sp, r7
 80082d8:	bd80      	pop	{r7, pc}

080082da <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80082da:	b580      	push	{r7, lr}
 80082dc:	b084      	sub	sp, #16
 80082de:	af00      	add	r7, sp, #0
 80082e0:	6078      	str	r0, [r7, #4]
 80082e2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80082ea:	2b01      	cmp	r3, #1
 80082ec:	d101      	bne.n	80082f2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80082ee:	2302      	movs	r3, #2
 80082f0:	e02d      	b.n	800834e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2201      	movs	r2, #1
 80082f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2224      	movs	r2, #36	@ 0x24
 80082fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	681a      	ldr	r2, [r3, #0]
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f022 0201 	bic.w	r2, r2, #1
 8008318:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	689b      	ldr	r3, [r3, #8]
 8008320:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	683a      	ldr	r2, [r7, #0]
 800832a:	430a      	orrs	r2, r1
 800832c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	f000 f866 	bl	8008400 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	68fa      	ldr	r2, [r7, #12]
 800833a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	2220      	movs	r2, #32
 8008340:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2200      	movs	r2, #0
 8008348:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800834c:	2300      	movs	r3, #0
}
 800834e:	4618      	mov	r0, r3
 8008350:	3710      	adds	r7, #16
 8008352:	46bd      	mov	sp, r7
 8008354:	bd80      	pop	{r7, pc}

08008356 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008356:	b580      	push	{r7, lr}
 8008358:	b08c      	sub	sp, #48	@ 0x30
 800835a:	af00      	add	r7, sp, #0
 800835c:	60f8      	str	r0, [r7, #12]
 800835e:	60b9      	str	r1, [r7, #8]
 8008360:	4613      	mov	r3, r2
 8008362:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800836a:	2b20      	cmp	r3, #32
 800836c:	d142      	bne.n	80083f4 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d002      	beq.n	800837a <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8008374:	88fb      	ldrh	r3, [r7, #6]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d101      	bne.n	800837e <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800837a:	2301      	movs	r3, #1
 800837c:	e03b      	b.n	80083f6 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	2201      	movs	r2, #1
 8008382:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	2200      	movs	r2, #0
 8008388:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800838a:	88fb      	ldrh	r3, [r7, #6]
 800838c:	461a      	mov	r2, r3
 800838e:	68b9      	ldr	r1, [r7, #8]
 8008390:	68f8      	ldr	r0, [r7, #12]
 8008392:	f7ff fc33 	bl	8007bfc <UART_Start_Receive_DMA>
 8008396:	4603      	mov	r3, r0
 8008398:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800839c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d124      	bne.n	80083ee <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083a8:	2b01      	cmp	r3, #1
 80083aa:	d11d      	bne.n	80083e8 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	2210      	movs	r2, #16
 80083b2:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083ba:	69bb      	ldr	r3, [r7, #24]
 80083bc:	e853 3f00 	ldrex	r3, [r3]
 80083c0:	617b      	str	r3, [r7, #20]
   return(result);
 80083c2:	697b      	ldr	r3, [r7, #20]
 80083c4:	f043 0310 	orr.w	r3, r3, #16
 80083c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	461a      	mov	r2, r3
 80083d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80083d4:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083d6:	6a39      	ldr	r1, [r7, #32]
 80083d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083da:	e841 2300 	strex	r3, r2, [r1]
 80083de:	61fb      	str	r3, [r7, #28]
   return(result);
 80083e0:	69fb      	ldr	r3, [r7, #28]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d1e6      	bne.n	80083b4 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 80083e6:	e002      	b.n	80083ee <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80083e8:	2301      	movs	r3, #1
 80083ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80083ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80083f2:	e000      	b.n	80083f6 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80083f4:	2302      	movs	r3, #2
  }
}
 80083f6:	4618      	mov	r0, r3
 80083f8:	3730      	adds	r7, #48	@ 0x30
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}
	...

08008400 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008400:	b480      	push	{r7}
 8008402:	b085      	sub	sp, #20
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800840c:	2b00      	cmp	r3, #0
 800840e:	d108      	bne.n	8008422 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2201      	movs	r2, #1
 8008414:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2201      	movs	r2, #1
 800841c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008420:	e031      	b.n	8008486 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008422:	2308      	movs	r3, #8
 8008424:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008426:	2308      	movs	r3, #8
 8008428:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	689b      	ldr	r3, [r3, #8]
 8008430:	0e5b      	lsrs	r3, r3, #25
 8008432:	b2db      	uxtb	r3, r3
 8008434:	f003 0307 	and.w	r3, r3, #7
 8008438:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	689b      	ldr	r3, [r3, #8]
 8008440:	0f5b      	lsrs	r3, r3, #29
 8008442:	b2db      	uxtb	r3, r3
 8008444:	f003 0307 	and.w	r3, r3, #7
 8008448:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800844a:	7bbb      	ldrb	r3, [r7, #14]
 800844c:	7b3a      	ldrb	r2, [r7, #12]
 800844e:	4911      	ldr	r1, [pc, #68]	@ (8008494 <UARTEx_SetNbDataToProcess+0x94>)
 8008450:	5c8a      	ldrb	r2, [r1, r2]
 8008452:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008456:	7b3a      	ldrb	r2, [r7, #12]
 8008458:	490f      	ldr	r1, [pc, #60]	@ (8008498 <UARTEx_SetNbDataToProcess+0x98>)
 800845a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800845c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008460:	b29a      	uxth	r2, r3
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008468:	7bfb      	ldrb	r3, [r7, #15]
 800846a:	7b7a      	ldrb	r2, [r7, #13]
 800846c:	4909      	ldr	r1, [pc, #36]	@ (8008494 <UARTEx_SetNbDataToProcess+0x94>)
 800846e:	5c8a      	ldrb	r2, [r1, r2]
 8008470:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008474:	7b7a      	ldrb	r2, [r7, #13]
 8008476:	4908      	ldr	r1, [pc, #32]	@ (8008498 <UARTEx_SetNbDataToProcess+0x98>)
 8008478:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800847a:	fb93 f3f2 	sdiv	r3, r3, r2
 800847e:	b29a      	uxth	r2, r3
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008486:	bf00      	nop
 8008488:	3714      	adds	r7, #20
 800848a:	46bd      	mov	sp, r7
 800848c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008490:	4770      	bx	lr
 8008492:	bf00      	nop
 8008494:	0800d044 	.word	0x0800d044
 8008498:	0800d04c 	.word	0x0800d04c

0800849c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800849c:	b480      	push	{r7}
 800849e:	b085      	sub	sp, #20
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2200      	movs	r2, #0
 80084a8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80084ac:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80084b0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	b29a      	uxth	r2, r3
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80084bc:	2300      	movs	r3, #0
}
 80084be:	4618      	mov	r0, r3
 80084c0:	3714      	adds	r7, #20
 80084c2:	46bd      	mov	sp, r7
 80084c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c8:	4770      	bx	lr

080084ca <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80084ca:	b480      	push	{r7}
 80084cc:	b085      	sub	sp, #20
 80084ce:	af00      	add	r7, sp, #0
 80084d0:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80084d2:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80084d6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80084de:	b29a      	uxth	r2, r3
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	b29b      	uxth	r3, r3
 80084e4:	43db      	mvns	r3, r3
 80084e6:	b29b      	uxth	r3, r3
 80084e8:	4013      	ands	r3, r2
 80084ea:	b29a      	uxth	r2, r3
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80084f2:	2300      	movs	r3, #0
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	3714      	adds	r7, #20
 80084f8:	46bd      	mov	sp, r7
 80084fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fe:	4770      	bx	lr

08008500 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8008500:	b480      	push	{r7}
 8008502:	b085      	sub	sp, #20
 8008504:	af00      	add	r7, sp, #0
 8008506:	60f8      	str	r0, [r7, #12]
 8008508:	1d3b      	adds	r3, r7, #4
 800850a:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	2201      	movs	r2, #1
 8008512:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	2200      	movs	r2, #0
 800851a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	2200      	movs	r2, #0
 8008522:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	2200      	movs	r2, #0
 800852a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800852e:	2300      	movs	r3, #0
}
 8008530:	4618      	mov	r0, r3
 8008532:	3714      	adds	r7, #20
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr

0800853c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800853c:	b480      	push	{r7}
 800853e:	b0a7      	sub	sp, #156	@ 0x9c
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
 8008544:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8008546:	2300      	movs	r3, #0
 8008548:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800854c:	687a      	ldr	r2, [r7, #4]
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	781b      	ldrb	r3, [r3, #0]
 8008552:	009b      	lsls	r3, r3, #2
 8008554:	4413      	add	r3, r2
 8008556:	881b      	ldrh	r3, [r3, #0]
 8008558:	b29b      	uxth	r3, r3
 800855a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800855e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008562:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	78db      	ldrb	r3, [r3, #3]
 800856a:	2b03      	cmp	r3, #3
 800856c:	d81f      	bhi.n	80085ae <USB_ActivateEndpoint+0x72>
 800856e:	a201      	add	r2, pc, #4	@ (adr r2, 8008574 <USB_ActivateEndpoint+0x38>)
 8008570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008574:	08008585 	.word	0x08008585
 8008578:	080085a1 	.word	0x080085a1
 800857c:	080085b7 	.word	0x080085b7
 8008580:	08008593 	.word	0x08008593
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8008584:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008588:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800858c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8008590:	e012      	b.n	80085b8 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8008592:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008596:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800859a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800859e:	e00b      	b.n	80085b8 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80085a0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80085a4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80085a8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80085ac:	e004      	b.n	80085b8 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80085ae:	2301      	movs	r3, #1
 80085b0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 80085b4:	e000      	b.n	80085b8 <USB_ActivateEndpoint+0x7c>
      break;
 80085b6:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80085b8:	687a      	ldr	r2, [r7, #4]
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	781b      	ldrb	r3, [r3, #0]
 80085be:	009b      	lsls	r3, r3, #2
 80085c0:	441a      	add	r2, r3
 80085c2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80085c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80085ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80085ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80085d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085d6:	b29b      	uxth	r3, r3
 80085d8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80085da:	687a      	ldr	r2, [r7, #4]
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	781b      	ldrb	r3, [r3, #0]
 80085e0:	009b      	lsls	r3, r3, #2
 80085e2:	4413      	add	r3, r2
 80085e4:	881b      	ldrh	r3, [r3, #0]
 80085e6:	b29b      	uxth	r3, r3
 80085e8:	b21b      	sxth	r3, r3
 80085ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80085ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085f2:	b21a      	sxth	r2, r3
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	781b      	ldrb	r3, [r3, #0]
 80085f8:	b21b      	sxth	r3, r3
 80085fa:	4313      	orrs	r3, r2
 80085fc:	b21b      	sxth	r3, r3
 80085fe:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8008602:	687a      	ldr	r2, [r7, #4]
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	781b      	ldrb	r3, [r3, #0]
 8008608:	009b      	lsls	r3, r3, #2
 800860a:	441a      	add	r2, r3
 800860c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8008610:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008614:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008618:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800861c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008620:	b29b      	uxth	r3, r3
 8008622:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	7b1b      	ldrb	r3, [r3, #12]
 8008628:	2b00      	cmp	r3, #0
 800862a:	f040 8180 	bne.w	800892e <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	785b      	ldrb	r3, [r3, #1]
 8008632:	2b00      	cmp	r3, #0
 8008634:	f000 8084 	beq.w	8008740 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	61bb      	str	r3, [r7, #24]
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008642:	b29b      	uxth	r3, r3
 8008644:	461a      	mov	r2, r3
 8008646:	69bb      	ldr	r3, [r7, #24]
 8008648:	4413      	add	r3, r2
 800864a:	61bb      	str	r3, [r7, #24]
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	781b      	ldrb	r3, [r3, #0]
 8008650:	00da      	lsls	r2, r3, #3
 8008652:	69bb      	ldr	r3, [r7, #24]
 8008654:	4413      	add	r3, r2
 8008656:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800865a:	617b      	str	r3, [r7, #20]
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	88db      	ldrh	r3, [r3, #6]
 8008660:	085b      	lsrs	r3, r3, #1
 8008662:	b29b      	uxth	r3, r3
 8008664:	005b      	lsls	r3, r3, #1
 8008666:	b29a      	uxth	r2, r3
 8008668:	697b      	ldr	r3, [r7, #20]
 800866a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800866c:	687a      	ldr	r2, [r7, #4]
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	781b      	ldrb	r3, [r3, #0]
 8008672:	009b      	lsls	r3, r3, #2
 8008674:	4413      	add	r3, r2
 8008676:	881b      	ldrh	r3, [r3, #0]
 8008678:	827b      	strh	r3, [r7, #18]
 800867a:	8a7b      	ldrh	r3, [r7, #18]
 800867c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008680:	2b00      	cmp	r3, #0
 8008682:	d01b      	beq.n	80086bc <USB_ActivateEndpoint+0x180>
 8008684:	687a      	ldr	r2, [r7, #4]
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	781b      	ldrb	r3, [r3, #0]
 800868a:	009b      	lsls	r3, r3, #2
 800868c:	4413      	add	r3, r2
 800868e:	881b      	ldrh	r3, [r3, #0]
 8008690:	b29b      	uxth	r3, r3
 8008692:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008696:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800869a:	823b      	strh	r3, [r7, #16]
 800869c:	687a      	ldr	r2, [r7, #4]
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	781b      	ldrb	r3, [r3, #0]
 80086a2:	009b      	lsls	r3, r3, #2
 80086a4:	441a      	add	r2, r3
 80086a6:	8a3b      	ldrh	r3, [r7, #16]
 80086a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80086ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80086b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80086b4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80086b8:	b29b      	uxth	r3, r3
 80086ba:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	78db      	ldrb	r3, [r3, #3]
 80086c0:	2b01      	cmp	r3, #1
 80086c2:	d020      	beq.n	8008706 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80086c4:	687a      	ldr	r2, [r7, #4]
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	781b      	ldrb	r3, [r3, #0]
 80086ca:	009b      	lsls	r3, r3, #2
 80086cc:	4413      	add	r3, r2
 80086ce:	881b      	ldrh	r3, [r3, #0]
 80086d0:	b29b      	uxth	r3, r3
 80086d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80086d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80086da:	81bb      	strh	r3, [r7, #12]
 80086dc:	89bb      	ldrh	r3, [r7, #12]
 80086de:	f083 0320 	eor.w	r3, r3, #32
 80086e2:	81bb      	strh	r3, [r7, #12]
 80086e4:	687a      	ldr	r2, [r7, #4]
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	781b      	ldrb	r3, [r3, #0]
 80086ea:	009b      	lsls	r3, r3, #2
 80086ec:	441a      	add	r2, r3
 80086ee:	89bb      	ldrh	r3, [r7, #12]
 80086f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80086f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80086f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80086fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008700:	b29b      	uxth	r3, r3
 8008702:	8013      	strh	r3, [r2, #0]
 8008704:	e3f9      	b.n	8008efa <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008706:	687a      	ldr	r2, [r7, #4]
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	781b      	ldrb	r3, [r3, #0]
 800870c:	009b      	lsls	r3, r3, #2
 800870e:	4413      	add	r3, r2
 8008710:	881b      	ldrh	r3, [r3, #0]
 8008712:	b29b      	uxth	r3, r3
 8008714:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008718:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800871c:	81fb      	strh	r3, [r7, #14]
 800871e:	687a      	ldr	r2, [r7, #4]
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	781b      	ldrb	r3, [r3, #0]
 8008724:	009b      	lsls	r3, r3, #2
 8008726:	441a      	add	r2, r3
 8008728:	89fb      	ldrh	r3, [r7, #14]
 800872a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800872e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008732:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008736:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800873a:	b29b      	uxth	r3, r3
 800873c:	8013      	strh	r3, [r2, #0]
 800873e:	e3dc      	b.n	8008efa <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	633b      	str	r3, [r7, #48]	@ 0x30
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800874a:	b29b      	uxth	r3, r3
 800874c:	461a      	mov	r2, r3
 800874e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008750:	4413      	add	r3, r2
 8008752:	633b      	str	r3, [r7, #48]	@ 0x30
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	781b      	ldrb	r3, [r3, #0]
 8008758:	00da      	lsls	r2, r3, #3
 800875a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800875c:	4413      	add	r3, r2
 800875e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008762:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	88db      	ldrh	r3, [r3, #6]
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	b29b      	uxth	r3, r3
 800876c:	005b      	lsls	r3, r3, #1
 800876e:	b29a      	uxth	r2, r3
 8008770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008772:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800877e:	b29b      	uxth	r3, r3
 8008780:	461a      	mov	r2, r3
 8008782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008784:	4413      	add	r3, r2
 8008786:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	781b      	ldrb	r3, [r3, #0]
 800878c:	00da      	lsls	r2, r3, #3
 800878e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008790:	4413      	add	r3, r2
 8008792:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008796:	627b      	str	r3, [r7, #36]	@ 0x24
 8008798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800879a:	881b      	ldrh	r3, [r3, #0]
 800879c:	b29b      	uxth	r3, r3
 800879e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80087a2:	b29a      	uxth	r2, r3
 80087a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087a6:	801a      	strh	r2, [r3, #0]
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	691b      	ldr	r3, [r3, #16]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d10a      	bne.n	80087c6 <USB_ActivateEndpoint+0x28a>
 80087b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b2:	881b      	ldrh	r3, [r3, #0]
 80087b4:	b29b      	uxth	r3, r3
 80087b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80087ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80087be:	b29a      	uxth	r2, r3
 80087c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087c2:	801a      	strh	r2, [r3, #0]
 80087c4:	e041      	b.n	800884a <USB_ActivateEndpoint+0x30e>
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	691b      	ldr	r3, [r3, #16]
 80087ca:	2b3e      	cmp	r3, #62	@ 0x3e
 80087cc:	d81c      	bhi.n	8008808 <USB_ActivateEndpoint+0x2cc>
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	691b      	ldr	r3, [r3, #16]
 80087d2:	085b      	lsrs	r3, r3, #1
 80087d4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	691b      	ldr	r3, [r3, #16]
 80087dc:	f003 0301 	and.w	r3, r3, #1
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d004      	beq.n	80087ee <USB_ActivateEndpoint+0x2b2>
 80087e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80087e8:	3301      	adds	r3, #1
 80087ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80087ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087f0:	881b      	ldrh	r3, [r3, #0]
 80087f2:	b29a      	uxth	r2, r3
 80087f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80087f8:	b29b      	uxth	r3, r3
 80087fa:	029b      	lsls	r3, r3, #10
 80087fc:	b29b      	uxth	r3, r3
 80087fe:	4313      	orrs	r3, r2
 8008800:	b29a      	uxth	r2, r3
 8008802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008804:	801a      	strh	r2, [r3, #0]
 8008806:	e020      	b.n	800884a <USB_ActivateEndpoint+0x30e>
 8008808:	683b      	ldr	r3, [r7, #0]
 800880a:	691b      	ldr	r3, [r3, #16]
 800880c:	095b      	lsrs	r3, r3, #5
 800880e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	691b      	ldr	r3, [r3, #16]
 8008816:	f003 031f 	and.w	r3, r3, #31
 800881a:	2b00      	cmp	r3, #0
 800881c:	d104      	bne.n	8008828 <USB_ActivateEndpoint+0x2ec>
 800881e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008822:	3b01      	subs	r3, #1
 8008824:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800882a:	881b      	ldrh	r3, [r3, #0]
 800882c:	b29a      	uxth	r2, r3
 800882e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008832:	b29b      	uxth	r3, r3
 8008834:	029b      	lsls	r3, r3, #10
 8008836:	b29b      	uxth	r3, r3
 8008838:	4313      	orrs	r3, r2
 800883a:	b29b      	uxth	r3, r3
 800883c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008840:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008844:	b29a      	uxth	r2, r3
 8008846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008848:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800884a:	687a      	ldr	r2, [r7, #4]
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	781b      	ldrb	r3, [r3, #0]
 8008850:	009b      	lsls	r3, r3, #2
 8008852:	4413      	add	r3, r2
 8008854:	881b      	ldrh	r3, [r3, #0]
 8008856:	847b      	strh	r3, [r7, #34]	@ 0x22
 8008858:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800885a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800885e:	2b00      	cmp	r3, #0
 8008860:	d01b      	beq.n	800889a <USB_ActivateEndpoint+0x35e>
 8008862:	687a      	ldr	r2, [r7, #4]
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	781b      	ldrb	r3, [r3, #0]
 8008868:	009b      	lsls	r3, r3, #2
 800886a:	4413      	add	r3, r2
 800886c:	881b      	ldrh	r3, [r3, #0]
 800886e:	b29b      	uxth	r3, r3
 8008870:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008874:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008878:	843b      	strh	r3, [r7, #32]
 800887a:	687a      	ldr	r2, [r7, #4]
 800887c:	683b      	ldr	r3, [r7, #0]
 800887e:	781b      	ldrb	r3, [r3, #0]
 8008880:	009b      	lsls	r3, r3, #2
 8008882:	441a      	add	r2, r3
 8008884:	8c3b      	ldrh	r3, [r7, #32]
 8008886:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800888a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800888e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008892:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008896:	b29b      	uxth	r3, r3
 8008898:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	781b      	ldrb	r3, [r3, #0]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d124      	bne.n	80088ec <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80088a2:	687a      	ldr	r2, [r7, #4]
 80088a4:	683b      	ldr	r3, [r7, #0]
 80088a6:	781b      	ldrb	r3, [r3, #0]
 80088a8:	009b      	lsls	r3, r3, #2
 80088aa:	4413      	add	r3, r2
 80088ac:	881b      	ldrh	r3, [r3, #0]
 80088ae:	b29b      	uxth	r3, r3
 80088b0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80088b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088b8:	83bb      	strh	r3, [r7, #28]
 80088ba:	8bbb      	ldrh	r3, [r7, #28]
 80088bc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80088c0:	83bb      	strh	r3, [r7, #28]
 80088c2:	8bbb      	ldrh	r3, [r7, #28]
 80088c4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80088c8:	83bb      	strh	r3, [r7, #28]
 80088ca:	687a      	ldr	r2, [r7, #4]
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	781b      	ldrb	r3, [r3, #0]
 80088d0:	009b      	lsls	r3, r3, #2
 80088d2:	441a      	add	r2, r3
 80088d4:	8bbb      	ldrh	r3, [r7, #28]
 80088d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80088da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80088de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80088e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088e6:	b29b      	uxth	r3, r3
 80088e8:	8013      	strh	r3, [r2, #0]
 80088ea:	e306      	b.n	8008efa <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80088ec:	687a      	ldr	r2, [r7, #4]
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	781b      	ldrb	r3, [r3, #0]
 80088f2:	009b      	lsls	r3, r3, #2
 80088f4:	4413      	add	r3, r2
 80088f6:	881b      	ldrh	r3, [r3, #0]
 80088f8:	b29b      	uxth	r3, r3
 80088fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80088fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008902:	83fb      	strh	r3, [r7, #30]
 8008904:	8bfb      	ldrh	r3, [r7, #30]
 8008906:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800890a:	83fb      	strh	r3, [r7, #30]
 800890c:	687a      	ldr	r2, [r7, #4]
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	781b      	ldrb	r3, [r3, #0]
 8008912:	009b      	lsls	r3, r3, #2
 8008914:	441a      	add	r2, r3
 8008916:	8bfb      	ldrh	r3, [r7, #30]
 8008918:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800891c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008920:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008924:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008928:	b29b      	uxth	r3, r3
 800892a:	8013      	strh	r3, [r2, #0]
 800892c:	e2e5      	b.n	8008efa <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	78db      	ldrb	r3, [r3, #3]
 8008932:	2b02      	cmp	r3, #2
 8008934:	d11e      	bne.n	8008974 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008936:	687a      	ldr	r2, [r7, #4]
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	781b      	ldrb	r3, [r3, #0]
 800893c:	009b      	lsls	r3, r3, #2
 800893e:	4413      	add	r3, r2
 8008940:	881b      	ldrh	r3, [r3, #0]
 8008942:	b29b      	uxth	r3, r3
 8008944:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008948:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800894c:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8008950:	687a      	ldr	r2, [r7, #4]
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	781b      	ldrb	r3, [r3, #0]
 8008956:	009b      	lsls	r3, r3, #2
 8008958:	441a      	add	r2, r3
 800895a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800895e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008962:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008966:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800896a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800896e:	b29b      	uxth	r3, r3
 8008970:	8013      	strh	r3, [r2, #0]
 8008972:	e01d      	b.n	80089b0 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8008974:	687a      	ldr	r2, [r7, #4]
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	781b      	ldrb	r3, [r3, #0]
 800897a:	009b      	lsls	r3, r3, #2
 800897c:	4413      	add	r3, r2
 800897e:	881b      	ldrh	r3, [r3, #0]
 8008980:	b29b      	uxth	r3, r3
 8008982:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8008986:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800898a:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800898e:	687a      	ldr	r2, [r7, #4]
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	781b      	ldrb	r3, [r3, #0]
 8008994:	009b      	lsls	r3, r3, #2
 8008996:	441a      	add	r2, r3
 8008998:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800899c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80089a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80089a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80089a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089ac:	b29b      	uxth	r3, r3
 80089ae:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80089ba:	b29b      	uxth	r3, r3
 80089bc:	461a      	mov	r2, r3
 80089be:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80089c0:	4413      	add	r3, r2
 80089c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80089c4:	683b      	ldr	r3, [r7, #0]
 80089c6:	781b      	ldrb	r3, [r3, #0]
 80089c8:	00da      	lsls	r2, r3, #3
 80089ca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80089cc:	4413      	add	r3, r2
 80089ce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80089d2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	891b      	ldrh	r3, [r3, #8]
 80089d8:	085b      	lsrs	r3, r3, #1
 80089da:	b29b      	uxth	r3, r3
 80089dc:	005b      	lsls	r3, r3, #1
 80089de:	b29a      	uxth	r2, r3
 80089e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80089e2:	801a      	strh	r2, [r3, #0]
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	677b      	str	r3, [r7, #116]	@ 0x74
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80089ee:	b29b      	uxth	r3, r3
 80089f0:	461a      	mov	r2, r3
 80089f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80089f4:	4413      	add	r3, r2
 80089f6:	677b      	str	r3, [r7, #116]	@ 0x74
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	781b      	ldrb	r3, [r3, #0]
 80089fc:	00da      	lsls	r2, r3, #3
 80089fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008a00:	4413      	add	r3, r2
 8008a02:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008a06:	673b      	str	r3, [r7, #112]	@ 0x70
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	895b      	ldrh	r3, [r3, #10]
 8008a0c:	085b      	lsrs	r3, r3, #1
 8008a0e:	b29b      	uxth	r3, r3
 8008a10:	005b      	lsls	r3, r3, #1
 8008a12:	b29a      	uxth	r2, r3
 8008a14:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008a16:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	785b      	ldrb	r3, [r3, #1]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	f040 81af 	bne.w	8008d80 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008a22:	687a      	ldr	r2, [r7, #4]
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	781b      	ldrb	r3, [r3, #0]
 8008a28:	009b      	lsls	r3, r3, #2
 8008a2a:	4413      	add	r3, r2
 8008a2c:	881b      	ldrh	r3, [r3, #0]
 8008a2e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8008a32:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8008a36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d01d      	beq.n	8008a7a <USB_ActivateEndpoint+0x53e>
 8008a3e:	687a      	ldr	r2, [r7, #4]
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	781b      	ldrb	r3, [r3, #0]
 8008a44:	009b      	lsls	r3, r3, #2
 8008a46:	4413      	add	r3, r2
 8008a48:	881b      	ldrh	r3, [r3, #0]
 8008a4a:	b29b      	uxth	r3, r3
 8008a4c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a54:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8008a58:	687a      	ldr	r2, [r7, #4]
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	781b      	ldrb	r3, [r3, #0]
 8008a5e:	009b      	lsls	r3, r3, #2
 8008a60:	441a      	add	r2, r3
 8008a62:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8008a66:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a6a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a6e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008a72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a76:	b29b      	uxth	r3, r3
 8008a78:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008a7a:	687a      	ldr	r2, [r7, #4]
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	781b      	ldrb	r3, [r3, #0]
 8008a80:	009b      	lsls	r3, r3, #2
 8008a82:	4413      	add	r3, r2
 8008a84:	881b      	ldrh	r3, [r3, #0]
 8008a86:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8008a8a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8008a8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d01d      	beq.n	8008ad2 <USB_ActivateEndpoint+0x596>
 8008a96:	687a      	ldr	r2, [r7, #4]
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	781b      	ldrb	r3, [r3, #0]
 8008a9c:	009b      	lsls	r3, r3, #2
 8008a9e:	4413      	add	r3, r2
 8008aa0:	881b      	ldrh	r3, [r3, #0]
 8008aa2:	b29b      	uxth	r3, r3
 8008aa4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008aa8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008aac:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8008ab0:	687a      	ldr	r2, [r7, #4]
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	781b      	ldrb	r3, [r3, #0]
 8008ab6:	009b      	lsls	r3, r3, #2
 8008ab8:	441a      	add	r2, r3
 8008aba:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8008abe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008ac2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008ac6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008aca:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008ace:	b29b      	uxth	r3, r3
 8008ad0:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	785b      	ldrb	r3, [r3, #1]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d16b      	bne.n	8008bb2 <USB_ActivateEndpoint+0x676>
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ae4:	b29b      	uxth	r3, r3
 8008ae6:	461a      	mov	r2, r3
 8008ae8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008aea:	4413      	add	r3, r2
 8008aec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	781b      	ldrb	r3, [r3, #0]
 8008af2:	00da      	lsls	r2, r3, #3
 8008af4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008af6:	4413      	add	r3, r2
 8008af8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008afc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008afe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b00:	881b      	ldrh	r3, [r3, #0]
 8008b02:	b29b      	uxth	r3, r3
 8008b04:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008b08:	b29a      	uxth	r2, r3
 8008b0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b0c:	801a      	strh	r2, [r3, #0]
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	691b      	ldr	r3, [r3, #16]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d10a      	bne.n	8008b2c <USB_ActivateEndpoint+0x5f0>
 8008b16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b18:	881b      	ldrh	r3, [r3, #0]
 8008b1a:	b29b      	uxth	r3, r3
 8008b1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b24:	b29a      	uxth	r2, r3
 8008b26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b28:	801a      	strh	r2, [r3, #0]
 8008b2a:	e05d      	b.n	8008be8 <USB_ActivateEndpoint+0x6ac>
 8008b2c:	683b      	ldr	r3, [r7, #0]
 8008b2e:	691b      	ldr	r3, [r3, #16]
 8008b30:	2b3e      	cmp	r3, #62	@ 0x3e
 8008b32:	d81c      	bhi.n	8008b6e <USB_ActivateEndpoint+0x632>
 8008b34:	683b      	ldr	r3, [r7, #0]
 8008b36:	691b      	ldr	r3, [r3, #16]
 8008b38:	085b      	lsrs	r3, r3, #1
 8008b3a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008b3e:	683b      	ldr	r3, [r7, #0]
 8008b40:	691b      	ldr	r3, [r3, #16]
 8008b42:	f003 0301 	and.w	r3, r3, #1
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d004      	beq.n	8008b54 <USB_ActivateEndpoint+0x618>
 8008b4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008b4e:	3301      	adds	r3, #1
 8008b50:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008b54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b56:	881b      	ldrh	r3, [r3, #0]
 8008b58:	b29a      	uxth	r2, r3
 8008b5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008b5e:	b29b      	uxth	r3, r3
 8008b60:	029b      	lsls	r3, r3, #10
 8008b62:	b29b      	uxth	r3, r3
 8008b64:	4313      	orrs	r3, r2
 8008b66:	b29a      	uxth	r2, r3
 8008b68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b6a:	801a      	strh	r2, [r3, #0]
 8008b6c:	e03c      	b.n	8008be8 <USB_ActivateEndpoint+0x6ac>
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	691b      	ldr	r3, [r3, #16]
 8008b72:	095b      	lsrs	r3, r3, #5
 8008b74:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	691b      	ldr	r3, [r3, #16]
 8008b7c:	f003 031f 	and.w	r3, r3, #31
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d104      	bne.n	8008b8e <USB_ActivateEndpoint+0x652>
 8008b84:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008b88:	3b01      	subs	r3, #1
 8008b8a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008b8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b90:	881b      	ldrh	r3, [r3, #0]
 8008b92:	b29a      	uxth	r2, r3
 8008b94:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008b98:	b29b      	uxth	r3, r3
 8008b9a:	029b      	lsls	r3, r3, #10
 8008b9c:	b29b      	uxth	r3, r3
 8008b9e:	4313      	orrs	r3, r2
 8008ba0:	b29b      	uxth	r3, r3
 8008ba2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ba6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008baa:	b29a      	uxth	r2, r3
 8008bac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008bae:	801a      	strh	r2, [r3, #0]
 8008bb0:	e01a      	b.n	8008be8 <USB_ActivateEndpoint+0x6ac>
 8008bb2:	683b      	ldr	r3, [r7, #0]
 8008bb4:	785b      	ldrb	r3, [r3, #1]
 8008bb6:	2b01      	cmp	r3, #1
 8008bb8:	d116      	bne.n	8008be8 <USB_ActivateEndpoint+0x6ac>
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	657b      	str	r3, [r7, #84]	@ 0x54
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008bc4:	b29b      	uxth	r3, r3
 8008bc6:	461a      	mov	r2, r3
 8008bc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008bca:	4413      	add	r3, r2
 8008bcc:	657b      	str	r3, [r7, #84]	@ 0x54
 8008bce:	683b      	ldr	r3, [r7, #0]
 8008bd0:	781b      	ldrb	r3, [r3, #0]
 8008bd2:	00da      	lsls	r2, r3, #3
 8008bd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008bd6:	4413      	add	r3, r2
 8008bd8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008bdc:	653b      	str	r3, [r7, #80]	@ 0x50
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	691b      	ldr	r3, [r3, #16]
 8008be2:	b29a      	uxth	r2, r3
 8008be4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008be6:	801a      	strh	r2, [r3, #0]
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	647b      	str	r3, [r7, #68]	@ 0x44
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	785b      	ldrb	r3, [r3, #1]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d16b      	bne.n	8008ccc <USB_ActivateEndpoint+0x790>
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008bfe:	b29b      	uxth	r3, r3
 8008c00:	461a      	mov	r2, r3
 8008c02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c04:	4413      	add	r3, r2
 8008c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	781b      	ldrb	r3, [r3, #0]
 8008c0c:	00da      	lsls	r2, r3, #3
 8008c0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c10:	4413      	add	r3, r2
 8008c12:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008c16:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008c18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c1a:	881b      	ldrh	r3, [r3, #0]
 8008c1c:	b29b      	uxth	r3, r3
 8008c1e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008c22:	b29a      	uxth	r2, r3
 8008c24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c26:	801a      	strh	r2, [r3, #0]
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	691b      	ldr	r3, [r3, #16]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d10a      	bne.n	8008c46 <USB_ActivateEndpoint+0x70a>
 8008c30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c32:	881b      	ldrh	r3, [r3, #0]
 8008c34:	b29b      	uxth	r3, r3
 8008c36:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c3a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c3e:	b29a      	uxth	r2, r3
 8008c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c42:	801a      	strh	r2, [r3, #0]
 8008c44:	e05b      	b.n	8008cfe <USB_ActivateEndpoint+0x7c2>
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	691b      	ldr	r3, [r3, #16]
 8008c4a:	2b3e      	cmp	r3, #62	@ 0x3e
 8008c4c:	d81c      	bhi.n	8008c88 <USB_ActivateEndpoint+0x74c>
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	691b      	ldr	r3, [r3, #16]
 8008c52:	085b      	lsrs	r3, r3, #1
 8008c54:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	691b      	ldr	r3, [r3, #16]
 8008c5c:	f003 0301 	and.w	r3, r3, #1
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d004      	beq.n	8008c6e <USB_ActivateEndpoint+0x732>
 8008c64:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008c68:	3301      	adds	r3, #1
 8008c6a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008c6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c70:	881b      	ldrh	r3, [r3, #0]
 8008c72:	b29a      	uxth	r2, r3
 8008c74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008c78:	b29b      	uxth	r3, r3
 8008c7a:	029b      	lsls	r3, r3, #10
 8008c7c:	b29b      	uxth	r3, r3
 8008c7e:	4313      	orrs	r3, r2
 8008c80:	b29a      	uxth	r2, r3
 8008c82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c84:	801a      	strh	r2, [r3, #0]
 8008c86:	e03a      	b.n	8008cfe <USB_ActivateEndpoint+0x7c2>
 8008c88:	683b      	ldr	r3, [r7, #0]
 8008c8a:	691b      	ldr	r3, [r3, #16]
 8008c8c:	095b      	lsrs	r3, r3, #5
 8008c8e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	691b      	ldr	r3, [r3, #16]
 8008c96:	f003 031f 	and.w	r3, r3, #31
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d104      	bne.n	8008ca8 <USB_ActivateEndpoint+0x76c>
 8008c9e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008ca2:	3b01      	subs	r3, #1
 8008ca4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008ca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008caa:	881b      	ldrh	r3, [r3, #0]
 8008cac:	b29a      	uxth	r2, r3
 8008cae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008cb2:	b29b      	uxth	r3, r3
 8008cb4:	029b      	lsls	r3, r3, #10
 8008cb6:	b29b      	uxth	r3, r3
 8008cb8:	4313      	orrs	r3, r2
 8008cba:	b29b      	uxth	r3, r3
 8008cbc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008cc0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008cc4:	b29a      	uxth	r2, r3
 8008cc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cc8:	801a      	strh	r2, [r3, #0]
 8008cca:	e018      	b.n	8008cfe <USB_ActivateEndpoint+0x7c2>
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	785b      	ldrb	r3, [r3, #1]
 8008cd0:	2b01      	cmp	r3, #1
 8008cd2:	d114      	bne.n	8008cfe <USB_ActivateEndpoint+0x7c2>
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008cda:	b29b      	uxth	r3, r3
 8008cdc:	461a      	mov	r2, r3
 8008cde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ce0:	4413      	add	r3, r2
 8008ce2:	647b      	str	r3, [r7, #68]	@ 0x44
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	781b      	ldrb	r3, [r3, #0]
 8008ce8:	00da      	lsls	r2, r3, #3
 8008cea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008cec:	4413      	add	r3, r2
 8008cee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008cf2:	643b      	str	r3, [r7, #64]	@ 0x40
 8008cf4:	683b      	ldr	r3, [r7, #0]
 8008cf6:	691b      	ldr	r3, [r3, #16]
 8008cf8:	b29a      	uxth	r2, r3
 8008cfa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cfc:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008cfe:	687a      	ldr	r2, [r7, #4]
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	781b      	ldrb	r3, [r3, #0]
 8008d04:	009b      	lsls	r3, r3, #2
 8008d06:	4413      	add	r3, r2
 8008d08:	881b      	ldrh	r3, [r3, #0]
 8008d0a:	b29b      	uxth	r3, r3
 8008d0c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008d10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d14:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8008d16:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008d18:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008d1c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8008d1e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008d20:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008d24:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8008d26:	687a      	ldr	r2, [r7, #4]
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	781b      	ldrb	r3, [r3, #0]
 8008d2c:	009b      	lsls	r3, r3, #2
 8008d2e:	441a      	add	r2, r3
 8008d30:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008d32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008d3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d42:	b29b      	uxth	r3, r3
 8008d44:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008d46:	687a      	ldr	r2, [r7, #4]
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	781b      	ldrb	r3, [r3, #0]
 8008d4c:	009b      	lsls	r3, r3, #2
 8008d4e:	4413      	add	r3, r2
 8008d50:	881b      	ldrh	r3, [r3, #0]
 8008d52:	b29b      	uxth	r3, r3
 8008d54:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d5c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8008d5e:	687a      	ldr	r2, [r7, #4]
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	781b      	ldrb	r3, [r3, #0]
 8008d64:	009b      	lsls	r3, r3, #2
 8008d66:	441a      	add	r2, r3
 8008d68:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8008d6a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d6e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008d76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d7a:	b29b      	uxth	r3, r3
 8008d7c:	8013      	strh	r3, [r2, #0]
 8008d7e:	e0bc      	b.n	8008efa <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008d80:	687a      	ldr	r2, [r7, #4]
 8008d82:	683b      	ldr	r3, [r7, #0]
 8008d84:	781b      	ldrb	r3, [r3, #0]
 8008d86:	009b      	lsls	r3, r3, #2
 8008d88:	4413      	add	r3, r2
 8008d8a:	881b      	ldrh	r3, [r3, #0]
 8008d8c:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8008d90:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008d94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d01d      	beq.n	8008dd8 <USB_ActivateEndpoint+0x89c>
 8008d9c:	687a      	ldr	r2, [r7, #4]
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	781b      	ldrb	r3, [r3, #0]
 8008da2:	009b      	lsls	r3, r3, #2
 8008da4:	4413      	add	r3, r2
 8008da6:	881b      	ldrh	r3, [r3, #0]
 8008da8:	b29b      	uxth	r3, r3
 8008daa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008dae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008db2:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8008db6:	687a      	ldr	r2, [r7, #4]
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	781b      	ldrb	r3, [r3, #0]
 8008dbc:	009b      	lsls	r3, r3, #2
 8008dbe:	441a      	add	r2, r3
 8008dc0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008dc4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008dc8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008dcc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008dd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008dd4:	b29b      	uxth	r3, r3
 8008dd6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008dd8:	687a      	ldr	r2, [r7, #4]
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	781b      	ldrb	r3, [r3, #0]
 8008dde:	009b      	lsls	r3, r3, #2
 8008de0:	4413      	add	r3, r2
 8008de2:	881b      	ldrh	r3, [r3, #0]
 8008de4:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8008de8:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8008dec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d01d      	beq.n	8008e30 <USB_ActivateEndpoint+0x8f4>
 8008df4:	687a      	ldr	r2, [r7, #4]
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	781b      	ldrb	r3, [r3, #0]
 8008dfa:	009b      	lsls	r3, r3, #2
 8008dfc:	4413      	add	r3, r2
 8008dfe:	881b      	ldrh	r3, [r3, #0]
 8008e00:	b29b      	uxth	r3, r3
 8008e02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008e06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e0a:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8008e0e:	687a      	ldr	r2, [r7, #4]
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	781b      	ldrb	r3, [r3, #0]
 8008e14:	009b      	lsls	r3, r3, #2
 8008e16:	441a      	add	r2, r3
 8008e18:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8008e1c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008e20:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008e24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008e28:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008e2c:	b29b      	uxth	r3, r3
 8008e2e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	78db      	ldrb	r3, [r3, #3]
 8008e34:	2b01      	cmp	r3, #1
 8008e36:	d024      	beq.n	8008e82 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008e38:	687a      	ldr	r2, [r7, #4]
 8008e3a:	683b      	ldr	r3, [r7, #0]
 8008e3c:	781b      	ldrb	r3, [r3, #0]
 8008e3e:	009b      	lsls	r3, r3, #2
 8008e40:	4413      	add	r3, r2
 8008e42:	881b      	ldrh	r3, [r3, #0]
 8008e44:	b29b      	uxth	r3, r3
 8008e46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008e4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008e4e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8008e52:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8008e56:	f083 0320 	eor.w	r3, r3, #32
 8008e5a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8008e5e:	687a      	ldr	r2, [r7, #4]
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	781b      	ldrb	r3, [r3, #0]
 8008e64:	009b      	lsls	r3, r3, #2
 8008e66:	441a      	add	r2, r3
 8008e68:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8008e6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008e70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008e74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008e78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e7c:	b29b      	uxth	r3, r3
 8008e7e:	8013      	strh	r3, [r2, #0]
 8008e80:	e01d      	b.n	8008ebe <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008e82:	687a      	ldr	r2, [r7, #4]
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	781b      	ldrb	r3, [r3, #0]
 8008e88:	009b      	lsls	r3, r3, #2
 8008e8a:	4413      	add	r3, r2
 8008e8c:	881b      	ldrh	r3, [r3, #0]
 8008e8e:	b29b      	uxth	r3, r3
 8008e90:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008e94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008e98:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8008e9c:	687a      	ldr	r2, [r7, #4]
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	781b      	ldrb	r3, [r3, #0]
 8008ea2:	009b      	lsls	r3, r3, #2
 8008ea4:	441a      	add	r2, r3
 8008ea6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8008eaa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008eae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008eb2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008eb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008eba:	b29b      	uxth	r3, r3
 8008ebc:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008ebe:	687a      	ldr	r2, [r7, #4]
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	781b      	ldrb	r3, [r3, #0]
 8008ec4:	009b      	lsls	r3, r3, #2
 8008ec6:	4413      	add	r3, r2
 8008ec8:	881b      	ldrh	r3, [r3, #0]
 8008eca:	b29b      	uxth	r3, r3
 8008ecc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008ed0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ed4:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8008ed8:	687a      	ldr	r2, [r7, #4]
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	781b      	ldrb	r3, [r3, #0]
 8008ede:	009b      	lsls	r3, r3, #2
 8008ee0:	441a      	add	r2, r3
 8008ee2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8008ee6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008eea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008eee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008ef2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ef6:	b29b      	uxth	r3, r3
 8008ef8:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8008efa:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8008efe:	4618      	mov	r0, r3
 8008f00:	379c      	adds	r7, #156	@ 0x9c
 8008f02:	46bd      	mov	sp, r7
 8008f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f08:	4770      	bx	lr
 8008f0a:	bf00      	nop

08008f0c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008f0c:	b480      	push	{r7}
 8008f0e:	b08d      	sub	sp, #52	@ 0x34
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
 8008f14:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	7b1b      	ldrb	r3, [r3, #12]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	f040 808e 	bne.w	800903c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	785b      	ldrb	r3, [r3, #1]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d044      	beq.n	8008fb2 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008f28:	687a      	ldr	r2, [r7, #4]
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	781b      	ldrb	r3, [r3, #0]
 8008f2e:	009b      	lsls	r3, r3, #2
 8008f30:	4413      	add	r3, r2
 8008f32:	881b      	ldrh	r3, [r3, #0]
 8008f34:	81bb      	strh	r3, [r7, #12]
 8008f36:	89bb      	ldrh	r3, [r7, #12]
 8008f38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d01b      	beq.n	8008f78 <USB_DeactivateEndpoint+0x6c>
 8008f40:	687a      	ldr	r2, [r7, #4]
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	781b      	ldrb	r3, [r3, #0]
 8008f46:	009b      	lsls	r3, r3, #2
 8008f48:	4413      	add	r3, r2
 8008f4a:	881b      	ldrh	r3, [r3, #0]
 8008f4c:	b29b      	uxth	r3, r3
 8008f4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008f52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f56:	817b      	strh	r3, [r7, #10]
 8008f58:	687a      	ldr	r2, [r7, #4]
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	781b      	ldrb	r3, [r3, #0]
 8008f5e:	009b      	lsls	r3, r3, #2
 8008f60:	441a      	add	r2, r3
 8008f62:	897b      	ldrh	r3, [r7, #10]
 8008f64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008f68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008f6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008f70:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008f74:	b29b      	uxth	r3, r3
 8008f76:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008f78:	687a      	ldr	r2, [r7, #4]
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	781b      	ldrb	r3, [r3, #0]
 8008f7e:	009b      	lsls	r3, r3, #2
 8008f80:	4413      	add	r3, r2
 8008f82:	881b      	ldrh	r3, [r3, #0]
 8008f84:	b29b      	uxth	r3, r3
 8008f86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008f8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f8e:	813b      	strh	r3, [r7, #8]
 8008f90:	687a      	ldr	r2, [r7, #4]
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	781b      	ldrb	r3, [r3, #0]
 8008f96:	009b      	lsls	r3, r3, #2
 8008f98:	441a      	add	r2, r3
 8008f9a:	893b      	ldrh	r3, [r7, #8]
 8008f9c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008fa0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008fa4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008fa8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008fac:	b29b      	uxth	r3, r3
 8008fae:	8013      	strh	r3, [r2, #0]
 8008fb0:	e192      	b.n	80092d8 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008fb2:	687a      	ldr	r2, [r7, #4]
 8008fb4:	683b      	ldr	r3, [r7, #0]
 8008fb6:	781b      	ldrb	r3, [r3, #0]
 8008fb8:	009b      	lsls	r3, r3, #2
 8008fba:	4413      	add	r3, r2
 8008fbc:	881b      	ldrh	r3, [r3, #0]
 8008fbe:	827b      	strh	r3, [r7, #18]
 8008fc0:	8a7b      	ldrh	r3, [r7, #18]
 8008fc2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d01b      	beq.n	8009002 <USB_DeactivateEndpoint+0xf6>
 8008fca:	687a      	ldr	r2, [r7, #4]
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	781b      	ldrb	r3, [r3, #0]
 8008fd0:	009b      	lsls	r3, r3, #2
 8008fd2:	4413      	add	r3, r2
 8008fd4:	881b      	ldrh	r3, [r3, #0]
 8008fd6:	b29b      	uxth	r3, r3
 8008fd8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008fdc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008fe0:	823b      	strh	r3, [r7, #16]
 8008fe2:	687a      	ldr	r2, [r7, #4]
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	781b      	ldrb	r3, [r3, #0]
 8008fe8:	009b      	lsls	r3, r3, #2
 8008fea:	441a      	add	r2, r3
 8008fec:	8a3b      	ldrh	r3, [r7, #16]
 8008fee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008ff2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008ff6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008ffa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ffe:	b29b      	uxth	r3, r3
 8009000:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009002:	687a      	ldr	r2, [r7, #4]
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	781b      	ldrb	r3, [r3, #0]
 8009008:	009b      	lsls	r3, r3, #2
 800900a:	4413      	add	r3, r2
 800900c:	881b      	ldrh	r3, [r3, #0]
 800900e:	b29b      	uxth	r3, r3
 8009010:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009014:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009018:	81fb      	strh	r3, [r7, #14]
 800901a:	687a      	ldr	r2, [r7, #4]
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	781b      	ldrb	r3, [r3, #0]
 8009020:	009b      	lsls	r3, r3, #2
 8009022:	441a      	add	r2, r3
 8009024:	89fb      	ldrh	r3, [r7, #14]
 8009026:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800902a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800902e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009032:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009036:	b29b      	uxth	r3, r3
 8009038:	8013      	strh	r3, [r2, #0]
 800903a:	e14d      	b.n	80092d8 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	785b      	ldrb	r3, [r3, #1]
 8009040:	2b00      	cmp	r3, #0
 8009042:	f040 80a5 	bne.w	8009190 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009046:	687a      	ldr	r2, [r7, #4]
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	781b      	ldrb	r3, [r3, #0]
 800904c:	009b      	lsls	r3, r3, #2
 800904e:	4413      	add	r3, r2
 8009050:	881b      	ldrh	r3, [r3, #0]
 8009052:	843b      	strh	r3, [r7, #32]
 8009054:	8c3b      	ldrh	r3, [r7, #32]
 8009056:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800905a:	2b00      	cmp	r3, #0
 800905c:	d01b      	beq.n	8009096 <USB_DeactivateEndpoint+0x18a>
 800905e:	687a      	ldr	r2, [r7, #4]
 8009060:	683b      	ldr	r3, [r7, #0]
 8009062:	781b      	ldrb	r3, [r3, #0]
 8009064:	009b      	lsls	r3, r3, #2
 8009066:	4413      	add	r3, r2
 8009068:	881b      	ldrh	r3, [r3, #0]
 800906a:	b29b      	uxth	r3, r3
 800906c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009070:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009074:	83fb      	strh	r3, [r7, #30]
 8009076:	687a      	ldr	r2, [r7, #4]
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	781b      	ldrb	r3, [r3, #0]
 800907c:	009b      	lsls	r3, r3, #2
 800907e:	441a      	add	r2, r3
 8009080:	8bfb      	ldrh	r3, [r7, #30]
 8009082:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009086:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800908a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800908e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009092:	b29b      	uxth	r3, r3
 8009094:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009096:	687a      	ldr	r2, [r7, #4]
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	781b      	ldrb	r3, [r3, #0]
 800909c:	009b      	lsls	r3, r3, #2
 800909e:	4413      	add	r3, r2
 80090a0:	881b      	ldrh	r3, [r3, #0]
 80090a2:	83bb      	strh	r3, [r7, #28]
 80090a4:	8bbb      	ldrh	r3, [r7, #28]
 80090a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d01b      	beq.n	80090e6 <USB_DeactivateEndpoint+0x1da>
 80090ae:	687a      	ldr	r2, [r7, #4]
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	781b      	ldrb	r3, [r3, #0]
 80090b4:	009b      	lsls	r3, r3, #2
 80090b6:	4413      	add	r3, r2
 80090b8:	881b      	ldrh	r3, [r3, #0]
 80090ba:	b29b      	uxth	r3, r3
 80090bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80090c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80090c4:	837b      	strh	r3, [r7, #26]
 80090c6:	687a      	ldr	r2, [r7, #4]
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	781b      	ldrb	r3, [r3, #0]
 80090cc:	009b      	lsls	r3, r3, #2
 80090ce:	441a      	add	r2, r3
 80090d0:	8b7b      	ldrh	r3, [r7, #26]
 80090d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80090d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80090da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80090de:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80090e2:	b29b      	uxth	r3, r3
 80090e4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80090e6:	687a      	ldr	r2, [r7, #4]
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	781b      	ldrb	r3, [r3, #0]
 80090ec:	009b      	lsls	r3, r3, #2
 80090ee:	4413      	add	r3, r2
 80090f0:	881b      	ldrh	r3, [r3, #0]
 80090f2:	b29b      	uxth	r3, r3
 80090f4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80090f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80090fc:	833b      	strh	r3, [r7, #24]
 80090fe:	687a      	ldr	r2, [r7, #4]
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	781b      	ldrb	r3, [r3, #0]
 8009104:	009b      	lsls	r3, r3, #2
 8009106:	441a      	add	r2, r3
 8009108:	8b3b      	ldrh	r3, [r7, #24]
 800910a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800910e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009112:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009116:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800911a:	b29b      	uxth	r3, r3
 800911c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800911e:	687a      	ldr	r2, [r7, #4]
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	781b      	ldrb	r3, [r3, #0]
 8009124:	009b      	lsls	r3, r3, #2
 8009126:	4413      	add	r3, r2
 8009128:	881b      	ldrh	r3, [r3, #0]
 800912a:	b29b      	uxth	r3, r3
 800912c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009130:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009134:	82fb      	strh	r3, [r7, #22]
 8009136:	687a      	ldr	r2, [r7, #4]
 8009138:	683b      	ldr	r3, [r7, #0]
 800913a:	781b      	ldrb	r3, [r3, #0]
 800913c:	009b      	lsls	r3, r3, #2
 800913e:	441a      	add	r2, r3
 8009140:	8afb      	ldrh	r3, [r7, #22]
 8009142:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009146:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800914a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800914e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009152:	b29b      	uxth	r3, r3
 8009154:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009156:	687a      	ldr	r2, [r7, #4]
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	781b      	ldrb	r3, [r3, #0]
 800915c:	009b      	lsls	r3, r3, #2
 800915e:	4413      	add	r3, r2
 8009160:	881b      	ldrh	r3, [r3, #0]
 8009162:	b29b      	uxth	r3, r3
 8009164:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009168:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800916c:	82bb      	strh	r3, [r7, #20]
 800916e:	687a      	ldr	r2, [r7, #4]
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	781b      	ldrb	r3, [r3, #0]
 8009174:	009b      	lsls	r3, r3, #2
 8009176:	441a      	add	r2, r3
 8009178:	8abb      	ldrh	r3, [r7, #20]
 800917a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800917e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009182:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009186:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800918a:	b29b      	uxth	r3, r3
 800918c:	8013      	strh	r3, [r2, #0]
 800918e:	e0a3      	b.n	80092d8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009190:	687a      	ldr	r2, [r7, #4]
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	781b      	ldrb	r3, [r3, #0]
 8009196:	009b      	lsls	r3, r3, #2
 8009198:	4413      	add	r3, r2
 800919a:	881b      	ldrh	r3, [r3, #0]
 800919c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800919e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80091a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d01b      	beq.n	80091e0 <USB_DeactivateEndpoint+0x2d4>
 80091a8:	687a      	ldr	r2, [r7, #4]
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	781b      	ldrb	r3, [r3, #0]
 80091ae:	009b      	lsls	r3, r3, #2
 80091b0:	4413      	add	r3, r2
 80091b2:	881b      	ldrh	r3, [r3, #0]
 80091b4:	b29b      	uxth	r3, r3
 80091b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80091ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091be:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80091c0:	687a      	ldr	r2, [r7, #4]
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	781b      	ldrb	r3, [r3, #0]
 80091c6:	009b      	lsls	r3, r3, #2
 80091c8:	441a      	add	r2, r3
 80091ca:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80091cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80091d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80091d4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80091d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80091dc:	b29b      	uxth	r3, r3
 80091de:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80091e0:	687a      	ldr	r2, [r7, #4]
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	781b      	ldrb	r3, [r3, #0]
 80091e6:	009b      	lsls	r3, r3, #2
 80091e8:	4413      	add	r3, r2
 80091ea:	881b      	ldrh	r3, [r3, #0]
 80091ec:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80091ee:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80091f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d01b      	beq.n	8009230 <USB_DeactivateEndpoint+0x324>
 80091f8:	687a      	ldr	r2, [r7, #4]
 80091fa:	683b      	ldr	r3, [r7, #0]
 80091fc:	781b      	ldrb	r3, [r3, #0]
 80091fe:	009b      	lsls	r3, r3, #2
 8009200:	4413      	add	r3, r2
 8009202:	881b      	ldrh	r3, [r3, #0]
 8009204:	b29b      	uxth	r3, r3
 8009206:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800920a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800920e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009210:	687a      	ldr	r2, [r7, #4]
 8009212:	683b      	ldr	r3, [r7, #0]
 8009214:	781b      	ldrb	r3, [r3, #0]
 8009216:	009b      	lsls	r3, r3, #2
 8009218:	441a      	add	r2, r3
 800921a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800921c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009220:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009224:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009228:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800922c:	b29b      	uxth	r3, r3
 800922e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8009230:	687a      	ldr	r2, [r7, #4]
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	781b      	ldrb	r3, [r3, #0]
 8009236:	009b      	lsls	r3, r3, #2
 8009238:	4413      	add	r3, r2
 800923a:	881b      	ldrh	r3, [r3, #0]
 800923c:	b29b      	uxth	r3, r3
 800923e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009242:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009246:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8009248:	687a      	ldr	r2, [r7, #4]
 800924a:	683b      	ldr	r3, [r7, #0]
 800924c:	781b      	ldrb	r3, [r3, #0]
 800924e:	009b      	lsls	r3, r3, #2
 8009250:	441a      	add	r2, r3
 8009252:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009254:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009258:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800925c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009260:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009264:	b29b      	uxth	r3, r3
 8009266:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009268:	687a      	ldr	r2, [r7, #4]
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	781b      	ldrb	r3, [r3, #0]
 800926e:	009b      	lsls	r3, r3, #2
 8009270:	4413      	add	r3, r2
 8009272:	881b      	ldrh	r3, [r3, #0]
 8009274:	b29b      	uxth	r3, r3
 8009276:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800927a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800927e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8009280:	687a      	ldr	r2, [r7, #4]
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	781b      	ldrb	r3, [r3, #0]
 8009286:	009b      	lsls	r3, r3, #2
 8009288:	441a      	add	r2, r3
 800928a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800928c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009290:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009294:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009298:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800929c:	b29b      	uxth	r3, r3
 800929e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80092a0:	687a      	ldr	r2, [r7, #4]
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	781b      	ldrb	r3, [r3, #0]
 80092a6:	009b      	lsls	r3, r3, #2
 80092a8:	4413      	add	r3, r2
 80092aa:	881b      	ldrh	r3, [r3, #0]
 80092ac:	b29b      	uxth	r3, r3
 80092ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80092b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80092b6:	847b      	strh	r3, [r7, #34]	@ 0x22
 80092b8:	687a      	ldr	r2, [r7, #4]
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	781b      	ldrb	r3, [r3, #0]
 80092be:	009b      	lsls	r3, r3, #2
 80092c0:	441a      	add	r2, r3
 80092c2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80092c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80092c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80092cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80092d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092d4:	b29b      	uxth	r3, r3
 80092d6:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80092d8:	2300      	movs	r3, #0
}
 80092da:	4618      	mov	r0, r3
 80092dc:	3734      	adds	r7, #52	@ 0x34
 80092de:	46bd      	mov	sp, r7
 80092e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e4:	4770      	bx	lr

080092e6 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80092e6:	b580      	push	{r7, lr}
 80092e8:	b0ac      	sub	sp, #176	@ 0xb0
 80092ea:	af00      	add	r7, sp, #0
 80092ec:	6078      	str	r0, [r7, #4]
 80092ee:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	785b      	ldrb	r3, [r3, #1]
 80092f4:	2b01      	cmp	r3, #1
 80092f6:	f040 84ca 	bne.w	8009c8e <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	699a      	ldr	r2, [r3, #24]
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	691b      	ldr	r3, [r3, #16]
 8009302:	429a      	cmp	r2, r3
 8009304:	d904      	bls.n	8009310 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8009306:	683b      	ldr	r3, [r7, #0]
 8009308:	691b      	ldr	r3, [r3, #16]
 800930a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800930e:	e003      	b.n	8009318 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	699b      	ldr	r3, [r3, #24]
 8009314:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8009318:	683b      	ldr	r3, [r7, #0]
 800931a:	7b1b      	ldrb	r3, [r3, #12]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d122      	bne.n	8009366 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8009320:	683b      	ldr	r3, [r7, #0]
 8009322:	6959      	ldr	r1, [r3, #20]
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	88da      	ldrh	r2, [r3, #6]
 8009328:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800932c:	b29b      	uxth	r3, r3
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f000 febd 	bl	800a0ae <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	613b      	str	r3, [r7, #16]
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800933e:	b29b      	uxth	r3, r3
 8009340:	461a      	mov	r2, r3
 8009342:	693b      	ldr	r3, [r7, #16]
 8009344:	4413      	add	r3, r2
 8009346:	613b      	str	r3, [r7, #16]
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	781b      	ldrb	r3, [r3, #0]
 800934c:	00da      	lsls	r2, r3, #3
 800934e:	693b      	ldr	r3, [r7, #16]
 8009350:	4413      	add	r3, r2
 8009352:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009356:	60fb      	str	r3, [r7, #12]
 8009358:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800935c:	b29a      	uxth	r2, r3
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	801a      	strh	r2, [r3, #0]
 8009362:	f000 bc6f 	b.w	8009c44 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	78db      	ldrb	r3, [r3, #3]
 800936a:	2b02      	cmp	r3, #2
 800936c:	f040 831e 	bne.w	80099ac <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8009370:	683b      	ldr	r3, [r7, #0]
 8009372:	6a1a      	ldr	r2, [r3, #32]
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	691b      	ldr	r3, [r3, #16]
 8009378:	429a      	cmp	r2, r3
 800937a:	f240 82cf 	bls.w	800991c <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800937e:	687a      	ldr	r2, [r7, #4]
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	781b      	ldrb	r3, [r3, #0]
 8009384:	009b      	lsls	r3, r3, #2
 8009386:	4413      	add	r3, r2
 8009388:	881b      	ldrh	r3, [r3, #0]
 800938a:	b29b      	uxth	r3, r3
 800938c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009390:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009394:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8009398:	687a      	ldr	r2, [r7, #4]
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	781b      	ldrb	r3, [r3, #0]
 800939e:	009b      	lsls	r3, r3, #2
 80093a0:	441a      	add	r2, r3
 80093a2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80093a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80093aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80093ae:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80093b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093b6:	b29b      	uxth	r3, r3
 80093b8:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	6a1a      	ldr	r2, [r3, #32]
 80093be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093c2:	1ad2      	subs	r2, r2, r3
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80093c8:	687a      	ldr	r2, [r7, #4]
 80093ca:	683b      	ldr	r3, [r7, #0]
 80093cc:	781b      	ldrb	r3, [r3, #0]
 80093ce:	009b      	lsls	r3, r3, #2
 80093d0:	4413      	add	r3, r2
 80093d2:	881b      	ldrh	r3, [r3, #0]
 80093d4:	b29b      	uxth	r3, r3
 80093d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093da:	2b00      	cmp	r3, #0
 80093dc:	f000 814f 	beq.w	800967e <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	633b      	str	r3, [r7, #48]	@ 0x30
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	785b      	ldrb	r3, [r3, #1]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d16b      	bne.n	80094c4 <USB_EPStartXfer+0x1de>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80093f6:	b29b      	uxth	r3, r3
 80093f8:	461a      	mov	r2, r3
 80093fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093fc:	4413      	add	r3, r2
 80093fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	781b      	ldrb	r3, [r3, #0]
 8009404:	00da      	lsls	r2, r3, #3
 8009406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009408:	4413      	add	r3, r2
 800940a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800940e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009412:	881b      	ldrh	r3, [r3, #0]
 8009414:	b29b      	uxth	r3, r3
 8009416:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800941a:	b29a      	uxth	r2, r3
 800941c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800941e:	801a      	strh	r2, [r3, #0]
 8009420:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009424:	2b00      	cmp	r3, #0
 8009426:	d10a      	bne.n	800943e <USB_EPStartXfer+0x158>
 8009428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800942a:	881b      	ldrh	r3, [r3, #0]
 800942c:	b29b      	uxth	r3, r3
 800942e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009432:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009436:	b29a      	uxth	r2, r3
 8009438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800943a:	801a      	strh	r2, [r3, #0]
 800943c:	e05b      	b.n	80094f6 <USB_EPStartXfer+0x210>
 800943e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009442:	2b3e      	cmp	r3, #62	@ 0x3e
 8009444:	d81c      	bhi.n	8009480 <USB_EPStartXfer+0x19a>
 8009446:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800944a:	085b      	lsrs	r3, r3, #1
 800944c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009450:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009454:	f003 0301 	and.w	r3, r3, #1
 8009458:	2b00      	cmp	r3, #0
 800945a:	d004      	beq.n	8009466 <USB_EPStartXfer+0x180>
 800945c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009460:	3301      	adds	r3, #1
 8009462:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009468:	881b      	ldrh	r3, [r3, #0]
 800946a:	b29a      	uxth	r2, r3
 800946c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009470:	b29b      	uxth	r3, r3
 8009472:	029b      	lsls	r3, r3, #10
 8009474:	b29b      	uxth	r3, r3
 8009476:	4313      	orrs	r3, r2
 8009478:	b29a      	uxth	r2, r3
 800947a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800947c:	801a      	strh	r2, [r3, #0]
 800947e:	e03a      	b.n	80094f6 <USB_EPStartXfer+0x210>
 8009480:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009484:	095b      	lsrs	r3, r3, #5
 8009486:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800948a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800948e:	f003 031f 	and.w	r3, r3, #31
 8009492:	2b00      	cmp	r3, #0
 8009494:	d104      	bne.n	80094a0 <USB_EPStartXfer+0x1ba>
 8009496:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800949a:	3b01      	subs	r3, #1
 800949c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80094a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094a2:	881b      	ldrh	r3, [r3, #0]
 80094a4:	b29a      	uxth	r2, r3
 80094a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80094aa:	b29b      	uxth	r3, r3
 80094ac:	029b      	lsls	r3, r3, #10
 80094ae:	b29b      	uxth	r3, r3
 80094b0:	4313      	orrs	r3, r2
 80094b2:	b29b      	uxth	r3, r3
 80094b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80094b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80094bc:	b29a      	uxth	r2, r3
 80094be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094c0:	801a      	strh	r2, [r3, #0]
 80094c2:	e018      	b.n	80094f6 <USB_EPStartXfer+0x210>
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	785b      	ldrb	r3, [r3, #1]
 80094c8:	2b01      	cmp	r3, #1
 80094ca:	d114      	bne.n	80094f6 <USB_EPStartXfer+0x210>
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80094d2:	b29b      	uxth	r3, r3
 80094d4:	461a      	mov	r2, r3
 80094d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094d8:	4413      	add	r3, r2
 80094da:	633b      	str	r3, [r7, #48]	@ 0x30
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	781b      	ldrb	r3, [r3, #0]
 80094e0:	00da      	lsls	r2, r3, #3
 80094e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094e4:	4413      	add	r3, r2
 80094e6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80094ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80094ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80094f0:	b29a      	uxth	r2, r3
 80094f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094f4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80094f6:	683b      	ldr	r3, [r7, #0]
 80094f8:	895b      	ldrh	r3, [r3, #10]
 80094fa:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80094fe:	683b      	ldr	r3, [r7, #0]
 8009500:	6959      	ldr	r1, [r3, #20]
 8009502:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009506:	b29b      	uxth	r3, r3
 8009508:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800950c:	6878      	ldr	r0, [r7, #4]
 800950e:	f000 fdce 	bl	800a0ae <USB_WritePMA>
            ep->xfer_buff += len;
 8009512:	683b      	ldr	r3, [r7, #0]
 8009514:	695a      	ldr	r2, [r3, #20]
 8009516:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800951a:	441a      	add	r2, r3
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	6a1a      	ldr	r2, [r3, #32]
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	691b      	ldr	r3, [r3, #16]
 8009528:	429a      	cmp	r2, r3
 800952a:	d907      	bls.n	800953c <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	6a1a      	ldr	r2, [r3, #32]
 8009530:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009534:	1ad2      	subs	r2, r2, r3
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	621a      	str	r2, [r3, #32]
 800953a:	e006      	b.n	800954a <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	6a1b      	ldr	r3, [r3, #32]
 8009540:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	2200      	movs	r2, #0
 8009548:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	785b      	ldrb	r3, [r3, #1]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d16b      	bne.n	800962a <USB_EPStartXfer+0x344>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	61bb      	str	r3, [r7, #24]
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800955c:	b29b      	uxth	r3, r3
 800955e:	461a      	mov	r2, r3
 8009560:	69bb      	ldr	r3, [r7, #24]
 8009562:	4413      	add	r3, r2
 8009564:	61bb      	str	r3, [r7, #24]
 8009566:	683b      	ldr	r3, [r7, #0]
 8009568:	781b      	ldrb	r3, [r3, #0]
 800956a:	00da      	lsls	r2, r3, #3
 800956c:	69bb      	ldr	r3, [r7, #24]
 800956e:	4413      	add	r3, r2
 8009570:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009574:	617b      	str	r3, [r7, #20]
 8009576:	697b      	ldr	r3, [r7, #20]
 8009578:	881b      	ldrh	r3, [r3, #0]
 800957a:	b29b      	uxth	r3, r3
 800957c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009580:	b29a      	uxth	r2, r3
 8009582:	697b      	ldr	r3, [r7, #20]
 8009584:	801a      	strh	r2, [r3, #0]
 8009586:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800958a:	2b00      	cmp	r3, #0
 800958c:	d10a      	bne.n	80095a4 <USB_EPStartXfer+0x2be>
 800958e:	697b      	ldr	r3, [r7, #20]
 8009590:	881b      	ldrh	r3, [r3, #0]
 8009592:	b29b      	uxth	r3, r3
 8009594:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009598:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800959c:	b29a      	uxth	r2, r3
 800959e:	697b      	ldr	r3, [r7, #20]
 80095a0:	801a      	strh	r2, [r3, #0]
 80095a2:	e05d      	b.n	8009660 <USB_EPStartXfer+0x37a>
 80095a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80095a8:	2b3e      	cmp	r3, #62	@ 0x3e
 80095aa:	d81c      	bhi.n	80095e6 <USB_EPStartXfer+0x300>
 80095ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80095b0:	085b      	lsrs	r3, r3, #1
 80095b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80095b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80095ba:	f003 0301 	and.w	r3, r3, #1
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d004      	beq.n	80095cc <USB_EPStartXfer+0x2e6>
 80095c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80095c6:	3301      	adds	r3, #1
 80095c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80095cc:	697b      	ldr	r3, [r7, #20]
 80095ce:	881b      	ldrh	r3, [r3, #0]
 80095d0:	b29a      	uxth	r2, r3
 80095d2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80095d6:	b29b      	uxth	r3, r3
 80095d8:	029b      	lsls	r3, r3, #10
 80095da:	b29b      	uxth	r3, r3
 80095dc:	4313      	orrs	r3, r2
 80095de:	b29a      	uxth	r2, r3
 80095e0:	697b      	ldr	r3, [r7, #20]
 80095e2:	801a      	strh	r2, [r3, #0]
 80095e4:	e03c      	b.n	8009660 <USB_EPStartXfer+0x37a>
 80095e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80095ea:	095b      	lsrs	r3, r3, #5
 80095ec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80095f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80095f4:	f003 031f 	and.w	r3, r3, #31
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d104      	bne.n	8009606 <USB_EPStartXfer+0x320>
 80095fc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009600:	3b01      	subs	r3, #1
 8009602:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009606:	697b      	ldr	r3, [r7, #20]
 8009608:	881b      	ldrh	r3, [r3, #0]
 800960a:	b29a      	uxth	r2, r3
 800960c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009610:	b29b      	uxth	r3, r3
 8009612:	029b      	lsls	r3, r3, #10
 8009614:	b29b      	uxth	r3, r3
 8009616:	4313      	orrs	r3, r2
 8009618:	b29b      	uxth	r3, r3
 800961a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800961e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009622:	b29a      	uxth	r2, r3
 8009624:	697b      	ldr	r3, [r7, #20]
 8009626:	801a      	strh	r2, [r3, #0]
 8009628:	e01a      	b.n	8009660 <USB_EPStartXfer+0x37a>
 800962a:	683b      	ldr	r3, [r7, #0]
 800962c:	785b      	ldrb	r3, [r3, #1]
 800962e:	2b01      	cmp	r3, #1
 8009630:	d116      	bne.n	8009660 <USB_EPStartXfer+0x37a>
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	623b      	str	r3, [r7, #32]
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800963c:	b29b      	uxth	r3, r3
 800963e:	461a      	mov	r2, r3
 8009640:	6a3b      	ldr	r3, [r7, #32]
 8009642:	4413      	add	r3, r2
 8009644:	623b      	str	r3, [r7, #32]
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	781b      	ldrb	r3, [r3, #0]
 800964a:	00da      	lsls	r2, r3, #3
 800964c:	6a3b      	ldr	r3, [r7, #32]
 800964e:	4413      	add	r3, r2
 8009650:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009654:	61fb      	str	r3, [r7, #28]
 8009656:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800965a:	b29a      	uxth	r2, r3
 800965c:	69fb      	ldr	r3, [r7, #28]
 800965e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009660:	683b      	ldr	r3, [r7, #0]
 8009662:	891b      	ldrh	r3, [r3, #8]
 8009664:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	6959      	ldr	r1, [r3, #20]
 800966c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009670:	b29b      	uxth	r3, r3
 8009672:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009676:	6878      	ldr	r0, [r7, #4]
 8009678:	f000 fd19 	bl	800a0ae <USB_WritePMA>
 800967c:	e2e2      	b.n	8009c44 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800967e:	683b      	ldr	r3, [r7, #0]
 8009680:	785b      	ldrb	r3, [r3, #1]
 8009682:	2b00      	cmp	r3, #0
 8009684:	d16b      	bne.n	800975e <USB_EPStartXfer+0x478>
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	64bb      	str	r3, [r7, #72]	@ 0x48
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009690:	b29b      	uxth	r3, r3
 8009692:	461a      	mov	r2, r3
 8009694:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009696:	4413      	add	r3, r2
 8009698:	64bb      	str	r3, [r7, #72]	@ 0x48
 800969a:	683b      	ldr	r3, [r7, #0]
 800969c:	781b      	ldrb	r3, [r3, #0]
 800969e:	00da      	lsls	r2, r3, #3
 80096a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80096a2:	4413      	add	r3, r2
 80096a4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80096a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80096aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80096ac:	881b      	ldrh	r3, [r3, #0]
 80096ae:	b29b      	uxth	r3, r3
 80096b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80096b4:	b29a      	uxth	r2, r3
 80096b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80096b8:	801a      	strh	r2, [r3, #0]
 80096ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d10a      	bne.n	80096d8 <USB_EPStartXfer+0x3f2>
 80096c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80096c4:	881b      	ldrh	r3, [r3, #0]
 80096c6:	b29b      	uxth	r3, r3
 80096c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80096cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80096d0:	b29a      	uxth	r2, r3
 80096d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80096d4:	801a      	strh	r2, [r3, #0]
 80096d6:	e05d      	b.n	8009794 <USB_EPStartXfer+0x4ae>
 80096d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80096dc:	2b3e      	cmp	r3, #62	@ 0x3e
 80096de:	d81c      	bhi.n	800971a <USB_EPStartXfer+0x434>
 80096e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80096e4:	085b      	lsrs	r3, r3, #1
 80096e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80096ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80096ee:	f003 0301 	and.w	r3, r3, #1
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d004      	beq.n	8009700 <USB_EPStartXfer+0x41a>
 80096f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80096fa:	3301      	adds	r3, #1
 80096fc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009700:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009702:	881b      	ldrh	r3, [r3, #0]
 8009704:	b29a      	uxth	r2, r3
 8009706:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800970a:	b29b      	uxth	r3, r3
 800970c:	029b      	lsls	r3, r3, #10
 800970e:	b29b      	uxth	r3, r3
 8009710:	4313      	orrs	r3, r2
 8009712:	b29a      	uxth	r2, r3
 8009714:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009716:	801a      	strh	r2, [r3, #0]
 8009718:	e03c      	b.n	8009794 <USB_EPStartXfer+0x4ae>
 800971a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800971e:	095b      	lsrs	r3, r3, #5
 8009720:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009724:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009728:	f003 031f 	and.w	r3, r3, #31
 800972c:	2b00      	cmp	r3, #0
 800972e:	d104      	bne.n	800973a <USB_EPStartXfer+0x454>
 8009730:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009734:	3b01      	subs	r3, #1
 8009736:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800973a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800973c:	881b      	ldrh	r3, [r3, #0]
 800973e:	b29a      	uxth	r2, r3
 8009740:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009744:	b29b      	uxth	r3, r3
 8009746:	029b      	lsls	r3, r3, #10
 8009748:	b29b      	uxth	r3, r3
 800974a:	4313      	orrs	r3, r2
 800974c:	b29b      	uxth	r3, r3
 800974e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009752:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009756:	b29a      	uxth	r2, r3
 8009758:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800975a:	801a      	strh	r2, [r3, #0]
 800975c:	e01a      	b.n	8009794 <USB_EPStartXfer+0x4ae>
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	785b      	ldrb	r3, [r3, #1]
 8009762:	2b01      	cmp	r3, #1
 8009764:	d116      	bne.n	8009794 <USB_EPStartXfer+0x4ae>
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	653b      	str	r3, [r7, #80]	@ 0x50
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009770:	b29b      	uxth	r3, r3
 8009772:	461a      	mov	r2, r3
 8009774:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009776:	4413      	add	r3, r2
 8009778:	653b      	str	r3, [r7, #80]	@ 0x50
 800977a:	683b      	ldr	r3, [r7, #0]
 800977c:	781b      	ldrb	r3, [r3, #0]
 800977e:	00da      	lsls	r2, r3, #3
 8009780:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009782:	4413      	add	r3, r2
 8009784:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009788:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800978a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800978e:	b29a      	uxth	r2, r3
 8009790:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009792:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	891b      	ldrh	r3, [r3, #8]
 8009798:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	6959      	ldr	r1, [r3, #20]
 80097a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80097a4:	b29b      	uxth	r3, r3
 80097a6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80097aa:	6878      	ldr	r0, [r7, #4]
 80097ac:	f000 fc7f 	bl	800a0ae <USB_WritePMA>
            ep->xfer_buff += len;
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	695a      	ldr	r2, [r3, #20]
 80097b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80097b8:	441a      	add	r2, r3
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	6a1a      	ldr	r2, [r3, #32]
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	691b      	ldr	r3, [r3, #16]
 80097c6:	429a      	cmp	r2, r3
 80097c8:	d907      	bls.n	80097da <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	6a1a      	ldr	r2, [r3, #32]
 80097ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80097d2:	1ad2      	subs	r2, r2, r3
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	621a      	str	r2, [r3, #32]
 80097d8:	e006      	b.n	80097e8 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	6a1b      	ldr	r3, [r3, #32]
 80097de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 80097e2:	683b      	ldr	r3, [r7, #0]
 80097e4:	2200      	movs	r2, #0
 80097e6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	643b      	str	r3, [r7, #64]	@ 0x40
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	785b      	ldrb	r3, [r3, #1]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d16b      	bne.n	80098cc <USB_EPStartXfer+0x5e6>
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80097fe:	b29b      	uxth	r3, r3
 8009800:	461a      	mov	r2, r3
 8009802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009804:	4413      	add	r3, r2
 8009806:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	781b      	ldrb	r3, [r3, #0]
 800980c:	00da      	lsls	r2, r3, #3
 800980e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009810:	4413      	add	r3, r2
 8009812:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009816:	637b      	str	r3, [r7, #52]	@ 0x34
 8009818:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800981a:	881b      	ldrh	r3, [r3, #0]
 800981c:	b29b      	uxth	r3, r3
 800981e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009822:	b29a      	uxth	r2, r3
 8009824:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009826:	801a      	strh	r2, [r3, #0]
 8009828:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800982c:	2b00      	cmp	r3, #0
 800982e:	d10a      	bne.n	8009846 <USB_EPStartXfer+0x560>
 8009830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009832:	881b      	ldrh	r3, [r3, #0]
 8009834:	b29b      	uxth	r3, r3
 8009836:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800983a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800983e:	b29a      	uxth	r2, r3
 8009840:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009842:	801a      	strh	r2, [r3, #0]
 8009844:	e05b      	b.n	80098fe <USB_EPStartXfer+0x618>
 8009846:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800984a:	2b3e      	cmp	r3, #62	@ 0x3e
 800984c:	d81c      	bhi.n	8009888 <USB_EPStartXfer+0x5a2>
 800984e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009852:	085b      	lsrs	r3, r3, #1
 8009854:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009858:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800985c:	f003 0301 	and.w	r3, r3, #1
 8009860:	2b00      	cmp	r3, #0
 8009862:	d004      	beq.n	800986e <USB_EPStartXfer+0x588>
 8009864:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009868:	3301      	adds	r3, #1
 800986a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800986e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009870:	881b      	ldrh	r3, [r3, #0]
 8009872:	b29a      	uxth	r2, r3
 8009874:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009878:	b29b      	uxth	r3, r3
 800987a:	029b      	lsls	r3, r3, #10
 800987c:	b29b      	uxth	r3, r3
 800987e:	4313      	orrs	r3, r2
 8009880:	b29a      	uxth	r2, r3
 8009882:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009884:	801a      	strh	r2, [r3, #0]
 8009886:	e03a      	b.n	80098fe <USB_EPStartXfer+0x618>
 8009888:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800988c:	095b      	lsrs	r3, r3, #5
 800988e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009892:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009896:	f003 031f 	and.w	r3, r3, #31
 800989a:	2b00      	cmp	r3, #0
 800989c:	d104      	bne.n	80098a8 <USB_EPStartXfer+0x5c2>
 800989e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80098a2:	3b01      	subs	r3, #1
 80098a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80098a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098aa:	881b      	ldrh	r3, [r3, #0]
 80098ac:	b29a      	uxth	r2, r3
 80098ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80098b2:	b29b      	uxth	r3, r3
 80098b4:	029b      	lsls	r3, r3, #10
 80098b6:	b29b      	uxth	r3, r3
 80098b8:	4313      	orrs	r3, r2
 80098ba:	b29b      	uxth	r3, r3
 80098bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80098c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80098c4:	b29a      	uxth	r2, r3
 80098c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098c8:	801a      	strh	r2, [r3, #0]
 80098ca:	e018      	b.n	80098fe <USB_EPStartXfer+0x618>
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	785b      	ldrb	r3, [r3, #1]
 80098d0:	2b01      	cmp	r3, #1
 80098d2:	d114      	bne.n	80098fe <USB_EPStartXfer+0x618>
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80098da:	b29b      	uxth	r3, r3
 80098dc:	461a      	mov	r2, r3
 80098de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80098e0:	4413      	add	r3, r2
 80098e2:	643b      	str	r3, [r7, #64]	@ 0x40
 80098e4:	683b      	ldr	r3, [r7, #0]
 80098e6:	781b      	ldrb	r3, [r3, #0]
 80098e8:	00da      	lsls	r2, r3, #3
 80098ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80098ec:	4413      	add	r3, r2
 80098ee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80098f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80098f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80098f8:	b29a      	uxth	r2, r3
 80098fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098fc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	895b      	ldrh	r3, [r3, #10]
 8009902:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009906:	683b      	ldr	r3, [r7, #0]
 8009908:	6959      	ldr	r1, [r3, #20]
 800990a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800990e:	b29b      	uxth	r3, r3
 8009910:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009914:	6878      	ldr	r0, [r7, #4]
 8009916:	f000 fbca 	bl	800a0ae <USB_WritePMA>
 800991a:	e193      	b.n	8009c44 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	6a1b      	ldr	r3, [r3, #32]
 8009920:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8009924:	687a      	ldr	r2, [r7, #4]
 8009926:	683b      	ldr	r3, [r7, #0]
 8009928:	781b      	ldrb	r3, [r3, #0]
 800992a:	009b      	lsls	r3, r3, #2
 800992c:	4413      	add	r3, r2
 800992e:	881b      	ldrh	r3, [r3, #0]
 8009930:	b29b      	uxth	r3, r3
 8009932:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8009936:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800993a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800993e:	687a      	ldr	r2, [r7, #4]
 8009940:	683b      	ldr	r3, [r7, #0]
 8009942:	781b      	ldrb	r3, [r3, #0]
 8009944:	009b      	lsls	r3, r3, #2
 8009946:	441a      	add	r2, r3
 8009948:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800994c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009950:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009954:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009958:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800995c:	b29b      	uxth	r3, r3
 800995e:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800996a:	b29b      	uxth	r3, r3
 800996c:	461a      	mov	r2, r3
 800996e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009970:	4413      	add	r3, r2
 8009972:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	781b      	ldrb	r3, [r3, #0]
 8009978:	00da      	lsls	r2, r3, #3
 800997a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800997c:	4413      	add	r3, r2
 800997e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009982:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009984:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009988:	b29a      	uxth	r2, r3
 800998a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800998c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	891b      	ldrh	r3, [r3, #8]
 8009992:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009996:	683b      	ldr	r3, [r7, #0]
 8009998:	6959      	ldr	r1, [r3, #20]
 800999a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800999e:	b29b      	uxth	r3, r3
 80099a0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80099a4:	6878      	ldr	r0, [r7, #4]
 80099a6:	f000 fb82 	bl	800a0ae <USB_WritePMA>
 80099aa:	e14b      	b.n	8009c44 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80099ac:	683b      	ldr	r3, [r7, #0]
 80099ae:	6a1a      	ldr	r2, [r3, #32]
 80099b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80099b4:	1ad2      	subs	r2, r2, r3
 80099b6:	683b      	ldr	r3, [r7, #0]
 80099b8:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80099ba:	687a      	ldr	r2, [r7, #4]
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	781b      	ldrb	r3, [r3, #0]
 80099c0:	009b      	lsls	r3, r3, #2
 80099c2:	4413      	add	r3, r2
 80099c4:	881b      	ldrh	r3, [r3, #0]
 80099c6:	b29b      	uxth	r3, r3
 80099c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	f000 809a 	beq.w	8009b06 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	673b      	str	r3, [r7, #112]	@ 0x70
 80099d6:	683b      	ldr	r3, [r7, #0]
 80099d8:	785b      	ldrb	r3, [r3, #1]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d16b      	bne.n	8009ab6 <USB_EPStartXfer+0x7d0>
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80099e8:	b29b      	uxth	r3, r3
 80099ea:	461a      	mov	r2, r3
 80099ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80099ee:	4413      	add	r3, r2
 80099f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	781b      	ldrb	r3, [r3, #0]
 80099f6:	00da      	lsls	r2, r3, #3
 80099f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80099fa:	4413      	add	r3, r2
 80099fc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009a00:	667b      	str	r3, [r7, #100]	@ 0x64
 8009a02:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a04:	881b      	ldrh	r3, [r3, #0]
 8009a06:	b29b      	uxth	r3, r3
 8009a08:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009a0c:	b29a      	uxth	r2, r3
 8009a0e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a10:	801a      	strh	r2, [r3, #0]
 8009a12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d10a      	bne.n	8009a30 <USB_EPStartXfer+0x74a>
 8009a1a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a1c:	881b      	ldrh	r3, [r3, #0]
 8009a1e:	b29b      	uxth	r3, r3
 8009a20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009a24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009a28:	b29a      	uxth	r2, r3
 8009a2a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a2c:	801a      	strh	r2, [r3, #0]
 8009a2e:	e05b      	b.n	8009ae8 <USB_EPStartXfer+0x802>
 8009a30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a34:	2b3e      	cmp	r3, #62	@ 0x3e
 8009a36:	d81c      	bhi.n	8009a72 <USB_EPStartXfer+0x78c>
 8009a38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a3c:	085b      	lsrs	r3, r3, #1
 8009a3e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009a42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a46:	f003 0301 	and.w	r3, r3, #1
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d004      	beq.n	8009a58 <USB_EPStartXfer+0x772>
 8009a4e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009a52:	3301      	adds	r3, #1
 8009a54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009a58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a5a:	881b      	ldrh	r3, [r3, #0]
 8009a5c:	b29a      	uxth	r2, r3
 8009a5e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009a62:	b29b      	uxth	r3, r3
 8009a64:	029b      	lsls	r3, r3, #10
 8009a66:	b29b      	uxth	r3, r3
 8009a68:	4313      	orrs	r3, r2
 8009a6a:	b29a      	uxth	r2, r3
 8009a6c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a6e:	801a      	strh	r2, [r3, #0]
 8009a70:	e03a      	b.n	8009ae8 <USB_EPStartXfer+0x802>
 8009a72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a76:	095b      	lsrs	r3, r3, #5
 8009a78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009a7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a80:	f003 031f 	and.w	r3, r3, #31
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d104      	bne.n	8009a92 <USB_EPStartXfer+0x7ac>
 8009a88:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009a8c:	3b01      	subs	r3, #1
 8009a8e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009a92:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a94:	881b      	ldrh	r3, [r3, #0]
 8009a96:	b29a      	uxth	r2, r3
 8009a98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009a9c:	b29b      	uxth	r3, r3
 8009a9e:	029b      	lsls	r3, r3, #10
 8009aa0:	b29b      	uxth	r3, r3
 8009aa2:	4313      	orrs	r3, r2
 8009aa4:	b29b      	uxth	r3, r3
 8009aa6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009aaa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009aae:	b29a      	uxth	r2, r3
 8009ab0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009ab2:	801a      	strh	r2, [r3, #0]
 8009ab4:	e018      	b.n	8009ae8 <USB_EPStartXfer+0x802>
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	785b      	ldrb	r3, [r3, #1]
 8009aba:	2b01      	cmp	r3, #1
 8009abc:	d114      	bne.n	8009ae8 <USB_EPStartXfer+0x802>
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009ac4:	b29b      	uxth	r3, r3
 8009ac6:	461a      	mov	r2, r3
 8009ac8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009aca:	4413      	add	r3, r2
 8009acc:	673b      	str	r3, [r7, #112]	@ 0x70
 8009ace:	683b      	ldr	r3, [r7, #0]
 8009ad0:	781b      	ldrb	r3, [r3, #0]
 8009ad2:	00da      	lsls	r2, r3, #3
 8009ad4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009ad6:	4413      	add	r3, r2
 8009ad8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009adc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009ade:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ae2:	b29a      	uxth	r2, r3
 8009ae4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ae6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	895b      	ldrh	r3, [r3, #10]
 8009aec:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	6959      	ldr	r1, [r3, #20]
 8009af4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009af8:	b29b      	uxth	r3, r3
 8009afa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	f000 fad5 	bl	800a0ae <USB_WritePMA>
 8009b04:	e09e      	b.n	8009c44 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009b06:	683b      	ldr	r3, [r7, #0]
 8009b08:	785b      	ldrb	r3, [r3, #1]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d16b      	bne.n	8009be6 <USB_EPStartXfer+0x900>
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009b18:	b29b      	uxth	r3, r3
 8009b1a:	461a      	mov	r2, r3
 8009b1c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009b1e:	4413      	add	r3, r2
 8009b20:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	781b      	ldrb	r3, [r3, #0]
 8009b26:	00da      	lsls	r2, r3, #3
 8009b28:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009b2a:	4413      	add	r3, r2
 8009b2c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009b30:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009b32:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009b34:	881b      	ldrh	r3, [r3, #0]
 8009b36:	b29b      	uxth	r3, r3
 8009b38:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009b3c:	b29a      	uxth	r2, r3
 8009b3e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009b40:	801a      	strh	r2, [r3, #0]
 8009b42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d10a      	bne.n	8009b60 <USB_EPStartXfer+0x87a>
 8009b4a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009b4c:	881b      	ldrh	r3, [r3, #0]
 8009b4e:	b29b      	uxth	r3, r3
 8009b50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009b54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009b58:	b29a      	uxth	r2, r3
 8009b5a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009b5c:	801a      	strh	r2, [r3, #0]
 8009b5e:	e063      	b.n	8009c28 <USB_EPStartXfer+0x942>
 8009b60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b64:	2b3e      	cmp	r3, #62	@ 0x3e
 8009b66:	d81c      	bhi.n	8009ba2 <USB_EPStartXfer+0x8bc>
 8009b68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b6c:	085b      	lsrs	r3, r3, #1
 8009b6e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009b72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b76:	f003 0301 	and.w	r3, r3, #1
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d004      	beq.n	8009b88 <USB_EPStartXfer+0x8a2>
 8009b7e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009b82:	3301      	adds	r3, #1
 8009b84:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009b88:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009b8a:	881b      	ldrh	r3, [r3, #0]
 8009b8c:	b29a      	uxth	r2, r3
 8009b8e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009b92:	b29b      	uxth	r3, r3
 8009b94:	029b      	lsls	r3, r3, #10
 8009b96:	b29b      	uxth	r3, r3
 8009b98:	4313      	orrs	r3, r2
 8009b9a:	b29a      	uxth	r2, r3
 8009b9c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009b9e:	801a      	strh	r2, [r3, #0]
 8009ba0:	e042      	b.n	8009c28 <USB_EPStartXfer+0x942>
 8009ba2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ba6:	095b      	lsrs	r3, r3, #5
 8009ba8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009bac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009bb0:	f003 031f 	and.w	r3, r3, #31
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d104      	bne.n	8009bc2 <USB_EPStartXfer+0x8dc>
 8009bb8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009bbc:	3b01      	subs	r3, #1
 8009bbe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009bc2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009bc4:	881b      	ldrh	r3, [r3, #0]
 8009bc6:	b29a      	uxth	r2, r3
 8009bc8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009bcc:	b29b      	uxth	r3, r3
 8009bce:	029b      	lsls	r3, r3, #10
 8009bd0:	b29b      	uxth	r3, r3
 8009bd2:	4313      	orrs	r3, r2
 8009bd4:	b29b      	uxth	r3, r3
 8009bd6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009bda:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009bde:	b29a      	uxth	r2, r3
 8009be0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009be2:	801a      	strh	r2, [r3, #0]
 8009be4:	e020      	b.n	8009c28 <USB_EPStartXfer+0x942>
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	785b      	ldrb	r3, [r3, #1]
 8009bea:	2b01      	cmp	r3, #1
 8009bec:	d11c      	bne.n	8009c28 <USB_EPStartXfer+0x942>
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009bfa:	b29b      	uxth	r3, r3
 8009bfc:	461a      	mov	r2, r3
 8009bfe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009c02:	4413      	add	r3, r2
 8009c04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009c08:	683b      	ldr	r3, [r7, #0]
 8009c0a:	781b      	ldrb	r3, [r3, #0]
 8009c0c:	00da      	lsls	r2, r3, #3
 8009c0e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009c12:	4413      	add	r3, r2
 8009c14:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009c18:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009c1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c20:	b29a      	uxth	r2, r3
 8009c22:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009c26:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	891b      	ldrh	r3, [r3, #8]
 8009c2c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009c30:	683b      	ldr	r3, [r7, #0]
 8009c32:	6959      	ldr	r1, [r3, #20]
 8009c34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c38:	b29b      	uxth	r3, r3
 8009c3a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009c3e:	6878      	ldr	r0, [r7, #4]
 8009c40:	f000 fa35 	bl	800a0ae <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8009c44:	687a      	ldr	r2, [r7, #4]
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	781b      	ldrb	r3, [r3, #0]
 8009c4a:	009b      	lsls	r3, r3, #2
 8009c4c:	4413      	add	r3, r2
 8009c4e:	881b      	ldrh	r3, [r3, #0]
 8009c50:	b29b      	uxth	r3, r3
 8009c52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009c56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c5a:	817b      	strh	r3, [r7, #10]
 8009c5c:	897b      	ldrh	r3, [r7, #10]
 8009c5e:	f083 0310 	eor.w	r3, r3, #16
 8009c62:	817b      	strh	r3, [r7, #10]
 8009c64:	897b      	ldrh	r3, [r7, #10]
 8009c66:	f083 0320 	eor.w	r3, r3, #32
 8009c6a:	817b      	strh	r3, [r7, #10]
 8009c6c:	687a      	ldr	r2, [r7, #4]
 8009c6e:	683b      	ldr	r3, [r7, #0]
 8009c70:	781b      	ldrb	r3, [r3, #0]
 8009c72:	009b      	lsls	r3, r3, #2
 8009c74:	441a      	add	r2, r3
 8009c76:	897b      	ldrh	r3, [r7, #10]
 8009c78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009c7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009c80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009c84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c88:	b29b      	uxth	r3, r3
 8009c8a:	8013      	strh	r3, [r2, #0]
 8009c8c:	e0d5      	b.n	8009e3a <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	7b1b      	ldrb	r3, [r3, #12]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d156      	bne.n	8009d44 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8009c96:	683b      	ldr	r3, [r7, #0]
 8009c98:	699b      	ldr	r3, [r3, #24]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d122      	bne.n	8009ce4 <USB_EPStartXfer+0x9fe>
 8009c9e:	683b      	ldr	r3, [r7, #0]
 8009ca0:	78db      	ldrb	r3, [r3, #3]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d11e      	bne.n	8009ce4 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8009ca6:	687a      	ldr	r2, [r7, #4]
 8009ca8:	683b      	ldr	r3, [r7, #0]
 8009caa:	781b      	ldrb	r3, [r3, #0]
 8009cac:	009b      	lsls	r3, r3, #2
 8009cae:	4413      	add	r3, r2
 8009cb0:	881b      	ldrh	r3, [r3, #0]
 8009cb2:	b29b      	uxth	r3, r3
 8009cb4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009cb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009cbc:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8009cc0:	687a      	ldr	r2, [r7, #4]
 8009cc2:	683b      	ldr	r3, [r7, #0]
 8009cc4:	781b      	ldrb	r3, [r3, #0]
 8009cc6:	009b      	lsls	r3, r3, #2
 8009cc8:	441a      	add	r2, r3
 8009cca:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009cce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009cd2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009cd6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8009cda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009cde:	b29b      	uxth	r3, r3
 8009ce0:	8013      	strh	r3, [r2, #0]
 8009ce2:	e01d      	b.n	8009d20 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8009ce4:	687a      	ldr	r2, [r7, #4]
 8009ce6:	683b      	ldr	r3, [r7, #0]
 8009ce8:	781b      	ldrb	r3, [r3, #0]
 8009cea:	009b      	lsls	r3, r3, #2
 8009cec:	4413      	add	r3, r2
 8009cee:	881b      	ldrh	r3, [r3, #0]
 8009cf0:	b29b      	uxth	r3, r3
 8009cf2:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8009cf6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009cfa:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8009cfe:	687a      	ldr	r2, [r7, #4]
 8009d00:	683b      	ldr	r3, [r7, #0]
 8009d02:	781b      	ldrb	r3, [r3, #0]
 8009d04:	009b      	lsls	r3, r3, #2
 8009d06:	441a      	add	r2, r3
 8009d08:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8009d0c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009d10:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009d14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009d18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d1c:	b29b      	uxth	r3, r3
 8009d1e:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8009d20:	683b      	ldr	r3, [r7, #0]
 8009d22:	699a      	ldr	r2, [r3, #24]
 8009d24:	683b      	ldr	r3, [r7, #0]
 8009d26:	691b      	ldr	r3, [r3, #16]
 8009d28:	429a      	cmp	r2, r3
 8009d2a:	d907      	bls.n	8009d3c <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	699a      	ldr	r2, [r3, #24]
 8009d30:	683b      	ldr	r3, [r7, #0]
 8009d32:	691b      	ldr	r3, [r3, #16]
 8009d34:	1ad2      	subs	r2, r2, r3
 8009d36:	683b      	ldr	r3, [r7, #0]
 8009d38:	619a      	str	r2, [r3, #24]
 8009d3a:	e054      	b.n	8009de6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8009d3c:	683b      	ldr	r3, [r7, #0]
 8009d3e:	2200      	movs	r2, #0
 8009d40:	619a      	str	r2, [r3, #24]
 8009d42:	e050      	b.n	8009de6 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8009d44:	683b      	ldr	r3, [r7, #0]
 8009d46:	78db      	ldrb	r3, [r3, #3]
 8009d48:	2b02      	cmp	r3, #2
 8009d4a:	d142      	bne.n	8009dd2 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8009d4c:	683b      	ldr	r3, [r7, #0]
 8009d4e:	69db      	ldr	r3, [r3, #28]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d048      	beq.n	8009de6 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8009d54:	687a      	ldr	r2, [r7, #4]
 8009d56:	683b      	ldr	r3, [r7, #0]
 8009d58:	781b      	ldrb	r3, [r3, #0]
 8009d5a:	009b      	lsls	r3, r3, #2
 8009d5c:	4413      	add	r3, r2
 8009d5e:	881b      	ldrh	r3, [r3, #0]
 8009d60:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009d64:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8009d68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d005      	beq.n	8009d7c <USB_EPStartXfer+0xa96>
 8009d70:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8009d74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d10b      	bne.n	8009d94 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009d7c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8009d80:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d12e      	bne.n	8009de6 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009d88:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8009d8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d128      	bne.n	8009de6 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8009d94:	687a      	ldr	r2, [r7, #4]
 8009d96:	683b      	ldr	r3, [r7, #0]
 8009d98:	781b      	ldrb	r3, [r3, #0]
 8009d9a:	009b      	lsls	r3, r3, #2
 8009d9c:	4413      	add	r3, r2
 8009d9e:	881b      	ldrh	r3, [r3, #0]
 8009da0:	b29b      	uxth	r3, r3
 8009da2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009da6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009daa:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8009dae:	687a      	ldr	r2, [r7, #4]
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	781b      	ldrb	r3, [r3, #0]
 8009db4:	009b      	lsls	r3, r3, #2
 8009db6:	441a      	add	r2, r3
 8009db8:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8009dbc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009dc0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009dc4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009dc8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009dcc:	b29b      	uxth	r3, r3
 8009dce:	8013      	strh	r3, [r2, #0]
 8009dd0:	e009      	b.n	8009de6 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	78db      	ldrb	r3, [r3, #3]
 8009dd6:	2b01      	cmp	r3, #1
 8009dd8:	d103      	bne.n	8009de2 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8009dda:	683b      	ldr	r3, [r7, #0]
 8009ddc:	2200      	movs	r2, #0
 8009dde:	619a      	str	r2, [r3, #24]
 8009de0:	e001      	b.n	8009de6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8009de2:	2301      	movs	r3, #1
 8009de4:	e02a      	b.n	8009e3c <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009de6:	687a      	ldr	r2, [r7, #4]
 8009de8:	683b      	ldr	r3, [r7, #0]
 8009dea:	781b      	ldrb	r3, [r3, #0]
 8009dec:	009b      	lsls	r3, r3, #2
 8009dee:	4413      	add	r3, r2
 8009df0:	881b      	ldrh	r3, [r3, #0]
 8009df2:	b29b      	uxth	r3, r3
 8009df4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009df8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009dfc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009e00:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009e04:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009e08:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009e0c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009e10:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009e14:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009e18:	687a      	ldr	r2, [r7, #4]
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	781b      	ldrb	r3, [r3, #0]
 8009e1e:	009b      	lsls	r3, r3, #2
 8009e20:	441a      	add	r2, r3
 8009e22:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009e26:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009e2a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009e2e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009e32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e36:	b29b      	uxth	r3, r3
 8009e38:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009e3a:	2300      	movs	r3, #0
}
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	37b0      	adds	r7, #176	@ 0xb0
 8009e40:	46bd      	mov	sp, r7
 8009e42:	bd80      	pop	{r7, pc}

08009e44 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009e44:	b480      	push	{r7}
 8009e46:	b085      	sub	sp, #20
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	6078      	str	r0, [r7, #4]
 8009e4c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009e4e:	683b      	ldr	r3, [r7, #0]
 8009e50:	785b      	ldrb	r3, [r3, #1]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d020      	beq.n	8009e98 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8009e56:	687a      	ldr	r2, [r7, #4]
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	781b      	ldrb	r3, [r3, #0]
 8009e5c:	009b      	lsls	r3, r3, #2
 8009e5e:	4413      	add	r3, r2
 8009e60:	881b      	ldrh	r3, [r3, #0]
 8009e62:	b29b      	uxth	r3, r3
 8009e64:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009e68:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e6c:	81bb      	strh	r3, [r7, #12]
 8009e6e:	89bb      	ldrh	r3, [r7, #12]
 8009e70:	f083 0310 	eor.w	r3, r3, #16
 8009e74:	81bb      	strh	r3, [r7, #12]
 8009e76:	687a      	ldr	r2, [r7, #4]
 8009e78:	683b      	ldr	r3, [r7, #0]
 8009e7a:	781b      	ldrb	r3, [r3, #0]
 8009e7c:	009b      	lsls	r3, r3, #2
 8009e7e:	441a      	add	r2, r3
 8009e80:	89bb      	ldrh	r3, [r7, #12]
 8009e82:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009e86:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009e8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009e8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e92:	b29b      	uxth	r3, r3
 8009e94:	8013      	strh	r3, [r2, #0]
 8009e96:	e01f      	b.n	8009ed8 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009e98:	687a      	ldr	r2, [r7, #4]
 8009e9a:	683b      	ldr	r3, [r7, #0]
 8009e9c:	781b      	ldrb	r3, [r3, #0]
 8009e9e:	009b      	lsls	r3, r3, #2
 8009ea0:	4413      	add	r3, r2
 8009ea2:	881b      	ldrh	r3, [r3, #0]
 8009ea4:	b29b      	uxth	r3, r3
 8009ea6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009eaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009eae:	81fb      	strh	r3, [r7, #14]
 8009eb0:	89fb      	ldrh	r3, [r7, #14]
 8009eb2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009eb6:	81fb      	strh	r3, [r7, #14]
 8009eb8:	687a      	ldr	r2, [r7, #4]
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	781b      	ldrb	r3, [r3, #0]
 8009ebe:	009b      	lsls	r3, r3, #2
 8009ec0:	441a      	add	r2, r3
 8009ec2:	89fb      	ldrh	r3, [r7, #14]
 8009ec4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009ec8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009ecc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009ed0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ed4:	b29b      	uxth	r3, r3
 8009ed6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009ed8:	2300      	movs	r3, #0
}
 8009eda:	4618      	mov	r0, r3
 8009edc:	3714      	adds	r7, #20
 8009ede:	46bd      	mov	sp, r7
 8009ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee4:	4770      	bx	lr

08009ee6 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009ee6:	b480      	push	{r7}
 8009ee8:	b087      	sub	sp, #28
 8009eea:	af00      	add	r7, sp, #0
 8009eec:	6078      	str	r0, [r7, #4]
 8009eee:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009ef0:	683b      	ldr	r3, [r7, #0]
 8009ef2:	785b      	ldrb	r3, [r3, #1]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d04c      	beq.n	8009f92 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009ef8:	687a      	ldr	r2, [r7, #4]
 8009efa:	683b      	ldr	r3, [r7, #0]
 8009efc:	781b      	ldrb	r3, [r3, #0]
 8009efe:	009b      	lsls	r3, r3, #2
 8009f00:	4413      	add	r3, r2
 8009f02:	881b      	ldrh	r3, [r3, #0]
 8009f04:	823b      	strh	r3, [r7, #16]
 8009f06:	8a3b      	ldrh	r3, [r7, #16]
 8009f08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d01b      	beq.n	8009f48 <USB_EPClearStall+0x62>
 8009f10:	687a      	ldr	r2, [r7, #4]
 8009f12:	683b      	ldr	r3, [r7, #0]
 8009f14:	781b      	ldrb	r3, [r3, #0]
 8009f16:	009b      	lsls	r3, r3, #2
 8009f18:	4413      	add	r3, r2
 8009f1a:	881b      	ldrh	r3, [r3, #0]
 8009f1c:	b29b      	uxth	r3, r3
 8009f1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009f22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009f26:	81fb      	strh	r3, [r7, #14]
 8009f28:	687a      	ldr	r2, [r7, #4]
 8009f2a:	683b      	ldr	r3, [r7, #0]
 8009f2c:	781b      	ldrb	r3, [r3, #0]
 8009f2e:	009b      	lsls	r3, r3, #2
 8009f30:	441a      	add	r2, r3
 8009f32:	89fb      	ldrh	r3, [r7, #14]
 8009f34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009f38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009f3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009f40:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009f44:	b29b      	uxth	r3, r3
 8009f46:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	78db      	ldrb	r3, [r3, #3]
 8009f4c:	2b01      	cmp	r3, #1
 8009f4e:	d06c      	beq.n	800a02a <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009f50:	687a      	ldr	r2, [r7, #4]
 8009f52:	683b      	ldr	r3, [r7, #0]
 8009f54:	781b      	ldrb	r3, [r3, #0]
 8009f56:	009b      	lsls	r3, r3, #2
 8009f58:	4413      	add	r3, r2
 8009f5a:	881b      	ldrh	r3, [r3, #0]
 8009f5c:	b29b      	uxth	r3, r3
 8009f5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009f62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009f66:	81bb      	strh	r3, [r7, #12]
 8009f68:	89bb      	ldrh	r3, [r7, #12]
 8009f6a:	f083 0320 	eor.w	r3, r3, #32
 8009f6e:	81bb      	strh	r3, [r7, #12]
 8009f70:	687a      	ldr	r2, [r7, #4]
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	781b      	ldrb	r3, [r3, #0]
 8009f76:	009b      	lsls	r3, r3, #2
 8009f78:	441a      	add	r2, r3
 8009f7a:	89bb      	ldrh	r3, [r7, #12]
 8009f7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009f80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009f84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009f88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f8c:	b29b      	uxth	r3, r3
 8009f8e:	8013      	strh	r3, [r2, #0]
 8009f90:	e04b      	b.n	800a02a <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009f92:	687a      	ldr	r2, [r7, #4]
 8009f94:	683b      	ldr	r3, [r7, #0]
 8009f96:	781b      	ldrb	r3, [r3, #0]
 8009f98:	009b      	lsls	r3, r3, #2
 8009f9a:	4413      	add	r3, r2
 8009f9c:	881b      	ldrh	r3, [r3, #0]
 8009f9e:	82fb      	strh	r3, [r7, #22]
 8009fa0:	8afb      	ldrh	r3, [r7, #22]
 8009fa2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d01b      	beq.n	8009fe2 <USB_EPClearStall+0xfc>
 8009faa:	687a      	ldr	r2, [r7, #4]
 8009fac:	683b      	ldr	r3, [r7, #0]
 8009fae:	781b      	ldrb	r3, [r3, #0]
 8009fb0:	009b      	lsls	r3, r3, #2
 8009fb2:	4413      	add	r3, r2
 8009fb4:	881b      	ldrh	r3, [r3, #0]
 8009fb6:	b29b      	uxth	r3, r3
 8009fb8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009fbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009fc0:	82bb      	strh	r3, [r7, #20]
 8009fc2:	687a      	ldr	r2, [r7, #4]
 8009fc4:	683b      	ldr	r3, [r7, #0]
 8009fc6:	781b      	ldrb	r3, [r3, #0]
 8009fc8:	009b      	lsls	r3, r3, #2
 8009fca:	441a      	add	r2, r3
 8009fcc:	8abb      	ldrh	r3, [r7, #20]
 8009fce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009fd2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009fd6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009fda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009fde:	b29b      	uxth	r3, r3
 8009fe0:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009fe2:	687a      	ldr	r2, [r7, #4]
 8009fe4:	683b      	ldr	r3, [r7, #0]
 8009fe6:	781b      	ldrb	r3, [r3, #0]
 8009fe8:	009b      	lsls	r3, r3, #2
 8009fea:	4413      	add	r3, r2
 8009fec:	881b      	ldrh	r3, [r3, #0]
 8009fee:	b29b      	uxth	r3, r3
 8009ff0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009ff4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ff8:	827b      	strh	r3, [r7, #18]
 8009ffa:	8a7b      	ldrh	r3, [r7, #18]
 8009ffc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a000:	827b      	strh	r3, [r7, #18]
 800a002:	8a7b      	ldrh	r3, [r7, #18]
 800a004:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a008:	827b      	strh	r3, [r7, #18]
 800a00a:	687a      	ldr	r2, [r7, #4]
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	781b      	ldrb	r3, [r3, #0]
 800a010:	009b      	lsls	r3, r3, #2
 800a012:	441a      	add	r2, r3
 800a014:	8a7b      	ldrh	r3, [r7, #18]
 800a016:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a01a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a01e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a022:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a026:	b29b      	uxth	r3, r3
 800a028:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800a02a:	2300      	movs	r3, #0
}
 800a02c:	4618      	mov	r0, r3
 800a02e:	371c      	adds	r7, #28
 800a030:	46bd      	mov	sp, r7
 800a032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a036:	4770      	bx	lr

0800a038 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800a038:	b480      	push	{r7}
 800a03a:	b083      	sub	sp, #12
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
 800a040:	460b      	mov	r3, r1
 800a042:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800a044:	78fb      	ldrb	r3, [r7, #3]
 800a046:	2b00      	cmp	r3, #0
 800a048:	d103      	bne.n	800a052 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2280      	movs	r2, #128	@ 0x80
 800a04e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800a052:	2300      	movs	r3, #0
}
 800a054:	4618      	mov	r0, r3
 800a056:	370c      	adds	r7, #12
 800a058:	46bd      	mov	sp, r7
 800a05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05e:	4770      	bx	lr

0800a060 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800a060:	b480      	push	{r7}
 800a062:	b083      	sub	sp, #12
 800a064:	af00      	add	r7, sp, #0
 800a066:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a06e:	b29b      	uxth	r3, r3
 800a070:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a074:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a078:	b29a      	uxth	r2, r3
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800a080:	2300      	movs	r3, #0
}
 800a082:	4618      	mov	r0, r3
 800a084:	370c      	adds	r7, #12
 800a086:	46bd      	mov	sp, r7
 800a088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08c:	4770      	bx	lr

0800a08e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800a08e:	b480      	push	{r7}
 800a090:	b085      	sub	sp, #20
 800a092:	af00      	add	r7, sp, #0
 800a094:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a09c:	b29b      	uxth	r3, r3
 800a09e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800a0a0:	68fb      	ldr	r3, [r7, #12]
}
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	3714      	adds	r7, #20
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ac:	4770      	bx	lr

0800a0ae <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a0ae:	b480      	push	{r7}
 800a0b0:	b08b      	sub	sp, #44	@ 0x2c
 800a0b2:	af00      	add	r7, sp, #0
 800a0b4:	60f8      	str	r0, [r7, #12]
 800a0b6:	60b9      	str	r1, [r7, #8]
 800a0b8:	4611      	mov	r1, r2
 800a0ba:	461a      	mov	r2, r3
 800a0bc:	460b      	mov	r3, r1
 800a0be:	80fb      	strh	r3, [r7, #6]
 800a0c0:	4613      	mov	r3, r2
 800a0c2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800a0c4:	88bb      	ldrh	r3, [r7, #4]
 800a0c6:	3301      	adds	r3, #1
 800a0c8:	085b      	lsrs	r3, r3, #1
 800a0ca:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a0d0:	68bb      	ldr	r3, [r7, #8]
 800a0d2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a0d4:	88fa      	ldrh	r2, [r7, #6]
 800a0d6:	697b      	ldr	r3, [r7, #20]
 800a0d8:	4413      	add	r3, r2
 800a0da:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a0de:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800a0e0:	69bb      	ldr	r3, [r7, #24]
 800a0e2:	627b      	str	r3, [r7, #36]	@ 0x24
 800a0e4:	e01c      	b.n	800a120 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800a0e6:	69fb      	ldr	r3, [r7, #28]
 800a0e8:	781b      	ldrb	r3, [r3, #0]
 800a0ea:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800a0ec:	69fb      	ldr	r3, [r7, #28]
 800a0ee:	3301      	adds	r3, #1
 800a0f0:	781b      	ldrb	r3, [r3, #0]
 800a0f2:	b21b      	sxth	r3, r3
 800a0f4:	021b      	lsls	r3, r3, #8
 800a0f6:	b21a      	sxth	r2, r3
 800a0f8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a0fc:	4313      	orrs	r3, r2
 800a0fe:	b21b      	sxth	r3, r3
 800a100:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800a102:	6a3b      	ldr	r3, [r7, #32]
 800a104:	8a7a      	ldrh	r2, [r7, #18]
 800a106:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800a108:	6a3b      	ldr	r3, [r7, #32]
 800a10a:	3302      	adds	r3, #2
 800a10c:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800a10e:	69fb      	ldr	r3, [r7, #28]
 800a110:	3301      	adds	r3, #1
 800a112:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800a114:	69fb      	ldr	r3, [r7, #28]
 800a116:	3301      	adds	r3, #1
 800a118:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800a11a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a11c:	3b01      	subs	r3, #1
 800a11e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a122:	2b00      	cmp	r3, #0
 800a124:	d1df      	bne.n	800a0e6 <USB_WritePMA+0x38>
  }
}
 800a126:	bf00      	nop
 800a128:	bf00      	nop
 800a12a:	372c      	adds	r7, #44	@ 0x2c
 800a12c:	46bd      	mov	sp, r7
 800a12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a132:	4770      	bx	lr

0800a134 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a134:	b480      	push	{r7}
 800a136:	b08b      	sub	sp, #44	@ 0x2c
 800a138:	af00      	add	r7, sp, #0
 800a13a:	60f8      	str	r0, [r7, #12]
 800a13c:	60b9      	str	r1, [r7, #8]
 800a13e:	4611      	mov	r1, r2
 800a140:	461a      	mov	r2, r3
 800a142:	460b      	mov	r3, r1
 800a144:	80fb      	strh	r3, [r7, #6]
 800a146:	4613      	mov	r3, r2
 800a148:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800a14a:	88bb      	ldrh	r3, [r7, #4]
 800a14c:	085b      	lsrs	r3, r3, #1
 800a14e:	b29b      	uxth	r3, r3
 800a150:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a156:	68bb      	ldr	r3, [r7, #8]
 800a158:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a15a:	88fa      	ldrh	r2, [r7, #6]
 800a15c:	697b      	ldr	r3, [r7, #20]
 800a15e:	4413      	add	r3, r2
 800a160:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a164:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800a166:	69bb      	ldr	r3, [r7, #24]
 800a168:	627b      	str	r3, [r7, #36]	@ 0x24
 800a16a:	e018      	b.n	800a19e <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800a16c:	6a3b      	ldr	r3, [r7, #32]
 800a16e:	881b      	ldrh	r3, [r3, #0]
 800a170:	b29b      	uxth	r3, r3
 800a172:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800a174:	6a3b      	ldr	r3, [r7, #32]
 800a176:	3302      	adds	r3, #2
 800a178:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a17a:	693b      	ldr	r3, [r7, #16]
 800a17c:	b2da      	uxtb	r2, r3
 800a17e:	69fb      	ldr	r3, [r7, #28]
 800a180:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a182:	69fb      	ldr	r3, [r7, #28]
 800a184:	3301      	adds	r3, #1
 800a186:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800a188:	693b      	ldr	r3, [r7, #16]
 800a18a:	0a1b      	lsrs	r3, r3, #8
 800a18c:	b2da      	uxtb	r2, r3
 800a18e:	69fb      	ldr	r3, [r7, #28]
 800a190:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a192:	69fb      	ldr	r3, [r7, #28]
 800a194:	3301      	adds	r3, #1
 800a196:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800a198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a19a:	3b01      	subs	r3, #1
 800a19c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a19e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d1e3      	bne.n	800a16c <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800a1a4:	88bb      	ldrh	r3, [r7, #4]
 800a1a6:	f003 0301 	and.w	r3, r3, #1
 800a1aa:	b29b      	uxth	r3, r3
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d007      	beq.n	800a1c0 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800a1b0:	6a3b      	ldr	r3, [r7, #32]
 800a1b2:	881b      	ldrh	r3, [r3, #0]
 800a1b4:	b29b      	uxth	r3, r3
 800a1b6:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a1b8:	693b      	ldr	r3, [r7, #16]
 800a1ba:	b2da      	uxtb	r2, r3
 800a1bc:	69fb      	ldr	r3, [r7, #28]
 800a1be:	701a      	strb	r2, [r3, #0]
  }
}
 800a1c0:	bf00      	nop
 800a1c2:	372c      	adds	r7, #44	@ 0x2c
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ca:	4770      	bx	lr

0800a1cc <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800a1d0:	4907      	ldr	r1, [pc, #28]	@ (800a1f0 <MX_FATFS_Init+0x24>)
 800a1d2:	4808      	ldr	r0, [pc, #32]	@ (800a1f4 <MX_FATFS_Init+0x28>)
 800a1d4:	f001 fcf8 	bl	800bbc8 <FATFS_LinkDriver>
 800a1d8:	4603      	mov	r3, r0
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d002      	beq.n	800a1e4 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800a1de:	f04f 33ff 	mov.w	r3, #4294967295
 800a1e2:	e003      	b.n	800a1ec <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800a1e4:	4b04      	ldr	r3, [pc, #16]	@ (800a1f8 <MX_FATFS_Init+0x2c>)
 800a1e6:	2201      	movs	r2, #1
 800a1e8:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800a1ea:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	bd80      	pop	{r7, pc}
 800a1f0:	200006b0 	.word	0x200006b0
 800a1f4:	20000010 	.word	0x20000010
 800a1f8:	200006b4 	.word	0x200006b4

0800a1fc <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b082      	sub	sp, #8
 800a200:	af00      	add	r7, sp, #0
 800a202:	4603      	mov	r3, r0
 800a204:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv); // ADDED
 800a206:	79fb      	ldrb	r3, [r7, #7]
 800a208:	4618      	mov	r0, r3
 800a20a:	f7f7 fe15 	bl	8001e38 <USER_SPI_initialize>
 800a20e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800a210:	4618      	mov	r0, r3
 800a212:	3708      	adds	r7, #8
 800a214:	46bd      	mov	sp, r7
 800a216:	bd80      	pop	{r7, pc}

0800a218 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800a218:	b580      	push	{r7, lr}
 800a21a:	b082      	sub	sp, #8
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	4603      	mov	r3, r0
 800a220:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv); // ADDED
 800a222:	79fb      	ldrb	r3, [r7, #7]
 800a224:	4618      	mov	r0, r3
 800a226:	f7f7 fef1 	bl	800200c <USER_SPI_status>
 800a22a:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800a22c:	4618      	mov	r0, r3
 800a22e:	3708      	adds	r7, #8
 800a230:	46bd      	mov	sp, r7
 800a232:	bd80      	pop	{r7, pc}

0800a234 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800a234:	b580      	push	{r7, lr}
 800a236:	b084      	sub	sp, #16
 800a238:	af00      	add	r7, sp, #0
 800a23a:	60b9      	str	r1, [r7, #8]
 800a23c:	607a      	str	r2, [r7, #4]
 800a23e:	603b      	str	r3, [r7, #0]
 800a240:	4603      	mov	r3, r0
 800a242:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count); // ADDED
 800a244:	7bf8      	ldrb	r0, [r7, #15]
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	687a      	ldr	r2, [r7, #4]
 800a24a:	68b9      	ldr	r1, [r7, #8]
 800a24c:	f7f7 fef4 	bl	8002038 <USER_SPI_read>
 800a250:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800a252:	4618      	mov	r0, r3
 800a254:	3710      	adds	r7, #16
 800a256:	46bd      	mov	sp, r7
 800a258:	bd80      	pop	{r7, pc}

0800a25a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800a25a:	b580      	push	{r7, lr}
 800a25c:	b084      	sub	sp, #16
 800a25e:	af00      	add	r7, sp, #0
 800a260:	60b9      	str	r1, [r7, #8]
 800a262:	607a      	str	r2, [r7, #4]
 800a264:	603b      	str	r3, [r7, #0]
 800a266:	4603      	mov	r3, r0
 800a268:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count); // ADDED
 800a26a:	7bf8      	ldrb	r0, [r7, #15]
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	687a      	ldr	r2, [r7, #4]
 800a270:	68b9      	ldr	r1, [r7, #8]
 800a272:	f7f7 ff47 	bl	8002104 <USER_SPI_write>
 800a276:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800a278:	4618      	mov	r0, r3
 800a27a:	3710      	adds	r7, #16
 800a27c:	46bd      	mov	sp, r7
 800a27e:	bd80      	pop	{r7, pc}

0800a280 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800a280:	b580      	push	{r7, lr}
 800a282:	b082      	sub	sp, #8
 800a284:	af00      	add	r7, sp, #0
 800a286:	4603      	mov	r3, r0
 800a288:	603a      	str	r2, [r7, #0]
 800a28a:	71fb      	strb	r3, [r7, #7]
 800a28c:	460b      	mov	r3, r1
 800a28e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff); // ADDED
 800a290:	79b9      	ldrb	r1, [r7, #6]
 800a292:	79fb      	ldrb	r3, [r7, #7]
 800a294:	683a      	ldr	r2, [r7, #0]
 800a296:	4618      	mov	r0, r3
 800a298:	f7f7 ffb0 	bl	80021fc <USER_SPI_ioctl>
 800a29c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800a29e:	4618      	mov	r0, r3
 800a2a0:	3708      	adds	r7, #8
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	bd80      	pop	{r7, pc}

0800a2a6 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a2a6:	b580      	push	{r7, lr}
 800a2a8:	b084      	sub	sp, #16
 800a2aa:	af00      	add	r7, sp, #0
 800a2ac:	6078      	str	r0, [r7, #4]
 800a2ae:	460b      	mov	r3, r1
 800a2b0:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a2b2:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800a2b6:	f002 f957 	bl	800c568 <USBD_static_malloc>
 800a2ba:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d105      	bne.n	800a2ce <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800a2ca:	2302      	movs	r3, #2
 800a2cc:	e066      	b.n	800a39c <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	68fa      	ldr	r2, [r7, #12]
 800a2d2:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	7c1b      	ldrb	r3, [r3, #16]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d119      	bne.n	800a312 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a2de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a2e2:	2202      	movs	r2, #2
 800a2e4:	2181      	movs	r1, #129	@ 0x81
 800a2e6:	6878      	ldr	r0, [r7, #4]
 800a2e8:	f001 ffe5 	bl	800c2b6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2201      	movs	r2, #1
 800a2f0:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a2f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a2f6:	2202      	movs	r2, #2
 800a2f8:	2101      	movs	r1, #1
 800a2fa:	6878      	ldr	r0, [r7, #4]
 800a2fc:	f001 ffdb 	bl	800c2b6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2201      	movs	r2, #1
 800a304:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	2210      	movs	r2, #16
 800a30c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800a310:	e016      	b.n	800a340 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a312:	2340      	movs	r3, #64	@ 0x40
 800a314:	2202      	movs	r2, #2
 800a316:	2181      	movs	r1, #129	@ 0x81
 800a318:	6878      	ldr	r0, [r7, #4]
 800a31a:	f001 ffcc 	bl	800c2b6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	2201      	movs	r2, #1
 800a322:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a324:	2340      	movs	r3, #64	@ 0x40
 800a326:	2202      	movs	r2, #2
 800a328:	2101      	movs	r1, #1
 800a32a:	6878      	ldr	r0, [r7, #4]
 800a32c:	f001 ffc3 	bl	800c2b6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	2201      	movs	r2, #1
 800a334:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	2210      	movs	r2, #16
 800a33c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a340:	2308      	movs	r3, #8
 800a342:	2203      	movs	r2, #3
 800a344:	2182      	movs	r1, #130	@ 0x82
 800a346:	6878      	ldr	r0, [r7, #4]
 800a348:	f001 ffb5 	bl	800c2b6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	2201      	movs	r2, #1
 800a350:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	2200      	movs	r2, #0
 800a362:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	2200      	movs	r2, #0
 800a36a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	7c1b      	ldrb	r3, [r3, #16]
 800a372:	2b00      	cmp	r3, #0
 800a374:	d109      	bne.n	800a38a <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a37c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a380:	2101      	movs	r1, #1
 800a382:	6878      	ldr	r0, [r7, #4]
 800a384:	f002 f886 	bl	800c494 <USBD_LL_PrepareReceive>
 800a388:	e007      	b.n	800a39a <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a390:	2340      	movs	r3, #64	@ 0x40
 800a392:	2101      	movs	r1, #1
 800a394:	6878      	ldr	r0, [r7, #4]
 800a396:	f002 f87d 	bl	800c494 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a39a:	2300      	movs	r3, #0
}
 800a39c:	4618      	mov	r0, r3
 800a39e:	3710      	adds	r7, #16
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	bd80      	pop	{r7, pc}

0800a3a4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b082      	sub	sp, #8
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
 800a3ac:	460b      	mov	r3, r1
 800a3ae:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800a3b0:	2181      	movs	r1, #129	@ 0x81
 800a3b2:	6878      	ldr	r0, [r7, #4]
 800a3b4:	f001 ffa5 	bl	800c302 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800a3be:	2101      	movs	r1, #1
 800a3c0:	6878      	ldr	r0, [r7, #4]
 800a3c2:	f001 ff9e 	bl	800c302 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	2200      	movs	r2, #0
 800a3ca:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800a3ce:	2182      	movs	r1, #130	@ 0x82
 800a3d0:	6878      	ldr	r0, [r7, #4]
 800a3d2:	f001 ff96 	bl	800c302 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	2200      	movs	r2, #0
 800a3da:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d00e      	beq.n	800a40e <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a3f6:	685b      	ldr	r3, [r3, #4]
 800a3f8:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a400:	4618      	mov	r0, r3
 800a402:	f002 f8bf 	bl	800c584 <USBD_static_free>
    pdev->pClassData = NULL;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	2200      	movs	r2, #0
 800a40a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a40e:	2300      	movs	r3, #0
}
 800a410:	4618      	mov	r0, r3
 800a412:	3708      	adds	r7, #8
 800a414:	46bd      	mov	sp, r7
 800a416:	bd80      	pop	{r7, pc}

0800a418 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a418:	b580      	push	{r7, lr}
 800a41a:	b086      	sub	sp, #24
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
 800a420:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a428:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a42a:	2300      	movs	r3, #0
 800a42c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a42e:	2300      	movs	r3, #0
 800a430:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a432:	2300      	movs	r3, #0
 800a434:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a436:	693b      	ldr	r3, [r7, #16]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d101      	bne.n	800a440 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800a43c:	2303      	movs	r3, #3
 800a43e:	e0af      	b.n	800a5a0 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a440:	683b      	ldr	r3, [r7, #0]
 800a442:	781b      	ldrb	r3, [r3, #0]
 800a444:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d03f      	beq.n	800a4cc <USBD_CDC_Setup+0xb4>
 800a44c:	2b20      	cmp	r3, #32
 800a44e:	f040 809f 	bne.w	800a590 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a452:	683b      	ldr	r3, [r7, #0]
 800a454:	88db      	ldrh	r3, [r3, #6]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d02e      	beq.n	800a4b8 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a45a:	683b      	ldr	r3, [r7, #0]
 800a45c:	781b      	ldrb	r3, [r3, #0]
 800a45e:	b25b      	sxtb	r3, r3
 800a460:	2b00      	cmp	r3, #0
 800a462:	da16      	bge.n	800a492 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a46a:	689b      	ldr	r3, [r3, #8]
 800a46c:	683a      	ldr	r2, [r7, #0]
 800a46e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800a470:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a472:	683a      	ldr	r2, [r7, #0]
 800a474:	88d2      	ldrh	r2, [r2, #6]
 800a476:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a478:	683b      	ldr	r3, [r7, #0]
 800a47a:	88db      	ldrh	r3, [r3, #6]
 800a47c:	2b07      	cmp	r3, #7
 800a47e:	bf28      	it	cs
 800a480:	2307      	movcs	r3, #7
 800a482:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a484:	693b      	ldr	r3, [r7, #16]
 800a486:	89fa      	ldrh	r2, [r7, #14]
 800a488:	4619      	mov	r1, r3
 800a48a:	6878      	ldr	r0, [r7, #4]
 800a48c:	f001 facf 	bl	800ba2e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800a490:	e085      	b.n	800a59e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800a492:	683b      	ldr	r3, [r7, #0]
 800a494:	785a      	ldrb	r2, [r3, #1]
 800a496:	693b      	ldr	r3, [r7, #16]
 800a498:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800a49c:	683b      	ldr	r3, [r7, #0]
 800a49e:	88db      	ldrh	r3, [r3, #6]
 800a4a0:	b2da      	uxtb	r2, r3
 800a4a2:	693b      	ldr	r3, [r7, #16]
 800a4a4:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800a4a8:	6939      	ldr	r1, [r7, #16]
 800a4aa:	683b      	ldr	r3, [r7, #0]
 800a4ac:	88db      	ldrh	r3, [r3, #6]
 800a4ae:	461a      	mov	r2, r3
 800a4b0:	6878      	ldr	r0, [r7, #4]
 800a4b2:	f001 fae8 	bl	800ba86 <USBD_CtlPrepareRx>
      break;
 800a4b6:	e072      	b.n	800a59e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a4be:	689b      	ldr	r3, [r3, #8]
 800a4c0:	683a      	ldr	r2, [r7, #0]
 800a4c2:	7850      	ldrb	r0, [r2, #1]
 800a4c4:	2200      	movs	r2, #0
 800a4c6:	6839      	ldr	r1, [r7, #0]
 800a4c8:	4798      	blx	r3
      break;
 800a4ca:	e068      	b.n	800a59e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a4cc:	683b      	ldr	r3, [r7, #0]
 800a4ce:	785b      	ldrb	r3, [r3, #1]
 800a4d0:	2b0b      	cmp	r3, #11
 800a4d2:	d852      	bhi.n	800a57a <USBD_CDC_Setup+0x162>
 800a4d4:	a201      	add	r2, pc, #4	@ (adr r2, 800a4dc <USBD_CDC_Setup+0xc4>)
 800a4d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4da:	bf00      	nop
 800a4dc:	0800a50d 	.word	0x0800a50d
 800a4e0:	0800a589 	.word	0x0800a589
 800a4e4:	0800a57b 	.word	0x0800a57b
 800a4e8:	0800a57b 	.word	0x0800a57b
 800a4ec:	0800a57b 	.word	0x0800a57b
 800a4f0:	0800a57b 	.word	0x0800a57b
 800a4f4:	0800a57b 	.word	0x0800a57b
 800a4f8:	0800a57b 	.word	0x0800a57b
 800a4fc:	0800a57b 	.word	0x0800a57b
 800a500:	0800a57b 	.word	0x0800a57b
 800a504:	0800a537 	.word	0x0800a537
 800a508:	0800a561 	.word	0x0800a561
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a512:	b2db      	uxtb	r3, r3
 800a514:	2b03      	cmp	r3, #3
 800a516:	d107      	bne.n	800a528 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a518:	f107 030a 	add.w	r3, r7, #10
 800a51c:	2202      	movs	r2, #2
 800a51e:	4619      	mov	r1, r3
 800a520:	6878      	ldr	r0, [r7, #4]
 800a522:	f001 fa84 	bl	800ba2e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a526:	e032      	b.n	800a58e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800a528:	6839      	ldr	r1, [r7, #0]
 800a52a:	6878      	ldr	r0, [r7, #4]
 800a52c:	f001 fa0e 	bl	800b94c <USBD_CtlError>
            ret = USBD_FAIL;
 800a530:	2303      	movs	r3, #3
 800a532:	75fb      	strb	r3, [r7, #23]
          break;
 800a534:	e02b      	b.n	800a58e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a53c:	b2db      	uxtb	r3, r3
 800a53e:	2b03      	cmp	r3, #3
 800a540:	d107      	bne.n	800a552 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a542:	f107 030d 	add.w	r3, r7, #13
 800a546:	2201      	movs	r2, #1
 800a548:	4619      	mov	r1, r3
 800a54a:	6878      	ldr	r0, [r7, #4]
 800a54c:	f001 fa6f 	bl	800ba2e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a550:	e01d      	b.n	800a58e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800a552:	6839      	ldr	r1, [r7, #0]
 800a554:	6878      	ldr	r0, [r7, #4]
 800a556:	f001 f9f9 	bl	800b94c <USBD_CtlError>
            ret = USBD_FAIL;
 800a55a:	2303      	movs	r3, #3
 800a55c:	75fb      	strb	r3, [r7, #23]
          break;
 800a55e:	e016      	b.n	800a58e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a566:	b2db      	uxtb	r3, r3
 800a568:	2b03      	cmp	r3, #3
 800a56a:	d00f      	beq.n	800a58c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800a56c:	6839      	ldr	r1, [r7, #0]
 800a56e:	6878      	ldr	r0, [r7, #4]
 800a570:	f001 f9ec 	bl	800b94c <USBD_CtlError>
            ret = USBD_FAIL;
 800a574:	2303      	movs	r3, #3
 800a576:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a578:	e008      	b.n	800a58c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a57a:	6839      	ldr	r1, [r7, #0]
 800a57c:	6878      	ldr	r0, [r7, #4]
 800a57e:	f001 f9e5 	bl	800b94c <USBD_CtlError>
          ret = USBD_FAIL;
 800a582:	2303      	movs	r3, #3
 800a584:	75fb      	strb	r3, [r7, #23]
          break;
 800a586:	e002      	b.n	800a58e <USBD_CDC_Setup+0x176>
          break;
 800a588:	bf00      	nop
 800a58a:	e008      	b.n	800a59e <USBD_CDC_Setup+0x186>
          break;
 800a58c:	bf00      	nop
      }
      break;
 800a58e:	e006      	b.n	800a59e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800a590:	6839      	ldr	r1, [r7, #0]
 800a592:	6878      	ldr	r0, [r7, #4]
 800a594:	f001 f9da 	bl	800b94c <USBD_CtlError>
      ret = USBD_FAIL;
 800a598:	2303      	movs	r3, #3
 800a59a:	75fb      	strb	r3, [r7, #23]
      break;
 800a59c:	bf00      	nop
  }

  return (uint8_t)ret;
 800a59e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	3718      	adds	r7, #24
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	bd80      	pop	{r7, pc}

0800a5a8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b084      	sub	sp, #16
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
 800a5b0:	460b      	mov	r3, r1
 800a5b2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a5ba:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d101      	bne.n	800a5ca <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a5c6:	2303      	movs	r3, #3
 800a5c8:	e04f      	b.n	800a66a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a5d0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800a5d2:	78fa      	ldrb	r2, [r7, #3]
 800a5d4:	6879      	ldr	r1, [r7, #4]
 800a5d6:	4613      	mov	r3, r2
 800a5d8:	009b      	lsls	r3, r3, #2
 800a5da:	4413      	add	r3, r2
 800a5dc:	009b      	lsls	r3, r3, #2
 800a5de:	440b      	add	r3, r1
 800a5e0:	3318      	adds	r3, #24
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d029      	beq.n	800a63c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a5e8:	78fa      	ldrb	r2, [r7, #3]
 800a5ea:	6879      	ldr	r1, [r7, #4]
 800a5ec:	4613      	mov	r3, r2
 800a5ee:	009b      	lsls	r3, r3, #2
 800a5f0:	4413      	add	r3, r2
 800a5f2:	009b      	lsls	r3, r3, #2
 800a5f4:	440b      	add	r3, r1
 800a5f6:	3318      	adds	r3, #24
 800a5f8:	681a      	ldr	r2, [r3, #0]
 800a5fa:	78f9      	ldrb	r1, [r7, #3]
 800a5fc:	68f8      	ldr	r0, [r7, #12]
 800a5fe:	460b      	mov	r3, r1
 800a600:	009b      	lsls	r3, r3, #2
 800a602:	440b      	add	r3, r1
 800a604:	00db      	lsls	r3, r3, #3
 800a606:	4403      	add	r3, r0
 800a608:	3320      	adds	r3, #32
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	fbb2 f1f3 	udiv	r1, r2, r3
 800a610:	fb01 f303 	mul.w	r3, r1, r3
 800a614:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800a616:	2b00      	cmp	r3, #0
 800a618:	d110      	bne.n	800a63c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800a61a:	78fa      	ldrb	r2, [r7, #3]
 800a61c:	6879      	ldr	r1, [r7, #4]
 800a61e:	4613      	mov	r3, r2
 800a620:	009b      	lsls	r3, r3, #2
 800a622:	4413      	add	r3, r2
 800a624:	009b      	lsls	r3, r3, #2
 800a626:	440b      	add	r3, r1
 800a628:	3318      	adds	r3, #24
 800a62a:	2200      	movs	r2, #0
 800a62c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a62e:	78f9      	ldrb	r1, [r7, #3]
 800a630:	2300      	movs	r3, #0
 800a632:	2200      	movs	r2, #0
 800a634:	6878      	ldr	r0, [r7, #4]
 800a636:	f001 ff0c 	bl	800c452 <USBD_LL_Transmit>
 800a63a:	e015      	b.n	800a668 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800a63c:	68bb      	ldr	r3, [r7, #8]
 800a63e:	2200      	movs	r2, #0
 800a640:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a64a:	691b      	ldr	r3, [r3, #16]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d00b      	beq.n	800a668 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a656:	691b      	ldr	r3, [r3, #16]
 800a658:	68ba      	ldr	r2, [r7, #8]
 800a65a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800a65e:	68ba      	ldr	r2, [r7, #8]
 800a660:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800a664:	78fa      	ldrb	r2, [r7, #3]
 800a666:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a668:	2300      	movs	r3, #0
}
 800a66a:	4618      	mov	r0, r3
 800a66c:	3710      	adds	r7, #16
 800a66e:	46bd      	mov	sp, r7
 800a670:	bd80      	pop	{r7, pc}

0800a672 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a672:	b580      	push	{r7, lr}
 800a674:	b084      	sub	sp, #16
 800a676:	af00      	add	r7, sp, #0
 800a678:	6078      	str	r0, [r7, #4]
 800a67a:	460b      	mov	r3, r1
 800a67c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a684:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d101      	bne.n	800a694 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a690:	2303      	movs	r3, #3
 800a692:	e015      	b.n	800a6c0 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a694:	78fb      	ldrb	r3, [r7, #3]
 800a696:	4619      	mov	r1, r3
 800a698:	6878      	ldr	r0, [r7, #4]
 800a69a:	f001 ff1c 	bl	800c4d6 <USBD_LL_GetRxDataSize>
 800a69e:	4602      	mov	r2, r0
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a6ac:	68db      	ldr	r3, [r3, #12]
 800a6ae:	68fa      	ldr	r2, [r7, #12]
 800a6b0:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a6b4:	68fa      	ldr	r2, [r7, #12]
 800a6b6:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a6ba:	4611      	mov	r1, r2
 800a6bc:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a6be:	2300      	movs	r3, #0
}
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	3710      	adds	r7, #16
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	bd80      	pop	{r7, pc}

0800a6c8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b084      	sub	sp, #16
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a6d6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d101      	bne.n	800a6e2 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800a6de:	2303      	movs	r3, #3
 800a6e0:	e01a      	b.n	800a718 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d014      	beq.n	800a716 <USBD_CDC_EP0_RxReady+0x4e>
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a6f2:	2bff      	cmp	r3, #255	@ 0xff
 800a6f4:	d00f      	beq.n	800a716 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a6fc:	689b      	ldr	r3, [r3, #8]
 800a6fe:	68fa      	ldr	r2, [r7, #12]
 800a700:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800a704:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a706:	68fa      	ldr	r2, [r7, #12]
 800a708:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a70c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	22ff      	movs	r2, #255	@ 0xff
 800a712:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800a716:	2300      	movs	r3, #0
}
 800a718:	4618      	mov	r0, r3
 800a71a:	3710      	adds	r7, #16
 800a71c:	46bd      	mov	sp, r7
 800a71e:	bd80      	pop	{r7, pc}

0800a720 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a720:	b480      	push	{r7}
 800a722:	b083      	sub	sp, #12
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	2243      	movs	r2, #67	@ 0x43
 800a72c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800a72e:	4b03      	ldr	r3, [pc, #12]	@ (800a73c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a730:	4618      	mov	r0, r3
 800a732:	370c      	adds	r7, #12
 800a734:	46bd      	mov	sp, r7
 800a736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73a:	4770      	bx	lr
 800a73c:	200000ac 	.word	0x200000ac

0800a740 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a740:	b480      	push	{r7}
 800a742:	b083      	sub	sp, #12
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	2243      	movs	r2, #67	@ 0x43
 800a74c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800a74e:	4b03      	ldr	r3, [pc, #12]	@ (800a75c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a750:	4618      	mov	r0, r3
 800a752:	370c      	adds	r7, #12
 800a754:	46bd      	mov	sp, r7
 800a756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a75a:	4770      	bx	lr
 800a75c:	20000068 	.word	0x20000068

0800a760 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a760:	b480      	push	{r7}
 800a762:	b083      	sub	sp, #12
 800a764:	af00      	add	r7, sp, #0
 800a766:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	2243      	movs	r2, #67	@ 0x43
 800a76c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800a76e:	4b03      	ldr	r3, [pc, #12]	@ (800a77c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a770:	4618      	mov	r0, r3
 800a772:	370c      	adds	r7, #12
 800a774:	46bd      	mov	sp, r7
 800a776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77a:	4770      	bx	lr
 800a77c:	200000f0 	.word	0x200000f0

0800a780 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a780:	b480      	push	{r7}
 800a782:	b083      	sub	sp, #12
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	220a      	movs	r2, #10
 800a78c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a78e:	4b03      	ldr	r3, [pc, #12]	@ (800a79c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a790:	4618      	mov	r0, r3
 800a792:	370c      	adds	r7, #12
 800a794:	46bd      	mov	sp, r7
 800a796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79a:	4770      	bx	lr
 800a79c:	20000024 	.word	0x20000024

0800a7a0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a7a0:	b480      	push	{r7}
 800a7a2:	b083      	sub	sp, #12
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	6078      	str	r0, [r7, #4]
 800a7a8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a7aa:	683b      	ldr	r3, [r7, #0]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d101      	bne.n	800a7b4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a7b0:	2303      	movs	r3, #3
 800a7b2:	e004      	b.n	800a7be <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	683a      	ldr	r2, [r7, #0]
 800a7b8:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800a7bc:	2300      	movs	r3, #0
}
 800a7be:	4618      	mov	r0, r3
 800a7c0:	370c      	adds	r7, #12
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c8:	4770      	bx	lr

0800a7ca <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a7ca:	b480      	push	{r7}
 800a7cc:	b087      	sub	sp, #28
 800a7ce:	af00      	add	r7, sp, #0
 800a7d0:	60f8      	str	r0, [r7, #12]
 800a7d2:	60b9      	str	r1, [r7, #8]
 800a7d4:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a7dc:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800a7de:	697b      	ldr	r3, [r7, #20]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d101      	bne.n	800a7e8 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800a7e4:	2303      	movs	r3, #3
 800a7e6:	e008      	b.n	800a7fa <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800a7e8:	697b      	ldr	r3, [r7, #20]
 800a7ea:	68ba      	ldr	r2, [r7, #8]
 800a7ec:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a7f0:	697b      	ldr	r3, [r7, #20]
 800a7f2:	687a      	ldr	r2, [r7, #4]
 800a7f4:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800a7f8:	2300      	movs	r3, #0
}
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	371c      	adds	r7, #28
 800a7fe:	46bd      	mov	sp, r7
 800a800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a804:	4770      	bx	lr

0800a806 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a806:	b480      	push	{r7}
 800a808:	b085      	sub	sp, #20
 800a80a:	af00      	add	r7, sp, #0
 800a80c:	6078      	str	r0, [r7, #4]
 800a80e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a816:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d101      	bne.n	800a822 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800a81e:	2303      	movs	r3, #3
 800a820:	e004      	b.n	800a82c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	683a      	ldr	r2, [r7, #0]
 800a826:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800a82a:	2300      	movs	r3, #0
}
 800a82c:	4618      	mov	r0, r3
 800a82e:	3714      	adds	r7, #20
 800a830:	46bd      	mov	sp, r7
 800a832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a836:	4770      	bx	lr

0800a838 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a838:	b580      	push	{r7, lr}
 800a83a:	b084      	sub	sp, #16
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a846:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800a848:	2301      	movs	r3, #1
 800a84a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a852:	2b00      	cmp	r3, #0
 800a854:	d101      	bne.n	800a85a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a856:	2303      	movs	r3, #3
 800a858:	e01a      	b.n	800a890 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800a85a:	68bb      	ldr	r3, [r7, #8]
 800a85c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a860:	2b00      	cmp	r3, #0
 800a862:	d114      	bne.n	800a88e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a864:	68bb      	ldr	r3, [r7, #8]
 800a866:	2201      	movs	r2, #1
 800a868:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a86c:	68bb      	ldr	r3, [r7, #8]
 800a86e:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800a876:	68bb      	ldr	r3, [r7, #8]
 800a878:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800a87c:	68bb      	ldr	r3, [r7, #8]
 800a87e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800a882:	2181      	movs	r1, #129	@ 0x81
 800a884:	6878      	ldr	r0, [r7, #4]
 800a886:	f001 fde4 	bl	800c452 <USBD_LL_Transmit>

    ret = USBD_OK;
 800a88a:	2300      	movs	r3, #0
 800a88c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800a88e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a890:	4618      	mov	r0, r3
 800a892:	3710      	adds	r7, #16
 800a894:	46bd      	mov	sp, r7
 800a896:	bd80      	pop	{r7, pc}

0800a898 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a898:	b580      	push	{r7, lr}
 800a89a:	b084      	sub	sp, #16
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a8a6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d101      	bne.n	800a8b6 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800a8b2:	2303      	movs	r3, #3
 800a8b4:	e016      	b.n	800a8e4 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	7c1b      	ldrb	r3, [r3, #16]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d109      	bne.n	800a8d2 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a8c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a8c8:	2101      	movs	r1, #1
 800a8ca:	6878      	ldr	r0, [r7, #4]
 800a8cc:	f001 fde2 	bl	800c494 <USBD_LL_PrepareReceive>
 800a8d0:	e007      	b.n	800a8e2 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a8d8:	2340      	movs	r3, #64	@ 0x40
 800a8da:	2101      	movs	r1, #1
 800a8dc:	6878      	ldr	r0, [r7, #4]
 800a8de:	f001 fdd9 	bl	800c494 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a8e2:	2300      	movs	r3, #0
}
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	3710      	adds	r7, #16
 800a8e8:	46bd      	mov	sp, r7
 800a8ea:	bd80      	pop	{r7, pc}

0800a8ec <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a8ec:	b580      	push	{r7, lr}
 800a8ee:	b086      	sub	sp, #24
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	60f8      	str	r0, [r7, #12]
 800a8f4:	60b9      	str	r1, [r7, #8]
 800a8f6:	4613      	mov	r3, r2
 800a8f8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d101      	bne.n	800a904 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a900:	2303      	movs	r3, #3
 800a902:	e01f      	b.n	800a944 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	2200      	movs	r2, #0
 800a908:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	2200      	movs	r2, #0
 800a910:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	2200      	movs	r2, #0
 800a918:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a91c:	68bb      	ldr	r3, [r7, #8]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d003      	beq.n	800a92a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	68ba      	ldr	r2, [r7, #8]
 800a926:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	2201      	movs	r2, #1
 800a92e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	79fa      	ldrb	r2, [r7, #7]
 800a936:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a938:	68f8      	ldr	r0, [r7, #12]
 800a93a:	f001 fc41 	bl	800c1c0 <USBD_LL_Init>
 800a93e:	4603      	mov	r3, r0
 800a940:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a942:	7dfb      	ldrb	r3, [r7, #23]
}
 800a944:	4618      	mov	r0, r3
 800a946:	3718      	adds	r7, #24
 800a948:	46bd      	mov	sp, r7
 800a94a:	bd80      	pop	{r7, pc}

0800a94c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b084      	sub	sp, #16
 800a950:	af00      	add	r7, sp, #0
 800a952:	6078      	str	r0, [r7, #4]
 800a954:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a956:	2300      	movs	r3, #0
 800a958:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a95a:	683b      	ldr	r3, [r7, #0]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d101      	bne.n	800a964 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800a960:	2303      	movs	r3, #3
 800a962:	e016      	b.n	800a992 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	683a      	ldr	r2, [r7, #0]
 800a968:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a974:	2b00      	cmp	r3, #0
 800a976:	d00b      	beq.n	800a990 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a97e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a980:	f107 020e 	add.w	r2, r7, #14
 800a984:	4610      	mov	r0, r2
 800a986:	4798      	blx	r3
 800a988:	4602      	mov	r2, r0
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800a990:	2300      	movs	r3, #0
}
 800a992:	4618      	mov	r0, r3
 800a994:	3710      	adds	r7, #16
 800a996:	46bd      	mov	sp, r7
 800a998:	bd80      	pop	{r7, pc}

0800a99a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a99a:	b580      	push	{r7, lr}
 800a99c:	b082      	sub	sp, #8
 800a99e:	af00      	add	r7, sp, #0
 800a9a0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a9a2:	6878      	ldr	r0, [r7, #4]
 800a9a4:	f001 fc6c 	bl	800c280 <USBD_LL_Start>
 800a9a8:	4603      	mov	r3, r0
}
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	3708      	adds	r7, #8
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bd80      	pop	{r7, pc}

0800a9b2 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a9b2:	b480      	push	{r7}
 800a9b4:	b083      	sub	sp, #12
 800a9b6:	af00      	add	r7, sp, #0
 800a9b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a9ba:	2300      	movs	r3, #0
}
 800a9bc:	4618      	mov	r0, r3
 800a9be:	370c      	adds	r7, #12
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c6:	4770      	bx	lr

0800a9c8 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b084      	sub	sp, #16
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
 800a9d0:	460b      	mov	r3, r1
 800a9d2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a9d4:	2303      	movs	r3, #3
 800a9d6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d009      	beq.n	800a9f6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	78fa      	ldrb	r2, [r7, #3]
 800a9ec:	4611      	mov	r1, r2
 800a9ee:	6878      	ldr	r0, [r7, #4]
 800a9f0:	4798      	blx	r3
 800a9f2:	4603      	mov	r3, r0
 800a9f4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a9f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	3710      	adds	r7, #16
 800a9fc:	46bd      	mov	sp, r7
 800a9fe:	bd80      	pop	{r7, pc}

0800aa00 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800aa00:	b580      	push	{r7, lr}
 800aa02:	b082      	sub	sp, #8
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	6078      	str	r0, [r7, #4]
 800aa08:	460b      	mov	r3, r1
 800aa0a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d007      	beq.n	800aa26 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa1c:	685b      	ldr	r3, [r3, #4]
 800aa1e:	78fa      	ldrb	r2, [r7, #3]
 800aa20:	4611      	mov	r1, r2
 800aa22:	6878      	ldr	r0, [r7, #4]
 800aa24:	4798      	blx	r3
  }

  return USBD_OK;
 800aa26:	2300      	movs	r3, #0
}
 800aa28:	4618      	mov	r0, r3
 800aa2a:	3708      	adds	r7, #8
 800aa2c:	46bd      	mov	sp, r7
 800aa2e:	bd80      	pop	{r7, pc}

0800aa30 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800aa30:	b580      	push	{r7, lr}
 800aa32:	b084      	sub	sp, #16
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]
 800aa38:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800aa40:	6839      	ldr	r1, [r7, #0]
 800aa42:	4618      	mov	r0, r3
 800aa44:	f000 ff48 	bl	800b8d8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	2201      	movs	r2, #1
 800aa4c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800aa56:	461a      	mov	r2, r3
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800aa64:	f003 031f 	and.w	r3, r3, #31
 800aa68:	2b02      	cmp	r3, #2
 800aa6a:	d01a      	beq.n	800aaa2 <USBD_LL_SetupStage+0x72>
 800aa6c:	2b02      	cmp	r3, #2
 800aa6e:	d822      	bhi.n	800aab6 <USBD_LL_SetupStage+0x86>
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d002      	beq.n	800aa7a <USBD_LL_SetupStage+0x4a>
 800aa74:	2b01      	cmp	r3, #1
 800aa76:	d00a      	beq.n	800aa8e <USBD_LL_SetupStage+0x5e>
 800aa78:	e01d      	b.n	800aab6 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800aa80:	4619      	mov	r1, r3
 800aa82:	6878      	ldr	r0, [r7, #4]
 800aa84:	f000 f9f0 	bl	800ae68 <USBD_StdDevReq>
 800aa88:	4603      	mov	r3, r0
 800aa8a:	73fb      	strb	r3, [r7, #15]
      break;
 800aa8c:	e020      	b.n	800aad0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800aa94:	4619      	mov	r1, r3
 800aa96:	6878      	ldr	r0, [r7, #4]
 800aa98:	f000 fa54 	bl	800af44 <USBD_StdItfReq>
 800aa9c:	4603      	mov	r3, r0
 800aa9e:	73fb      	strb	r3, [r7, #15]
      break;
 800aaa0:	e016      	b.n	800aad0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800aaa8:	4619      	mov	r1, r3
 800aaaa:	6878      	ldr	r0, [r7, #4]
 800aaac:	f000 fa93 	bl	800afd6 <USBD_StdEPReq>
 800aab0:	4603      	mov	r3, r0
 800aab2:	73fb      	strb	r3, [r7, #15]
      break;
 800aab4:	e00c      	b.n	800aad0 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800aabc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800aac0:	b2db      	uxtb	r3, r3
 800aac2:	4619      	mov	r1, r3
 800aac4:	6878      	ldr	r0, [r7, #4]
 800aac6:	f001 fc3b 	bl	800c340 <USBD_LL_StallEP>
 800aaca:	4603      	mov	r3, r0
 800aacc:	73fb      	strb	r3, [r7, #15]
      break;
 800aace:	bf00      	nop
  }

  return ret;
 800aad0:	7bfb      	ldrb	r3, [r7, #15]
}
 800aad2:	4618      	mov	r0, r3
 800aad4:	3710      	adds	r7, #16
 800aad6:	46bd      	mov	sp, r7
 800aad8:	bd80      	pop	{r7, pc}

0800aada <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800aada:	b580      	push	{r7, lr}
 800aadc:	b086      	sub	sp, #24
 800aade:	af00      	add	r7, sp, #0
 800aae0:	60f8      	str	r0, [r7, #12]
 800aae2:	460b      	mov	r3, r1
 800aae4:	607a      	str	r2, [r7, #4]
 800aae6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800aae8:	7afb      	ldrb	r3, [r7, #11]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d138      	bne.n	800ab60 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800aaf4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800aafc:	2b03      	cmp	r3, #3
 800aafe:	d14a      	bne.n	800ab96 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800ab00:	693b      	ldr	r3, [r7, #16]
 800ab02:	689a      	ldr	r2, [r3, #8]
 800ab04:	693b      	ldr	r3, [r7, #16]
 800ab06:	68db      	ldr	r3, [r3, #12]
 800ab08:	429a      	cmp	r2, r3
 800ab0a:	d913      	bls.n	800ab34 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ab0c:	693b      	ldr	r3, [r7, #16]
 800ab0e:	689a      	ldr	r2, [r3, #8]
 800ab10:	693b      	ldr	r3, [r7, #16]
 800ab12:	68db      	ldr	r3, [r3, #12]
 800ab14:	1ad2      	subs	r2, r2, r3
 800ab16:	693b      	ldr	r3, [r7, #16]
 800ab18:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ab1a:	693b      	ldr	r3, [r7, #16]
 800ab1c:	68da      	ldr	r2, [r3, #12]
 800ab1e:	693b      	ldr	r3, [r7, #16]
 800ab20:	689b      	ldr	r3, [r3, #8]
 800ab22:	4293      	cmp	r3, r2
 800ab24:	bf28      	it	cs
 800ab26:	4613      	movcs	r3, r2
 800ab28:	461a      	mov	r2, r3
 800ab2a:	6879      	ldr	r1, [r7, #4]
 800ab2c:	68f8      	ldr	r0, [r7, #12]
 800ab2e:	f000 ffc7 	bl	800bac0 <USBD_CtlContinueRx>
 800ab32:	e030      	b.n	800ab96 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab3a:	b2db      	uxtb	r3, r3
 800ab3c:	2b03      	cmp	r3, #3
 800ab3e:	d10b      	bne.n	800ab58 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ab46:	691b      	ldr	r3, [r3, #16]
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d005      	beq.n	800ab58 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ab52:	691b      	ldr	r3, [r3, #16]
 800ab54:	68f8      	ldr	r0, [r7, #12]
 800ab56:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ab58:	68f8      	ldr	r0, [r7, #12]
 800ab5a:	f000 ffc2 	bl	800bae2 <USBD_CtlSendStatus>
 800ab5e:	e01a      	b.n	800ab96 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab66:	b2db      	uxtb	r3, r3
 800ab68:	2b03      	cmp	r3, #3
 800ab6a:	d114      	bne.n	800ab96 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ab72:	699b      	ldr	r3, [r3, #24]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d00e      	beq.n	800ab96 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ab7e:	699b      	ldr	r3, [r3, #24]
 800ab80:	7afa      	ldrb	r2, [r7, #11]
 800ab82:	4611      	mov	r1, r2
 800ab84:	68f8      	ldr	r0, [r7, #12]
 800ab86:	4798      	blx	r3
 800ab88:	4603      	mov	r3, r0
 800ab8a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800ab8c:	7dfb      	ldrb	r3, [r7, #23]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d001      	beq.n	800ab96 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800ab92:	7dfb      	ldrb	r3, [r7, #23]
 800ab94:	e000      	b.n	800ab98 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800ab96:	2300      	movs	r3, #0
}
 800ab98:	4618      	mov	r0, r3
 800ab9a:	3718      	adds	r7, #24
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	bd80      	pop	{r7, pc}

0800aba0 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800aba0:	b580      	push	{r7, lr}
 800aba2:	b086      	sub	sp, #24
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	60f8      	str	r0, [r7, #12]
 800aba8:	460b      	mov	r3, r1
 800abaa:	607a      	str	r2, [r7, #4]
 800abac:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800abae:	7afb      	ldrb	r3, [r7, #11]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d16b      	bne.n	800ac8c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	3314      	adds	r3, #20
 800abb8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800abc0:	2b02      	cmp	r3, #2
 800abc2:	d156      	bne.n	800ac72 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800abc4:	693b      	ldr	r3, [r7, #16]
 800abc6:	689a      	ldr	r2, [r3, #8]
 800abc8:	693b      	ldr	r3, [r7, #16]
 800abca:	68db      	ldr	r3, [r3, #12]
 800abcc:	429a      	cmp	r2, r3
 800abce:	d914      	bls.n	800abfa <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800abd0:	693b      	ldr	r3, [r7, #16]
 800abd2:	689a      	ldr	r2, [r3, #8]
 800abd4:	693b      	ldr	r3, [r7, #16]
 800abd6:	68db      	ldr	r3, [r3, #12]
 800abd8:	1ad2      	subs	r2, r2, r3
 800abda:	693b      	ldr	r3, [r7, #16]
 800abdc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800abde:	693b      	ldr	r3, [r7, #16]
 800abe0:	689b      	ldr	r3, [r3, #8]
 800abe2:	461a      	mov	r2, r3
 800abe4:	6879      	ldr	r1, [r7, #4]
 800abe6:	68f8      	ldr	r0, [r7, #12]
 800abe8:	f000 ff3c 	bl	800ba64 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800abec:	2300      	movs	r3, #0
 800abee:	2200      	movs	r2, #0
 800abf0:	2100      	movs	r1, #0
 800abf2:	68f8      	ldr	r0, [r7, #12]
 800abf4:	f001 fc4e 	bl	800c494 <USBD_LL_PrepareReceive>
 800abf8:	e03b      	b.n	800ac72 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800abfa:	693b      	ldr	r3, [r7, #16]
 800abfc:	68da      	ldr	r2, [r3, #12]
 800abfe:	693b      	ldr	r3, [r7, #16]
 800ac00:	689b      	ldr	r3, [r3, #8]
 800ac02:	429a      	cmp	r2, r3
 800ac04:	d11c      	bne.n	800ac40 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800ac06:	693b      	ldr	r3, [r7, #16]
 800ac08:	685a      	ldr	r2, [r3, #4]
 800ac0a:	693b      	ldr	r3, [r7, #16]
 800ac0c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ac0e:	429a      	cmp	r2, r3
 800ac10:	d316      	bcc.n	800ac40 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ac12:	693b      	ldr	r3, [r7, #16]
 800ac14:	685a      	ldr	r2, [r3, #4]
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ac1c:	429a      	cmp	r2, r3
 800ac1e:	d20f      	bcs.n	800ac40 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ac20:	2200      	movs	r2, #0
 800ac22:	2100      	movs	r1, #0
 800ac24:	68f8      	ldr	r0, [r7, #12]
 800ac26:	f000 ff1d 	bl	800ba64 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	2200      	movs	r2, #0
 800ac2e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ac32:	2300      	movs	r3, #0
 800ac34:	2200      	movs	r2, #0
 800ac36:	2100      	movs	r1, #0
 800ac38:	68f8      	ldr	r0, [r7, #12]
 800ac3a:	f001 fc2b 	bl	800c494 <USBD_LL_PrepareReceive>
 800ac3e:	e018      	b.n	800ac72 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac46:	b2db      	uxtb	r3, r3
 800ac48:	2b03      	cmp	r3, #3
 800ac4a:	d10b      	bne.n	800ac64 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac52:	68db      	ldr	r3, [r3, #12]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d005      	beq.n	800ac64 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac5e:	68db      	ldr	r3, [r3, #12]
 800ac60:	68f8      	ldr	r0, [r7, #12]
 800ac62:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ac64:	2180      	movs	r1, #128	@ 0x80
 800ac66:	68f8      	ldr	r0, [r7, #12]
 800ac68:	f001 fb6a 	bl	800c340 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ac6c:	68f8      	ldr	r0, [r7, #12]
 800ac6e:	f000 ff4b 	bl	800bb08 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800ac78:	2b01      	cmp	r3, #1
 800ac7a:	d122      	bne.n	800acc2 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800ac7c:	68f8      	ldr	r0, [r7, #12]
 800ac7e:	f7ff fe98 	bl	800a9b2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	2200      	movs	r2, #0
 800ac86:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800ac8a:	e01a      	b.n	800acc2 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac92:	b2db      	uxtb	r3, r3
 800ac94:	2b03      	cmp	r3, #3
 800ac96:	d114      	bne.n	800acc2 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac9e:	695b      	ldr	r3, [r3, #20]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d00e      	beq.n	800acc2 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800acaa:	695b      	ldr	r3, [r3, #20]
 800acac:	7afa      	ldrb	r2, [r7, #11]
 800acae:	4611      	mov	r1, r2
 800acb0:	68f8      	ldr	r0, [r7, #12]
 800acb2:	4798      	blx	r3
 800acb4:	4603      	mov	r3, r0
 800acb6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800acb8:	7dfb      	ldrb	r3, [r7, #23]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d001      	beq.n	800acc2 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800acbe:	7dfb      	ldrb	r3, [r7, #23]
 800acc0:	e000      	b.n	800acc4 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800acc2:	2300      	movs	r3, #0
}
 800acc4:	4618      	mov	r0, r3
 800acc6:	3718      	adds	r7, #24
 800acc8:	46bd      	mov	sp, r7
 800acca:	bd80      	pop	{r7, pc}

0800accc <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800accc:	b580      	push	{r7, lr}
 800acce:	b082      	sub	sp, #8
 800acd0:	af00      	add	r7, sp, #0
 800acd2:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	2201      	movs	r2, #1
 800acd8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2200      	movs	r2, #0
 800ace0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	2200      	movs	r2, #0
 800ace8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	2200      	movs	r2, #0
 800acee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d101      	bne.n	800ad00 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800acfc:	2303      	movs	r3, #3
 800acfe:	e02f      	b.n	800ad60 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d00f      	beq.n	800ad2a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ad10:	685b      	ldr	r3, [r3, #4]
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d009      	beq.n	800ad2a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ad1c:	685b      	ldr	r3, [r3, #4]
 800ad1e:	687a      	ldr	r2, [r7, #4]
 800ad20:	6852      	ldr	r2, [r2, #4]
 800ad22:	b2d2      	uxtb	r2, r2
 800ad24:	4611      	mov	r1, r2
 800ad26:	6878      	ldr	r0, [r7, #4]
 800ad28:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ad2a:	2340      	movs	r3, #64	@ 0x40
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	2100      	movs	r1, #0
 800ad30:	6878      	ldr	r0, [r7, #4]
 800ad32:	f001 fac0 	bl	800c2b6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	2201      	movs	r2, #1
 800ad3a:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	2240      	movs	r2, #64	@ 0x40
 800ad42:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ad46:	2340      	movs	r3, #64	@ 0x40
 800ad48:	2200      	movs	r2, #0
 800ad4a:	2180      	movs	r1, #128	@ 0x80
 800ad4c:	6878      	ldr	r0, [r7, #4]
 800ad4e:	f001 fab2 	bl	800c2b6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	2201      	movs	r2, #1
 800ad56:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	2240      	movs	r2, #64	@ 0x40
 800ad5c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800ad5e:	2300      	movs	r3, #0
}
 800ad60:	4618      	mov	r0, r3
 800ad62:	3708      	adds	r7, #8
 800ad64:	46bd      	mov	sp, r7
 800ad66:	bd80      	pop	{r7, pc}

0800ad68 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ad68:	b480      	push	{r7}
 800ad6a:	b083      	sub	sp, #12
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
 800ad70:	460b      	mov	r3, r1
 800ad72:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	78fa      	ldrb	r2, [r7, #3]
 800ad78:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ad7a:	2300      	movs	r3, #0
}
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	370c      	adds	r7, #12
 800ad80:	46bd      	mov	sp, r7
 800ad82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad86:	4770      	bx	lr

0800ad88 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ad88:	b480      	push	{r7}
 800ad8a:	b083      	sub	sp, #12
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad96:	b2da      	uxtb	r2, r3
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	2204      	movs	r2, #4
 800ada2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800ada6:	2300      	movs	r3, #0
}
 800ada8:	4618      	mov	r0, r3
 800adaa:	370c      	adds	r7, #12
 800adac:	46bd      	mov	sp, r7
 800adae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb2:	4770      	bx	lr

0800adb4 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800adb4:	b480      	push	{r7}
 800adb6:	b083      	sub	sp, #12
 800adb8:	af00      	add	r7, sp, #0
 800adba:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800adc2:	b2db      	uxtb	r3, r3
 800adc4:	2b04      	cmp	r3, #4
 800adc6:	d106      	bne.n	800add6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800adce:	b2da      	uxtb	r2, r3
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800add6:	2300      	movs	r3, #0
}
 800add8:	4618      	mov	r0, r3
 800adda:	370c      	adds	r7, #12
 800addc:	46bd      	mov	sp, r7
 800adde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade2:	4770      	bx	lr

0800ade4 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ade4:	b580      	push	{r7, lr}
 800ade6:	b082      	sub	sp, #8
 800ade8:	af00      	add	r7, sp, #0
 800adea:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d101      	bne.n	800adfa <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800adf6:	2303      	movs	r3, #3
 800adf8:	e012      	b.n	800ae20 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae00:	b2db      	uxtb	r3, r3
 800ae02:	2b03      	cmp	r3, #3
 800ae04:	d10b      	bne.n	800ae1e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae0c:	69db      	ldr	r3, [r3, #28]
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d005      	beq.n	800ae1e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae18:	69db      	ldr	r3, [r3, #28]
 800ae1a:	6878      	ldr	r0, [r7, #4]
 800ae1c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ae1e:	2300      	movs	r3, #0
}
 800ae20:	4618      	mov	r0, r3
 800ae22:	3708      	adds	r7, #8
 800ae24:	46bd      	mov	sp, r7
 800ae26:	bd80      	pop	{r7, pc}

0800ae28 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ae28:	b480      	push	{r7}
 800ae2a:	b087      	sub	sp, #28
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ae34:	697b      	ldr	r3, [r7, #20]
 800ae36:	781b      	ldrb	r3, [r3, #0]
 800ae38:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ae3a:	697b      	ldr	r3, [r7, #20]
 800ae3c:	3301      	adds	r3, #1
 800ae3e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ae40:	697b      	ldr	r3, [r7, #20]
 800ae42:	781b      	ldrb	r3, [r3, #0]
 800ae44:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ae46:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800ae4a:	021b      	lsls	r3, r3, #8
 800ae4c:	b21a      	sxth	r2, r3
 800ae4e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ae52:	4313      	orrs	r3, r2
 800ae54:	b21b      	sxth	r3, r3
 800ae56:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ae58:	89fb      	ldrh	r3, [r7, #14]
}
 800ae5a:	4618      	mov	r0, r3
 800ae5c:	371c      	adds	r7, #28
 800ae5e:	46bd      	mov	sp, r7
 800ae60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae64:	4770      	bx	lr
	...

0800ae68 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b084      	sub	sp, #16
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
 800ae70:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ae72:	2300      	movs	r3, #0
 800ae74:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ae76:	683b      	ldr	r3, [r7, #0]
 800ae78:	781b      	ldrb	r3, [r3, #0]
 800ae7a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ae7e:	2b40      	cmp	r3, #64	@ 0x40
 800ae80:	d005      	beq.n	800ae8e <USBD_StdDevReq+0x26>
 800ae82:	2b40      	cmp	r3, #64	@ 0x40
 800ae84:	d853      	bhi.n	800af2e <USBD_StdDevReq+0xc6>
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d00b      	beq.n	800aea2 <USBD_StdDevReq+0x3a>
 800ae8a:	2b20      	cmp	r3, #32
 800ae8c:	d14f      	bne.n	800af2e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae94:	689b      	ldr	r3, [r3, #8]
 800ae96:	6839      	ldr	r1, [r7, #0]
 800ae98:	6878      	ldr	r0, [r7, #4]
 800ae9a:	4798      	blx	r3
 800ae9c:	4603      	mov	r3, r0
 800ae9e:	73fb      	strb	r3, [r7, #15]
      break;
 800aea0:	e04a      	b.n	800af38 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800aea2:	683b      	ldr	r3, [r7, #0]
 800aea4:	785b      	ldrb	r3, [r3, #1]
 800aea6:	2b09      	cmp	r3, #9
 800aea8:	d83b      	bhi.n	800af22 <USBD_StdDevReq+0xba>
 800aeaa:	a201      	add	r2, pc, #4	@ (adr r2, 800aeb0 <USBD_StdDevReq+0x48>)
 800aeac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aeb0:	0800af05 	.word	0x0800af05
 800aeb4:	0800af19 	.word	0x0800af19
 800aeb8:	0800af23 	.word	0x0800af23
 800aebc:	0800af0f 	.word	0x0800af0f
 800aec0:	0800af23 	.word	0x0800af23
 800aec4:	0800aee3 	.word	0x0800aee3
 800aec8:	0800aed9 	.word	0x0800aed9
 800aecc:	0800af23 	.word	0x0800af23
 800aed0:	0800aefb 	.word	0x0800aefb
 800aed4:	0800aeed 	.word	0x0800aeed
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800aed8:	6839      	ldr	r1, [r7, #0]
 800aeda:	6878      	ldr	r0, [r7, #4]
 800aedc:	f000 f9de 	bl	800b29c <USBD_GetDescriptor>
          break;
 800aee0:	e024      	b.n	800af2c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800aee2:	6839      	ldr	r1, [r7, #0]
 800aee4:	6878      	ldr	r0, [r7, #4]
 800aee6:	f000 fb6d 	bl	800b5c4 <USBD_SetAddress>
          break;
 800aeea:	e01f      	b.n	800af2c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800aeec:	6839      	ldr	r1, [r7, #0]
 800aeee:	6878      	ldr	r0, [r7, #4]
 800aef0:	f000 fbac 	bl	800b64c <USBD_SetConfig>
 800aef4:	4603      	mov	r3, r0
 800aef6:	73fb      	strb	r3, [r7, #15]
          break;
 800aef8:	e018      	b.n	800af2c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800aefa:	6839      	ldr	r1, [r7, #0]
 800aefc:	6878      	ldr	r0, [r7, #4]
 800aefe:	f000 fc4b 	bl	800b798 <USBD_GetConfig>
          break;
 800af02:	e013      	b.n	800af2c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800af04:	6839      	ldr	r1, [r7, #0]
 800af06:	6878      	ldr	r0, [r7, #4]
 800af08:	f000 fc7c 	bl	800b804 <USBD_GetStatus>
          break;
 800af0c:	e00e      	b.n	800af2c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800af0e:	6839      	ldr	r1, [r7, #0]
 800af10:	6878      	ldr	r0, [r7, #4]
 800af12:	f000 fcab 	bl	800b86c <USBD_SetFeature>
          break;
 800af16:	e009      	b.n	800af2c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800af18:	6839      	ldr	r1, [r7, #0]
 800af1a:	6878      	ldr	r0, [r7, #4]
 800af1c:	f000 fcba 	bl	800b894 <USBD_ClrFeature>
          break;
 800af20:	e004      	b.n	800af2c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800af22:	6839      	ldr	r1, [r7, #0]
 800af24:	6878      	ldr	r0, [r7, #4]
 800af26:	f000 fd11 	bl	800b94c <USBD_CtlError>
          break;
 800af2a:	bf00      	nop
      }
      break;
 800af2c:	e004      	b.n	800af38 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800af2e:	6839      	ldr	r1, [r7, #0]
 800af30:	6878      	ldr	r0, [r7, #4]
 800af32:	f000 fd0b 	bl	800b94c <USBD_CtlError>
      break;
 800af36:	bf00      	nop
  }

  return ret;
 800af38:	7bfb      	ldrb	r3, [r7, #15]
}
 800af3a:	4618      	mov	r0, r3
 800af3c:	3710      	adds	r7, #16
 800af3e:	46bd      	mov	sp, r7
 800af40:	bd80      	pop	{r7, pc}
 800af42:	bf00      	nop

0800af44 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af44:	b580      	push	{r7, lr}
 800af46:	b084      	sub	sp, #16
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]
 800af4c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800af4e:	2300      	movs	r3, #0
 800af50:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800af52:	683b      	ldr	r3, [r7, #0]
 800af54:	781b      	ldrb	r3, [r3, #0]
 800af56:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800af5a:	2b40      	cmp	r3, #64	@ 0x40
 800af5c:	d005      	beq.n	800af6a <USBD_StdItfReq+0x26>
 800af5e:	2b40      	cmp	r3, #64	@ 0x40
 800af60:	d82f      	bhi.n	800afc2 <USBD_StdItfReq+0x7e>
 800af62:	2b00      	cmp	r3, #0
 800af64:	d001      	beq.n	800af6a <USBD_StdItfReq+0x26>
 800af66:	2b20      	cmp	r3, #32
 800af68:	d12b      	bne.n	800afc2 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af70:	b2db      	uxtb	r3, r3
 800af72:	3b01      	subs	r3, #1
 800af74:	2b02      	cmp	r3, #2
 800af76:	d81d      	bhi.n	800afb4 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800af78:	683b      	ldr	r3, [r7, #0]
 800af7a:	889b      	ldrh	r3, [r3, #4]
 800af7c:	b2db      	uxtb	r3, r3
 800af7e:	2b01      	cmp	r3, #1
 800af80:	d813      	bhi.n	800afaa <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af88:	689b      	ldr	r3, [r3, #8]
 800af8a:	6839      	ldr	r1, [r7, #0]
 800af8c:	6878      	ldr	r0, [r7, #4]
 800af8e:	4798      	blx	r3
 800af90:	4603      	mov	r3, r0
 800af92:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800af94:	683b      	ldr	r3, [r7, #0]
 800af96:	88db      	ldrh	r3, [r3, #6]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d110      	bne.n	800afbe <USBD_StdItfReq+0x7a>
 800af9c:	7bfb      	ldrb	r3, [r7, #15]
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d10d      	bne.n	800afbe <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800afa2:	6878      	ldr	r0, [r7, #4]
 800afa4:	f000 fd9d 	bl	800bae2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800afa8:	e009      	b.n	800afbe <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800afaa:	6839      	ldr	r1, [r7, #0]
 800afac:	6878      	ldr	r0, [r7, #4]
 800afae:	f000 fccd 	bl	800b94c <USBD_CtlError>
          break;
 800afb2:	e004      	b.n	800afbe <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800afb4:	6839      	ldr	r1, [r7, #0]
 800afb6:	6878      	ldr	r0, [r7, #4]
 800afb8:	f000 fcc8 	bl	800b94c <USBD_CtlError>
          break;
 800afbc:	e000      	b.n	800afc0 <USBD_StdItfReq+0x7c>
          break;
 800afbe:	bf00      	nop
      }
      break;
 800afc0:	e004      	b.n	800afcc <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800afc2:	6839      	ldr	r1, [r7, #0]
 800afc4:	6878      	ldr	r0, [r7, #4]
 800afc6:	f000 fcc1 	bl	800b94c <USBD_CtlError>
      break;
 800afca:	bf00      	nop
  }

  return ret;
 800afcc:	7bfb      	ldrb	r3, [r7, #15]
}
 800afce:	4618      	mov	r0, r3
 800afd0:	3710      	adds	r7, #16
 800afd2:	46bd      	mov	sp, r7
 800afd4:	bd80      	pop	{r7, pc}

0800afd6 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800afd6:	b580      	push	{r7, lr}
 800afd8:	b084      	sub	sp, #16
 800afda:	af00      	add	r7, sp, #0
 800afdc:	6078      	str	r0, [r7, #4]
 800afde:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800afe0:	2300      	movs	r3, #0
 800afe2:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	889b      	ldrh	r3, [r3, #4]
 800afe8:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800afea:	683b      	ldr	r3, [r7, #0]
 800afec:	781b      	ldrb	r3, [r3, #0]
 800afee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800aff2:	2b40      	cmp	r3, #64	@ 0x40
 800aff4:	d007      	beq.n	800b006 <USBD_StdEPReq+0x30>
 800aff6:	2b40      	cmp	r3, #64	@ 0x40
 800aff8:	f200 8145 	bhi.w	800b286 <USBD_StdEPReq+0x2b0>
 800affc:	2b00      	cmp	r3, #0
 800affe:	d00c      	beq.n	800b01a <USBD_StdEPReq+0x44>
 800b000:	2b20      	cmp	r3, #32
 800b002:	f040 8140 	bne.w	800b286 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b00c:	689b      	ldr	r3, [r3, #8]
 800b00e:	6839      	ldr	r1, [r7, #0]
 800b010:	6878      	ldr	r0, [r7, #4]
 800b012:	4798      	blx	r3
 800b014:	4603      	mov	r3, r0
 800b016:	73fb      	strb	r3, [r7, #15]
      break;
 800b018:	e13a      	b.n	800b290 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b01a:	683b      	ldr	r3, [r7, #0]
 800b01c:	785b      	ldrb	r3, [r3, #1]
 800b01e:	2b03      	cmp	r3, #3
 800b020:	d007      	beq.n	800b032 <USBD_StdEPReq+0x5c>
 800b022:	2b03      	cmp	r3, #3
 800b024:	f300 8129 	bgt.w	800b27a <USBD_StdEPReq+0x2a4>
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d07f      	beq.n	800b12c <USBD_StdEPReq+0x156>
 800b02c:	2b01      	cmp	r3, #1
 800b02e:	d03c      	beq.n	800b0aa <USBD_StdEPReq+0xd4>
 800b030:	e123      	b.n	800b27a <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b038:	b2db      	uxtb	r3, r3
 800b03a:	2b02      	cmp	r3, #2
 800b03c:	d002      	beq.n	800b044 <USBD_StdEPReq+0x6e>
 800b03e:	2b03      	cmp	r3, #3
 800b040:	d016      	beq.n	800b070 <USBD_StdEPReq+0x9a>
 800b042:	e02c      	b.n	800b09e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b044:	7bbb      	ldrb	r3, [r7, #14]
 800b046:	2b00      	cmp	r3, #0
 800b048:	d00d      	beq.n	800b066 <USBD_StdEPReq+0x90>
 800b04a:	7bbb      	ldrb	r3, [r7, #14]
 800b04c:	2b80      	cmp	r3, #128	@ 0x80
 800b04e:	d00a      	beq.n	800b066 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b050:	7bbb      	ldrb	r3, [r7, #14]
 800b052:	4619      	mov	r1, r3
 800b054:	6878      	ldr	r0, [r7, #4]
 800b056:	f001 f973 	bl	800c340 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b05a:	2180      	movs	r1, #128	@ 0x80
 800b05c:	6878      	ldr	r0, [r7, #4]
 800b05e:	f001 f96f 	bl	800c340 <USBD_LL_StallEP>
 800b062:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b064:	e020      	b.n	800b0a8 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800b066:	6839      	ldr	r1, [r7, #0]
 800b068:	6878      	ldr	r0, [r7, #4]
 800b06a:	f000 fc6f 	bl	800b94c <USBD_CtlError>
              break;
 800b06e:	e01b      	b.n	800b0a8 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b070:	683b      	ldr	r3, [r7, #0]
 800b072:	885b      	ldrh	r3, [r3, #2]
 800b074:	2b00      	cmp	r3, #0
 800b076:	d10e      	bne.n	800b096 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b078:	7bbb      	ldrb	r3, [r7, #14]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d00b      	beq.n	800b096 <USBD_StdEPReq+0xc0>
 800b07e:	7bbb      	ldrb	r3, [r7, #14]
 800b080:	2b80      	cmp	r3, #128	@ 0x80
 800b082:	d008      	beq.n	800b096 <USBD_StdEPReq+0xc0>
 800b084:	683b      	ldr	r3, [r7, #0]
 800b086:	88db      	ldrh	r3, [r3, #6]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d104      	bne.n	800b096 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b08c:	7bbb      	ldrb	r3, [r7, #14]
 800b08e:	4619      	mov	r1, r3
 800b090:	6878      	ldr	r0, [r7, #4]
 800b092:	f001 f955 	bl	800c340 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b096:	6878      	ldr	r0, [r7, #4]
 800b098:	f000 fd23 	bl	800bae2 <USBD_CtlSendStatus>

              break;
 800b09c:	e004      	b.n	800b0a8 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800b09e:	6839      	ldr	r1, [r7, #0]
 800b0a0:	6878      	ldr	r0, [r7, #4]
 800b0a2:	f000 fc53 	bl	800b94c <USBD_CtlError>
              break;
 800b0a6:	bf00      	nop
          }
          break;
 800b0a8:	e0ec      	b.n	800b284 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0b0:	b2db      	uxtb	r3, r3
 800b0b2:	2b02      	cmp	r3, #2
 800b0b4:	d002      	beq.n	800b0bc <USBD_StdEPReq+0xe6>
 800b0b6:	2b03      	cmp	r3, #3
 800b0b8:	d016      	beq.n	800b0e8 <USBD_StdEPReq+0x112>
 800b0ba:	e030      	b.n	800b11e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b0bc:	7bbb      	ldrb	r3, [r7, #14]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d00d      	beq.n	800b0de <USBD_StdEPReq+0x108>
 800b0c2:	7bbb      	ldrb	r3, [r7, #14]
 800b0c4:	2b80      	cmp	r3, #128	@ 0x80
 800b0c6:	d00a      	beq.n	800b0de <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b0c8:	7bbb      	ldrb	r3, [r7, #14]
 800b0ca:	4619      	mov	r1, r3
 800b0cc:	6878      	ldr	r0, [r7, #4]
 800b0ce:	f001 f937 	bl	800c340 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b0d2:	2180      	movs	r1, #128	@ 0x80
 800b0d4:	6878      	ldr	r0, [r7, #4]
 800b0d6:	f001 f933 	bl	800c340 <USBD_LL_StallEP>
 800b0da:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b0dc:	e025      	b.n	800b12a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800b0de:	6839      	ldr	r1, [r7, #0]
 800b0e0:	6878      	ldr	r0, [r7, #4]
 800b0e2:	f000 fc33 	bl	800b94c <USBD_CtlError>
              break;
 800b0e6:	e020      	b.n	800b12a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b0e8:	683b      	ldr	r3, [r7, #0]
 800b0ea:	885b      	ldrh	r3, [r3, #2]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d11b      	bne.n	800b128 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b0f0:	7bbb      	ldrb	r3, [r7, #14]
 800b0f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d004      	beq.n	800b104 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b0fa:	7bbb      	ldrb	r3, [r7, #14]
 800b0fc:	4619      	mov	r1, r3
 800b0fe:	6878      	ldr	r0, [r7, #4]
 800b100:	f001 f93d 	bl	800c37e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b104:	6878      	ldr	r0, [r7, #4]
 800b106:	f000 fcec 	bl	800bae2 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b110:	689b      	ldr	r3, [r3, #8]
 800b112:	6839      	ldr	r1, [r7, #0]
 800b114:	6878      	ldr	r0, [r7, #4]
 800b116:	4798      	blx	r3
 800b118:	4603      	mov	r3, r0
 800b11a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800b11c:	e004      	b.n	800b128 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800b11e:	6839      	ldr	r1, [r7, #0]
 800b120:	6878      	ldr	r0, [r7, #4]
 800b122:	f000 fc13 	bl	800b94c <USBD_CtlError>
              break;
 800b126:	e000      	b.n	800b12a <USBD_StdEPReq+0x154>
              break;
 800b128:	bf00      	nop
          }
          break;
 800b12a:	e0ab      	b.n	800b284 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b132:	b2db      	uxtb	r3, r3
 800b134:	2b02      	cmp	r3, #2
 800b136:	d002      	beq.n	800b13e <USBD_StdEPReq+0x168>
 800b138:	2b03      	cmp	r3, #3
 800b13a:	d032      	beq.n	800b1a2 <USBD_StdEPReq+0x1cc>
 800b13c:	e097      	b.n	800b26e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b13e:	7bbb      	ldrb	r3, [r7, #14]
 800b140:	2b00      	cmp	r3, #0
 800b142:	d007      	beq.n	800b154 <USBD_StdEPReq+0x17e>
 800b144:	7bbb      	ldrb	r3, [r7, #14]
 800b146:	2b80      	cmp	r3, #128	@ 0x80
 800b148:	d004      	beq.n	800b154 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800b14a:	6839      	ldr	r1, [r7, #0]
 800b14c:	6878      	ldr	r0, [r7, #4]
 800b14e:	f000 fbfd 	bl	800b94c <USBD_CtlError>
                break;
 800b152:	e091      	b.n	800b278 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b154:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b158:	2b00      	cmp	r3, #0
 800b15a:	da0b      	bge.n	800b174 <USBD_StdEPReq+0x19e>
 800b15c:	7bbb      	ldrb	r3, [r7, #14]
 800b15e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b162:	4613      	mov	r3, r2
 800b164:	009b      	lsls	r3, r3, #2
 800b166:	4413      	add	r3, r2
 800b168:	009b      	lsls	r3, r3, #2
 800b16a:	3310      	adds	r3, #16
 800b16c:	687a      	ldr	r2, [r7, #4]
 800b16e:	4413      	add	r3, r2
 800b170:	3304      	adds	r3, #4
 800b172:	e00b      	b.n	800b18c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b174:	7bbb      	ldrb	r3, [r7, #14]
 800b176:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b17a:	4613      	mov	r3, r2
 800b17c:	009b      	lsls	r3, r3, #2
 800b17e:	4413      	add	r3, r2
 800b180:	009b      	lsls	r3, r3, #2
 800b182:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b186:	687a      	ldr	r2, [r7, #4]
 800b188:	4413      	add	r3, r2
 800b18a:	3304      	adds	r3, #4
 800b18c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b18e:	68bb      	ldr	r3, [r7, #8]
 800b190:	2200      	movs	r2, #0
 800b192:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b194:	68bb      	ldr	r3, [r7, #8]
 800b196:	2202      	movs	r2, #2
 800b198:	4619      	mov	r1, r3
 800b19a:	6878      	ldr	r0, [r7, #4]
 800b19c:	f000 fc47 	bl	800ba2e <USBD_CtlSendData>
              break;
 800b1a0:	e06a      	b.n	800b278 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b1a2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	da11      	bge.n	800b1ce <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b1aa:	7bbb      	ldrb	r3, [r7, #14]
 800b1ac:	f003 020f 	and.w	r2, r3, #15
 800b1b0:	6879      	ldr	r1, [r7, #4]
 800b1b2:	4613      	mov	r3, r2
 800b1b4:	009b      	lsls	r3, r3, #2
 800b1b6:	4413      	add	r3, r2
 800b1b8:	009b      	lsls	r3, r3, #2
 800b1ba:	440b      	add	r3, r1
 800b1bc:	3324      	adds	r3, #36	@ 0x24
 800b1be:	881b      	ldrh	r3, [r3, #0]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d117      	bne.n	800b1f4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800b1c4:	6839      	ldr	r1, [r7, #0]
 800b1c6:	6878      	ldr	r0, [r7, #4]
 800b1c8:	f000 fbc0 	bl	800b94c <USBD_CtlError>
                  break;
 800b1cc:	e054      	b.n	800b278 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b1ce:	7bbb      	ldrb	r3, [r7, #14]
 800b1d0:	f003 020f 	and.w	r2, r3, #15
 800b1d4:	6879      	ldr	r1, [r7, #4]
 800b1d6:	4613      	mov	r3, r2
 800b1d8:	009b      	lsls	r3, r3, #2
 800b1da:	4413      	add	r3, r2
 800b1dc:	009b      	lsls	r3, r3, #2
 800b1de:	440b      	add	r3, r1
 800b1e0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b1e4:	881b      	ldrh	r3, [r3, #0]
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d104      	bne.n	800b1f4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800b1ea:	6839      	ldr	r1, [r7, #0]
 800b1ec:	6878      	ldr	r0, [r7, #4]
 800b1ee:	f000 fbad 	bl	800b94c <USBD_CtlError>
                  break;
 800b1f2:	e041      	b.n	800b278 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b1f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	da0b      	bge.n	800b214 <USBD_StdEPReq+0x23e>
 800b1fc:	7bbb      	ldrb	r3, [r7, #14]
 800b1fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b202:	4613      	mov	r3, r2
 800b204:	009b      	lsls	r3, r3, #2
 800b206:	4413      	add	r3, r2
 800b208:	009b      	lsls	r3, r3, #2
 800b20a:	3310      	adds	r3, #16
 800b20c:	687a      	ldr	r2, [r7, #4]
 800b20e:	4413      	add	r3, r2
 800b210:	3304      	adds	r3, #4
 800b212:	e00b      	b.n	800b22c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b214:	7bbb      	ldrb	r3, [r7, #14]
 800b216:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b21a:	4613      	mov	r3, r2
 800b21c:	009b      	lsls	r3, r3, #2
 800b21e:	4413      	add	r3, r2
 800b220:	009b      	lsls	r3, r3, #2
 800b222:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b226:	687a      	ldr	r2, [r7, #4]
 800b228:	4413      	add	r3, r2
 800b22a:	3304      	adds	r3, #4
 800b22c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b22e:	7bbb      	ldrb	r3, [r7, #14]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d002      	beq.n	800b23a <USBD_StdEPReq+0x264>
 800b234:	7bbb      	ldrb	r3, [r7, #14]
 800b236:	2b80      	cmp	r3, #128	@ 0x80
 800b238:	d103      	bne.n	800b242 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800b23a:	68bb      	ldr	r3, [r7, #8]
 800b23c:	2200      	movs	r2, #0
 800b23e:	601a      	str	r2, [r3, #0]
 800b240:	e00e      	b.n	800b260 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b242:	7bbb      	ldrb	r3, [r7, #14]
 800b244:	4619      	mov	r1, r3
 800b246:	6878      	ldr	r0, [r7, #4]
 800b248:	f001 f8b8 	bl	800c3bc <USBD_LL_IsStallEP>
 800b24c:	4603      	mov	r3, r0
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d003      	beq.n	800b25a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800b252:	68bb      	ldr	r3, [r7, #8]
 800b254:	2201      	movs	r2, #1
 800b256:	601a      	str	r2, [r3, #0]
 800b258:	e002      	b.n	800b260 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800b25a:	68bb      	ldr	r3, [r7, #8]
 800b25c:	2200      	movs	r2, #0
 800b25e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b260:	68bb      	ldr	r3, [r7, #8]
 800b262:	2202      	movs	r2, #2
 800b264:	4619      	mov	r1, r3
 800b266:	6878      	ldr	r0, [r7, #4]
 800b268:	f000 fbe1 	bl	800ba2e <USBD_CtlSendData>
              break;
 800b26c:	e004      	b.n	800b278 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800b26e:	6839      	ldr	r1, [r7, #0]
 800b270:	6878      	ldr	r0, [r7, #4]
 800b272:	f000 fb6b 	bl	800b94c <USBD_CtlError>
              break;
 800b276:	bf00      	nop
          }
          break;
 800b278:	e004      	b.n	800b284 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800b27a:	6839      	ldr	r1, [r7, #0]
 800b27c:	6878      	ldr	r0, [r7, #4]
 800b27e:	f000 fb65 	bl	800b94c <USBD_CtlError>
          break;
 800b282:	bf00      	nop
      }
      break;
 800b284:	e004      	b.n	800b290 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800b286:	6839      	ldr	r1, [r7, #0]
 800b288:	6878      	ldr	r0, [r7, #4]
 800b28a:	f000 fb5f 	bl	800b94c <USBD_CtlError>
      break;
 800b28e:	bf00      	nop
  }

  return ret;
 800b290:	7bfb      	ldrb	r3, [r7, #15]
}
 800b292:	4618      	mov	r0, r3
 800b294:	3710      	adds	r7, #16
 800b296:	46bd      	mov	sp, r7
 800b298:	bd80      	pop	{r7, pc}
	...

0800b29c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b29c:	b580      	push	{r7, lr}
 800b29e:	b084      	sub	sp, #16
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	6078      	str	r0, [r7, #4]
 800b2a4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b2a6:	2300      	movs	r3, #0
 800b2a8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b2b2:	683b      	ldr	r3, [r7, #0]
 800b2b4:	885b      	ldrh	r3, [r3, #2]
 800b2b6:	0a1b      	lsrs	r3, r3, #8
 800b2b8:	b29b      	uxth	r3, r3
 800b2ba:	3b01      	subs	r3, #1
 800b2bc:	2b0e      	cmp	r3, #14
 800b2be:	f200 8152 	bhi.w	800b566 <USBD_GetDescriptor+0x2ca>
 800b2c2:	a201      	add	r2, pc, #4	@ (adr r2, 800b2c8 <USBD_GetDescriptor+0x2c>)
 800b2c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2c8:	0800b339 	.word	0x0800b339
 800b2cc:	0800b351 	.word	0x0800b351
 800b2d0:	0800b391 	.word	0x0800b391
 800b2d4:	0800b567 	.word	0x0800b567
 800b2d8:	0800b567 	.word	0x0800b567
 800b2dc:	0800b507 	.word	0x0800b507
 800b2e0:	0800b533 	.word	0x0800b533
 800b2e4:	0800b567 	.word	0x0800b567
 800b2e8:	0800b567 	.word	0x0800b567
 800b2ec:	0800b567 	.word	0x0800b567
 800b2f0:	0800b567 	.word	0x0800b567
 800b2f4:	0800b567 	.word	0x0800b567
 800b2f8:	0800b567 	.word	0x0800b567
 800b2fc:	0800b567 	.word	0x0800b567
 800b300:	0800b305 	.word	0x0800b305
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b30a:	69db      	ldr	r3, [r3, #28]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d00b      	beq.n	800b328 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b316:	69db      	ldr	r3, [r3, #28]
 800b318:	687a      	ldr	r2, [r7, #4]
 800b31a:	7c12      	ldrb	r2, [r2, #16]
 800b31c:	f107 0108 	add.w	r1, r7, #8
 800b320:	4610      	mov	r0, r2
 800b322:	4798      	blx	r3
 800b324:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b326:	e126      	b.n	800b576 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800b328:	6839      	ldr	r1, [r7, #0]
 800b32a:	6878      	ldr	r0, [r7, #4]
 800b32c:	f000 fb0e 	bl	800b94c <USBD_CtlError>
        err++;
 800b330:	7afb      	ldrb	r3, [r7, #11]
 800b332:	3301      	adds	r3, #1
 800b334:	72fb      	strb	r3, [r7, #11]
      break;
 800b336:	e11e      	b.n	800b576 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	687a      	ldr	r2, [r7, #4]
 800b342:	7c12      	ldrb	r2, [r2, #16]
 800b344:	f107 0108 	add.w	r1, r7, #8
 800b348:	4610      	mov	r0, r2
 800b34a:	4798      	blx	r3
 800b34c:	60f8      	str	r0, [r7, #12]
      break;
 800b34e:	e112      	b.n	800b576 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	7c1b      	ldrb	r3, [r3, #16]
 800b354:	2b00      	cmp	r3, #0
 800b356:	d10d      	bne.n	800b374 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b35e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b360:	f107 0208 	add.w	r2, r7, #8
 800b364:	4610      	mov	r0, r2
 800b366:	4798      	blx	r3
 800b368:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	3301      	adds	r3, #1
 800b36e:	2202      	movs	r2, #2
 800b370:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b372:	e100      	b.n	800b576 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b37a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b37c:	f107 0208 	add.w	r2, r7, #8
 800b380:	4610      	mov	r0, r2
 800b382:	4798      	blx	r3
 800b384:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	3301      	adds	r3, #1
 800b38a:	2202      	movs	r2, #2
 800b38c:	701a      	strb	r2, [r3, #0]
      break;
 800b38e:	e0f2      	b.n	800b576 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b390:	683b      	ldr	r3, [r7, #0]
 800b392:	885b      	ldrh	r3, [r3, #2]
 800b394:	b2db      	uxtb	r3, r3
 800b396:	2b05      	cmp	r3, #5
 800b398:	f200 80ac 	bhi.w	800b4f4 <USBD_GetDescriptor+0x258>
 800b39c:	a201      	add	r2, pc, #4	@ (adr r2, 800b3a4 <USBD_GetDescriptor+0x108>)
 800b39e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3a2:	bf00      	nop
 800b3a4:	0800b3bd 	.word	0x0800b3bd
 800b3a8:	0800b3f1 	.word	0x0800b3f1
 800b3ac:	0800b425 	.word	0x0800b425
 800b3b0:	0800b459 	.word	0x0800b459
 800b3b4:	0800b48d 	.word	0x0800b48d
 800b3b8:	0800b4c1 	.word	0x0800b4c1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b3c2:	685b      	ldr	r3, [r3, #4]
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d00b      	beq.n	800b3e0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b3ce:	685b      	ldr	r3, [r3, #4]
 800b3d0:	687a      	ldr	r2, [r7, #4]
 800b3d2:	7c12      	ldrb	r2, [r2, #16]
 800b3d4:	f107 0108 	add.w	r1, r7, #8
 800b3d8:	4610      	mov	r0, r2
 800b3da:	4798      	blx	r3
 800b3dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b3de:	e091      	b.n	800b504 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b3e0:	6839      	ldr	r1, [r7, #0]
 800b3e2:	6878      	ldr	r0, [r7, #4]
 800b3e4:	f000 fab2 	bl	800b94c <USBD_CtlError>
            err++;
 800b3e8:	7afb      	ldrb	r3, [r7, #11]
 800b3ea:	3301      	adds	r3, #1
 800b3ec:	72fb      	strb	r3, [r7, #11]
          break;
 800b3ee:	e089      	b.n	800b504 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b3f6:	689b      	ldr	r3, [r3, #8]
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d00b      	beq.n	800b414 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b402:	689b      	ldr	r3, [r3, #8]
 800b404:	687a      	ldr	r2, [r7, #4]
 800b406:	7c12      	ldrb	r2, [r2, #16]
 800b408:	f107 0108 	add.w	r1, r7, #8
 800b40c:	4610      	mov	r0, r2
 800b40e:	4798      	blx	r3
 800b410:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b412:	e077      	b.n	800b504 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b414:	6839      	ldr	r1, [r7, #0]
 800b416:	6878      	ldr	r0, [r7, #4]
 800b418:	f000 fa98 	bl	800b94c <USBD_CtlError>
            err++;
 800b41c:	7afb      	ldrb	r3, [r7, #11]
 800b41e:	3301      	adds	r3, #1
 800b420:	72fb      	strb	r3, [r7, #11]
          break;
 800b422:	e06f      	b.n	800b504 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b42a:	68db      	ldr	r3, [r3, #12]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d00b      	beq.n	800b448 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b436:	68db      	ldr	r3, [r3, #12]
 800b438:	687a      	ldr	r2, [r7, #4]
 800b43a:	7c12      	ldrb	r2, [r2, #16]
 800b43c:	f107 0108 	add.w	r1, r7, #8
 800b440:	4610      	mov	r0, r2
 800b442:	4798      	blx	r3
 800b444:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b446:	e05d      	b.n	800b504 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b448:	6839      	ldr	r1, [r7, #0]
 800b44a:	6878      	ldr	r0, [r7, #4]
 800b44c:	f000 fa7e 	bl	800b94c <USBD_CtlError>
            err++;
 800b450:	7afb      	ldrb	r3, [r7, #11]
 800b452:	3301      	adds	r3, #1
 800b454:	72fb      	strb	r3, [r7, #11]
          break;
 800b456:	e055      	b.n	800b504 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b45e:	691b      	ldr	r3, [r3, #16]
 800b460:	2b00      	cmp	r3, #0
 800b462:	d00b      	beq.n	800b47c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b46a:	691b      	ldr	r3, [r3, #16]
 800b46c:	687a      	ldr	r2, [r7, #4]
 800b46e:	7c12      	ldrb	r2, [r2, #16]
 800b470:	f107 0108 	add.w	r1, r7, #8
 800b474:	4610      	mov	r0, r2
 800b476:	4798      	blx	r3
 800b478:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b47a:	e043      	b.n	800b504 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b47c:	6839      	ldr	r1, [r7, #0]
 800b47e:	6878      	ldr	r0, [r7, #4]
 800b480:	f000 fa64 	bl	800b94c <USBD_CtlError>
            err++;
 800b484:	7afb      	ldrb	r3, [r7, #11]
 800b486:	3301      	adds	r3, #1
 800b488:	72fb      	strb	r3, [r7, #11]
          break;
 800b48a:	e03b      	b.n	800b504 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b492:	695b      	ldr	r3, [r3, #20]
 800b494:	2b00      	cmp	r3, #0
 800b496:	d00b      	beq.n	800b4b0 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b49e:	695b      	ldr	r3, [r3, #20]
 800b4a0:	687a      	ldr	r2, [r7, #4]
 800b4a2:	7c12      	ldrb	r2, [r2, #16]
 800b4a4:	f107 0108 	add.w	r1, r7, #8
 800b4a8:	4610      	mov	r0, r2
 800b4aa:	4798      	blx	r3
 800b4ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b4ae:	e029      	b.n	800b504 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b4b0:	6839      	ldr	r1, [r7, #0]
 800b4b2:	6878      	ldr	r0, [r7, #4]
 800b4b4:	f000 fa4a 	bl	800b94c <USBD_CtlError>
            err++;
 800b4b8:	7afb      	ldrb	r3, [r7, #11]
 800b4ba:	3301      	adds	r3, #1
 800b4bc:	72fb      	strb	r3, [r7, #11]
          break;
 800b4be:	e021      	b.n	800b504 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b4c6:	699b      	ldr	r3, [r3, #24]
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d00b      	beq.n	800b4e4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b4d2:	699b      	ldr	r3, [r3, #24]
 800b4d4:	687a      	ldr	r2, [r7, #4]
 800b4d6:	7c12      	ldrb	r2, [r2, #16]
 800b4d8:	f107 0108 	add.w	r1, r7, #8
 800b4dc:	4610      	mov	r0, r2
 800b4de:	4798      	blx	r3
 800b4e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b4e2:	e00f      	b.n	800b504 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b4e4:	6839      	ldr	r1, [r7, #0]
 800b4e6:	6878      	ldr	r0, [r7, #4]
 800b4e8:	f000 fa30 	bl	800b94c <USBD_CtlError>
            err++;
 800b4ec:	7afb      	ldrb	r3, [r7, #11]
 800b4ee:	3301      	adds	r3, #1
 800b4f0:	72fb      	strb	r3, [r7, #11]
          break;
 800b4f2:	e007      	b.n	800b504 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b4f4:	6839      	ldr	r1, [r7, #0]
 800b4f6:	6878      	ldr	r0, [r7, #4]
 800b4f8:	f000 fa28 	bl	800b94c <USBD_CtlError>
          err++;
 800b4fc:	7afb      	ldrb	r3, [r7, #11]
 800b4fe:	3301      	adds	r3, #1
 800b500:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800b502:	bf00      	nop
      }
      break;
 800b504:	e037      	b.n	800b576 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	7c1b      	ldrb	r3, [r3, #16]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d109      	bne.n	800b522 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b514:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b516:	f107 0208 	add.w	r2, r7, #8
 800b51a:	4610      	mov	r0, r2
 800b51c:	4798      	blx	r3
 800b51e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b520:	e029      	b.n	800b576 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800b522:	6839      	ldr	r1, [r7, #0]
 800b524:	6878      	ldr	r0, [r7, #4]
 800b526:	f000 fa11 	bl	800b94c <USBD_CtlError>
        err++;
 800b52a:	7afb      	ldrb	r3, [r7, #11]
 800b52c:	3301      	adds	r3, #1
 800b52e:	72fb      	strb	r3, [r7, #11]
      break;
 800b530:	e021      	b.n	800b576 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	7c1b      	ldrb	r3, [r3, #16]
 800b536:	2b00      	cmp	r3, #0
 800b538:	d10d      	bne.n	800b556 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b542:	f107 0208 	add.w	r2, r7, #8
 800b546:	4610      	mov	r0, r2
 800b548:	4798      	blx	r3
 800b54a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	3301      	adds	r3, #1
 800b550:	2207      	movs	r2, #7
 800b552:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b554:	e00f      	b.n	800b576 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800b556:	6839      	ldr	r1, [r7, #0]
 800b558:	6878      	ldr	r0, [r7, #4]
 800b55a:	f000 f9f7 	bl	800b94c <USBD_CtlError>
        err++;
 800b55e:	7afb      	ldrb	r3, [r7, #11]
 800b560:	3301      	adds	r3, #1
 800b562:	72fb      	strb	r3, [r7, #11]
      break;
 800b564:	e007      	b.n	800b576 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800b566:	6839      	ldr	r1, [r7, #0]
 800b568:	6878      	ldr	r0, [r7, #4]
 800b56a:	f000 f9ef 	bl	800b94c <USBD_CtlError>
      err++;
 800b56e:	7afb      	ldrb	r3, [r7, #11]
 800b570:	3301      	adds	r3, #1
 800b572:	72fb      	strb	r3, [r7, #11]
      break;
 800b574:	bf00      	nop
  }

  if (err != 0U)
 800b576:	7afb      	ldrb	r3, [r7, #11]
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d11e      	bne.n	800b5ba <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800b57c:	683b      	ldr	r3, [r7, #0]
 800b57e:	88db      	ldrh	r3, [r3, #6]
 800b580:	2b00      	cmp	r3, #0
 800b582:	d016      	beq.n	800b5b2 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800b584:	893b      	ldrh	r3, [r7, #8]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d00e      	beq.n	800b5a8 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800b58a:	683b      	ldr	r3, [r7, #0]
 800b58c:	88da      	ldrh	r2, [r3, #6]
 800b58e:	893b      	ldrh	r3, [r7, #8]
 800b590:	4293      	cmp	r3, r2
 800b592:	bf28      	it	cs
 800b594:	4613      	movcs	r3, r2
 800b596:	b29b      	uxth	r3, r3
 800b598:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b59a:	893b      	ldrh	r3, [r7, #8]
 800b59c:	461a      	mov	r2, r3
 800b59e:	68f9      	ldr	r1, [r7, #12]
 800b5a0:	6878      	ldr	r0, [r7, #4]
 800b5a2:	f000 fa44 	bl	800ba2e <USBD_CtlSendData>
 800b5a6:	e009      	b.n	800b5bc <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b5a8:	6839      	ldr	r1, [r7, #0]
 800b5aa:	6878      	ldr	r0, [r7, #4]
 800b5ac:	f000 f9ce 	bl	800b94c <USBD_CtlError>
 800b5b0:	e004      	b.n	800b5bc <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b5b2:	6878      	ldr	r0, [r7, #4]
 800b5b4:	f000 fa95 	bl	800bae2 <USBD_CtlSendStatus>
 800b5b8:	e000      	b.n	800b5bc <USBD_GetDescriptor+0x320>
    return;
 800b5ba:	bf00      	nop
  }
}
 800b5bc:	3710      	adds	r7, #16
 800b5be:	46bd      	mov	sp, r7
 800b5c0:	bd80      	pop	{r7, pc}
 800b5c2:	bf00      	nop

0800b5c4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b5c4:	b580      	push	{r7, lr}
 800b5c6:	b084      	sub	sp, #16
 800b5c8:	af00      	add	r7, sp, #0
 800b5ca:	6078      	str	r0, [r7, #4]
 800b5cc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b5ce:	683b      	ldr	r3, [r7, #0]
 800b5d0:	889b      	ldrh	r3, [r3, #4]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d131      	bne.n	800b63a <USBD_SetAddress+0x76>
 800b5d6:	683b      	ldr	r3, [r7, #0]
 800b5d8:	88db      	ldrh	r3, [r3, #6]
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d12d      	bne.n	800b63a <USBD_SetAddress+0x76>
 800b5de:	683b      	ldr	r3, [r7, #0]
 800b5e0:	885b      	ldrh	r3, [r3, #2]
 800b5e2:	2b7f      	cmp	r3, #127	@ 0x7f
 800b5e4:	d829      	bhi.n	800b63a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b5e6:	683b      	ldr	r3, [r7, #0]
 800b5e8:	885b      	ldrh	r3, [r3, #2]
 800b5ea:	b2db      	uxtb	r3, r3
 800b5ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b5f0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b5f8:	b2db      	uxtb	r3, r3
 800b5fa:	2b03      	cmp	r3, #3
 800b5fc:	d104      	bne.n	800b608 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b5fe:	6839      	ldr	r1, [r7, #0]
 800b600:	6878      	ldr	r0, [r7, #4]
 800b602:	f000 f9a3 	bl	800b94c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b606:	e01d      	b.n	800b644 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	7bfa      	ldrb	r2, [r7, #15]
 800b60c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b610:	7bfb      	ldrb	r3, [r7, #15]
 800b612:	4619      	mov	r1, r3
 800b614:	6878      	ldr	r0, [r7, #4]
 800b616:	f000 fefd 	bl	800c414 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b61a:	6878      	ldr	r0, [r7, #4]
 800b61c:	f000 fa61 	bl	800bae2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b620:	7bfb      	ldrb	r3, [r7, #15]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d004      	beq.n	800b630 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	2202      	movs	r2, #2
 800b62a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b62e:	e009      	b.n	800b644 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	2201      	movs	r2, #1
 800b634:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b638:	e004      	b.n	800b644 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b63a:	6839      	ldr	r1, [r7, #0]
 800b63c:	6878      	ldr	r0, [r7, #4]
 800b63e:	f000 f985 	bl	800b94c <USBD_CtlError>
  }
}
 800b642:	bf00      	nop
 800b644:	bf00      	nop
 800b646:	3710      	adds	r7, #16
 800b648:	46bd      	mov	sp, r7
 800b64a:	bd80      	pop	{r7, pc}

0800b64c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b64c:	b580      	push	{r7, lr}
 800b64e:	b084      	sub	sp, #16
 800b650:	af00      	add	r7, sp, #0
 800b652:	6078      	str	r0, [r7, #4]
 800b654:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b656:	2300      	movs	r3, #0
 800b658:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b65a:	683b      	ldr	r3, [r7, #0]
 800b65c:	885b      	ldrh	r3, [r3, #2]
 800b65e:	b2da      	uxtb	r2, r3
 800b660:	4b4c      	ldr	r3, [pc, #304]	@ (800b794 <USBD_SetConfig+0x148>)
 800b662:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b664:	4b4b      	ldr	r3, [pc, #300]	@ (800b794 <USBD_SetConfig+0x148>)
 800b666:	781b      	ldrb	r3, [r3, #0]
 800b668:	2b01      	cmp	r3, #1
 800b66a:	d905      	bls.n	800b678 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b66c:	6839      	ldr	r1, [r7, #0]
 800b66e:	6878      	ldr	r0, [r7, #4]
 800b670:	f000 f96c 	bl	800b94c <USBD_CtlError>
    return USBD_FAIL;
 800b674:	2303      	movs	r3, #3
 800b676:	e088      	b.n	800b78a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b67e:	b2db      	uxtb	r3, r3
 800b680:	2b02      	cmp	r3, #2
 800b682:	d002      	beq.n	800b68a <USBD_SetConfig+0x3e>
 800b684:	2b03      	cmp	r3, #3
 800b686:	d025      	beq.n	800b6d4 <USBD_SetConfig+0x88>
 800b688:	e071      	b.n	800b76e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b68a:	4b42      	ldr	r3, [pc, #264]	@ (800b794 <USBD_SetConfig+0x148>)
 800b68c:	781b      	ldrb	r3, [r3, #0]
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d01c      	beq.n	800b6cc <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800b692:	4b40      	ldr	r3, [pc, #256]	@ (800b794 <USBD_SetConfig+0x148>)
 800b694:	781b      	ldrb	r3, [r3, #0]
 800b696:	461a      	mov	r2, r3
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b69c:	4b3d      	ldr	r3, [pc, #244]	@ (800b794 <USBD_SetConfig+0x148>)
 800b69e:	781b      	ldrb	r3, [r3, #0]
 800b6a0:	4619      	mov	r1, r3
 800b6a2:	6878      	ldr	r0, [r7, #4]
 800b6a4:	f7ff f990 	bl	800a9c8 <USBD_SetClassConfig>
 800b6a8:	4603      	mov	r3, r0
 800b6aa:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b6ac:	7bfb      	ldrb	r3, [r7, #15]
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d004      	beq.n	800b6bc <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800b6b2:	6839      	ldr	r1, [r7, #0]
 800b6b4:	6878      	ldr	r0, [r7, #4]
 800b6b6:	f000 f949 	bl	800b94c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b6ba:	e065      	b.n	800b788 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800b6bc:	6878      	ldr	r0, [r7, #4]
 800b6be:	f000 fa10 	bl	800bae2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	2203      	movs	r2, #3
 800b6c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b6ca:	e05d      	b.n	800b788 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800b6cc:	6878      	ldr	r0, [r7, #4]
 800b6ce:	f000 fa08 	bl	800bae2 <USBD_CtlSendStatus>
      break;
 800b6d2:	e059      	b.n	800b788 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b6d4:	4b2f      	ldr	r3, [pc, #188]	@ (800b794 <USBD_SetConfig+0x148>)
 800b6d6:	781b      	ldrb	r3, [r3, #0]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d112      	bne.n	800b702 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	2202      	movs	r2, #2
 800b6e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800b6e4:	4b2b      	ldr	r3, [pc, #172]	@ (800b794 <USBD_SetConfig+0x148>)
 800b6e6:	781b      	ldrb	r3, [r3, #0]
 800b6e8:	461a      	mov	r2, r3
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b6ee:	4b29      	ldr	r3, [pc, #164]	@ (800b794 <USBD_SetConfig+0x148>)
 800b6f0:	781b      	ldrb	r3, [r3, #0]
 800b6f2:	4619      	mov	r1, r3
 800b6f4:	6878      	ldr	r0, [r7, #4]
 800b6f6:	f7ff f983 	bl	800aa00 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b6fa:	6878      	ldr	r0, [r7, #4]
 800b6fc:	f000 f9f1 	bl	800bae2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b700:	e042      	b.n	800b788 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800b702:	4b24      	ldr	r3, [pc, #144]	@ (800b794 <USBD_SetConfig+0x148>)
 800b704:	781b      	ldrb	r3, [r3, #0]
 800b706:	461a      	mov	r2, r3
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	685b      	ldr	r3, [r3, #4]
 800b70c:	429a      	cmp	r2, r3
 800b70e:	d02a      	beq.n	800b766 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	685b      	ldr	r3, [r3, #4]
 800b714:	b2db      	uxtb	r3, r3
 800b716:	4619      	mov	r1, r3
 800b718:	6878      	ldr	r0, [r7, #4]
 800b71a:	f7ff f971 	bl	800aa00 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b71e:	4b1d      	ldr	r3, [pc, #116]	@ (800b794 <USBD_SetConfig+0x148>)
 800b720:	781b      	ldrb	r3, [r3, #0]
 800b722:	461a      	mov	r2, r3
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b728:	4b1a      	ldr	r3, [pc, #104]	@ (800b794 <USBD_SetConfig+0x148>)
 800b72a:	781b      	ldrb	r3, [r3, #0]
 800b72c:	4619      	mov	r1, r3
 800b72e:	6878      	ldr	r0, [r7, #4]
 800b730:	f7ff f94a 	bl	800a9c8 <USBD_SetClassConfig>
 800b734:	4603      	mov	r3, r0
 800b736:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b738:	7bfb      	ldrb	r3, [r7, #15]
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d00f      	beq.n	800b75e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800b73e:	6839      	ldr	r1, [r7, #0]
 800b740:	6878      	ldr	r0, [r7, #4]
 800b742:	f000 f903 	bl	800b94c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	685b      	ldr	r3, [r3, #4]
 800b74a:	b2db      	uxtb	r3, r3
 800b74c:	4619      	mov	r1, r3
 800b74e:	6878      	ldr	r0, [r7, #4]
 800b750:	f7ff f956 	bl	800aa00 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	2202      	movs	r2, #2
 800b758:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b75c:	e014      	b.n	800b788 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800b75e:	6878      	ldr	r0, [r7, #4]
 800b760:	f000 f9bf 	bl	800bae2 <USBD_CtlSendStatus>
      break;
 800b764:	e010      	b.n	800b788 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800b766:	6878      	ldr	r0, [r7, #4]
 800b768:	f000 f9bb 	bl	800bae2 <USBD_CtlSendStatus>
      break;
 800b76c:	e00c      	b.n	800b788 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800b76e:	6839      	ldr	r1, [r7, #0]
 800b770:	6878      	ldr	r0, [r7, #4]
 800b772:	f000 f8eb 	bl	800b94c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b776:	4b07      	ldr	r3, [pc, #28]	@ (800b794 <USBD_SetConfig+0x148>)
 800b778:	781b      	ldrb	r3, [r3, #0]
 800b77a:	4619      	mov	r1, r3
 800b77c:	6878      	ldr	r0, [r7, #4]
 800b77e:	f7ff f93f 	bl	800aa00 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b782:	2303      	movs	r3, #3
 800b784:	73fb      	strb	r3, [r7, #15]
      break;
 800b786:	bf00      	nop
  }

  return ret;
 800b788:	7bfb      	ldrb	r3, [r7, #15]
}
 800b78a:	4618      	mov	r0, r3
 800b78c:	3710      	adds	r7, #16
 800b78e:	46bd      	mov	sp, r7
 800b790:	bd80      	pop	{r7, pc}
 800b792:	bf00      	nop
 800b794:	200006b5 	.word	0x200006b5

0800b798 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b798:	b580      	push	{r7, lr}
 800b79a:	b082      	sub	sp, #8
 800b79c:	af00      	add	r7, sp, #0
 800b79e:	6078      	str	r0, [r7, #4]
 800b7a0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b7a2:	683b      	ldr	r3, [r7, #0]
 800b7a4:	88db      	ldrh	r3, [r3, #6]
 800b7a6:	2b01      	cmp	r3, #1
 800b7a8:	d004      	beq.n	800b7b4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b7aa:	6839      	ldr	r1, [r7, #0]
 800b7ac:	6878      	ldr	r0, [r7, #4]
 800b7ae:	f000 f8cd 	bl	800b94c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b7b2:	e023      	b.n	800b7fc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b7ba:	b2db      	uxtb	r3, r3
 800b7bc:	2b02      	cmp	r3, #2
 800b7be:	dc02      	bgt.n	800b7c6 <USBD_GetConfig+0x2e>
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	dc03      	bgt.n	800b7cc <USBD_GetConfig+0x34>
 800b7c4:	e015      	b.n	800b7f2 <USBD_GetConfig+0x5a>
 800b7c6:	2b03      	cmp	r3, #3
 800b7c8:	d00b      	beq.n	800b7e2 <USBD_GetConfig+0x4a>
 800b7ca:	e012      	b.n	800b7f2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	2200      	movs	r2, #0
 800b7d0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	3308      	adds	r3, #8
 800b7d6:	2201      	movs	r2, #1
 800b7d8:	4619      	mov	r1, r3
 800b7da:	6878      	ldr	r0, [r7, #4]
 800b7dc:	f000 f927 	bl	800ba2e <USBD_CtlSendData>
        break;
 800b7e0:	e00c      	b.n	800b7fc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	3304      	adds	r3, #4
 800b7e6:	2201      	movs	r2, #1
 800b7e8:	4619      	mov	r1, r3
 800b7ea:	6878      	ldr	r0, [r7, #4]
 800b7ec:	f000 f91f 	bl	800ba2e <USBD_CtlSendData>
        break;
 800b7f0:	e004      	b.n	800b7fc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b7f2:	6839      	ldr	r1, [r7, #0]
 800b7f4:	6878      	ldr	r0, [r7, #4]
 800b7f6:	f000 f8a9 	bl	800b94c <USBD_CtlError>
        break;
 800b7fa:	bf00      	nop
}
 800b7fc:	bf00      	nop
 800b7fe:	3708      	adds	r7, #8
 800b800:	46bd      	mov	sp, r7
 800b802:	bd80      	pop	{r7, pc}

0800b804 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b804:	b580      	push	{r7, lr}
 800b806:	b082      	sub	sp, #8
 800b808:	af00      	add	r7, sp, #0
 800b80a:	6078      	str	r0, [r7, #4]
 800b80c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b814:	b2db      	uxtb	r3, r3
 800b816:	3b01      	subs	r3, #1
 800b818:	2b02      	cmp	r3, #2
 800b81a:	d81e      	bhi.n	800b85a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b81c:	683b      	ldr	r3, [r7, #0]
 800b81e:	88db      	ldrh	r3, [r3, #6]
 800b820:	2b02      	cmp	r3, #2
 800b822:	d004      	beq.n	800b82e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b824:	6839      	ldr	r1, [r7, #0]
 800b826:	6878      	ldr	r0, [r7, #4]
 800b828:	f000 f890 	bl	800b94c <USBD_CtlError>
        break;
 800b82c:	e01a      	b.n	800b864 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	2201      	movs	r2, #1
 800b832:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d005      	beq.n	800b84a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	68db      	ldr	r3, [r3, #12]
 800b842:	f043 0202 	orr.w	r2, r3, #2
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	330c      	adds	r3, #12
 800b84e:	2202      	movs	r2, #2
 800b850:	4619      	mov	r1, r3
 800b852:	6878      	ldr	r0, [r7, #4]
 800b854:	f000 f8eb 	bl	800ba2e <USBD_CtlSendData>
      break;
 800b858:	e004      	b.n	800b864 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b85a:	6839      	ldr	r1, [r7, #0]
 800b85c:	6878      	ldr	r0, [r7, #4]
 800b85e:	f000 f875 	bl	800b94c <USBD_CtlError>
      break;
 800b862:	bf00      	nop
  }
}
 800b864:	bf00      	nop
 800b866:	3708      	adds	r7, #8
 800b868:	46bd      	mov	sp, r7
 800b86a:	bd80      	pop	{r7, pc}

0800b86c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b86c:	b580      	push	{r7, lr}
 800b86e:	b082      	sub	sp, #8
 800b870:	af00      	add	r7, sp, #0
 800b872:	6078      	str	r0, [r7, #4]
 800b874:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b876:	683b      	ldr	r3, [r7, #0]
 800b878:	885b      	ldrh	r3, [r3, #2]
 800b87a:	2b01      	cmp	r3, #1
 800b87c:	d106      	bne.n	800b88c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	2201      	movs	r2, #1
 800b882:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b886:	6878      	ldr	r0, [r7, #4]
 800b888:	f000 f92b 	bl	800bae2 <USBD_CtlSendStatus>
  }
}
 800b88c:	bf00      	nop
 800b88e:	3708      	adds	r7, #8
 800b890:	46bd      	mov	sp, r7
 800b892:	bd80      	pop	{r7, pc}

0800b894 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b894:	b580      	push	{r7, lr}
 800b896:	b082      	sub	sp, #8
 800b898:	af00      	add	r7, sp, #0
 800b89a:	6078      	str	r0, [r7, #4]
 800b89c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b8a4:	b2db      	uxtb	r3, r3
 800b8a6:	3b01      	subs	r3, #1
 800b8a8:	2b02      	cmp	r3, #2
 800b8aa:	d80b      	bhi.n	800b8c4 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b8ac:	683b      	ldr	r3, [r7, #0]
 800b8ae:	885b      	ldrh	r3, [r3, #2]
 800b8b0:	2b01      	cmp	r3, #1
 800b8b2:	d10c      	bne.n	800b8ce <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	2200      	movs	r2, #0
 800b8b8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b8bc:	6878      	ldr	r0, [r7, #4]
 800b8be:	f000 f910 	bl	800bae2 <USBD_CtlSendStatus>
      }
      break;
 800b8c2:	e004      	b.n	800b8ce <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b8c4:	6839      	ldr	r1, [r7, #0]
 800b8c6:	6878      	ldr	r0, [r7, #4]
 800b8c8:	f000 f840 	bl	800b94c <USBD_CtlError>
      break;
 800b8cc:	e000      	b.n	800b8d0 <USBD_ClrFeature+0x3c>
      break;
 800b8ce:	bf00      	nop
  }
}
 800b8d0:	bf00      	nop
 800b8d2:	3708      	adds	r7, #8
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	bd80      	pop	{r7, pc}

0800b8d8 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b8d8:	b580      	push	{r7, lr}
 800b8da:	b084      	sub	sp, #16
 800b8dc:	af00      	add	r7, sp, #0
 800b8de:	6078      	str	r0, [r7, #4]
 800b8e0:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b8e2:	683b      	ldr	r3, [r7, #0]
 800b8e4:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	781a      	ldrb	r2, [r3, #0]
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	3301      	adds	r3, #1
 800b8f2:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	781a      	ldrb	r2, [r3, #0]
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	3301      	adds	r3, #1
 800b900:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b902:	68f8      	ldr	r0, [r7, #12]
 800b904:	f7ff fa90 	bl	800ae28 <SWAPBYTE>
 800b908:	4603      	mov	r3, r0
 800b90a:	461a      	mov	r2, r3
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	3301      	adds	r3, #1
 800b914:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	3301      	adds	r3, #1
 800b91a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b91c:	68f8      	ldr	r0, [r7, #12]
 800b91e:	f7ff fa83 	bl	800ae28 <SWAPBYTE>
 800b922:	4603      	mov	r3, r0
 800b924:	461a      	mov	r2, r3
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	3301      	adds	r3, #1
 800b92e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	3301      	adds	r3, #1
 800b934:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b936:	68f8      	ldr	r0, [r7, #12]
 800b938:	f7ff fa76 	bl	800ae28 <SWAPBYTE>
 800b93c:	4603      	mov	r3, r0
 800b93e:	461a      	mov	r2, r3
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	80da      	strh	r2, [r3, #6]
}
 800b944:	bf00      	nop
 800b946:	3710      	adds	r7, #16
 800b948:	46bd      	mov	sp, r7
 800b94a:	bd80      	pop	{r7, pc}

0800b94c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b94c:	b580      	push	{r7, lr}
 800b94e:	b082      	sub	sp, #8
 800b950:	af00      	add	r7, sp, #0
 800b952:	6078      	str	r0, [r7, #4]
 800b954:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b956:	2180      	movs	r1, #128	@ 0x80
 800b958:	6878      	ldr	r0, [r7, #4]
 800b95a:	f000 fcf1 	bl	800c340 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b95e:	2100      	movs	r1, #0
 800b960:	6878      	ldr	r0, [r7, #4]
 800b962:	f000 fced 	bl	800c340 <USBD_LL_StallEP>
}
 800b966:	bf00      	nop
 800b968:	3708      	adds	r7, #8
 800b96a:	46bd      	mov	sp, r7
 800b96c:	bd80      	pop	{r7, pc}

0800b96e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b96e:	b580      	push	{r7, lr}
 800b970:	b086      	sub	sp, #24
 800b972:	af00      	add	r7, sp, #0
 800b974:	60f8      	str	r0, [r7, #12]
 800b976:	60b9      	str	r1, [r7, #8]
 800b978:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b97a:	2300      	movs	r3, #0
 800b97c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	2b00      	cmp	r3, #0
 800b982:	d036      	beq.n	800b9f2 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b988:	6938      	ldr	r0, [r7, #16]
 800b98a:	f000 f836 	bl	800b9fa <USBD_GetLen>
 800b98e:	4603      	mov	r3, r0
 800b990:	3301      	adds	r3, #1
 800b992:	b29b      	uxth	r3, r3
 800b994:	005b      	lsls	r3, r3, #1
 800b996:	b29a      	uxth	r2, r3
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b99c:	7dfb      	ldrb	r3, [r7, #23]
 800b99e:	68ba      	ldr	r2, [r7, #8]
 800b9a0:	4413      	add	r3, r2
 800b9a2:	687a      	ldr	r2, [r7, #4]
 800b9a4:	7812      	ldrb	r2, [r2, #0]
 800b9a6:	701a      	strb	r2, [r3, #0]
  idx++;
 800b9a8:	7dfb      	ldrb	r3, [r7, #23]
 800b9aa:	3301      	adds	r3, #1
 800b9ac:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b9ae:	7dfb      	ldrb	r3, [r7, #23]
 800b9b0:	68ba      	ldr	r2, [r7, #8]
 800b9b2:	4413      	add	r3, r2
 800b9b4:	2203      	movs	r2, #3
 800b9b6:	701a      	strb	r2, [r3, #0]
  idx++;
 800b9b8:	7dfb      	ldrb	r3, [r7, #23]
 800b9ba:	3301      	adds	r3, #1
 800b9bc:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b9be:	e013      	b.n	800b9e8 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b9c0:	7dfb      	ldrb	r3, [r7, #23]
 800b9c2:	68ba      	ldr	r2, [r7, #8]
 800b9c4:	4413      	add	r3, r2
 800b9c6:	693a      	ldr	r2, [r7, #16]
 800b9c8:	7812      	ldrb	r2, [r2, #0]
 800b9ca:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b9cc:	693b      	ldr	r3, [r7, #16]
 800b9ce:	3301      	adds	r3, #1
 800b9d0:	613b      	str	r3, [r7, #16]
    idx++;
 800b9d2:	7dfb      	ldrb	r3, [r7, #23]
 800b9d4:	3301      	adds	r3, #1
 800b9d6:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b9d8:	7dfb      	ldrb	r3, [r7, #23]
 800b9da:	68ba      	ldr	r2, [r7, #8]
 800b9dc:	4413      	add	r3, r2
 800b9de:	2200      	movs	r2, #0
 800b9e0:	701a      	strb	r2, [r3, #0]
    idx++;
 800b9e2:	7dfb      	ldrb	r3, [r7, #23]
 800b9e4:	3301      	adds	r3, #1
 800b9e6:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b9e8:	693b      	ldr	r3, [r7, #16]
 800b9ea:	781b      	ldrb	r3, [r3, #0]
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d1e7      	bne.n	800b9c0 <USBD_GetString+0x52>
 800b9f0:	e000      	b.n	800b9f4 <USBD_GetString+0x86>
    return;
 800b9f2:	bf00      	nop
  }
}
 800b9f4:	3718      	adds	r7, #24
 800b9f6:	46bd      	mov	sp, r7
 800b9f8:	bd80      	pop	{r7, pc}

0800b9fa <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b9fa:	b480      	push	{r7}
 800b9fc:	b085      	sub	sp, #20
 800b9fe:	af00      	add	r7, sp, #0
 800ba00:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ba02:	2300      	movs	r3, #0
 800ba04:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ba0a:	e005      	b.n	800ba18 <USBD_GetLen+0x1e>
  {
    len++;
 800ba0c:	7bfb      	ldrb	r3, [r7, #15]
 800ba0e:	3301      	adds	r3, #1
 800ba10:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800ba12:	68bb      	ldr	r3, [r7, #8]
 800ba14:	3301      	adds	r3, #1
 800ba16:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ba18:	68bb      	ldr	r3, [r7, #8]
 800ba1a:	781b      	ldrb	r3, [r3, #0]
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d1f5      	bne.n	800ba0c <USBD_GetLen+0x12>
  }

  return len;
 800ba20:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba22:	4618      	mov	r0, r3
 800ba24:	3714      	adds	r7, #20
 800ba26:	46bd      	mov	sp, r7
 800ba28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba2c:	4770      	bx	lr

0800ba2e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ba2e:	b580      	push	{r7, lr}
 800ba30:	b084      	sub	sp, #16
 800ba32:	af00      	add	r7, sp, #0
 800ba34:	60f8      	str	r0, [r7, #12]
 800ba36:	60b9      	str	r1, [r7, #8]
 800ba38:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	2202      	movs	r2, #2
 800ba3e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	687a      	ldr	r2, [r7, #4]
 800ba46:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	687a      	ldr	r2, [r7, #4]
 800ba4c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	68ba      	ldr	r2, [r7, #8]
 800ba52:	2100      	movs	r1, #0
 800ba54:	68f8      	ldr	r0, [r7, #12]
 800ba56:	f000 fcfc 	bl	800c452 <USBD_LL_Transmit>

  return USBD_OK;
 800ba5a:	2300      	movs	r3, #0
}
 800ba5c:	4618      	mov	r0, r3
 800ba5e:	3710      	adds	r7, #16
 800ba60:	46bd      	mov	sp, r7
 800ba62:	bd80      	pop	{r7, pc}

0800ba64 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ba64:	b580      	push	{r7, lr}
 800ba66:	b084      	sub	sp, #16
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	60f8      	str	r0, [r7, #12]
 800ba6c:	60b9      	str	r1, [r7, #8]
 800ba6e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	68ba      	ldr	r2, [r7, #8]
 800ba74:	2100      	movs	r1, #0
 800ba76:	68f8      	ldr	r0, [r7, #12]
 800ba78:	f000 fceb 	bl	800c452 <USBD_LL_Transmit>

  return USBD_OK;
 800ba7c:	2300      	movs	r3, #0
}
 800ba7e:	4618      	mov	r0, r3
 800ba80:	3710      	adds	r7, #16
 800ba82:	46bd      	mov	sp, r7
 800ba84:	bd80      	pop	{r7, pc}

0800ba86 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ba86:	b580      	push	{r7, lr}
 800ba88:	b084      	sub	sp, #16
 800ba8a:	af00      	add	r7, sp, #0
 800ba8c:	60f8      	str	r0, [r7, #12]
 800ba8e:	60b9      	str	r1, [r7, #8]
 800ba90:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	2203      	movs	r2, #3
 800ba96:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	687a      	ldr	r2, [r7, #4]
 800ba9e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	687a      	ldr	r2, [r7, #4]
 800baa6:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	68ba      	ldr	r2, [r7, #8]
 800baae:	2100      	movs	r1, #0
 800bab0:	68f8      	ldr	r0, [r7, #12]
 800bab2:	f000 fcef 	bl	800c494 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bab6:	2300      	movs	r3, #0
}
 800bab8:	4618      	mov	r0, r3
 800baba:	3710      	adds	r7, #16
 800babc:	46bd      	mov	sp, r7
 800babe:	bd80      	pop	{r7, pc}

0800bac0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800bac0:	b580      	push	{r7, lr}
 800bac2:	b084      	sub	sp, #16
 800bac4:	af00      	add	r7, sp, #0
 800bac6:	60f8      	str	r0, [r7, #12]
 800bac8:	60b9      	str	r1, [r7, #8]
 800baca:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	68ba      	ldr	r2, [r7, #8]
 800bad0:	2100      	movs	r1, #0
 800bad2:	68f8      	ldr	r0, [r7, #12]
 800bad4:	f000 fcde 	bl	800c494 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bad8:	2300      	movs	r3, #0
}
 800bada:	4618      	mov	r0, r3
 800badc:	3710      	adds	r7, #16
 800bade:	46bd      	mov	sp, r7
 800bae0:	bd80      	pop	{r7, pc}

0800bae2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800bae2:	b580      	push	{r7, lr}
 800bae4:	b082      	sub	sp, #8
 800bae6:	af00      	add	r7, sp, #0
 800bae8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	2204      	movs	r2, #4
 800baee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800baf2:	2300      	movs	r3, #0
 800baf4:	2200      	movs	r2, #0
 800baf6:	2100      	movs	r1, #0
 800baf8:	6878      	ldr	r0, [r7, #4]
 800bafa:	f000 fcaa 	bl	800c452 <USBD_LL_Transmit>

  return USBD_OK;
 800bafe:	2300      	movs	r3, #0
}
 800bb00:	4618      	mov	r0, r3
 800bb02:	3708      	adds	r7, #8
 800bb04:	46bd      	mov	sp, r7
 800bb06:	bd80      	pop	{r7, pc}

0800bb08 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800bb08:	b580      	push	{r7, lr}
 800bb0a:	b082      	sub	sp, #8
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	2205      	movs	r2, #5
 800bb14:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bb18:	2300      	movs	r3, #0
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	2100      	movs	r1, #0
 800bb1e:	6878      	ldr	r0, [r7, #4]
 800bb20:	f000 fcb8 	bl	800c494 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bb24:	2300      	movs	r3, #0
}
 800bb26:	4618      	mov	r0, r3
 800bb28:	3708      	adds	r7, #8
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	bd80      	pop	{r7, pc}
	...

0800bb30 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800bb30:	b480      	push	{r7}
 800bb32:	b087      	sub	sp, #28
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	60f8      	str	r0, [r7, #12]
 800bb38:	60b9      	str	r1, [r7, #8]
 800bb3a:	4613      	mov	r3, r2
 800bb3c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800bb3e:	2301      	movs	r3, #1
 800bb40:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800bb42:	2300      	movs	r3, #0
 800bb44:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800bb46:	4b1f      	ldr	r3, [pc, #124]	@ (800bbc4 <FATFS_LinkDriverEx+0x94>)
 800bb48:	7a5b      	ldrb	r3, [r3, #9]
 800bb4a:	b2db      	uxtb	r3, r3
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d131      	bne.n	800bbb4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800bb50:	4b1c      	ldr	r3, [pc, #112]	@ (800bbc4 <FATFS_LinkDriverEx+0x94>)
 800bb52:	7a5b      	ldrb	r3, [r3, #9]
 800bb54:	b2db      	uxtb	r3, r3
 800bb56:	461a      	mov	r2, r3
 800bb58:	4b1a      	ldr	r3, [pc, #104]	@ (800bbc4 <FATFS_LinkDriverEx+0x94>)
 800bb5a:	2100      	movs	r1, #0
 800bb5c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800bb5e:	4b19      	ldr	r3, [pc, #100]	@ (800bbc4 <FATFS_LinkDriverEx+0x94>)
 800bb60:	7a5b      	ldrb	r3, [r3, #9]
 800bb62:	b2db      	uxtb	r3, r3
 800bb64:	4a17      	ldr	r2, [pc, #92]	@ (800bbc4 <FATFS_LinkDriverEx+0x94>)
 800bb66:	009b      	lsls	r3, r3, #2
 800bb68:	4413      	add	r3, r2
 800bb6a:	68fa      	ldr	r2, [r7, #12]
 800bb6c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800bb6e:	4b15      	ldr	r3, [pc, #84]	@ (800bbc4 <FATFS_LinkDriverEx+0x94>)
 800bb70:	7a5b      	ldrb	r3, [r3, #9]
 800bb72:	b2db      	uxtb	r3, r3
 800bb74:	461a      	mov	r2, r3
 800bb76:	4b13      	ldr	r3, [pc, #76]	@ (800bbc4 <FATFS_LinkDriverEx+0x94>)
 800bb78:	4413      	add	r3, r2
 800bb7a:	79fa      	ldrb	r2, [r7, #7]
 800bb7c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800bb7e:	4b11      	ldr	r3, [pc, #68]	@ (800bbc4 <FATFS_LinkDriverEx+0x94>)
 800bb80:	7a5b      	ldrb	r3, [r3, #9]
 800bb82:	b2db      	uxtb	r3, r3
 800bb84:	1c5a      	adds	r2, r3, #1
 800bb86:	b2d1      	uxtb	r1, r2
 800bb88:	4a0e      	ldr	r2, [pc, #56]	@ (800bbc4 <FATFS_LinkDriverEx+0x94>)
 800bb8a:	7251      	strb	r1, [r2, #9]
 800bb8c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800bb8e:	7dbb      	ldrb	r3, [r7, #22]
 800bb90:	3330      	adds	r3, #48	@ 0x30
 800bb92:	b2da      	uxtb	r2, r3
 800bb94:	68bb      	ldr	r3, [r7, #8]
 800bb96:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800bb98:	68bb      	ldr	r3, [r7, #8]
 800bb9a:	3301      	adds	r3, #1
 800bb9c:	223a      	movs	r2, #58	@ 0x3a
 800bb9e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800bba0:	68bb      	ldr	r3, [r7, #8]
 800bba2:	3302      	adds	r3, #2
 800bba4:	222f      	movs	r2, #47	@ 0x2f
 800bba6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800bba8:	68bb      	ldr	r3, [r7, #8]
 800bbaa:	3303      	adds	r3, #3
 800bbac:	2200      	movs	r2, #0
 800bbae:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800bbb4:	7dfb      	ldrb	r3, [r7, #23]
}
 800bbb6:	4618      	mov	r0, r3
 800bbb8:	371c      	adds	r7, #28
 800bbba:	46bd      	mov	sp, r7
 800bbbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc0:	4770      	bx	lr
 800bbc2:	bf00      	nop
 800bbc4:	200006b8 	.word	0x200006b8

0800bbc8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800bbc8:	b580      	push	{r7, lr}
 800bbca:	b082      	sub	sp, #8
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	6078      	str	r0, [r7, #4]
 800bbd0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800bbd2:	2200      	movs	r2, #0
 800bbd4:	6839      	ldr	r1, [r7, #0]
 800bbd6:	6878      	ldr	r0, [r7, #4]
 800bbd8:	f7ff ffaa 	bl	800bb30 <FATFS_LinkDriverEx>
 800bbdc:	4603      	mov	r3, r0
}
 800bbde:	4618      	mov	r0, r3
 800bbe0:	3708      	adds	r7, #8
 800bbe2:	46bd      	mov	sp, r7
 800bbe4:	bd80      	pop	{r7, pc}
	...

0800bbe8 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800bbe8:	b580      	push	{r7, lr}
 800bbea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800bbec:	2200      	movs	r2, #0
 800bbee:	4912      	ldr	r1, [pc, #72]	@ (800bc38 <MX_USB_Device_Init+0x50>)
 800bbf0:	4812      	ldr	r0, [pc, #72]	@ (800bc3c <MX_USB_Device_Init+0x54>)
 800bbf2:	f7fe fe7b 	bl	800a8ec <USBD_Init>
 800bbf6:	4603      	mov	r3, r0
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d001      	beq.n	800bc00 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800bbfc:	f7f4 ff88 	bl	8000b10 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800bc00:	490f      	ldr	r1, [pc, #60]	@ (800bc40 <MX_USB_Device_Init+0x58>)
 800bc02:	480e      	ldr	r0, [pc, #56]	@ (800bc3c <MX_USB_Device_Init+0x54>)
 800bc04:	f7fe fea2 	bl	800a94c <USBD_RegisterClass>
 800bc08:	4603      	mov	r3, r0
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d001      	beq.n	800bc12 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800bc0e:	f7f4 ff7f 	bl	8000b10 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800bc12:	490c      	ldr	r1, [pc, #48]	@ (800bc44 <MX_USB_Device_Init+0x5c>)
 800bc14:	4809      	ldr	r0, [pc, #36]	@ (800bc3c <MX_USB_Device_Init+0x54>)
 800bc16:	f7fe fdc3 	bl	800a7a0 <USBD_CDC_RegisterInterface>
 800bc1a:	4603      	mov	r3, r0
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d001      	beq.n	800bc24 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800bc20:	f7f4 ff76 	bl	8000b10 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800bc24:	4805      	ldr	r0, [pc, #20]	@ (800bc3c <MX_USB_Device_Init+0x54>)
 800bc26:	f7fe feb8 	bl	800a99a <USBD_Start>
 800bc2a:	4603      	mov	r3, r0
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d001      	beq.n	800bc34 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800bc30:	f7f4 ff6e 	bl	8000b10 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800bc34:	bf00      	nop
 800bc36:	bd80      	pop	{r7, pc}
 800bc38:	20000148 	.word	0x20000148
 800bc3c:	200006c4 	.word	0x200006c4
 800bc40:	20000030 	.word	0x20000030
 800bc44:	20000134 	.word	0x20000134

0800bc48 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800bc48:	b580      	push	{r7, lr}
 800bc4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800bc4c:	2200      	movs	r2, #0
 800bc4e:	4905      	ldr	r1, [pc, #20]	@ (800bc64 <CDC_Init_FS+0x1c>)
 800bc50:	4805      	ldr	r0, [pc, #20]	@ (800bc68 <CDC_Init_FS+0x20>)
 800bc52:	f7fe fdba 	bl	800a7ca <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800bc56:	4905      	ldr	r1, [pc, #20]	@ (800bc6c <CDC_Init_FS+0x24>)
 800bc58:	4803      	ldr	r0, [pc, #12]	@ (800bc68 <CDC_Init_FS+0x20>)
 800bc5a:	f7fe fdd4 	bl	800a806 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800bc5e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800bc60:	4618      	mov	r0, r3
 800bc62:	bd80      	pop	{r7, pc}
 800bc64:	20001194 	.word	0x20001194
 800bc68:	200006c4 	.word	0x200006c4
 800bc6c:	20000994 	.word	0x20000994

0800bc70 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800bc70:	b480      	push	{r7}
 800bc72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800bc74:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800bc76:	4618      	mov	r0, r3
 800bc78:	46bd      	mov	sp, r7
 800bc7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc7e:	4770      	bx	lr

0800bc80 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800bc80:	b480      	push	{r7}
 800bc82:	b083      	sub	sp, #12
 800bc84:	af00      	add	r7, sp, #0
 800bc86:	4603      	mov	r3, r0
 800bc88:	6039      	str	r1, [r7, #0]
 800bc8a:	71fb      	strb	r3, [r7, #7]
 800bc8c:	4613      	mov	r3, r2
 800bc8e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800bc90:	79fb      	ldrb	r3, [r7, #7]
 800bc92:	2b23      	cmp	r3, #35	@ 0x23
 800bc94:	d84a      	bhi.n	800bd2c <CDC_Control_FS+0xac>
 800bc96:	a201      	add	r2, pc, #4	@ (adr r2, 800bc9c <CDC_Control_FS+0x1c>)
 800bc98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc9c:	0800bd2d 	.word	0x0800bd2d
 800bca0:	0800bd2d 	.word	0x0800bd2d
 800bca4:	0800bd2d 	.word	0x0800bd2d
 800bca8:	0800bd2d 	.word	0x0800bd2d
 800bcac:	0800bd2d 	.word	0x0800bd2d
 800bcb0:	0800bd2d 	.word	0x0800bd2d
 800bcb4:	0800bd2d 	.word	0x0800bd2d
 800bcb8:	0800bd2d 	.word	0x0800bd2d
 800bcbc:	0800bd2d 	.word	0x0800bd2d
 800bcc0:	0800bd2d 	.word	0x0800bd2d
 800bcc4:	0800bd2d 	.word	0x0800bd2d
 800bcc8:	0800bd2d 	.word	0x0800bd2d
 800bccc:	0800bd2d 	.word	0x0800bd2d
 800bcd0:	0800bd2d 	.word	0x0800bd2d
 800bcd4:	0800bd2d 	.word	0x0800bd2d
 800bcd8:	0800bd2d 	.word	0x0800bd2d
 800bcdc:	0800bd2d 	.word	0x0800bd2d
 800bce0:	0800bd2d 	.word	0x0800bd2d
 800bce4:	0800bd2d 	.word	0x0800bd2d
 800bce8:	0800bd2d 	.word	0x0800bd2d
 800bcec:	0800bd2d 	.word	0x0800bd2d
 800bcf0:	0800bd2d 	.word	0x0800bd2d
 800bcf4:	0800bd2d 	.word	0x0800bd2d
 800bcf8:	0800bd2d 	.word	0x0800bd2d
 800bcfc:	0800bd2d 	.word	0x0800bd2d
 800bd00:	0800bd2d 	.word	0x0800bd2d
 800bd04:	0800bd2d 	.word	0x0800bd2d
 800bd08:	0800bd2d 	.word	0x0800bd2d
 800bd0c:	0800bd2d 	.word	0x0800bd2d
 800bd10:	0800bd2d 	.word	0x0800bd2d
 800bd14:	0800bd2d 	.word	0x0800bd2d
 800bd18:	0800bd2d 	.word	0x0800bd2d
 800bd1c:	0800bd2d 	.word	0x0800bd2d
 800bd20:	0800bd2d 	.word	0x0800bd2d
 800bd24:	0800bd2d 	.word	0x0800bd2d
 800bd28:	0800bd2d 	.word	0x0800bd2d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800bd2c:	bf00      	nop
  }

  return (USBD_OK);
 800bd2e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800bd30:	4618      	mov	r0, r3
 800bd32:	370c      	adds	r7, #12
 800bd34:	46bd      	mov	sp, r7
 800bd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3a:	4770      	bx	lr

0800bd3c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b082      	sub	sp, #8
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	6078      	str	r0, [r7, #4]
 800bd44:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800bd46:	6879      	ldr	r1, [r7, #4]
 800bd48:	4805      	ldr	r0, [pc, #20]	@ (800bd60 <CDC_Receive_FS+0x24>)
 800bd4a:	f7fe fd5c 	bl	800a806 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800bd4e:	4804      	ldr	r0, [pc, #16]	@ (800bd60 <CDC_Receive_FS+0x24>)
 800bd50:	f7fe fda2 	bl	800a898 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800bd54:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800bd56:	4618      	mov	r0, r3
 800bd58:	3708      	adds	r7, #8
 800bd5a:	46bd      	mov	sp, r7
 800bd5c:	bd80      	pop	{r7, pc}
 800bd5e:	bf00      	nop
 800bd60:	200006c4 	.word	0x200006c4

0800bd64 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b084      	sub	sp, #16
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	6078      	str	r0, [r7, #4]
 800bd6c:	460b      	mov	r3, r1
 800bd6e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800bd70:	2300      	movs	r3, #0
 800bd72:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800bd74:	4b0d      	ldr	r3, [pc, #52]	@ (800bdac <CDC_Transmit_FS+0x48>)
 800bd76:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bd7a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800bd7c:	68bb      	ldr	r3, [r7, #8]
 800bd7e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d001      	beq.n	800bd8a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800bd86:	2301      	movs	r3, #1
 800bd88:	e00b      	b.n	800bda2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800bd8a:	887b      	ldrh	r3, [r7, #2]
 800bd8c:	461a      	mov	r2, r3
 800bd8e:	6879      	ldr	r1, [r7, #4]
 800bd90:	4806      	ldr	r0, [pc, #24]	@ (800bdac <CDC_Transmit_FS+0x48>)
 800bd92:	f7fe fd1a 	bl	800a7ca <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800bd96:	4805      	ldr	r0, [pc, #20]	@ (800bdac <CDC_Transmit_FS+0x48>)
 800bd98:	f7fe fd4e 	bl	800a838 <USBD_CDC_TransmitPacket>
 800bd9c:	4603      	mov	r3, r0
 800bd9e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800bda0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bda2:	4618      	mov	r0, r3
 800bda4:	3710      	adds	r7, #16
 800bda6:	46bd      	mov	sp, r7
 800bda8:	bd80      	pop	{r7, pc}
 800bdaa:	bf00      	nop
 800bdac:	200006c4 	.word	0x200006c4

0800bdb0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800bdb0:	b480      	push	{r7}
 800bdb2:	b087      	sub	sp, #28
 800bdb4:	af00      	add	r7, sp, #0
 800bdb6:	60f8      	str	r0, [r7, #12]
 800bdb8:	60b9      	str	r1, [r7, #8]
 800bdba:	4613      	mov	r3, r2
 800bdbc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800bdc2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bdc6:	4618      	mov	r0, r3
 800bdc8:	371c      	adds	r7, #28
 800bdca:	46bd      	mov	sp, r7
 800bdcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd0:	4770      	bx	lr
	...

0800bdd4 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bdd4:	b480      	push	{r7}
 800bdd6:	b083      	sub	sp, #12
 800bdd8:	af00      	add	r7, sp, #0
 800bdda:	4603      	mov	r3, r0
 800bddc:	6039      	str	r1, [r7, #0]
 800bdde:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800bde0:	683b      	ldr	r3, [r7, #0]
 800bde2:	2212      	movs	r2, #18
 800bde4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800bde6:	4b03      	ldr	r3, [pc, #12]	@ (800bdf4 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800bde8:	4618      	mov	r0, r3
 800bdea:	370c      	adds	r7, #12
 800bdec:	46bd      	mov	sp, r7
 800bdee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf2:	4770      	bx	lr
 800bdf4:	20000168 	.word	0x20000168

0800bdf8 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bdf8:	b480      	push	{r7}
 800bdfa:	b083      	sub	sp, #12
 800bdfc:	af00      	add	r7, sp, #0
 800bdfe:	4603      	mov	r3, r0
 800be00:	6039      	str	r1, [r7, #0]
 800be02:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800be04:	683b      	ldr	r3, [r7, #0]
 800be06:	2204      	movs	r2, #4
 800be08:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800be0a:	4b03      	ldr	r3, [pc, #12]	@ (800be18 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800be0c:	4618      	mov	r0, r3
 800be0e:	370c      	adds	r7, #12
 800be10:	46bd      	mov	sp, r7
 800be12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be16:	4770      	bx	lr
 800be18:	2000017c 	.word	0x2000017c

0800be1c <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800be1c:	b580      	push	{r7, lr}
 800be1e:	b082      	sub	sp, #8
 800be20:	af00      	add	r7, sp, #0
 800be22:	4603      	mov	r3, r0
 800be24:	6039      	str	r1, [r7, #0]
 800be26:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800be28:	79fb      	ldrb	r3, [r7, #7]
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d105      	bne.n	800be3a <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800be2e:	683a      	ldr	r2, [r7, #0]
 800be30:	4907      	ldr	r1, [pc, #28]	@ (800be50 <USBD_CDC_ProductStrDescriptor+0x34>)
 800be32:	4808      	ldr	r0, [pc, #32]	@ (800be54 <USBD_CDC_ProductStrDescriptor+0x38>)
 800be34:	f7ff fd9b 	bl	800b96e <USBD_GetString>
 800be38:	e004      	b.n	800be44 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800be3a:	683a      	ldr	r2, [r7, #0]
 800be3c:	4904      	ldr	r1, [pc, #16]	@ (800be50 <USBD_CDC_ProductStrDescriptor+0x34>)
 800be3e:	4805      	ldr	r0, [pc, #20]	@ (800be54 <USBD_CDC_ProductStrDescriptor+0x38>)
 800be40:	f7ff fd95 	bl	800b96e <USBD_GetString>
  }
  return USBD_StrDesc;
 800be44:	4b02      	ldr	r3, [pc, #8]	@ (800be50 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800be46:	4618      	mov	r0, r3
 800be48:	3708      	adds	r7, #8
 800be4a:	46bd      	mov	sp, r7
 800be4c:	bd80      	pop	{r7, pc}
 800be4e:	bf00      	nop
 800be50:	20001994 	.word	0x20001994
 800be54:	0800cfcc 	.word	0x0800cfcc

0800be58 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800be58:	b580      	push	{r7, lr}
 800be5a:	b082      	sub	sp, #8
 800be5c:	af00      	add	r7, sp, #0
 800be5e:	4603      	mov	r3, r0
 800be60:	6039      	str	r1, [r7, #0]
 800be62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800be64:	683a      	ldr	r2, [r7, #0]
 800be66:	4904      	ldr	r1, [pc, #16]	@ (800be78 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800be68:	4804      	ldr	r0, [pc, #16]	@ (800be7c <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800be6a:	f7ff fd80 	bl	800b96e <USBD_GetString>
  return USBD_StrDesc;
 800be6e:	4b02      	ldr	r3, [pc, #8]	@ (800be78 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800be70:	4618      	mov	r0, r3
 800be72:	3708      	adds	r7, #8
 800be74:	46bd      	mov	sp, r7
 800be76:	bd80      	pop	{r7, pc}
 800be78:	20001994 	.word	0x20001994
 800be7c:	0800cfe4 	.word	0x0800cfe4

0800be80 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800be80:	b580      	push	{r7, lr}
 800be82:	b082      	sub	sp, #8
 800be84:	af00      	add	r7, sp, #0
 800be86:	4603      	mov	r3, r0
 800be88:	6039      	str	r1, [r7, #0]
 800be8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800be8c:	683b      	ldr	r3, [r7, #0]
 800be8e:	221a      	movs	r2, #26
 800be90:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800be92:	f000 f843 	bl	800bf1c <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800be96:	4b02      	ldr	r3, [pc, #8]	@ (800bea0 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800be98:	4618      	mov	r0, r3
 800be9a:	3708      	adds	r7, #8
 800be9c:	46bd      	mov	sp, r7
 800be9e:	bd80      	pop	{r7, pc}
 800bea0:	20000180 	.word	0x20000180

0800bea4 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bea4:	b580      	push	{r7, lr}
 800bea6:	b082      	sub	sp, #8
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	4603      	mov	r3, r0
 800beac:	6039      	str	r1, [r7, #0]
 800beae:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800beb0:	79fb      	ldrb	r3, [r7, #7]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d105      	bne.n	800bec2 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800beb6:	683a      	ldr	r2, [r7, #0]
 800beb8:	4907      	ldr	r1, [pc, #28]	@ (800bed8 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800beba:	4808      	ldr	r0, [pc, #32]	@ (800bedc <USBD_CDC_ConfigStrDescriptor+0x38>)
 800bebc:	f7ff fd57 	bl	800b96e <USBD_GetString>
 800bec0:	e004      	b.n	800becc <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800bec2:	683a      	ldr	r2, [r7, #0]
 800bec4:	4904      	ldr	r1, [pc, #16]	@ (800bed8 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800bec6:	4805      	ldr	r0, [pc, #20]	@ (800bedc <USBD_CDC_ConfigStrDescriptor+0x38>)
 800bec8:	f7ff fd51 	bl	800b96e <USBD_GetString>
  }
  return USBD_StrDesc;
 800becc:	4b02      	ldr	r3, [pc, #8]	@ (800bed8 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800bece:	4618      	mov	r0, r3
 800bed0:	3708      	adds	r7, #8
 800bed2:	46bd      	mov	sp, r7
 800bed4:	bd80      	pop	{r7, pc}
 800bed6:	bf00      	nop
 800bed8:	20001994 	.word	0x20001994
 800bedc:	0800cff8 	.word	0x0800cff8

0800bee0 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b082      	sub	sp, #8
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	4603      	mov	r3, r0
 800bee8:	6039      	str	r1, [r7, #0]
 800beea:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800beec:	79fb      	ldrb	r3, [r7, #7]
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d105      	bne.n	800befe <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800bef2:	683a      	ldr	r2, [r7, #0]
 800bef4:	4907      	ldr	r1, [pc, #28]	@ (800bf14 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800bef6:	4808      	ldr	r0, [pc, #32]	@ (800bf18 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800bef8:	f7ff fd39 	bl	800b96e <USBD_GetString>
 800befc:	e004      	b.n	800bf08 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800befe:	683a      	ldr	r2, [r7, #0]
 800bf00:	4904      	ldr	r1, [pc, #16]	@ (800bf14 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800bf02:	4805      	ldr	r0, [pc, #20]	@ (800bf18 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800bf04:	f7ff fd33 	bl	800b96e <USBD_GetString>
  }
  return USBD_StrDesc;
 800bf08:	4b02      	ldr	r3, [pc, #8]	@ (800bf14 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	3708      	adds	r7, #8
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	bd80      	pop	{r7, pc}
 800bf12:	bf00      	nop
 800bf14:	20001994 	.word	0x20001994
 800bf18:	0800d004 	.word	0x0800d004

0800bf1c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800bf1c:	b580      	push	{r7, lr}
 800bf1e:	b084      	sub	sp, #16
 800bf20:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800bf22:	4b0f      	ldr	r3, [pc, #60]	@ (800bf60 <Get_SerialNum+0x44>)
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800bf28:	4b0e      	ldr	r3, [pc, #56]	@ (800bf64 <Get_SerialNum+0x48>)
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800bf2e:	4b0e      	ldr	r3, [pc, #56]	@ (800bf68 <Get_SerialNum+0x4c>)
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800bf34:	68fa      	ldr	r2, [r7, #12]
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	4413      	add	r3, r2
 800bf3a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d009      	beq.n	800bf56 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800bf42:	2208      	movs	r2, #8
 800bf44:	4909      	ldr	r1, [pc, #36]	@ (800bf6c <Get_SerialNum+0x50>)
 800bf46:	68f8      	ldr	r0, [r7, #12]
 800bf48:	f000 f814 	bl	800bf74 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800bf4c:	2204      	movs	r2, #4
 800bf4e:	4908      	ldr	r1, [pc, #32]	@ (800bf70 <Get_SerialNum+0x54>)
 800bf50:	68b8      	ldr	r0, [r7, #8]
 800bf52:	f000 f80f 	bl	800bf74 <IntToUnicode>
  }
}
 800bf56:	bf00      	nop
 800bf58:	3710      	adds	r7, #16
 800bf5a:	46bd      	mov	sp, r7
 800bf5c:	bd80      	pop	{r7, pc}
 800bf5e:	bf00      	nop
 800bf60:	1fff7590 	.word	0x1fff7590
 800bf64:	1fff7594 	.word	0x1fff7594
 800bf68:	1fff7598 	.word	0x1fff7598
 800bf6c:	20000182 	.word	0x20000182
 800bf70:	20000192 	.word	0x20000192

0800bf74 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bf74:	b480      	push	{r7}
 800bf76:	b087      	sub	sp, #28
 800bf78:	af00      	add	r7, sp, #0
 800bf7a:	60f8      	str	r0, [r7, #12]
 800bf7c:	60b9      	str	r1, [r7, #8]
 800bf7e:	4613      	mov	r3, r2
 800bf80:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800bf82:	2300      	movs	r3, #0
 800bf84:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800bf86:	2300      	movs	r3, #0
 800bf88:	75fb      	strb	r3, [r7, #23]
 800bf8a:	e027      	b.n	800bfdc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	0f1b      	lsrs	r3, r3, #28
 800bf90:	2b09      	cmp	r3, #9
 800bf92:	d80b      	bhi.n	800bfac <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	0f1b      	lsrs	r3, r3, #28
 800bf98:	b2da      	uxtb	r2, r3
 800bf9a:	7dfb      	ldrb	r3, [r7, #23]
 800bf9c:	005b      	lsls	r3, r3, #1
 800bf9e:	4619      	mov	r1, r3
 800bfa0:	68bb      	ldr	r3, [r7, #8]
 800bfa2:	440b      	add	r3, r1
 800bfa4:	3230      	adds	r2, #48	@ 0x30
 800bfa6:	b2d2      	uxtb	r2, r2
 800bfa8:	701a      	strb	r2, [r3, #0]
 800bfaa:	e00a      	b.n	800bfc2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	0f1b      	lsrs	r3, r3, #28
 800bfb0:	b2da      	uxtb	r2, r3
 800bfb2:	7dfb      	ldrb	r3, [r7, #23]
 800bfb4:	005b      	lsls	r3, r3, #1
 800bfb6:	4619      	mov	r1, r3
 800bfb8:	68bb      	ldr	r3, [r7, #8]
 800bfba:	440b      	add	r3, r1
 800bfbc:	3237      	adds	r2, #55	@ 0x37
 800bfbe:	b2d2      	uxtb	r2, r2
 800bfc0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	011b      	lsls	r3, r3, #4
 800bfc6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bfc8:	7dfb      	ldrb	r3, [r7, #23]
 800bfca:	005b      	lsls	r3, r3, #1
 800bfcc:	3301      	adds	r3, #1
 800bfce:	68ba      	ldr	r2, [r7, #8]
 800bfd0:	4413      	add	r3, r2
 800bfd2:	2200      	movs	r2, #0
 800bfd4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bfd6:	7dfb      	ldrb	r3, [r7, #23]
 800bfd8:	3301      	adds	r3, #1
 800bfda:	75fb      	strb	r3, [r7, #23]
 800bfdc:	7dfa      	ldrb	r2, [r7, #23]
 800bfde:	79fb      	ldrb	r3, [r7, #7]
 800bfe0:	429a      	cmp	r2, r3
 800bfe2:	d3d3      	bcc.n	800bf8c <IntToUnicode+0x18>
  }
}
 800bfe4:	bf00      	nop
 800bfe6:	bf00      	nop
 800bfe8:	371c      	adds	r7, #28
 800bfea:	46bd      	mov	sp, r7
 800bfec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff0:	4770      	bx	lr
	...

0800bff4 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b098      	sub	sp, #96	@ 0x60
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800bffc:	f107 030c 	add.w	r3, r7, #12
 800c000:	2254      	movs	r2, #84	@ 0x54
 800c002:	2100      	movs	r1, #0
 800c004:	4618      	mov	r0, r3
 800c006:	f000 fb2f 	bl	800c668 <memset>
  if(pcdHandle->Instance==USB)
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	4a15      	ldr	r2, [pc, #84]	@ (800c064 <HAL_PCD_MspInit+0x70>)
 800c010:	4293      	cmp	r3, r2
 800c012:	d123      	bne.n	800c05c <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800c014:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c018:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800c01a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800c01e:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800c020:	f107 030c 	add.w	r3, r7, #12
 800c024:	4618      	mov	r0, r3
 800c026:	f7f9 fbf9 	bl	800581c <HAL_RCCEx_PeriphCLKConfig>
 800c02a:	4603      	mov	r3, r0
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d001      	beq.n	800c034 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800c030:	f7f4 fd6e 	bl	8000b10 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800c034:	4b0c      	ldr	r3, [pc, #48]	@ (800c068 <HAL_PCD_MspInit+0x74>)
 800c036:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c038:	4a0b      	ldr	r2, [pc, #44]	@ (800c068 <HAL_PCD_MspInit+0x74>)
 800c03a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800c03e:	6593      	str	r3, [r2, #88]	@ 0x58
 800c040:	4b09      	ldr	r3, [pc, #36]	@ (800c068 <HAL_PCD_MspInit+0x74>)
 800c042:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c044:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c048:	60bb      	str	r3, [r7, #8]
 800c04a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800c04c:	2200      	movs	r2, #0
 800c04e:	2100      	movs	r1, #0
 800c050:	2014      	movs	r0, #20
 800c052:	f7f6 fbda 	bl	800280a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800c056:	2014      	movs	r0, #20
 800c058:	f7f6 fbf1 	bl	800283e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800c05c:	bf00      	nop
 800c05e:	3760      	adds	r7, #96	@ 0x60
 800c060:	46bd      	mov	sp, r7
 800c062:	bd80      	pop	{r7, pc}
 800c064:	40005c00 	.word	0x40005c00
 800c068:	40021000 	.word	0x40021000

0800c06c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c06c:	b580      	push	{r7, lr}
 800c06e:	b082      	sub	sp, #8
 800c070:	af00      	add	r7, sp, #0
 800c072:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800c080:	4619      	mov	r1, r3
 800c082:	4610      	mov	r0, r2
 800c084:	f7fe fcd4 	bl	800aa30 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800c088:	bf00      	nop
 800c08a:	3708      	adds	r7, #8
 800c08c:	46bd      	mov	sp, r7
 800c08e:	bd80      	pop	{r7, pc}

0800c090 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c090:	b580      	push	{r7, lr}
 800c092:	b082      	sub	sp, #8
 800c094:	af00      	add	r7, sp, #0
 800c096:	6078      	str	r0, [r7, #4]
 800c098:	460b      	mov	r3, r1
 800c09a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800c0a2:	78fa      	ldrb	r2, [r7, #3]
 800c0a4:	6879      	ldr	r1, [r7, #4]
 800c0a6:	4613      	mov	r3, r2
 800c0a8:	009b      	lsls	r3, r3, #2
 800c0aa:	4413      	add	r3, r2
 800c0ac:	00db      	lsls	r3, r3, #3
 800c0ae:	440b      	add	r3, r1
 800c0b0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c0b4:	681a      	ldr	r2, [r3, #0]
 800c0b6:	78fb      	ldrb	r3, [r7, #3]
 800c0b8:	4619      	mov	r1, r3
 800c0ba:	f7fe fd0e 	bl	800aada <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800c0be:	bf00      	nop
 800c0c0:	3708      	adds	r7, #8
 800c0c2:	46bd      	mov	sp, r7
 800c0c4:	bd80      	pop	{r7, pc}

0800c0c6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c0c6:	b580      	push	{r7, lr}
 800c0c8:	b082      	sub	sp, #8
 800c0ca:	af00      	add	r7, sp, #0
 800c0cc:	6078      	str	r0, [r7, #4]
 800c0ce:	460b      	mov	r3, r1
 800c0d0:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800c0d8:	78fa      	ldrb	r2, [r7, #3]
 800c0da:	6879      	ldr	r1, [r7, #4]
 800c0dc:	4613      	mov	r3, r2
 800c0de:	009b      	lsls	r3, r3, #2
 800c0e0:	4413      	add	r3, r2
 800c0e2:	00db      	lsls	r3, r3, #3
 800c0e4:	440b      	add	r3, r1
 800c0e6:	3324      	adds	r3, #36	@ 0x24
 800c0e8:	681a      	ldr	r2, [r3, #0]
 800c0ea:	78fb      	ldrb	r3, [r7, #3]
 800c0ec:	4619      	mov	r1, r3
 800c0ee:	f7fe fd57 	bl	800aba0 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800c0f2:	bf00      	nop
 800c0f4:	3708      	adds	r7, #8
 800c0f6:	46bd      	mov	sp, r7
 800c0f8:	bd80      	pop	{r7, pc}

0800c0fa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c0fa:	b580      	push	{r7, lr}
 800c0fc:	b082      	sub	sp, #8
 800c0fe:	af00      	add	r7, sp, #0
 800c100:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c108:	4618      	mov	r0, r3
 800c10a:	f7fe fe6b 	bl	800ade4 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800c10e:	bf00      	nop
 800c110:	3708      	adds	r7, #8
 800c112:	46bd      	mov	sp, r7
 800c114:	bd80      	pop	{r7, pc}

0800c116 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c116:	b580      	push	{r7, lr}
 800c118:	b084      	sub	sp, #16
 800c11a:	af00      	add	r7, sp, #0
 800c11c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c11e:	2301      	movs	r3, #1
 800c120:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	795b      	ldrb	r3, [r3, #5]
 800c126:	2b02      	cmp	r3, #2
 800c128:	d001      	beq.n	800c12e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800c12a:	f7f4 fcf1 	bl	8000b10 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c134:	7bfa      	ldrb	r2, [r7, #15]
 800c136:	4611      	mov	r1, r2
 800c138:	4618      	mov	r0, r3
 800c13a:	f7fe fe15 	bl	800ad68 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c144:	4618      	mov	r0, r3
 800c146:	f7fe fdc1 	bl	800accc <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800c14a:	bf00      	nop
 800c14c:	3710      	adds	r7, #16
 800c14e:	46bd      	mov	sp, r7
 800c150:	bd80      	pop	{r7, pc}
	...

0800c154 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c154:	b580      	push	{r7, lr}
 800c156:	b082      	sub	sp, #8
 800c158:	af00      	add	r7, sp, #0
 800c15a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c162:	4618      	mov	r0, r3
 800c164:	f7fe fe10 	bl	800ad88 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	7a5b      	ldrb	r3, [r3, #9]
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d005      	beq.n	800c17c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c170:	4b04      	ldr	r3, [pc, #16]	@ (800c184 <HAL_PCD_SuspendCallback+0x30>)
 800c172:	691b      	ldr	r3, [r3, #16]
 800c174:	4a03      	ldr	r2, [pc, #12]	@ (800c184 <HAL_PCD_SuspendCallback+0x30>)
 800c176:	f043 0306 	orr.w	r3, r3, #6
 800c17a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800c17c:	bf00      	nop
 800c17e:	3708      	adds	r7, #8
 800c180:	46bd      	mov	sp, r7
 800c182:	bd80      	pop	{r7, pc}
 800c184:	e000ed00 	.word	0xe000ed00

0800c188 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c188:	b580      	push	{r7, lr}
 800c18a:	b082      	sub	sp, #8
 800c18c:	af00      	add	r7, sp, #0
 800c18e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	7a5b      	ldrb	r3, [r3, #9]
 800c194:	2b00      	cmp	r3, #0
 800c196:	d007      	beq.n	800c1a8 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c198:	4b08      	ldr	r3, [pc, #32]	@ (800c1bc <HAL_PCD_ResumeCallback+0x34>)
 800c19a:	691b      	ldr	r3, [r3, #16]
 800c19c:	4a07      	ldr	r2, [pc, #28]	@ (800c1bc <HAL_PCD_ResumeCallback+0x34>)
 800c19e:	f023 0306 	bic.w	r3, r3, #6
 800c1a2:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800c1a4:	f000 f9f8 	bl	800c598 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	f7fe fe00 	bl	800adb4 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800c1b4:	bf00      	nop
 800c1b6:	3708      	adds	r7, #8
 800c1b8:	46bd      	mov	sp, r7
 800c1ba:	bd80      	pop	{r7, pc}
 800c1bc:	e000ed00 	.word	0xe000ed00

0800c1c0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c1c0:	b580      	push	{r7, lr}
 800c1c2:	b082      	sub	sp, #8
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800c1c8:	4a2b      	ldr	r2, [pc, #172]	@ (800c278 <USBD_LL_Init+0xb8>)
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	4a29      	ldr	r2, [pc, #164]	@ (800c278 <USBD_LL_Init+0xb8>)
 800c1d4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800c1d8:	4b27      	ldr	r3, [pc, #156]	@ (800c278 <USBD_LL_Init+0xb8>)
 800c1da:	4a28      	ldr	r2, [pc, #160]	@ (800c27c <USBD_LL_Init+0xbc>)
 800c1dc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800c1de:	4b26      	ldr	r3, [pc, #152]	@ (800c278 <USBD_LL_Init+0xb8>)
 800c1e0:	2208      	movs	r2, #8
 800c1e2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800c1e4:	4b24      	ldr	r3, [pc, #144]	@ (800c278 <USBD_LL_Init+0xb8>)
 800c1e6:	2202      	movs	r2, #2
 800c1e8:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c1ea:	4b23      	ldr	r3, [pc, #140]	@ (800c278 <USBD_LL_Init+0xb8>)
 800c1ec:	2202      	movs	r2, #2
 800c1ee:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800c1f0:	4b21      	ldr	r3, [pc, #132]	@ (800c278 <USBD_LL_Init+0xb8>)
 800c1f2:	2200      	movs	r2, #0
 800c1f4:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800c1f6:	4b20      	ldr	r3, [pc, #128]	@ (800c278 <USBD_LL_Init+0xb8>)
 800c1f8:	2200      	movs	r2, #0
 800c1fa:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800c1fc:	4b1e      	ldr	r3, [pc, #120]	@ (800c278 <USBD_LL_Init+0xb8>)
 800c1fe:	2200      	movs	r2, #0
 800c200:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800c202:	4b1d      	ldr	r3, [pc, #116]	@ (800c278 <USBD_LL_Init+0xb8>)
 800c204:	2200      	movs	r2, #0
 800c206:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800c208:	481b      	ldr	r0, [pc, #108]	@ (800c278 <USBD_LL_Init+0xb8>)
 800c20a:	f7f7 f823 	bl	8003254 <HAL_PCD_Init>
 800c20e:	4603      	mov	r3, r0
 800c210:	2b00      	cmp	r3, #0
 800c212:	d001      	beq.n	800c218 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800c214:	f7f4 fc7c 	bl	8000b10 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800c21e:	2318      	movs	r3, #24
 800c220:	2200      	movs	r2, #0
 800c222:	2100      	movs	r1, #0
 800c224:	f7f8 fcaa 	bl	8004b7c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800c22e:	2358      	movs	r3, #88	@ 0x58
 800c230:	2200      	movs	r2, #0
 800c232:	2180      	movs	r1, #128	@ 0x80
 800c234:	f7f8 fca2 	bl	8004b7c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800c23e:	23c0      	movs	r3, #192	@ 0xc0
 800c240:	2200      	movs	r2, #0
 800c242:	2181      	movs	r1, #129	@ 0x81
 800c244:	f7f8 fc9a 	bl	8004b7c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800c24e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800c252:	2200      	movs	r2, #0
 800c254:	2101      	movs	r1, #1
 800c256:	f7f8 fc91 	bl	8004b7c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800c260:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c264:	2200      	movs	r2, #0
 800c266:	2182      	movs	r1, #130	@ 0x82
 800c268:	f7f8 fc88 	bl	8004b7c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800c26c:	2300      	movs	r3, #0
}
 800c26e:	4618      	mov	r0, r3
 800c270:	3708      	adds	r7, #8
 800c272:	46bd      	mov	sp, r7
 800c274:	bd80      	pop	{r7, pc}
 800c276:	bf00      	nop
 800c278:	20001b94 	.word	0x20001b94
 800c27c:	40005c00 	.word	0x40005c00

0800c280 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c280:	b580      	push	{r7, lr}
 800c282:	b084      	sub	sp, #16
 800c284:	af00      	add	r7, sp, #0
 800c286:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c288:	2300      	movs	r3, #0
 800c28a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c28c:	2300      	movs	r3, #0
 800c28e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c296:	4618      	mov	r0, r3
 800c298:	f7f7 f8aa 	bl	80033f0 <HAL_PCD_Start>
 800c29c:	4603      	mov	r3, r0
 800c29e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c2a0:	7bfb      	ldrb	r3, [r7, #15]
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	f000 f97e 	bl	800c5a4 <USBD_Get_USB_Status>
 800c2a8:	4603      	mov	r3, r0
 800c2aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c2ac:	7bbb      	ldrb	r3, [r7, #14]
}
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	3710      	adds	r7, #16
 800c2b2:	46bd      	mov	sp, r7
 800c2b4:	bd80      	pop	{r7, pc}

0800c2b6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c2b6:	b580      	push	{r7, lr}
 800c2b8:	b084      	sub	sp, #16
 800c2ba:	af00      	add	r7, sp, #0
 800c2bc:	6078      	str	r0, [r7, #4]
 800c2be:	4608      	mov	r0, r1
 800c2c0:	4611      	mov	r1, r2
 800c2c2:	461a      	mov	r2, r3
 800c2c4:	4603      	mov	r3, r0
 800c2c6:	70fb      	strb	r3, [r7, #3]
 800c2c8:	460b      	mov	r3, r1
 800c2ca:	70bb      	strb	r3, [r7, #2]
 800c2cc:	4613      	mov	r3, r2
 800c2ce:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c2d0:	2300      	movs	r3, #0
 800c2d2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800c2de:	78bb      	ldrb	r3, [r7, #2]
 800c2e0:	883a      	ldrh	r2, [r7, #0]
 800c2e2:	78f9      	ldrb	r1, [r7, #3]
 800c2e4:	f7f7 f9f1 	bl	80036ca <HAL_PCD_EP_Open>
 800c2e8:	4603      	mov	r3, r0
 800c2ea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c2ec:	7bfb      	ldrb	r3, [r7, #15]
 800c2ee:	4618      	mov	r0, r3
 800c2f0:	f000 f958 	bl	800c5a4 <USBD_Get_USB_Status>
 800c2f4:	4603      	mov	r3, r0
 800c2f6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c2f8:	7bbb      	ldrb	r3, [r7, #14]
}
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	3710      	adds	r7, #16
 800c2fe:	46bd      	mov	sp, r7
 800c300:	bd80      	pop	{r7, pc}

0800c302 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c302:	b580      	push	{r7, lr}
 800c304:	b084      	sub	sp, #16
 800c306:	af00      	add	r7, sp, #0
 800c308:	6078      	str	r0, [r7, #4]
 800c30a:	460b      	mov	r3, r1
 800c30c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c30e:	2300      	movs	r3, #0
 800c310:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c312:	2300      	movs	r3, #0
 800c314:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c31c:	78fa      	ldrb	r2, [r7, #3]
 800c31e:	4611      	mov	r1, r2
 800c320:	4618      	mov	r0, r3
 800c322:	f7f7 fa31 	bl	8003788 <HAL_PCD_EP_Close>
 800c326:	4603      	mov	r3, r0
 800c328:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c32a:	7bfb      	ldrb	r3, [r7, #15]
 800c32c:	4618      	mov	r0, r3
 800c32e:	f000 f939 	bl	800c5a4 <USBD_Get_USB_Status>
 800c332:	4603      	mov	r3, r0
 800c334:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c336:	7bbb      	ldrb	r3, [r7, #14]
}
 800c338:	4618      	mov	r0, r3
 800c33a:	3710      	adds	r7, #16
 800c33c:	46bd      	mov	sp, r7
 800c33e:	bd80      	pop	{r7, pc}

0800c340 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c340:	b580      	push	{r7, lr}
 800c342:	b084      	sub	sp, #16
 800c344:	af00      	add	r7, sp, #0
 800c346:	6078      	str	r0, [r7, #4]
 800c348:	460b      	mov	r3, r1
 800c34a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c34c:	2300      	movs	r3, #0
 800c34e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c350:	2300      	movs	r3, #0
 800c352:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c35a:	78fa      	ldrb	r2, [r7, #3]
 800c35c:	4611      	mov	r1, r2
 800c35e:	4618      	mov	r0, r3
 800c360:	f7f7 fada 	bl	8003918 <HAL_PCD_EP_SetStall>
 800c364:	4603      	mov	r3, r0
 800c366:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c368:	7bfb      	ldrb	r3, [r7, #15]
 800c36a:	4618      	mov	r0, r3
 800c36c:	f000 f91a 	bl	800c5a4 <USBD_Get_USB_Status>
 800c370:	4603      	mov	r3, r0
 800c372:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c374:	7bbb      	ldrb	r3, [r7, #14]
}
 800c376:	4618      	mov	r0, r3
 800c378:	3710      	adds	r7, #16
 800c37a:	46bd      	mov	sp, r7
 800c37c:	bd80      	pop	{r7, pc}

0800c37e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c37e:	b580      	push	{r7, lr}
 800c380:	b084      	sub	sp, #16
 800c382:	af00      	add	r7, sp, #0
 800c384:	6078      	str	r0, [r7, #4]
 800c386:	460b      	mov	r3, r1
 800c388:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c38a:	2300      	movs	r3, #0
 800c38c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c38e:	2300      	movs	r3, #0
 800c390:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c398:	78fa      	ldrb	r2, [r7, #3]
 800c39a:	4611      	mov	r1, r2
 800c39c:	4618      	mov	r0, r3
 800c39e:	f7f7 fb0d 	bl	80039bc <HAL_PCD_EP_ClrStall>
 800c3a2:	4603      	mov	r3, r0
 800c3a4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c3a6:	7bfb      	ldrb	r3, [r7, #15]
 800c3a8:	4618      	mov	r0, r3
 800c3aa:	f000 f8fb 	bl	800c5a4 <USBD_Get_USB_Status>
 800c3ae:	4603      	mov	r3, r0
 800c3b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c3b2:	7bbb      	ldrb	r3, [r7, #14]
}
 800c3b4:	4618      	mov	r0, r3
 800c3b6:	3710      	adds	r7, #16
 800c3b8:	46bd      	mov	sp, r7
 800c3ba:	bd80      	pop	{r7, pc}

0800c3bc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c3bc:	b480      	push	{r7}
 800c3be:	b085      	sub	sp, #20
 800c3c0:	af00      	add	r7, sp, #0
 800c3c2:	6078      	str	r0, [r7, #4]
 800c3c4:	460b      	mov	r3, r1
 800c3c6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c3ce:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c3d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	da0b      	bge.n	800c3f0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c3d8:	78fb      	ldrb	r3, [r7, #3]
 800c3da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c3de:	68f9      	ldr	r1, [r7, #12]
 800c3e0:	4613      	mov	r3, r2
 800c3e2:	009b      	lsls	r3, r3, #2
 800c3e4:	4413      	add	r3, r2
 800c3e6:	00db      	lsls	r3, r3, #3
 800c3e8:	440b      	add	r3, r1
 800c3ea:	3312      	adds	r3, #18
 800c3ec:	781b      	ldrb	r3, [r3, #0]
 800c3ee:	e00b      	b.n	800c408 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c3f0:	78fb      	ldrb	r3, [r7, #3]
 800c3f2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c3f6:	68f9      	ldr	r1, [r7, #12]
 800c3f8:	4613      	mov	r3, r2
 800c3fa:	009b      	lsls	r3, r3, #2
 800c3fc:	4413      	add	r3, r2
 800c3fe:	00db      	lsls	r3, r3, #3
 800c400:	440b      	add	r3, r1
 800c402:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800c406:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c408:	4618      	mov	r0, r3
 800c40a:	3714      	adds	r7, #20
 800c40c:	46bd      	mov	sp, r7
 800c40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c412:	4770      	bx	lr

0800c414 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c414:	b580      	push	{r7, lr}
 800c416:	b084      	sub	sp, #16
 800c418:	af00      	add	r7, sp, #0
 800c41a:	6078      	str	r0, [r7, #4]
 800c41c:	460b      	mov	r3, r1
 800c41e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c420:	2300      	movs	r3, #0
 800c422:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c424:	2300      	movs	r3, #0
 800c426:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c42e:	78fa      	ldrb	r2, [r7, #3]
 800c430:	4611      	mov	r1, r2
 800c432:	4618      	mov	r0, r3
 800c434:	f7f7 f925 	bl	8003682 <HAL_PCD_SetAddress>
 800c438:	4603      	mov	r3, r0
 800c43a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c43c:	7bfb      	ldrb	r3, [r7, #15]
 800c43e:	4618      	mov	r0, r3
 800c440:	f000 f8b0 	bl	800c5a4 <USBD_Get_USB_Status>
 800c444:	4603      	mov	r3, r0
 800c446:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c448:	7bbb      	ldrb	r3, [r7, #14]
}
 800c44a:	4618      	mov	r0, r3
 800c44c:	3710      	adds	r7, #16
 800c44e:	46bd      	mov	sp, r7
 800c450:	bd80      	pop	{r7, pc}

0800c452 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c452:	b580      	push	{r7, lr}
 800c454:	b086      	sub	sp, #24
 800c456:	af00      	add	r7, sp, #0
 800c458:	60f8      	str	r0, [r7, #12]
 800c45a:	607a      	str	r2, [r7, #4]
 800c45c:	603b      	str	r3, [r7, #0]
 800c45e:	460b      	mov	r3, r1
 800c460:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c462:	2300      	movs	r3, #0
 800c464:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c466:	2300      	movs	r3, #0
 800c468:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800c470:	7af9      	ldrb	r1, [r7, #11]
 800c472:	683b      	ldr	r3, [r7, #0]
 800c474:	687a      	ldr	r2, [r7, #4]
 800c476:	f7f7 fa18 	bl	80038aa <HAL_PCD_EP_Transmit>
 800c47a:	4603      	mov	r3, r0
 800c47c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c47e:	7dfb      	ldrb	r3, [r7, #23]
 800c480:	4618      	mov	r0, r3
 800c482:	f000 f88f 	bl	800c5a4 <USBD_Get_USB_Status>
 800c486:	4603      	mov	r3, r0
 800c488:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c48a:	7dbb      	ldrb	r3, [r7, #22]
}
 800c48c:	4618      	mov	r0, r3
 800c48e:	3718      	adds	r7, #24
 800c490:	46bd      	mov	sp, r7
 800c492:	bd80      	pop	{r7, pc}

0800c494 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c494:	b580      	push	{r7, lr}
 800c496:	b086      	sub	sp, #24
 800c498:	af00      	add	r7, sp, #0
 800c49a:	60f8      	str	r0, [r7, #12]
 800c49c:	607a      	str	r2, [r7, #4]
 800c49e:	603b      	str	r3, [r7, #0]
 800c4a0:	460b      	mov	r3, r1
 800c4a2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c4a4:	2300      	movs	r3, #0
 800c4a6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800c4b2:	7af9      	ldrb	r1, [r7, #11]
 800c4b4:	683b      	ldr	r3, [r7, #0]
 800c4b6:	687a      	ldr	r2, [r7, #4]
 800c4b8:	f7f7 f9ae 	bl	8003818 <HAL_PCD_EP_Receive>
 800c4bc:	4603      	mov	r3, r0
 800c4be:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c4c0:	7dfb      	ldrb	r3, [r7, #23]
 800c4c2:	4618      	mov	r0, r3
 800c4c4:	f000 f86e 	bl	800c5a4 <USBD_Get_USB_Status>
 800c4c8:	4603      	mov	r3, r0
 800c4ca:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c4cc:	7dbb      	ldrb	r3, [r7, #22]
}
 800c4ce:	4618      	mov	r0, r3
 800c4d0:	3718      	adds	r7, #24
 800c4d2:	46bd      	mov	sp, r7
 800c4d4:	bd80      	pop	{r7, pc}

0800c4d6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c4d6:	b580      	push	{r7, lr}
 800c4d8:	b082      	sub	sp, #8
 800c4da:	af00      	add	r7, sp, #0
 800c4dc:	6078      	str	r0, [r7, #4]
 800c4de:	460b      	mov	r3, r1
 800c4e0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c4e8:	78fa      	ldrb	r2, [r7, #3]
 800c4ea:	4611      	mov	r1, r2
 800c4ec:	4618      	mov	r0, r3
 800c4ee:	f7f7 f9c4 	bl	800387a <HAL_PCD_EP_GetRxCount>
 800c4f2:	4603      	mov	r3, r0
}
 800c4f4:	4618      	mov	r0, r3
 800c4f6:	3708      	adds	r7, #8
 800c4f8:	46bd      	mov	sp, r7
 800c4fa:	bd80      	pop	{r7, pc}

0800c4fc <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c4fc:	b580      	push	{r7, lr}
 800c4fe:	b082      	sub	sp, #8
 800c500:	af00      	add	r7, sp, #0
 800c502:	6078      	str	r0, [r7, #4]
 800c504:	460b      	mov	r3, r1
 800c506:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800c508:	78fb      	ldrb	r3, [r7, #3]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d002      	beq.n	800c514 <HAL_PCDEx_LPM_Callback+0x18>
 800c50e:	2b01      	cmp	r3, #1
 800c510:	d013      	beq.n	800c53a <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800c512:	e023      	b.n	800c55c <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	7a5b      	ldrb	r3, [r3, #9]
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d007      	beq.n	800c52c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800c51c:	f000 f83c 	bl	800c598 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c520:	4b10      	ldr	r3, [pc, #64]	@ (800c564 <HAL_PCDEx_LPM_Callback+0x68>)
 800c522:	691b      	ldr	r3, [r3, #16]
 800c524:	4a0f      	ldr	r2, [pc, #60]	@ (800c564 <HAL_PCDEx_LPM_Callback+0x68>)
 800c526:	f023 0306 	bic.w	r3, r3, #6
 800c52a:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c532:	4618      	mov	r0, r3
 800c534:	f7fe fc3e 	bl	800adb4 <USBD_LL_Resume>
    break;
 800c538:	e010      	b.n	800c55c <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c540:	4618      	mov	r0, r3
 800c542:	f7fe fc21 	bl	800ad88 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	7a5b      	ldrb	r3, [r3, #9]
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d005      	beq.n	800c55a <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c54e:	4b05      	ldr	r3, [pc, #20]	@ (800c564 <HAL_PCDEx_LPM_Callback+0x68>)
 800c550:	691b      	ldr	r3, [r3, #16]
 800c552:	4a04      	ldr	r2, [pc, #16]	@ (800c564 <HAL_PCDEx_LPM_Callback+0x68>)
 800c554:	f043 0306 	orr.w	r3, r3, #6
 800c558:	6113      	str	r3, [r2, #16]
    break;
 800c55a:	bf00      	nop
}
 800c55c:	bf00      	nop
 800c55e:	3708      	adds	r7, #8
 800c560:	46bd      	mov	sp, r7
 800c562:	bd80      	pop	{r7, pc}
 800c564:	e000ed00 	.word	0xe000ed00

0800c568 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c568:	b480      	push	{r7}
 800c56a:	b083      	sub	sp, #12
 800c56c:	af00      	add	r7, sp, #0
 800c56e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c570:	4b03      	ldr	r3, [pc, #12]	@ (800c580 <USBD_static_malloc+0x18>)
}
 800c572:	4618      	mov	r0, r3
 800c574:	370c      	adds	r7, #12
 800c576:	46bd      	mov	sp, r7
 800c578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c57c:	4770      	bx	lr
 800c57e:	bf00      	nop
 800c580:	20001e70 	.word	0x20001e70

0800c584 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c584:	b480      	push	{r7}
 800c586:	b083      	sub	sp, #12
 800c588:	af00      	add	r7, sp, #0
 800c58a:	6078      	str	r0, [r7, #4]

}
 800c58c:	bf00      	nop
 800c58e:	370c      	adds	r7, #12
 800c590:	46bd      	mov	sp, r7
 800c592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c596:	4770      	bx	lr

0800c598 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800c598:	b580      	push	{r7, lr}
 800c59a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800c59c:	f7f4 f936 	bl	800080c <SystemClock_Config>
}
 800c5a0:	bf00      	nop
 800c5a2:	bd80      	pop	{r7, pc}

0800c5a4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c5a4:	b480      	push	{r7}
 800c5a6:	b085      	sub	sp, #20
 800c5a8:	af00      	add	r7, sp, #0
 800c5aa:	4603      	mov	r3, r0
 800c5ac:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c5ae:	2300      	movs	r3, #0
 800c5b0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c5b2:	79fb      	ldrb	r3, [r7, #7]
 800c5b4:	2b03      	cmp	r3, #3
 800c5b6:	d817      	bhi.n	800c5e8 <USBD_Get_USB_Status+0x44>
 800c5b8:	a201      	add	r2, pc, #4	@ (adr r2, 800c5c0 <USBD_Get_USB_Status+0x1c>)
 800c5ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5be:	bf00      	nop
 800c5c0:	0800c5d1 	.word	0x0800c5d1
 800c5c4:	0800c5d7 	.word	0x0800c5d7
 800c5c8:	0800c5dd 	.word	0x0800c5dd
 800c5cc:	0800c5e3 	.word	0x0800c5e3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c5d0:	2300      	movs	r3, #0
 800c5d2:	73fb      	strb	r3, [r7, #15]
    break;
 800c5d4:	e00b      	b.n	800c5ee <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c5d6:	2303      	movs	r3, #3
 800c5d8:	73fb      	strb	r3, [r7, #15]
    break;
 800c5da:	e008      	b.n	800c5ee <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c5dc:	2301      	movs	r3, #1
 800c5de:	73fb      	strb	r3, [r7, #15]
    break;
 800c5e0:	e005      	b.n	800c5ee <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c5e2:	2303      	movs	r3, #3
 800c5e4:	73fb      	strb	r3, [r7, #15]
    break;
 800c5e6:	e002      	b.n	800c5ee <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c5e8:	2303      	movs	r3, #3
 800c5ea:	73fb      	strb	r3, [r7, #15]
    break;
 800c5ec:	bf00      	nop
  }
  return usb_status;
 800c5ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5f0:	4618      	mov	r0, r3
 800c5f2:	3714      	adds	r7, #20
 800c5f4:	46bd      	mov	sp, r7
 800c5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5fa:	4770      	bx	lr

0800c5fc <sniprintf>:
 800c5fc:	b40c      	push	{r2, r3}
 800c5fe:	b530      	push	{r4, r5, lr}
 800c600:	4b18      	ldr	r3, [pc, #96]	@ (800c664 <sniprintf+0x68>)
 800c602:	1e0c      	subs	r4, r1, #0
 800c604:	681d      	ldr	r5, [r3, #0]
 800c606:	b09d      	sub	sp, #116	@ 0x74
 800c608:	da08      	bge.n	800c61c <sniprintf+0x20>
 800c60a:	238b      	movs	r3, #139	@ 0x8b
 800c60c:	602b      	str	r3, [r5, #0]
 800c60e:	f04f 30ff 	mov.w	r0, #4294967295
 800c612:	b01d      	add	sp, #116	@ 0x74
 800c614:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c618:	b002      	add	sp, #8
 800c61a:	4770      	bx	lr
 800c61c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c620:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c624:	f04f 0300 	mov.w	r3, #0
 800c628:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c62a:	bf14      	ite	ne
 800c62c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c630:	4623      	moveq	r3, r4
 800c632:	9304      	str	r3, [sp, #16]
 800c634:	9307      	str	r3, [sp, #28]
 800c636:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c63a:	9002      	str	r0, [sp, #8]
 800c63c:	9006      	str	r0, [sp, #24]
 800c63e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c642:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c644:	ab21      	add	r3, sp, #132	@ 0x84
 800c646:	a902      	add	r1, sp, #8
 800c648:	4628      	mov	r0, r5
 800c64a:	9301      	str	r3, [sp, #4]
 800c64c:	f000 f9a2 	bl	800c994 <_svfiprintf_r>
 800c650:	1c43      	adds	r3, r0, #1
 800c652:	bfbc      	itt	lt
 800c654:	238b      	movlt	r3, #139	@ 0x8b
 800c656:	602b      	strlt	r3, [r5, #0]
 800c658:	2c00      	cmp	r4, #0
 800c65a:	d0da      	beq.n	800c612 <sniprintf+0x16>
 800c65c:	9b02      	ldr	r3, [sp, #8]
 800c65e:	2200      	movs	r2, #0
 800c660:	701a      	strb	r2, [r3, #0]
 800c662:	e7d6      	b.n	800c612 <sniprintf+0x16>
 800c664:	2000019c 	.word	0x2000019c

0800c668 <memset>:
 800c668:	4402      	add	r2, r0
 800c66a:	4603      	mov	r3, r0
 800c66c:	4293      	cmp	r3, r2
 800c66e:	d100      	bne.n	800c672 <memset+0xa>
 800c670:	4770      	bx	lr
 800c672:	f803 1b01 	strb.w	r1, [r3], #1
 800c676:	e7f9      	b.n	800c66c <memset+0x4>

0800c678 <__errno>:
 800c678:	4b01      	ldr	r3, [pc, #4]	@ (800c680 <__errno+0x8>)
 800c67a:	6818      	ldr	r0, [r3, #0]
 800c67c:	4770      	bx	lr
 800c67e:	bf00      	nop
 800c680:	2000019c 	.word	0x2000019c

0800c684 <__libc_init_array>:
 800c684:	b570      	push	{r4, r5, r6, lr}
 800c686:	4d0d      	ldr	r5, [pc, #52]	@ (800c6bc <__libc_init_array+0x38>)
 800c688:	4c0d      	ldr	r4, [pc, #52]	@ (800c6c0 <__libc_init_array+0x3c>)
 800c68a:	1b64      	subs	r4, r4, r5
 800c68c:	10a4      	asrs	r4, r4, #2
 800c68e:	2600      	movs	r6, #0
 800c690:	42a6      	cmp	r6, r4
 800c692:	d109      	bne.n	800c6a8 <__libc_init_array+0x24>
 800c694:	4d0b      	ldr	r5, [pc, #44]	@ (800c6c4 <__libc_init_array+0x40>)
 800c696:	4c0c      	ldr	r4, [pc, #48]	@ (800c6c8 <__libc_init_array+0x44>)
 800c698:	f000 fc64 	bl	800cf64 <_init>
 800c69c:	1b64      	subs	r4, r4, r5
 800c69e:	10a4      	asrs	r4, r4, #2
 800c6a0:	2600      	movs	r6, #0
 800c6a2:	42a6      	cmp	r6, r4
 800c6a4:	d105      	bne.n	800c6b2 <__libc_init_array+0x2e>
 800c6a6:	bd70      	pop	{r4, r5, r6, pc}
 800c6a8:	f855 3b04 	ldr.w	r3, [r5], #4
 800c6ac:	4798      	blx	r3
 800c6ae:	3601      	adds	r6, #1
 800c6b0:	e7ee      	b.n	800c690 <__libc_init_array+0xc>
 800c6b2:	f855 3b04 	ldr.w	r3, [r5], #4
 800c6b6:	4798      	blx	r3
 800c6b8:	3601      	adds	r6, #1
 800c6ba:	e7f2      	b.n	800c6a2 <__libc_init_array+0x1e>
 800c6bc:	0800d090 	.word	0x0800d090
 800c6c0:	0800d090 	.word	0x0800d090
 800c6c4:	0800d090 	.word	0x0800d090
 800c6c8:	0800d094 	.word	0x0800d094

0800c6cc <__retarget_lock_acquire_recursive>:
 800c6cc:	4770      	bx	lr

0800c6ce <__retarget_lock_release_recursive>:
 800c6ce:	4770      	bx	lr

0800c6d0 <memcpy>:
 800c6d0:	440a      	add	r2, r1
 800c6d2:	4291      	cmp	r1, r2
 800c6d4:	f100 33ff 	add.w	r3, r0, #4294967295
 800c6d8:	d100      	bne.n	800c6dc <memcpy+0xc>
 800c6da:	4770      	bx	lr
 800c6dc:	b510      	push	{r4, lr}
 800c6de:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c6e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c6e6:	4291      	cmp	r1, r2
 800c6e8:	d1f9      	bne.n	800c6de <memcpy+0xe>
 800c6ea:	bd10      	pop	{r4, pc}

0800c6ec <_free_r>:
 800c6ec:	b538      	push	{r3, r4, r5, lr}
 800c6ee:	4605      	mov	r5, r0
 800c6f0:	2900      	cmp	r1, #0
 800c6f2:	d041      	beq.n	800c778 <_free_r+0x8c>
 800c6f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c6f8:	1f0c      	subs	r4, r1, #4
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	bfb8      	it	lt
 800c6fe:	18e4      	addlt	r4, r4, r3
 800c700:	f000 f8e0 	bl	800c8c4 <__malloc_lock>
 800c704:	4a1d      	ldr	r2, [pc, #116]	@ (800c77c <_free_r+0x90>)
 800c706:	6813      	ldr	r3, [r2, #0]
 800c708:	b933      	cbnz	r3, 800c718 <_free_r+0x2c>
 800c70a:	6063      	str	r3, [r4, #4]
 800c70c:	6014      	str	r4, [r2, #0]
 800c70e:	4628      	mov	r0, r5
 800c710:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c714:	f000 b8dc 	b.w	800c8d0 <__malloc_unlock>
 800c718:	42a3      	cmp	r3, r4
 800c71a:	d908      	bls.n	800c72e <_free_r+0x42>
 800c71c:	6820      	ldr	r0, [r4, #0]
 800c71e:	1821      	adds	r1, r4, r0
 800c720:	428b      	cmp	r3, r1
 800c722:	bf01      	itttt	eq
 800c724:	6819      	ldreq	r1, [r3, #0]
 800c726:	685b      	ldreq	r3, [r3, #4]
 800c728:	1809      	addeq	r1, r1, r0
 800c72a:	6021      	streq	r1, [r4, #0]
 800c72c:	e7ed      	b.n	800c70a <_free_r+0x1e>
 800c72e:	461a      	mov	r2, r3
 800c730:	685b      	ldr	r3, [r3, #4]
 800c732:	b10b      	cbz	r3, 800c738 <_free_r+0x4c>
 800c734:	42a3      	cmp	r3, r4
 800c736:	d9fa      	bls.n	800c72e <_free_r+0x42>
 800c738:	6811      	ldr	r1, [r2, #0]
 800c73a:	1850      	adds	r0, r2, r1
 800c73c:	42a0      	cmp	r0, r4
 800c73e:	d10b      	bne.n	800c758 <_free_r+0x6c>
 800c740:	6820      	ldr	r0, [r4, #0]
 800c742:	4401      	add	r1, r0
 800c744:	1850      	adds	r0, r2, r1
 800c746:	4283      	cmp	r3, r0
 800c748:	6011      	str	r1, [r2, #0]
 800c74a:	d1e0      	bne.n	800c70e <_free_r+0x22>
 800c74c:	6818      	ldr	r0, [r3, #0]
 800c74e:	685b      	ldr	r3, [r3, #4]
 800c750:	6053      	str	r3, [r2, #4]
 800c752:	4408      	add	r0, r1
 800c754:	6010      	str	r0, [r2, #0]
 800c756:	e7da      	b.n	800c70e <_free_r+0x22>
 800c758:	d902      	bls.n	800c760 <_free_r+0x74>
 800c75a:	230c      	movs	r3, #12
 800c75c:	602b      	str	r3, [r5, #0]
 800c75e:	e7d6      	b.n	800c70e <_free_r+0x22>
 800c760:	6820      	ldr	r0, [r4, #0]
 800c762:	1821      	adds	r1, r4, r0
 800c764:	428b      	cmp	r3, r1
 800c766:	bf04      	itt	eq
 800c768:	6819      	ldreq	r1, [r3, #0]
 800c76a:	685b      	ldreq	r3, [r3, #4]
 800c76c:	6063      	str	r3, [r4, #4]
 800c76e:	bf04      	itt	eq
 800c770:	1809      	addeq	r1, r1, r0
 800c772:	6021      	streq	r1, [r4, #0]
 800c774:	6054      	str	r4, [r2, #4]
 800c776:	e7ca      	b.n	800c70e <_free_r+0x22>
 800c778:	bd38      	pop	{r3, r4, r5, pc}
 800c77a:	bf00      	nop
 800c77c:	200021d4 	.word	0x200021d4

0800c780 <sbrk_aligned>:
 800c780:	b570      	push	{r4, r5, r6, lr}
 800c782:	4e0f      	ldr	r6, [pc, #60]	@ (800c7c0 <sbrk_aligned+0x40>)
 800c784:	460c      	mov	r4, r1
 800c786:	6831      	ldr	r1, [r6, #0]
 800c788:	4605      	mov	r5, r0
 800c78a:	b911      	cbnz	r1, 800c792 <sbrk_aligned+0x12>
 800c78c:	f000 fba4 	bl	800ced8 <_sbrk_r>
 800c790:	6030      	str	r0, [r6, #0]
 800c792:	4621      	mov	r1, r4
 800c794:	4628      	mov	r0, r5
 800c796:	f000 fb9f 	bl	800ced8 <_sbrk_r>
 800c79a:	1c43      	adds	r3, r0, #1
 800c79c:	d103      	bne.n	800c7a6 <sbrk_aligned+0x26>
 800c79e:	f04f 34ff 	mov.w	r4, #4294967295
 800c7a2:	4620      	mov	r0, r4
 800c7a4:	bd70      	pop	{r4, r5, r6, pc}
 800c7a6:	1cc4      	adds	r4, r0, #3
 800c7a8:	f024 0403 	bic.w	r4, r4, #3
 800c7ac:	42a0      	cmp	r0, r4
 800c7ae:	d0f8      	beq.n	800c7a2 <sbrk_aligned+0x22>
 800c7b0:	1a21      	subs	r1, r4, r0
 800c7b2:	4628      	mov	r0, r5
 800c7b4:	f000 fb90 	bl	800ced8 <_sbrk_r>
 800c7b8:	3001      	adds	r0, #1
 800c7ba:	d1f2      	bne.n	800c7a2 <sbrk_aligned+0x22>
 800c7bc:	e7ef      	b.n	800c79e <sbrk_aligned+0x1e>
 800c7be:	bf00      	nop
 800c7c0:	200021d0 	.word	0x200021d0

0800c7c4 <_malloc_r>:
 800c7c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c7c8:	1ccd      	adds	r5, r1, #3
 800c7ca:	f025 0503 	bic.w	r5, r5, #3
 800c7ce:	3508      	adds	r5, #8
 800c7d0:	2d0c      	cmp	r5, #12
 800c7d2:	bf38      	it	cc
 800c7d4:	250c      	movcc	r5, #12
 800c7d6:	2d00      	cmp	r5, #0
 800c7d8:	4606      	mov	r6, r0
 800c7da:	db01      	blt.n	800c7e0 <_malloc_r+0x1c>
 800c7dc:	42a9      	cmp	r1, r5
 800c7de:	d904      	bls.n	800c7ea <_malloc_r+0x26>
 800c7e0:	230c      	movs	r3, #12
 800c7e2:	6033      	str	r3, [r6, #0]
 800c7e4:	2000      	movs	r0, #0
 800c7e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c7ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c8c0 <_malloc_r+0xfc>
 800c7ee:	f000 f869 	bl	800c8c4 <__malloc_lock>
 800c7f2:	f8d8 3000 	ldr.w	r3, [r8]
 800c7f6:	461c      	mov	r4, r3
 800c7f8:	bb44      	cbnz	r4, 800c84c <_malloc_r+0x88>
 800c7fa:	4629      	mov	r1, r5
 800c7fc:	4630      	mov	r0, r6
 800c7fe:	f7ff ffbf 	bl	800c780 <sbrk_aligned>
 800c802:	1c43      	adds	r3, r0, #1
 800c804:	4604      	mov	r4, r0
 800c806:	d158      	bne.n	800c8ba <_malloc_r+0xf6>
 800c808:	f8d8 4000 	ldr.w	r4, [r8]
 800c80c:	4627      	mov	r7, r4
 800c80e:	2f00      	cmp	r7, #0
 800c810:	d143      	bne.n	800c89a <_malloc_r+0xd6>
 800c812:	2c00      	cmp	r4, #0
 800c814:	d04b      	beq.n	800c8ae <_malloc_r+0xea>
 800c816:	6823      	ldr	r3, [r4, #0]
 800c818:	4639      	mov	r1, r7
 800c81a:	4630      	mov	r0, r6
 800c81c:	eb04 0903 	add.w	r9, r4, r3
 800c820:	f000 fb5a 	bl	800ced8 <_sbrk_r>
 800c824:	4581      	cmp	r9, r0
 800c826:	d142      	bne.n	800c8ae <_malloc_r+0xea>
 800c828:	6821      	ldr	r1, [r4, #0]
 800c82a:	1a6d      	subs	r5, r5, r1
 800c82c:	4629      	mov	r1, r5
 800c82e:	4630      	mov	r0, r6
 800c830:	f7ff ffa6 	bl	800c780 <sbrk_aligned>
 800c834:	3001      	adds	r0, #1
 800c836:	d03a      	beq.n	800c8ae <_malloc_r+0xea>
 800c838:	6823      	ldr	r3, [r4, #0]
 800c83a:	442b      	add	r3, r5
 800c83c:	6023      	str	r3, [r4, #0]
 800c83e:	f8d8 3000 	ldr.w	r3, [r8]
 800c842:	685a      	ldr	r2, [r3, #4]
 800c844:	bb62      	cbnz	r2, 800c8a0 <_malloc_r+0xdc>
 800c846:	f8c8 7000 	str.w	r7, [r8]
 800c84a:	e00f      	b.n	800c86c <_malloc_r+0xa8>
 800c84c:	6822      	ldr	r2, [r4, #0]
 800c84e:	1b52      	subs	r2, r2, r5
 800c850:	d420      	bmi.n	800c894 <_malloc_r+0xd0>
 800c852:	2a0b      	cmp	r2, #11
 800c854:	d917      	bls.n	800c886 <_malloc_r+0xc2>
 800c856:	1961      	adds	r1, r4, r5
 800c858:	42a3      	cmp	r3, r4
 800c85a:	6025      	str	r5, [r4, #0]
 800c85c:	bf18      	it	ne
 800c85e:	6059      	strne	r1, [r3, #4]
 800c860:	6863      	ldr	r3, [r4, #4]
 800c862:	bf08      	it	eq
 800c864:	f8c8 1000 	streq.w	r1, [r8]
 800c868:	5162      	str	r2, [r4, r5]
 800c86a:	604b      	str	r3, [r1, #4]
 800c86c:	4630      	mov	r0, r6
 800c86e:	f000 f82f 	bl	800c8d0 <__malloc_unlock>
 800c872:	f104 000b 	add.w	r0, r4, #11
 800c876:	1d23      	adds	r3, r4, #4
 800c878:	f020 0007 	bic.w	r0, r0, #7
 800c87c:	1ac2      	subs	r2, r0, r3
 800c87e:	bf1c      	itt	ne
 800c880:	1a1b      	subne	r3, r3, r0
 800c882:	50a3      	strne	r3, [r4, r2]
 800c884:	e7af      	b.n	800c7e6 <_malloc_r+0x22>
 800c886:	6862      	ldr	r2, [r4, #4]
 800c888:	42a3      	cmp	r3, r4
 800c88a:	bf0c      	ite	eq
 800c88c:	f8c8 2000 	streq.w	r2, [r8]
 800c890:	605a      	strne	r2, [r3, #4]
 800c892:	e7eb      	b.n	800c86c <_malloc_r+0xa8>
 800c894:	4623      	mov	r3, r4
 800c896:	6864      	ldr	r4, [r4, #4]
 800c898:	e7ae      	b.n	800c7f8 <_malloc_r+0x34>
 800c89a:	463c      	mov	r4, r7
 800c89c:	687f      	ldr	r7, [r7, #4]
 800c89e:	e7b6      	b.n	800c80e <_malloc_r+0x4a>
 800c8a0:	461a      	mov	r2, r3
 800c8a2:	685b      	ldr	r3, [r3, #4]
 800c8a4:	42a3      	cmp	r3, r4
 800c8a6:	d1fb      	bne.n	800c8a0 <_malloc_r+0xdc>
 800c8a8:	2300      	movs	r3, #0
 800c8aa:	6053      	str	r3, [r2, #4]
 800c8ac:	e7de      	b.n	800c86c <_malloc_r+0xa8>
 800c8ae:	230c      	movs	r3, #12
 800c8b0:	6033      	str	r3, [r6, #0]
 800c8b2:	4630      	mov	r0, r6
 800c8b4:	f000 f80c 	bl	800c8d0 <__malloc_unlock>
 800c8b8:	e794      	b.n	800c7e4 <_malloc_r+0x20>
 800c8ba:	6005      	str	r5, [r0, #0]
 800c8bc:	e7d6      	b.n	800c86c <_malloc_r+0xa8>
 800c8be:	bf00      	nop
 800c8c0:	200021d4 	.word	0x200021d4

0800c8c4 <__malloc_lock>:
 800c8c4:	4801      	ldr	r0, [pc, #4]	@ (800c8cc <__malloc_lock+0x8>)
 800c8c6:	f7ff bf01 	b.w	800c6cc <__retarget_lock_acquire_recursive>
 800c8ca:	bf00      	nop
 800c8cc:	200021cc 	.word	0x200021cc

0800c8d0 <__malloc_unlock>:
 800c8d0:	4801      	ldr	r0, [pc, #4]	@ (800c8d8 <__malloc_unlock+0x8>)
 800c8d2:	f7ff befc 	b.w	800c6ce <__retarget_lock_release_recursive>
 800c8d6:	bf00      	nop
 800c8d8:	200021cc 	.word	0x200021cc

0800c8dc <__ssputs_r>:
 800c8dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c8e0:	688e      	ldr	r6, [r1, #8]
 800c8e2:	461f      	mov	r7, r3
 800c8e4:	42be      	cmp	r6, r7
 800c8e6:	680b      	ldr	r3, [r1, #0]
 800c8e8:	4682      	mov	sl, r0
 800c8ea:	460c      	mov	r4, r1
 800c8ec:	4690      	mov	r8, r2
 800c8ee:	d82d      	bhi.n	800c94c <__ssputs_r+0x70>
 800c8f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c8f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c8f8:	d026      	beq.n	800c948 <__ssputs_r+0x6c>
 800c8fa:	6965      	ldr	r5, [r4, #20]
 800c8fc:	6909      	ldr	r1, [r1, #16]
 800c8fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c902:	eba3 0901 	sub.w	r9, r3, r1
 800c906:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c90a:	1c7b      	adds	r3, r7, #1
 800c90c:	444b      	add	r3, r9
 800c90e:	106d      	asrs	r5, r5, #1
 800c910:	429d      	cmp	r5, r3
 800c912:	bf38      	it	cc
 800c914:	461d      	movcc	r5, r3
 800c916:	0553      	lsls	r3, r2, #21
 800c918:	d527      	bpl.n	800c96a <__ssputs_r+0x8e>
 800c91a:	4629      	mov	r1, r5
 800c91c:	f7ff ff52 	bl	800c7c4 <_malloc_r>
 800c920:	4606      	mov	r6, r0
 800c922:	b360      	cbz	r0, 800c97e <__ssputs_r+0xa2>
 800c924:	6921      	ldr	r1, [r4, #16]
 800c926:	464a      	mov	r2, r9
 800c928:	f7ff fed2 	bl	800c6d0 <memcpy>
 800c92c:	89a3      	ldrh	r3, [r4, #12]
 800c92e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c932:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c936:	81a3      	strh	r3, [r4, #12]
 800c938:	6126      	str	r6, [r4, #16]
 800c93a:	6165      	str	r5, [r4, #20]
 800c93c:	444e      	add	r6, r9
 800c93e:	eba5 0509 	sub.w	r5, r5, r9
 800c942:	6026      	str	r6, [r4, #0]
 800c944:	60a5      	str	r5, [r4, #8]
 800c946:	463e      	mov	r6, r7
 800c948:	42be      	cmp	r6, r7
 800c94a:	d900      	bls.n	800c94e <__ssputs_r+0x72>
 800c94c:	463e      	mov	r6, r7
 800c94e:	6820      	ldr	r0, [r4, #0]
 800c950:	4632      	mov	r2, r6
 800c952:	4641      	mov	r1, r8
 800c954:	f000 faa6 	bl	800cea4 <memmove>
 800c958:	68a3      	ldr	r3, [r4, #8]
 800c95a:	1b9b      	subs	r3, r3, r6
 800c95c:	60a3      	str	r3, [r4, #8]
 800c95e:	6823      	ldr	r3, [r4, #0]
 800c960:	4433      	add	r3, r6
 800c962:	6023      	str	r3, [r4, #0]
 800c964:	2000      	movs	r0, #0
 800c966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c96a:	462a      	mov	r2, r5
 800c96c:	f000 fac4 	bl	800cef8 <_realloc_r>
 800c970:	4606      	mov	r6, r0
 800c972:	2800      	cmp	r0, #0
 800c974:	d1e0      	bne.n	800c938 <__ssputs_r+0x5c>
 800c976:	6921      	ldr	r1, [r4, #16]
 800c978:	4650      	mov	r0, sl
 800c97a:	f7ff feb7 	bl	800c6ec <_free_r>
 800c97e:	230c      	movs	r3, #12
 800c980:	f8ca 3000 	str.w	r3, [sl]
 800c984:	89a3      	ldrh	r3, [r4, #12]
 800c986:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c98a:	81a3      	strh	r3, [r4, #12]
 800c98c:	f04f 30ff 	mov.w	r0, #4294967295
 800c990:	e7e9      	b.n	800c966 <__ssputs_r+0x8a>
	...

0800c994 <_svfiprintf_r>:
 800c994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c998:	4698      	mov	r8, r3
 800c99a:	898b      	ldrh	r3, [r1, #12]
 800c99c:	061b      	lsls	r3, r3, #24
 800c99e:	b09d      	sub	sp, #116	@ 0x74
 800c9a0:	4607      	mov	r7, r0
 800c9a2:	460d      	mov	r5, r1
 800c9a4:	4614      	mov	r4, r2
 800c9a6:	d510      	bpl.n	800c9ca <_svfiprintf_r+0x36>
 800c9a8:	690b      	ldr	r3, [r1, #16]
 800c9aa:	b973      	cbnz	r3, 800c9ca <_svfiprintf_r+0x36>
 800c9ac:	2140      	movs	r1, #64	@ 0x40
 800c9ae:	f7ff ff09 	bl	800c7c4 <_malloc_r>
 800c9b2:	6028      	str	r0, [r5, #0]
 800c9b4:	6128      	str	r0, [r5, #16]
 800c9b6:	b930      	cbnz	r0, 800c9c6 <_svfiprintf_r+0x32>
 800c9b8:	230c      	movs	r3, #12
 800c9ba:	603b      	str	r3, [r7, #0]
 800c9bc:	f04f 30ff 	mov.w	r0, #4294967295
 800c9c0:	b01d      	add	sp, #116	@ 0x74
 800c9c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9c6:	2340      	movs	r3, #64	@ 0x40
 800c9c8:	616b      	str	r3, [r5, #20]
 800c9ca:	2300      	movs	r3, #0
 800c9cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800c9ce:	2320      	movs	r3, #32
 800c9d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c9d4:	f8cd 800c 	str.w	r8, [sp, #12]
 800c9d8:	2330      	movs	r3, #48	@ 0x30
 800c9da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800cb78 <_svfiprintf_r+0x1e4>
 800c9de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c9e2:	f04f 0901 	mov.w	r9, #1
 800c9e6:	4623      	mov	r3, r4
 800c9e8:	469a      	mov	sl, r3
 800c9ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c9ee:	b10a      	cbz	r2, 800c9f4 <_svfiprintf_r+0x60>
 800c9f0:	2a25      	cmp	r2, #37	@ 0x25
 800c9f2:	d1f9      	bne.n	800c9e8 <_svfiprintf_r+0x54>
 800c9f4:	ebba 0b04 	subs.w	fp, sl, r4
 800c9f8:	d00b      	beq.n	800ca12 <_svfiprintf_r+0x7e>
 800c9fa:	465b      	mov	r3, fp
 800c9fc:	4622      	mov	r2, r4
 800c9fe:	4629      	mov	r1, r5
 800ca00:	4638      	mov	r0, r7
 800ca02:	f7ff ff6b 	bl	800c8dc <__ssputs_r>
 800ca06:	3001      	adds	r0, #1
 800ca08:	f000 80a7 	beq.w	800cb5a <_svfiprintf_r+0x1c6>
 800ca0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ca0e:	445a      	add	r2, fp
 800ca10:	9209      	str	r2, [sp, #36]	@ 0x24
 800ca12:	f89a 3000 	ldrb.w	r3, [sl]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	f000 809f 	beq.w	800cb5a <_svfiprintf_r+0x1c6>
 800ca1c:	2300      	movs	r3, #0
 800ca1e:	f04f 32ff 	mov.w	r2, #4294967295
 800ca22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ca26:	f10a 0a01 	add.w	sl, sl, #1
 800ca2a:	9304      	str	r3, [sp, #16]
 800ca2c:	9307      	str	r3, [sp, #28]
 800ca2e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ca32:	931a      	str	r3, [sp, #104]	@ 0x68
 800ca34:	4654      	mov	r4, sl
 800ca36:	2205      	movs	r2, #5
 800ca38:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca3c:	484e      	ldr	r0, [pc, #312]	@ (800cb78 <_svfiprintf_r+0x1e4>)
 800ca3e:	f7f3 fbf7 	bl	8000230 <memchr>
 800ca42:	9a04      	ldr	r2, [sp, #16]
 800ca44:	b9d8      	cbnz	r0, 800ca7e <_svfiprintf_r+0xea>
 800ca46:	06d0      	lsls	r0, r2, #27
 800ca48:	bf44      	itt	mi
 800ca4a:	2320      	movmi	r3, #32
 800ca4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ca50:	0711      	lsls	r1, r2, #28
 800ca52:	bf44      	itt	mi
 800ca54:	232b      	movmi	r3, #43	@ 0x2b
 800ca56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ca5a:	f89a 3000 	ldrb.w	r3, [sl]
 800ca5e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ca60:	d015      	beq.n	800ca8e <_svfiprintf_r+0xfa>
 800ca62:	9a07      	ldr	r2, [sp, #28]
 800ca64:	4654      	mov	r4, sl
 800ca66:	2000      	movs	r0, #0
 800ca68:	f04f 0c0a 	mov.w	ip, #10
 800ca6c:	4621      	mov	r1, r4
 800ca6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ca72:	3b30      	subs	r3, #48	@ 0x30
 800ca74:	2b09      	cmp	r3, #9
 800ca76:	d94b      	bls.n	800cb10 <_svfiprintf_r+0x17c>
 800ca78:	b1b0      	cbz	r0, 800caa8 <_svfiprintf_r+0x114>
 800ca7a:	9207      	str	r2, [sp, #28]
 800ca7c:	e014      	b.n	800caa8 <_svfiprintf_r+0x114>
 800ca7e:	eba0 0308 	sub.w	r3, r0, r8
 800ca82:	fa09 f303 	lsl.w	r3, r9, r3
 800ca86:	4313      	orrs	r3, r2
 800ca88:	9304      	str	r3, [sp, #16]
 800ca8a:	46a2      	mov	sl, r4
 800ca8c:	e7d2      	b.n	800ca34 <_svfiprintf_r+0xa0>
 800ca8e:	9b03      	ldr	r3, [sp, #12]
 800ca90:	1d19      	adds	r1, r3, #4
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	9103      	str	r1, [sp, #12]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	bfbb      	ittet	lt
 800ca9a:	425b      	neglt	r3, r3
 800ca9c:	f042 0202 	orrlt.w	r2, r2, #2
 800caa0:	9307      	strge	r3, [sp, #28]
 800caa2:	9307      	strlt	r3, [sp, #28]
 800caa4:	bfb8      	it	lt
 800caa6:	9204      	strlt	r2, [sp, #16]
 800caa8:	7823      	ldrb	r3, [r4, #0]
 800caaa:	2b2e      	cmp	r3, #46	@ 0x2e
 800caac:	d10a      	bne.n	800cac4 <_svfiprintf_r+0x130>
 800caae:	7863      	ldrb	r3, [r4, #1]
 800cab0:	2b2a      	cmp	r3, #42	@ 0x2a
 800cab2:	d132      	bne.n	800cb1a <_svfiprintf_r+0x186>
 800cab4:	9b03      	ldr	r3, [sp, #12]
 800cab6:	1d1a      	adds	r2, r3, #4
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	9203      	str	r2, [sp, #12]
 800cabc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cac0:	3402      	adds	r4, #2
 800cac2:	9305      	str	r3, [sp, #20]
 800cac4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800cb88 <_svfiprintf_r+0x1f4>
 800cac8:	7821      	ldrb	r1, [r4, #0]
 800caca:	2203      	movs	r2, #3
 800cacc:	4650      	mov	r0, sl
 800cace:	f7f3 fbaf 	bl	8000230 <memchr>
 800cad2:	b138      	cbz	r0, 800cae4 <_svfiprintf_r+0x150>
 800cad4:	9b04      	ldr	r3, [sp, #16]
 800cad6:	eba0 000a 	sub.w	r0, r0, sl
 800cada:	2240      	movs	r2, #64	@ 0x40
 800cadc:	4082      	lsls	r2, r0
 800cade:	4313      	orrs	r3, r2
 800cae0:	3401      	adds	r4, #1
 800cae2:	9304      	str	r3, [sp, #16]
 800cae4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cae8:	4824      	ldr	r0, [pc, #144]	@ (800cb7c <_svfiprintf_r+0x1e8>)
 800caea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800caee:	2206      	movs	r2, #6
 800caf0:	f7f3 fb9e 	bl	8000230 <memchr>
 800caf4:	2800      	cmp	r0, #0
 800caf6:	d036      	beq.n	800cb66 <_svfiprintf_r+0x1d2>
 800caf8:	4b21      	ldr	r3, [pc, #132]	@ (800cb80 <_svfiprintf_r+0x1ec>)
 800cafa:	bb1b      	cbnz	r3, 800cb44 <_svfiprintf_r+0x1b0>
 800cafc:	9b03      	ldr	r3, [sp, #12]
 800cafe:	3307      	adds	r3, #7
 800cb00:	f023 0307 	bic.w	r3, r3, #7
 800cb04:	3308      	adds	r3, #8
 800cb06:	9303      	str	r3, [sp, #12]
 800cb08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb0a:	4433      	add	r3, r6
 800cb0c:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb0e:	e76a      	b.n	800c9e6 <_svfiprintf_r+0x52>
 800cb10:	fb0c 3202 	mla	r2, ip, r2, r3
 800cb14:	460c      	mov	r4, r1
 800cb16:	2001      	movs	r0, #1
 800cb18:	e7a8      	b.n	800ca6c <_svfiprintf_r+0xd8>
 800cb1a:	2300      	movs	r3, #0
 800cb1c:	3401      	adds	r4, #1
 800cb1e:	9305      	str	r3, [sp, #20]
 800cb20:	4619      	mov	r1, r3
 800cb22:	f04f 0c0a 	mov.w	ip, #10
 800cb26:	4620      	mov	r0, r4
 800cb28:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cb2c:	3a30      	subs	r2, #48	@ 0x30
 800cb2e:	2a09      	cmp	r2, #9
 800cb30:	d903      	bls.n	800cb3a <_svfiprintf_r+0x1a6>
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d0c6      	beq.n	800cac4 <_svfiprintf_r+0x130>
 800cb36:	9105      	str	r1, [sp, #20]
 800cb38:	e7c4      	b.n	800cac4 <_svfiprintf_r+0x130>
 800cb3a:	fb0c 2101 	mla	r1, ip, r1, r2
 800cb3e:	4604      	mov	r4, r0
 800cb40:	2301      	movs	r3, #1
 800cb42:	e7f0      	b.n	800cb26 <_svfiprintf_r+0x192>
 800cb44:	ab03      	add	r3, sp, #12
 800cb46:	9300      	str	r3, [sp, #0]
 800cb48:	462a      	mov	r2, r5
 800cb4a:	4b0e      	ldr	r3, [pc, #56]	@ (800cb84 <_svfiprintf_r+0x1f0>)
 800cb4c:	a904      	add	r1, sp, #16
 800cb4e:	4638      	mov	r0, r7
 800cb50:	f3af 8000 	nop.w
 800cb54:	1c42      	adds	r2, r0, #1
 800cb56:	4606      	mov	r6, r0
 800cb58:	d1d6      	bne.n	800cb08 <_svfiprintf_r+0x174>
 800cb5a:	89ab      	ldrh	r3, [r5, #12]
 800cb5c:	065b      	lsls	r3, r3, #25
 800cb5e:	f53f af2d 	bmi.w	800c9bc <_svfiprintf_r+0x28>
 800cb62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cb64:	e72c      	b.n	800c9c0 <_svfiprintf_r+0x2c>
 800cb66:	ab03      	add	r3, sp, #12
 800cb68:	9300      	str	r3, [sp, #0]
 800cb6a:	462a      	mov	r2, r5
 800cb6c:	4b05      	ldr	r3, [pc, #20]	@ (800cb84 <_svfiprintf_r+0x1f0>)
 800cb6e:	a904      	add	r1, sp, #16
 800cb70:	4638      	mov	r0, r7
 800cb72:	f000 f879 	bl	800cc68 <_printf_i>
 800cb76:	e7ed      	b.n	800cb54 <_svfiprintf_r+0x1c0>
 800cb78:	0800d054 	.word	0x0800d054
 800cb7c:	0800d05e 	.word	0x0800d05e
 800cb80:	00000000 	.word	0x00000000
 800cb84:	0800c8dd 	.word	0x0800c8dd
 800cb88:	0800d05a 	.word	0x0800d05a

0800cb8c <_printf_common>:
 800cb8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb90:	4616      	mov	r6, r2
 800cb92:	4698      	mov	r8, r3
 800cb94:	688a      	ldr	r2, [r1, #8]
 800cb96:	690b      	ldr	r3, [r1, #16]
 800cb98:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cb9c:	4293      	cmp	r3, r2
 800cb9e:	bfb8      	it	lt
 800cba0:	4613      	movlt	r3, r2
 800cba2:	6033      	str	r3, [r6, #0]
 800cba4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cba8:	4607      	mov	r7, r0
 800cbaa:	460c      	mov	r4, r1
 800cbac:	b10a      	cbz	r2, 800cbb2 <_printf_common+0x26>
 800cbae:	3301      	adds	r3, #1
 800cbb0:	6033      	str	r3, [r6, #0]
 800cbb2:	6823      	ldr	r3, [r4, #0]
 800cbb4:	0699      	lsls	r1, r3, #26
 800cbb6:	bf42      	ittt	mi
 800cbb8:	6833      	ldrmi	r3, [r6, #0]
 800cbba:	3302      	addmi	r3, #2
 800cbbc:	6033      	strmi	r3, [r6, #0]
 800cbbe:	6825      	ldr	r5, [r4, #0]
 800cbc0:	f015 0506 	ands.w	r5, r5, #6
 800cbc4:	d106      	bne.n	800cbd4 <_printf_common+0x48>
 800cbc6:	f104 0a19 	add.w	sl, r4, #25
 800cbca:	68e3      	ldr	r3, [r4, #12]
 800cbcc:	6832      	ldr	r2, [r6, #0]
 800cbce:	1a9b      	subs	r3, r3, r2
 800cbd0:	42ab      	cmp	r3, r5
 800cbd2:	dc26      	bgt.n	800cc22 <_printf_common+0x96>
 800cbd4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cbd8:	6822      	ldr	r2, [r4, #0]
 800cbda:	3b00      	subs	r3, #0
 800cbdc:	bf18      	it	ne
 800cbde:	2301      	movne	r3, #1
 800cbe0:	0692      	lsls	r2, r2, #26
 800cbe2:	d42b      	bmi.n	800cc3c <_printf_common+0xb0>
 800cbe4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cbe8:	4641      	mov	r1, r8
 800cbea:	4638      	mov	r0, r7
 800cbec:	47c8      	blx	r9
 800cbee:	3001      	adds	r0, #1
 800cbf0:	d01e      	beq.n	800cc30 <_printf_common+0xa4>
 800cbf2:	6823      	ldr	r3, [r4, #0]
 800cbf4:	6922      	ldr	r2, [r4, #16]
 800cbf6:	f003 0306 	and.w	r3, r3, #6
 800cbfa:	2b04      	cmp	r3, #4
 800cbfc:	bf02      	ittt	eq
 800cbfe:	68e5      	ldreq	r5, [r4, #12]
 800cc00:	6833      	ldreq	r3, [r6, #0]
 800cc02:	1aed      	subeq	r5, r5, r3
 800cc04:	68a3      	ldr	r3, [r4, #8]
 800cc06:	bf0c      	ite	eq
 800cc08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cc0c:	2500      	movne	r5, #0
 800cc0e:	4293      	cmp	r3, r2
 800cc10:	bfc4      	itt	gt
 800cc12:	1a9b      	subgt	r3, r3, r2
 800cc14:	18ed      	addgt	r5, r5, r3
 800cc16:	2600      	movs	r6, #0
 800cc18:	341a      	adds	r4, #26
 800cc1a:	42b5      	cmp	r5, r6
 800cc1c:	d11a      	bne.n	800cc54 <_printf_common+0xc8>
 800cc1e:	2000      	movs	r0, #0
 800cc20:	e008      	b.n	800cc34 <_printf_common+0xa8>
 800cc22:	2301      	movs	r3, #1
 800cc24:	4652      	mov	r2, sl
 800cc26:	4641      	mov	r1, r8
 800cc28:	4638      	mov	r0, r7
 800cc2a:	47c8      	blx	r9
 800cc2c:	3001      	adds	r0, #1
 800cc2e:	d103      	bne.n	800cc38 <_printf_common+0xac>
 800cc30:	f04f 30ff 	mov.w	r0, #4294967295
 800cc34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc38:	3501      	adds	r5, #1
 800cc3a:	e7c6      	b.n	800cbca <_printf_common+0x3e>
 800cc3c:	18e1      	adds	r1, r4, r3
 800cc3e:	1c5a      	adds	r2, r3, #1
 800cc40:	2030      	movs	r0, #48	@ 0x30
 800cc42:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cc46:	4422      	add	r2, r4
 800cc48:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cc4c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cc50:	3302      	adds	r3, #2
 800cc52:	e7c7      	b.n	800cbe4 <_printf_common+0x58>
 800cc54:	2301      	movs	r3, #1
 800cc56:	4622      	mov	r2, r4
 800cc58:	4641      	mov	r1, r8
 800cc5a:	4638      	mov	r0, r7
 800cc5c:	47c8      	blx	r9
 800cc5e:	3001      	adds	r0, #1
 800cc60:	d0e6      	beq.n	800cc30 <_printf_common+0xa4>
 800cc62:	3601      	adds	r6, #1
 800cc64:	e7d9      	b.n	800cc1a <_printf_common+0x8e>
	...

0800cc68 <_printf_i>:
 800cc68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cc6c:	7e0f      	ldrb	r7, [r1, #24]
 800cc6e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cc70:	2f78      	cmp	r7, #120	@ 0x78
 800cc72:	4691      	mov	r9, r2
 800cc74:	4680      	mov	r8, r0
 800cc76:	460c      	mov	r4, r1
 800cc78:	469a      	mov	sl, r3
 800cc7a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cc7e:	d807      	bhi.n	800cc90 <_printf_i+0x28>
 800cc80:	2f62      	cmp	r7, #98	@ 0x62
 800cc82:	d80a      	bhi.n	800cc9a <_printf_i+0x32>
 800cc84:	2f00      	cmp	r7, #0
 800cc86:	f000 80d1 	beq.w	800ce2c <_printf_i+0x1c4>
 800cc8a:	2f58      	cmp	r7, #88	@ 0x58
 800cc8c:	f000 80b8 	beq.w	800ce00 <_printf_i+0x198>
 800cc90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cc94:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800cc98:	e03a      	b.n	800cd10 <_printf_i+0xa8>
 800cc9a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800cc9e:	2b15      	cmp	r3, #21
 800cca0:	d8f6      	bhi.n	800cc90 <_printf_i+0x28>
 800cca2:	a101      	add	r1, pc, #4	@ (adr r1, 800cca8 <_printf_i+0x40>)
 800cca4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cca8:	0800cd01 	.word	0x0800cd01
 800ccac:	0800cd15 	.word	0x0800cd15
 800ccb0:	0800cc91 	.word	0x0800cc91
 800ccb4:	0800cc91 	.word	0x0800cc91
 800ccb8:	0800cc91 	.word	0x0800cc91
 800ccbc:	0800cc91 	.word	0x0800cc91
 800ccc0:	0800cd15 	.word	0x0800cd15
 800ccc4:	0800cc91 	.word	0x0800cc91
 800ccc8:	0800cc91 	.word	0x0800cc91
 800cccc:	0800cc91 	.word	0x0800cc91
 800ccd0:	0800cc91 	.word	0x0800cc91
 800ccd4:	0800ce13 	.word	0x0800ce13
 800ccd8:	0800cd3f 	.word	0x0800cd3f
 800ccdc:	0800cdcd 	.word	0x0800cdcd
 800cce0:	0800cc91 	.word	0x0800cc91
 800cce4:	0800cc91 	.word	0x0800cc91
 800cce8:	0800ce35 	.word	0x0800ce35
 800ccec:	0800cc91 	.word	0x0800cc91
 800ccf0:	0800cd3f 	.word	0x0800cd3f
 800ccf4:	0800cc91 	.word	0x0800cc91
 800ccf8:	0800cc91 	.word	0x0800cc91
 800ccfc:	0800cdd5 	.word	0x0800cdd5
 800cd00:	6833      	ldr	r3, [r6, #0]
 800cd02:	1d1a      	adds	r2, r3, #4
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	6032      	str	r2, [r6, #0]
 800cd08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cd0c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cd10:	2301      	movs	r3, #1
 800cd12:	e09c      	b.n	800ce4e <_printf_i+0x1e6>
 800cd14:	6833      	ldr	r3, [r6, #0]
 800cd16:	6820      	ldr	r0, [r4, #0]
 800cd18:	1d19      	adds	r1, r3, #4
 800cd1a:	6031      	str	r1, [r6, #0]
 800cd1c:	0606      	lsls	r6, r0, #24
 800cd1e:	d501      	bpl.n	800cd24 <_printf_i+0xbc>
 800cd20:	681d      	ldr	r5, [r3, #0]
 800cd22:	e003      	b.n	800cd2c <_printf_i+0xc4>
 800cd24:	0645      	lsls	r5, r0, #25
 800cd26:	d5fb      	bpl.n	800cd20 <_printf_i+0xb8>
 800cd28:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cd2c:	2d00      	cmp	r5, #0
 800cd2e:	da03      	bge.n	800cd38 <_printf_i+0xd0>
 800cd30:	232d      	movs	r3, #45	@ 0x2d
 800cd32:	426d      	negs	r5, r5
 800cd34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cd38:	4858      	ldr	r0, [pc, #352]	@ (800ce9c <_printf_i+0x234>)
 800cd3a:	230a      	movs	r3, #10
 800cd3c:	e011      	b.n	800cd62 <_printf_i+0xfa>
 800cd3e:	6821      	ldr	r1, [r4, #0]
 800cd40:	6833      	ldr	r3, [r6, #0]
 800cd42:	0608      	lsls	r0, r1, #24
 800cd44:	f853 5b04 	ldr.w	r5, [r3], #4
 800cd48:	d402      	bmi.n	800cd50 <_printf_i+0xe8>
 800cd4a:	0649      	lsls	r1, r1, #25
 800cd4c:	bf48      	it	mi
 800cd4e:	b2ad      	uxthmi	r5, r5
 800cd50:	2f6f      	cmp	r7, #111	@ 0x6f
 800cd52:	4852      	ldr	r0, [pc, #328]	@ (800ce9c <_printf_i+0x234>)
 800cd54:	6033      	str	r3, [r6, #0]
 800cd56:	bf14      	ite	ne
 800cd58:	230a      	movne	r3, #10
 800cd5a:	2308      	moveq	r3, #8
 800cd5c:	2100      	movs	r1, #0
 800cd5e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cd62:	6866      	ldr	r6, [r4, #4]
 800cd64:	60a6      	str	r6, [r4, #8]
 800cd66:	2e00      	cmp	r6, #0
 800cd68:	db05      	blt.n	800cd76 <_printf_i+0x10e>
 800cd6a:	6821      	ldr	r1, [r4, #0]
 800cd6c:	432e      	orrs	r6, r5
 800cd6e:	f021 0104 	bic.w	r1, r1, #4
 800cd72:	6021      	str	r1, [r4, #0]
 800cd74:	d04b      	beq.n	800ce0e <_printf_i+0x1a6>
 800cd76:	4616      	mov	r6, r2
 800cd78:	fbb5 f1f3 	udiv	r1, r5, r3
 800cd7c:	fb03 5711 	mls	r7, r3, r1, r5
 800cd80:	5dc7      	ldrb	r7, [r0, r7]
 800cd82:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cd86:	462f      	mov	r7, r5
 800cd88:	42bb      	cmp	r3, r7
 800cd8a:	460d      	mov	r5, r1
 800cd8c:	d9f4      	bls.n	800cd78 <_printf_i+0x110>
 800cd8e:	2b08      	cmp	r3, #8
 800cd90:	d10b      	bne.n	800cdaa <_printf_i+0x142>
 800cd92:	6823      	ldr	r3, [r4, #0]
 800cd94:	07df      	lsls	r7, r3, #31
 800cd96:	d508      	bpl.n	800cdaa <_printf_i+0x142>
 800cd98:	6923      	ldr	r3, [r4, #16]
 800cd9a:	6861      	ldr	r1, [r4, #4]
 800cd9c:	4299      	cmp	r1, r3
 800cd9e:	bfde      	ittt	le
 800cda0:	2330      	movle	r3, #48	@ 0x30
 800cda2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cda6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cdaa:	1b92      	subs	r2, r2, r6
 800cdac:	6122      	str	r2, [r4, #16]
 800cdae:	f8cd a000 	str.w	sl, [sp]
 800cdb2:	464b      	mov	r3, r9
 800cdb4:	aa03      	add	r2, sp, #12
 800cdb6:	4621      	mov	r1, r4
 800cdb8:	4640      	mov	r0, r8
 800cdba:	f7ff fee7 	bl	800cb8c <_printf_common>
 800cdbe:	3001      	adds	r0, #1
 800cdc0:	d14a      	bne.n	800ce58 <_printf_i+0x1f0>
 800cdc2:	f04f 30ff 	mov.w	r0, #4294967295
 800cdc6:	b004      	add	sp, #16
 800cdc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cdcc:	6823      	ldr	r3, [r4, #0]
 800cdce:	f043 0320 	orr.w	r3, r3, #32
 800cdd2:	6023      	str	r3, [r4, #0]
 800cdd4:	4832      	ldr	r0, [pc, #200]	@ (800cea0 <_printf_i+0x238>)
 800cdd6:	2778      	movs	r7, #120	@ 0x78
 800cdd8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cddc:	6823      	ldr	r3, [r4, #0]
 800cdde:	6831      	ldr	r1, [r6, #0]
 800cde0:	061f      	lsls	r7, r3, #24
 800cde2:	f851 5b04 	ldr.w	r5, [r1], #4
 800cde6:	d402      	bmi.n	800cdee <_printf_i+0x186>
 800cde8:	065f      	lsls	r7, r3, #25
 800cdea:	bf48      	it	mi
 800cdec:	b2ad      	uxthmi	r5, r5
 800cdee:	6031      	str	r1, [r6, #0]
 800cdf0:	07d9      	lsls	r1, r3, #31
 800cdf2:	bf44      	itt	mi
 800cdf4:	f043 0320 	orrmi.w	r3, r3, #32
 800cdf8:	6023      	strmi	r3, [r4, #0]
 800cdfa:	b11d      	cbz	r5, 800ce04 <_printf_i+0x19c>
 800cdfc:	2310      	movs	r3, #16
 800cdfe:	e7ad      	b.n	800cd5c <_printf_i+0xf4>
 800ce00:	4826      	ldr	r0, [pc, #152]	@ (800ce9c <_printf_i+0x234>)
 800ce02:	e7e9      	b.n	800cdd8 <_printf_i+0x170>
 800ce04:	6823      	ldr	r3, [r4, #0]
 800ce06:	f023 0320 	bic.w	r3, r3, #32
 800ce0a:	6023      	str	r3, [r4, #0]
 800ce0c:	e7f6      	b.n	800cdfc <_printf_i+0x194>
 800ce0e:	4616      	mov	r6, r2
 800ce10:	e7bd      	b.n	800cd8e <_printf_i+0x126>
 800ce12:	6833      	ldr	r3, [r6, #0]
 800ce14:	6825      	ldr	r5, [r4, #0]
 800ce16:	6961      	ldr	r1, [r4, #20]
 800ce18:	1d18      	adds	r0, r3, #4
 800ce1a:	6030      	str	r0, [r6, #0]
 800ce1c:	062e      	lsls	r6, r5, #24
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	d501      	bpl.n	800ce26 <_printf_i+0x1be>
 800ce22:	6019      	str	r1, [r3, #0]
 800ce24:	e002      	b.n	800ce2c <_printf_i+0x1c4>
 800ce26:	0668      	lsls	r0, r5, #25
 800ce28:	d5fb      	bpl.n	800ce22 <_printf_i+0x1ba>
 800ce2a:	8019      	strh	r1, [r3, #0]
 800ce2c:	2300      	movs	r3, #0
 800ce2e:	6123      	str	r3, [r4, #16]
 800ce30:	4616      	mov	r6, r2
 800ce32:	e7bc      	b.n	800cdae <_printf_i+0x146>
 800ce34:	6833      	ldr	r3, [r6, #0]
 800ce36:	1d1a      	adds	r2, r3, #4
 800ce38:	6032      	str	r2, [r6, #0]
 800ce3a:	681e      	ldr	r6, [r3, #0]
 800ce3c:	6862      	ldr	r2, [r4, #4]
 800ce3e:	2100      	movs	r1, #0
 800ce40:	4630      	mov	r0, r6
 800ce42:	f7f3 f9f5 	bl	8000230 <memchr>
 800ce46:	b108      	cbz	r0, 800ce4c <_printf_i+0x1e4>
 800ce48:	1b80      	subs	r0, r0, r6
 800ce4a:	6060      	str	r0, [r4, #4]
 800ce4c:	6863      	ldr	r3, [r4, #4]
 800ce4e:	6123      	str	r3, [r4, #16]
 800ce50:	2300      	movs	r3, #0
 800ce52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ce56:	e7aa      	b.n	800cdae <_printf_i+0x146>
 800ce58:	6923      	ldr	r3, [r4, #16]
 800ce5a:	4632      	mov	r2, r6
 800ce5c:	4649      	mov	r1, r9
 800ce5e:	4640      	mov	r0, r8
 800ce60:	47d0      	blx	sl
 800ce62:	3001      	adds	r0, #1
 800ce64:	d0ad      	beq.n	800cdc2 <_printf_i+0x15a>
 800ce66:	6823      	ldr	r3, [r4, #0]
 800ce68:	079b      	lsls	r3, r3, #30
 800ce6a:	d413      	bmi.n	800ce94 <_printf_i+0x22c>
 800ce6c:	68e0      	ldr	r0, [r4, #12]
 800ce6e:	9b03      	ldr	r3, [sp, #12]
 800ce70:	4298      	cmp	r0, r3
 800ce72:	bfb8      	it	lt
 800ce74:	4618      	movlt	r0, r3
 800ce76:	e7a6      	b.n	800cdc6 <_printf_i+0x15e>
 800ce78:	2301      	movs	r3, #1
 800ce7a:	4632      	mov	r2, r6
 800ce7c:	4649      	mov	r1, r9
 800ce7e:	4640      	mov	r0, r8
 800ce80:	47d0      	blx	sl
 800ce82:	3001      	adds	r0, #1
 800ce84:	d09d      	beq.n	800cdc2 <_printf_i+0x15a>
 800ce86:	3501      	adds	r5, #1
 800ce88:	68e3      	ldr	r3, [r4, #12]
 800ce8a:	9903      	ldr	r1, [sp, #12]
 800ce8c:	1a5b      	subs	r3, r3, r1
 800ce8e:	42ab      	cmp	r3, r5
 800ce90:	dcf2      	bgt.n	800ce78 <_printf_i+0x210>
 800ce92:	e7eb      	b.n	800ce6c <_printf_i+0x204>
 800ce94:	2500      	movs	r5, #0
 800ce96:	f104 0619 	add.w	r6, r4, #25
 800ce9a:	e7f5      	b.n	800ce88 <_printf_i+0x220>
 800ce9c:	0800d065 	.word	0x0800d065
 800cea0:	0800d076 	.word	0x0800d076

0800cea4 <memmove>:
 800cea4:	4288      	cmp	r0, r1
 800cea6:	b510      	push	{r4, lr}
 800cea8:	eb01 0402 	add.w	r4, r1, r2
 800ceac:	d902      	bls.n	800ceb4 <memmove+0x10>
 800ceae:	4284      	cmp	r4, r0
 800ceb0:	4623      	mov	r3, r4
 800ceb2:	d807      	bhi.n	800cec4 <memmove+0x20>
 800ceb4:	1e43      	subs	r3, r0, #1
 800ceb6:	42a1      	cmp	r1, r4
 800ceb8:	d008      	beq.n	800cecc <memmove+0x28>
 800ceba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cebe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cec2:	e7f8      	b.n	800ceb6 <memmove+0x12>
 800cec4:	4402      	add	r2, r0
 800cec6:	4601      	mov	r1, r0
 800cec8:	428a      	cmp	r2, r1
 800ceca:	d100      	bne.n	800cece <memmove+0x2a>
 800cecc:	bd10      	pop	{r4, pc}
 800cece:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ced2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ced6:	e7f7      	b.n	800cec8 <memmove+0x24>

0800ced8 <_sbrk_r>:
 800ced8:	b538      	push	{r3, r4, r5, lr}
 800ceda:	4d06      	ldr	r5, [pc, #24]	@ (800cef4 <_sbrk_r+0x1c>)
 800cedc:	2300      	movs	r3, #0
 800cede:	4604      	mov	r4, r0
 800cee0:	4608      	mov	r0, r1
 800cee2:	602b      	str	r3, [r5, #0]
 800cee4:	f7f3 ffca 	bl	8000e7c <_sbrk>
 800cee8:	1c43      	adds	r3, r0, #1
 800ceea:	d102      	bne.n	800cef2 <_sbrk_r+0x1a>
 800ceec:	682b      	ldr	r3, [r5, #0]
 800ceee:	b103      	cbz	r3, 800cef2 <_sbrk_r+0x1a>
 800cef0:	6023      	str	r3, [r4, #0]
 800cef2:	bd38      	pop	{r3, r4, r5, pc}
 800cef4:	200021c8 	.word	0x200021c8

0800cef8 <_realloc_r>:
 800cef8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cefc:	4607      	mov	r7, r0
 800cefe:	4614      	mov	r4, r2
 800cf00:	460d      	mov	r5, r1
 800cf02:	b921      	cbnz	r1, 800cf0e <_realloc_r+0x16>
 800cf04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cf08:	4611      	mov	r1, r2
 800cf0a:	f7ff bc5b 	b.w	800c7c4 <_malloc_r>
 800cf0e:	b92a      	cbnz	r2, 800cf1c <_realloc_r+0x24>
 800cf10:	f7ff fbec 	bl	800c6ec <_free_r>
 800cf14:	4625      	mov	r5, r4
 800cf16:	4628      	mov	r0, r5
 800cf18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf1c:	f000 f81a 	bl	800cf54 <_malloc_usable_size_r>
 800cf20:	4284      	cmp	r4, r0
 800cf22:	4606      	mov	r6, r0
 800cf24:	d802      	bhi.n	800cf2c <_realloc_r+0x34>
 800cf26:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cf2a:	d8f4      	bhi.n	800cf16 <_realloc_r+0x1e>
 800cf2c:	4621      	mov	r1, r4
 800cf2e:	4638      	mov	r0, r7
 800cf30:	f7ff fc48 	bl	800c7c4 <_malloc_r>
 800cf34:	4680      	mov	r8, r0
 800cf36:	b908      	cbnz	r0, 800cf3c <_realloc_r+0x44>
 800cf38:	4645      	mov	r5, r8
 800cf3a:	e7ec      	b.n	800cf16 <_realloc_r+0x1e>
 800cf3c:	42b4      	cmp	r4, r6
 800cf3e:	4622      	mov	r2, r4
 800cf40:	4629      	mov	r1, r5
 800cf42:	bf28      	it	cs
 800cf44:	4632      	movcs	r2, r6
 800cf46:	f7ff fbc3 	bl	800c6d0 <memcpy>
 800cf4a:	4629      	mov	r1, r5
 800cf4c:	4638      	mov	r0, r7
 800cf4e:	f7ff fbcd 	bl	800c6ec <_free_r>
 800cf52:	e7f1      	b.n	800cf38 <_realloc_r+0x40>

0800cf54 <_malloc_usable_size_r>:
 800cf54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf58:	1f18      	subs	r0, r3, #4
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	bfbc      	itt	lt
 800cf5e:	580b      	ldrlt	r3, [r1, r0]
 800cf60:	18c0      	addlt	r0, r0, r3
 800cf62:	4770      	bx	lr

0800cf64 <_init>:
 800cf64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf66:	bf00      	nop
 800cf68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf6a:	bc08      	pop	{r3}
 800cf6c:	469e      	mov	lr, r3
 800cf6e:	4770      	bx	lr

0800cf70 <_fini>:
 800cf70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf72:	bf00      	nop
 800cf74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf76:	bc08      	pop	{r3}
 800cf78:	469e      	mov	lr, r3
 800cf7a:	4770      	bx	lr
