#ifndef _JESD_BFN_EVENTS_H_
#define _JESD_BFN_EVENTS_H_

// ******************************************************************************
// ------------------------------------------------------------------------------
//                               INTEL CONFIDENTIAL
// ------------------------------------------------------------------------------
//    Copyright (c) 2018 - 2024 Intel Corporation
//
//    This software and the related documents are Intel copyrighted materials,
//    and your use of them is governed by the express license under which they
//    were provided to you ("License").
//    Unless the License provides otherwise, you may not use, modify, copy, publish,
//    distribute, disclose or transmit this software or the related documents
//    without Intel's prior written permission.
//
//    This software and the related documents are provided as is, with no express or
//    implied warranties, other than those that are expressly stated in the License.
// ------------------------------------------------------------------------------
//
//    DO NOT EDIT THIS FILE !!!
//
//    This file has been automatically generated by OneSource
//
// ******************************************************************************

#ifndef __KERNEL__
#include <stdint.h>
#endif // __KERNEL__
// ******************************************* Base address macros

#define DLNK_JESD0_BFN_EVENTS_BASE  ( 0x06705000 )
#define DLNK_JESD1_BFN_EVENTS_BASE  ( 0x06f05000 )
#define DLNK_JESD2_BFN_EVENTS_BASE  ( 0x07705000 )
#define DLNK_JESD3_BFN_EVENTS_BASE  ( 0x07f05000 )

// ******************************************* /Base address macros


// ******************************************* Register offset macros

#define JESD_BFNE_SCRATCH_OFFSET ( 0x00000000U )
#define JESD_BFNE_APB_BRDG_STAT_OFFSET ( 0x00000004U )
#define JESD_BFNE_ISYNC_CTRL_OFFSET ( 0x00000040U )
#define JESD_BFNE_ISYNC_LCNT_INC_OFFSET ( 0x00000044U )
#define JESD_BFNE_ISYNC_TEN_MS_CNT_OFFSET ( 0x00000048U )
#define JESD_BFNE_ISYNC_INC_PRE_OFFSET ( 0x0000004cU )
#define JESD_BFNE_ISYNC_CNT_ADJ_OFFSET ( 0x00000050U )
#define JESD_BFNE_ISYNC_BFN_CNT_SYNC_OFFSET ( 0x00000054U )
#define JESD_BFNE_ISYNC_BFN_CNT_OFFSET ( 0x00000058U )
#define JESD_BFNE_CFG0_OFFSET ( 0x00000400U )
#define JESD_BFNE_CFG1_OFFSET ( 0x00000404U )
#define JESD_BFNE_CFG2_OFFSET ( 0x00000408U )
#define JESD_BFNE_CFG3_OFFSET ( 0x0000040cU )
#define JESD_BFNE_CFG4_OFFSET ( 0x00000410U )
#define JESD_BFNE_CFG5_OFFSET ( 0x00000414U )
#define JESD_BFNE_CFG6_OFFSET ( 0x00000418U )
#define JESD_BFNE_CFG7_OFFSET ( 0x0000041cU )
#define JESD_BFNE_INCR0_OFFSET ( 0x00000440U )
#define JESD_BFNE_INCR1_OFFSET ( 0x00000444U )
#define JESD_BFNE_INCR2_OFFSET ( 0x00000448U )
#define JESD_BFNE_INCR3_OFFSET ( 0x0000044cU )
#define JESD_BFNE_INCR4_OFFSET ( 0x00000450U )
#define JESD_BFNE_INCR5_OFFSET ( 0x00000454U )
#define JESD_BFNE_INCR6_OFFSET ( 0x00000458U )
#define JESD_BFNE_INCR7_OFFSET ( 0x0000045cU )
#define JESD_BFNE_START0_OFFSET ( 0x00000480U )
#define JESD_BFNE_START1_OFFSET ( 0x00000484U )
#define JESD_BFNE_START2_OFFSET ( 0x00000488U )
#define JESD_BFNE_START3_OFFSET ( 0x0000048cU )
#define JESD_BFNE_START4_OFFSET ( 0x00000490U )
#define JESD_BFNE_START5_OFFSET ( 0x00000494U )
#define JESD_BFNE_START6_OFFSET ( 0x00000498U )
#define JESD_BFNE_START7_OFFSET ( 0x0000049cU )
#define JESD_BFNE_STAT0_OFFSET ( 0x000004c0U )
#define JESD_BFNE_STAT1_OFFSET ( 0x000004c4U )
#define JESD_BFNE_STAT2_OFFSET ( 0x000004c8U )
#define JESD_BFNE_STAT3_OFFSET ( 0x000004ccU )
#define JESD_BFNE_STAT4_OFFSET ( 0x000004d0U )
#define JESD_BFNE_STAT5_OFFSET ( 0x000004d4U )
#define JESD_BFNE_STAT6_OFFSET ( 0x000004d8U )
#define JESD_BFNE_STAT7_OFFSET ( 0x000004dcU )
#define JESD_BFNE_BFN_CAP_EVENT_VLD_OFFSET ( 0x00000800U )
#define JESD_BFNE_BFN_CAP_RX_FIRST_SMPL_RCVD_OFFSET ( 0x00000810U )
#define JESD_BFNE_BFN_CAP_RX_STARTED_OFFSET ( 0x00000814U )
#define JESD_BFNE_BFN_CAP_RX_SYSREF_OFFSET ( 0x00000818U )
#define JESD_BFNE_BFN_CAP_RX_BFN_SYNC_POINT_OFFSET ( 0x0000081cU )
#define JESD_BFNE_BFN_CAP_RX_ALARM_OFFSET ( 0x00000820U )
#define JESD_BFNE_BFN_CAP_RX_HIGH_INTR_OFFSET ( 0x00000824U )
#define JESD_BFNE_BFN_CAP_RX_LOW_INTR_OFFSET ( 0x00000828U )
#define JESD_BFNE_BFN_CAP_TX_START_TRIG0_OFFSET ( 0x00000830U )
#define JESD_BFNE_BFN_CAP_TX_START_TRIG1_OFFSET ( 0x00000834U )
#define JESD_BFNE_BFN_CAP_TX_TSB_BUF_LVL_FILL_OFFSET ( 0x00000838U )
#define JESD_BFNE_BFN_CAP_TX_SYSREF_OFFSET ( 0x0000083cU )
#define JESD_BFNE_BFN_CAP_TX_BFN_SYNC_POINT_OFFSET ( 0x00000840U )
#define JESD_BFNE_BFN_CAP_ANT_RX_START_OFFSET ( 0x00000844U )
#define JESD_BFNE_BFN_RX_SP_MON_CAP_VLD_OFFSET ( 0x00000880U )
#define JESD_BFNE_BFN_TX_SP_MON_CAP_VLD_OFFSET ( 0x00000884U )
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG00_OFFSET ( 0x00000900U )
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG01_OFFSET ( 0x00000904U )
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG02_OFFSET ( 0x00000908U )
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG03_OFFSET ( 0x0000090cU )
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG10_OFFSET ( 0x00000910U )
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG11_OFFSET ( 0x00000914U )
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG12_OFFSET ( 0x00000918U )
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG13_OFFSET ( 0x0000091cU )
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG20_OFFSET ( 0x00000920U )
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG21_OFFSET ( 0x00000924U )
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG22_OFFSET ( 0x00000928U )
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG23_OFFSET ( 0x0000092cU )
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG00_OFFSET ( 0x00000930U )
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG01_OFFSET ( 0x00000934U )
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG02_OFFSET ( 0x00000938U )
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG03_OFFSET ( 0x0000093cU )
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG10_OFFSET ( 0x00000940U )
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG11_OFFSET ( 0x00000944U )
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG12_OFFSET ( 0x00000948U )
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG13_OFFSET ( 0x0000094cU )
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG20_OFFSET ( 0x00000950U )
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG21_OFFSET ( 0x00000954U )
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG22_OFFSET ( 0x00000958U )
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG23_OFFSET ( 0x0000095cU )

// ******************************************* /Register offset macros


// ******************************************* AddressSpace macros
#define JESD_BFNE_SCRATCH_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_SCRATCH_OFFSET ) ))
#define JESD_BFNE_APB_BRDG_STAT_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_APB_BRDG_STAT_OFFSET ) ))
#define JESD_BFNE_ISYNC_CTRL_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_ISYNC_CTRL_OFFSET ) ))
#define JESD_BFNE_ISYNC_LCNT_INC_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_ISYNC_LCNT_INC_OFFSET ) ))
#define JESD_BFNE_ISYNC_TEN_MS_CNT_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_ISYNC_TEN_MS_CNT_OFFSET ) ))
#define JESD_BFNE_ISYNC_INC_PRE_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_ISYNC_INC_PRE_OFFSET ) ))
#define JESD_BFNE_ISYNC_CNT_ADJ_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_ISYNC_CNT_ADJ_OFFSET ) ))
#define JESD_BFNE_ISYNC_BFN_CNT_SYNC_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_ISYNC_BFN_CNT_SYNC_OFFSET ) ))
#define JESD_BFNE_ISYNC_BFN_CNT_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_ISYNC_BFN_CNT_OFFSET ) ))
#define JESD_BFNE_CFG0_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_CFG0_OFFSET ) ))
#define JESD_BFNE_CFG1_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_CFG1_OFFSET ) ))
#define JESD_BFNE_CFG2_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_CFG2_OFFSET ) ))
#define JESD_BFNE_CFG3_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_CFG3_OFFSET ) ))
#define JESD_BFNE_CFG4_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_CFG4_OFFSET ) ))
#define JESD_BFNE_CFG5_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_CFG5_OFFSET ) ))
#define JESD_BFNE_CFG6_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_CFG6_OFFSET ) ))
#define JESD_BFNE_CFG7_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_CFG7_OFFSET ) ))
#define JESD_BFNE_INCR0_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_INCR0_OFFSET ) ))
#define JESD_BFNE_INCR1_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_INCR1_OFFSET ) ))
#define JESD_BFNE_INCR2_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_INCR2_OFFSET ) ))
#define JESD_BFNE_INCR3_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_INCR3_OFFSET ) ))
#define JESD_BFNE_INCR4_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_INCR4_OFFSET ) ))
#define JESD_BFNE_INCR5_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_INCR5_OFFSET ) ))
#define JESD_BFNE_INCR6_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_INCR6_OFFSET ) ))
#define JESD_BFNE_INCR7_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_INCR7_OFFSET ) ))
#define JESD_BFNE_START0_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_START0_OFFSET ) ))
#define JESD_BFNE_START1_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_START1_OFFSET ) ))
#define JESD_BFNE_START2_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_START2_OFFSET ) ))
#define JESD_BFNE_START3_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_START3_OFFSET ) ))
#define JESD_BFNE_START4_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_START4_OFFSET ) ))
#define JESD_BFNE_START5_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_START5_OFFSET ) ))
#define JESD_BFNE_START6_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_START6_OFFSET ) ))
#define JESD_BFNE_START7_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_START7_OFFSET ) ))
#define JESD_BFNE_STAT0_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_STAT0_OFFSET ) ))
#define JESD_BFNE_STAT1_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_STAT1_OFFSET ) ))
#define JESD_BFNE_STAT2_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_STAT2_OFFSET ) ))
#define JESD_BFNE_STAT3_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_STAT3_OFFSET ) ))
#define JESD_BFNE_STAT4_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_STAT4_OFFSET ) ))
#define JESD_BFNE_STAT5_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_STAT5_OFFSET ) ))
#define JESD_BFNE_STAT6_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_STAT6_OFFSET ) ))
#define JESD_BFNE_STAT7_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_STAT7_OFFSET ) ))
#define JESD_BFNE_BFN_CAP_EVENT_VLD_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_CAP_EVENT_VLD_OFFSET ) ))
#define JESD_BFNE_BFN_CAP_RX_FIRST_SMPL_RCVD_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_CAP_RX_FIRST_SMPL_RCVD_OFFSET ) ))
#define JESD_BFNE_BFN_CAP_RX_STARTED_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_CAP_RX_STARTED_OFFSET ) ))
#define JESD_BFNE_BFN_CAP_RX_SYSREF_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_CAP_RX_SYSREF_OFFSET ) ))
#define JESD_BFNE_BFN_CAP_RX_BFN_SYNC_POINT_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_CAP_RX_BFN_SYNC_POINT_OFFSET ) ))
#define JESD_BFNE_BFN_CAP_RX_ALARM_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_CAP_RX_ALARM_OFFSET ) ))
#define JESD_BFNE_BFN_CAP_RX_HIGH_INTR_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_CAP_RX_HIGH_INTR_OFFSET ) ))
#define JESD_BFNE_BFN_CAP_RX_LOW_INTR_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_CAP_RX_LOW_INTR_OFFSET ) ))
#define JESD_BFNE_BFN_CAP_TX_START_TRIG0_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_CAP_TX_START_TRIG0_OFFSET ) ))
#define JESD_BFNE_BFN_CAP_TX_START_TRIG1_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_CAP_TX_START_TRIG1_OFFSET ) ))
#define JESD_BFNE_BFN_CAP_TX_TSB_BUF_LVL_FILL_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_CAP_TX_TSB_BUF_LVL_FILL_OFFSET ) ))
#define JESD_BFNE_BFN_CAP_TX_SYSREF_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_CAP_TX_SYSREF_OFFSET ) ))
#define JESD_BFNE_BFN_CAP_TX_BFN_SYNC_POINT_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_CAP_TX_BFN_SYNC_POINT_OFFSET ) ))
#define JESD_BFNE_BFN_CAP_ANT_RX_START_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_CAP_ANT_RX_START_OFFSET ) ))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_VLD_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_RX_SP_MON_CAP_VLD_OFFSET ) ))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_VLD_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_TX_SP_MON_CAP_VLD_OFFSET ) ))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG00_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_TX_SP_MON_CAP_REG00_OFFSET ) ))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG01_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_TX_SP_MON_CAP_REG01_OFFSET ) ))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG02_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_TX_SP_MON_CAP_REG02_OFFSET ) ))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG03_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_TX_SP_MON_CAP_REG03_OFFSET ) ))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG10_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_TX_SP_MON_CAP_REG10_OFFSET ) ))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG11_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_TX_SP_MON_CAP_REG11_OFFSET ) ))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG12_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_TX_SP_MON_CAP_REG12_OFFSET ) ))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG13_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_TX_SP_MON_CAP_REG13_OFFSET ) ))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG20_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_TX_SP_MON_CAP_REG20_OFFSET ) ))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG21_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_TX_SP_MON_CAP_REG21_OFFSET ) ))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG22_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_TX_SP_MON_CAP_REG22_OFFSET ) ))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG23_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_TX_SP_MON_CAP_REG23_OFFSET ) ))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG00_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_RX_SP_MON_CAP_REG00_OFFSET ) ))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG01_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_RX_SP_MON_CAP_REG01_OFFSET ) ))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG02_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_RX_SP_MON_CAP_REG02_OFFSET ) ))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG03_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_RX_SP_MON_CAP_REG03_OFFSET ) ))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG10_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_RX_SP_MON_CAP_REG10_OFFSET ) ))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG11_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_RX_SP_MON_CAP_REG11_OFFSET ) ))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG12_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_RX_SP_MON_CAP_REG12_OFFSET ) ))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG13_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_RX_SP_MON_CAP_REG13_OFFSET ) ))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG20_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_RX_SP_MON_CAP_REG20_OFFSET ) ))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG21_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_RX_SP_MON_CAP_REG21_OFFSET ) ))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG22_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_RX_SP_MON_CAP_REG22_OFFSET ) ))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG23_ADR(_BASE) (( ( _BASE ) + ( JESD_BFNE_BFN_RX_SP_MON_CAP_REG23_OFFSET ) ))

// ******************************************* /Address Space

//************************************************ RegisterStructs


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_SCRATCH register description at address offset 0x0
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/SCRATCH
  * Scratch Register
  */

typedef union {
  struct {
    uint32_t SCRATCHPAD : 32;
    ///< Scratch pad
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_scratch_reg_t;

#define JESD_BFNE_SCRATCH_DEFAULT (0x00000000U)
#define JESD_BFNE_SCRATCH_RD_MASK (0xffffffffU)
#define JESD_BFNE_SCRATCH_WR_MASK (0xffffffffU)


///< Scratch pad
#define JESD_BFNE_SCRATCH_SCRATCHPAD_BF_OFF ( 0)
#define JESD_BFNE_SCRATCH_SCRATCHPAD_BF_WID (32)
#define JESD_BFNE_SCRATCH_SCRATCHPAD_BF_MSK (0xFFFFFFFF)
#define JESD_BFNE_SCRATCH_SCRATCHPAD_BF_DEF (0x00000000)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_APB_BRIDGE_STATUS register description at address offset 0x4
  *
  * Register default value:        0x00010000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/APB_BRIDGE_STATUS
  * APB Bridge Status Register
  */

typedef union {
  struct {
    uint32_t TIMEOUT_VALUE : 20;
    ///< Number of core clocks to wait before timing out an APB request
    ///< AccessType="RW" BitOffset="0" ResetValue="0x10000"
    uint32_t REVISION : 8;
    ///< Module Revision Number
    ///< AccessType="RO" BitOffset="20" ResetValue="0x0"
    uint32_t SW_LOCK_CTRL : 1;
    ///< Block software writes to timeout_value if set
    ///< AccessType="RW/1S" BitOffset="28" ResetValue="0x0"
    uint32_t UNSOL_ACK : 1;
    ///< An unsolicited acknowledge was received
    ///< AccessType="RW/1C/V" BitOffset="29" ResetValue="0x0"
    uint32_t ACK_ERROR : 1;
    ///< Acknowledgement had error bit set
    ///< AccessType="RW/1C/V" BitOffset="30" ResetValue="0x0"
    uint32_t TIMEOUT : 1;
    ///< An APB request has timed out
    ///< AccessType="RW/1C/V" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_apb_brdg_stat_reg_t;

#define JESD_BFNE_APB_BRDG_STAT_DEFAULT (0x00010000U)
#define JESD_BFNE_APB_BRDG_STAT_RD_MASK (0xffffffffU)
#define JESD_BFNE_APB_BRDG_STAT_WR_MASK (0xf00fffffU)


///< Number of core clocks to wait before timing out an APB request
#define JESD_BFNE_APB_BRDG_STAT_TIMEOUT_VAL_BF_OFF ( 0)
#define JESD_BFNE_APB_BRDG_STAT_TIMEOUT_VAL_BF_WID (20)
#define JESD_BFNE_APB_BRDG_STAT_TIMEOUT_VAL_BF_MSK (0x000FFFFF)
#define JESD_BFNE_APB_BRDG_STAT_TIMEOUT_VAL_BF_DEF (0x00010000)

///< Module Revision Number
#define JESD_BFNE_APB_BRDG_STAT_REVISION_BF_OFF (20)
#define JESD_BFNE_APB_BRDG_STAT_REVISION_BF_WID ( 8)
#define JESD_BFNE_APB_BRDG_STAT_REVISION_BF_MSK (0x0FF00000)
#define JESD_BFNE_APB_BRDG_STAT_REVISION_BF_DEF (0x00000000)

///< Block software writes to timeout_value if set
#define JESD_BFNE_APB_BRDG_STAT_SW_LOCK_CTRL_BF_OFF (28)
#define JESD_BFNE_APB_BRDG_STAT_SW_LOCK_CTRL_BF_WID ( 1)
#define JESD_BFNE_APB_BRDG_STAT_SW_LOCK_CTRL_BF_MSK (0x10000000)
#define JESD_BFNE_APB_BRDG_STAT_SW_LOCK_CTRL_BF_DEF (0x00000000)

///< An unsolicited acknowledge was received
#define JESD_BFNE_APB_BRDG_STAT_UNSOL_ACK_BF_OFF (29)
#define JESD_BFNE_APB_BRDG_STAT_UNSOL_ACK_BF_WID ( 1)
#define JESD_BFNE_APB_BRDG_STAT_UNSOL_ACK_BF_MSK (0x20000000)
#define JESD_BFNE_APB_BRDG_STAT_UNSOL_ACK_BF_DEF (0x00000000)

///< Acknowledgement had error bit set
#define JESD_BFNE_APB_BRDG_STAT_ACK_ERR_BF_OFF (30)
#define JESD_BFNE_APB_BRDG_STAT_ACK_ERR_BF_WID ( 1)
#define JESD_BFNE_APB_BRDG_STAT_ACK_ERR_BF_MSK (0x40000000)
#define JESD_BFNE_APB_BRDG_STAT_ACK_ERR_BF_DEF (0x00000000)

///< An APB request has timed out
#define JESD_BFNE_APB_BRDG_STAT_TIMEOUT_BF_OFF (31)
#define JESD_BFNE_APB_BRDG_STAT_TIMEOUT_BF_WID ( 1)
#define JESD_BFNE_APB_BRDG_STAT_TIMEOUT_BF_MSK (0x80000000)
#define JESD_BFNE_APB_BRDG_STAT_TIMEOUT_BF_DEF (0x00000000)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_ISYNC_MAP_ISYNC_CTRL register description at address offset 0x40
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/ISYNC_MAP/ISYNC_CTRL
  * ISYNC Control Register
  */

typedef union {
  struct {
    uint32_t TIMER_CMD : 3;
    ///< When i_isync value is 11, the command programmed in this register
    ///< is executed.  3'b000, 3'b100, 3'b110 -> bfn_lower_cnt is incremented
    ///< with the value in BFN_LOWER_CNT_INC. If the  lower count value equals
    ///< the TEN_MS_CNT value the bfn_upper_cnt value is incremented by 1.
    ///< 3'b001 -> bfn_lower_cnt and bfn_upper_cnt are preset to the value
    ///< in the TIMER_INC_PRE register.  3'b010 -> The internal registers corresponding
    ///< to BFN_LOWER_CNT_INC., TIMER_INC_PRE, TIMER_INC_ADJ  TEN_MS_CNT are
    ///< all initialized to their corresponding input values.  If the current
    ///< bfn_lower_cnt value is equal to the TEN_MS_CNT value, the bfn_upper_cnt
    ///< is incremented by 1. If not, bfn_lower_cnt is incremented by the value
    ///< in BFN_LOWER_CNT_INC.  register.  3'b011 -> Increment the bfn_lower_cnt
    ///< value with the value in the TIMER_INC_PRE register.  3'b101 -> If
    ///< bfn_lower_cnt value equals the TEN_MS_CNT value, reset the bfn_lower_cnt
    ///< to zero and  increment the bfn_upper_cnt by 1. If not, increment bfn_lower_cnt
    ///< by a value  in the BFN_LOWER_CNT_INC. register. A sync_adj_pulse is
    ///< also generated so that when the  bfn_lower_cnt value is equal to the
    ///< TEN_MS_CNT and the bfn_upper_cnt equals timer_cnt_adj  the bfn_lower_cnt
    ///< is preset to the value in TIMER_INC_PRE and the bfn_upper_cnt is
    ///< incremented by the value in TIMER_INC_PRE register.  3'b111 -> The
    ///< current value in the bfn_lower_cnt and bfn_upper_cnt is captured and
    ///< made available  in a register for the application to read.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 1;
    ///< Reserved
    ///< AccessType="RO" BitOffset="3" ResetValue="None"
    uint32_t LOAD_READ : 1;
    ///< When 1, load BFN count into the manager counter at the first timesync
    ///< pulse, when 0, read BFN count from the Manager BFN counter at every
    ///< timesync pulse.
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t BFN_CNT_SAMPLE : 1;
    ///< Write to 1 (regardless of the current value) causes the circuit to
    ///< sample the BFN_CNT and synchronize it into the register clock domain.
    ///< After waiting 3-4 BFN clock cycles plus 3-4 register clock cycles,
    ///< the sample is available to read in the ISYNC_BFN_CNT register
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t  : 9;
    ///< Reserved
    ///< AccessType="RO" BitOffset="6" ResetValue="None"
    uint32_t SOFT_RESET : 1;
    ///< Soft Reset for the entire AW_isync. Active high.
    ///< AccessType="RW" BitOffset="15" ResetValue="0x0"
    uint32_t  : 16;
    ///< Reserved
    ///< AccessType="RO" BitOffset="16" ResetValue="None"
  } ;
  uint32_t value;
} jesd_bfne_isync_ctrl_reg_t;

#define JESD_BFNE_ISYNC_CTRL_DEFAULT (0x00000000U)
#define JESD_BFNE_ISYNC_CTRL_RD_MASK (0x00008037U)
#define JESD_BFNE_ISYNC_CTRL_WR_MASK (0x00008037U)


///< When i_isync value is 11, the command programmed in this register
///< is executed.  3'b000, 3'b100, 3'b110 -> bfn_lower_cnt is incremented
///< with the value in BFN_LOWER_CNT_INC. If the  lower count value equals
///< the TEN_MS_CNT value the bfn_upper_cnt value is incremented by 1.
///< 3'b001 -> bfn_lower_cnt and bfn_upper_cnt are preset to the value
///< in the TIMER_INC_PRE register.  3'b010 -> The internal registers corresponding
///< to BFN_LOWER_CNT_INC., TIMER_INC_PRE, TIMER_INC_ADJ  TEN_MS_CNT are
///< all initialized to their corresponding input values.  If the current
///< bfn_lower_cnt value is equal to the TEN_MS_CNT value, the bfn_upper_cnt
///< is incremented by 1. If not, bfn_lower_cnt is incremented by the value
///< in BFN_LOWER_CNT_INC.  register.  3'b011 -> Increment the bfn_lower_cnt
///< value with the value in the TIMER_INC_PRE register.  3'b101 -> If
///< bfn_lower_cnt value equals the TEN_MS_CNT value, reset the bfn_lower_cnt
///< to zero and  increment the bfn_upper_cnt by 1. If not, increment bfn_lower_cnt
///< by a value  in the BFN_LOWER_CNT_INC. register. A sync_adj_pulse is
///< also generated so that when the  bfn_lower_cnt value is equal to the
///< TEN_MS_CNT and the bfn_upper_cnt equals timer_cnt_adj  the bfn_lower_cnt
///< is preset to the value in TIMER_INC_PRE and the bfn_upper_cnt is
///< incremented by the value in TIMER_INC_PRE register.  3'b111 -> The
///< current value in the bfn_lower_cnt and bfn_upper_cnt is captured and
///< made available  in a register for the application to read.
#define JESD_BFNE_ISYNC_CTRL_TIMER_CMD_BF_OFF ( 0)
#define JESD_BFNE_ISYNC_CTRL_TIMER_CMD_BF_WID ( 3)
#define JESD_BFNE_ISYNC_CTRL_TIMER_CMD_BF_MSK (0x00000007)
#define JESD_BFNE_ISYNC_CTRL_TIMER_CMD_BF_DEF (0x00000000)

///< When 1, load BFN count into the manager counter at the first timesync
///< pulse, when 0, read BFN count from the Manager BFN counter at every
///< timesync pulse.
#define JESD_BFNE_ISYNC_CTRL_LOAD_READ_BF_OFF ( 4)
#define JESD_BFNE_ISYNC_CTRL_LOAD_READ_BF_WID ( 1)
#define JESD_BFNE_ISYNC_CTRL_LOAD_READ_BF_MSK (0x00000010)
#define JESD_BFNE_ISYNC_CTRL_LOAD_READ_BF_DEF (0x00000000)

///< Write to 1 (regardless of the current value) causes the circuit to
///< sample the BFN_CNT and synchronize it into the register clock domain.
///< After waiting 3-4 BFN clock cycles plus 3-4 register clock cycles,
///< the sample is available to read in the ISYNC_BFN_CNT register
#define JESD_BFNE_ISYNC_CTRL_BFN_CNT_SAMPLE_BF_OFF ( 5)
#define JESD_BFNE_ISYNC_CTRL_BFN_CNT_SAMPLE_BF_WID ( 1)
#define JESD_BFNE_ISYNC_CTRL_BFN_CNT_SAMPLE_BF_MSK (0x00000020)
#define JESD_BFNE_ISYNC_CTRL_BFN_CNT_SAMPLE_BF_DEF (0x00000000)

///< Soft Reset for the entire AW_isync. Active high.
#define JESD_BFNE_ISYNC_CTRL_SOFT_RST_BF_OFF (15)
#define JESD_BFNE_ISYNC_CTRL_SOFT_RST_BF_WID ( 1)
#define JESD_BFNE_ISYNC_CTRL_SOFT_RST_BF_MSK (0x00008000)
#define JESD_BFNE_ISYNC_CTRL_SOFT_RST_BF_DEF (0x00000000)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_ISYNC_MAP_ISYNC_LCNT_INC register description at address offset 0x44
  *
  * Register default value:        0x00000001
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/ISYNC_MAP/ISYNC_LCNT_INC
  * Isync Lower Count Increment Register
  */

typedef union {
  struct {
    uint32_t BFN_LOWER_CNT_INC : 24;
    ///< Increment for the Offset Counter.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x1"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} jesd_bfne_isync_lcnt_inc_reg_t;

#define JESD_BFNE_ISYNC_LCNT_INC_DEFAULT (0x00000001U)
#define JESD_BFNE_ISYNC_LCNT_INC_RD_MASK (0x00ffffffU)
#define JESD_BFNE_ISYNC_LCNT_INC_WR_MASK (0x00ffffffU)


///< Increment for the Offset Counter.
#define JESD_BFNE_ISYNC_LCNT_INC_BFN_LOWER_CNT_INC_BF_OFF ( 0)
#define JESD_BFNE_ISYNC_LCNT_INC_BFN_LOWER_CNT_INC_BF_WID (24)
#define JESD_BFNE_ISYNC_LCNT_INC_BFN_LOWER_CNT_INC_BF_MSK (0x00FFFFFF)
#define JESD_BFNE_ISYNC_LCNT_INC_BFN_LOWER_CNT_INC_BF_DEF (0x00000001)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_ISYNC_MAP_ISYNC_TEN_MS_CNT register description at address offset 0x48
  *
  * Register default value:        0x0095FFFF
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/ISYNC_MAP/ISYNC_TEN_MS_CNT
  * Isync 10ms Counter Register
  */

typedef union {
  struct {
    uint32_t TEN_MS_CNT : 24;
    ///< Number of clock cycles in 10ms (minus 1).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x95FFFF"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} jesd_bfne_isync_ten_ms_cnt_reg_t;

#define JESD_BFNE_ISYNC_TEN_MS_CNT_DEFAULT (0x0095ffffU)
#define JESD_BFNE_ISYNC_TEN_MS_CNT_RD_MASK (0x00ffffffU)
#define JESD_BFNE_ISYNC_TEN_MS_CNT_WR_MASK (0x00ffffffU)


///< Number of clock cycles in 10ms (minus 1).
#define JESD_BFNE_ISYNC_TEN_MS_CNT_TEN_MS_CNT_BF_OFF ( 0)
#define JESD_BFNE_ISYNC_TEN_MS_CNT_TEN_MS_CNT_BF_WID (24)
#define JESD_BFNE_ISYNC_TEN_MS_CNT_TEN_MS_CNT_BF_MSK (0x00FFFFFF)
#define JESD_BFNE_ISYNC_TEN_MS_CNT_TEN_MS_CNT_BF_DEF (0x0095FFFF)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_ISYNC_MAP_ISYNC_INC_PRE register description at address offset 0x4c
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/ISYNC_MAP/ISYNC_INC_PRE
  * Isync Timer Increment/Preset Register
  */

typedef union {
  struct {
    uint32_t OFFSET_INCR : 24;
    ///< Offset from nearest 10ms frame, in clock cycles.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t FRAME_INCR : 8;
    ///< Bits [7:0] of the 10ms frame counter.
    ///< AccessType="RW" BitOffset="24" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_isync_inc_pre_reg_t;

#define JESD_BFNE_ISYNC_INC_PRE_DEFAULT (0x00000000U)
#define JESD_BFNE_ISYNC_INC_PRE_RD_MASK (0xffffffffU)
#define JESD_BFNE_ISYNC_INC_PRE_WR_MASK (0xffffffffU)


///< Offset from nearest 10ms frame, in clock cycles.
#define JESD_BFNE_ISYNC_INC_PRE_OFFSET_INCR_BF_OFF ( 0)
#define JESD_BFNE_ISYNC_INC_PRE_OFFSET_INCR_BF_WID (24)
#define JESD_BFNE_ISYNC_INC_PRE_OFFSET_INCR_BF_MSK (0x00FFFFFF)
#define JESD_BFNE_ISYNC_INC_PRE_OFFSET_INCR_BF_DEF (0x00000000)

///< Bits [7:0] of the 10ms frame counter.
#define JESD_BFNE_ISYNC_INC_PRE_FRAME_INCR_BF_OFF (24)
#define JESD_BFNE_ISYNC_INC_PRE_FRAME_INCR_BF_WID ( 8)
#define JESD_BFNE_ISYNC_INC_PRE_FRAME_INCR_BF_MSK (0xFF000000)
#define JESD_BFNE_ISYNC_INC_PRE_FRAME_INCR_BF_DEF (0x00000000)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_ISYNC_MAP_ISYNC_CNT_ADJ register description at address offset 0x50
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/ISYNC_MAP/ISYNC_CNT_ADJ
  * Isync Timer Count Adjustment Register
  */

typedef union {
  struct {
    uint32_t FRAME_ADJ : 8;
    ///< Bits [7:0] of the 10ms frame counter.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} jesd_bfne_isync_cnt_adj_reg_t;

#define JESD_BFNE_ISYNC_CNT_ADJ_DEFAULT (0x00000000U)
#define JESD_BFNE_ISYNC_CNT_ADJ_RD_MASK (0x000000ffU)
#define JESD_BFNE_ISYNC_CNT_ADJ_WR_MASK (0x000000ffU)


///< Bits [7:0] of the 10ms frame counter.
#define JESD_BFNE_ISYNC_CNT_ADJ_FRAME_ADJ_BF_OFF ( 0)
#define JESD_BFNE_ISYNC_CNT_ADJ_FRAME_ADJ_BF_WID ( 8)
#define JESD_BFNE_ISYNC_CNT_ADJ_FRAME_ADJ_BF_MSK (0x000000FF)
#define JESD_BFNE_ISYNC_CNT_ADJ_FRAME_ADJ_BF_DEF (0x00000000)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_ISYNC_MAP_ISYNC_BFN_CNT_SYNC register description at address offset 0x54
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/ISYNC_MAP/ISYNC_BFN_CNT_SYNC
  * BFN Count Sync
  */

typedef union {
  struct {
    uint32_t OFFSET : 24;
    ///< Offset from nearest 10ms frame, in clock cycles.
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t FRAME : 8;
    ///< Bits [7:0] fo the count of 10ms frames.
    ///< AccessType="RO/V" BitOffset="24" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_isync_bfn_cnt_sync_reg_t;

#define JESD_BFNE_ISYNC_BFN_CNT_SYNC_DEFAULT (0x00000000U)
#define JESD_BFNE_ISYNC_BFN_CNT_SYNC_RD_MASK (0xffffffffU)
#define JESD_BFNE_ISYNC_BFN_CNT_SYNC_WR_MASK (0x00000000U)


///< Offset from nearest 10ms frame, in clock cycles.
#define JESD_BFNE_ISYNC_BFN_CNT_SYNC_OFFSET_BF_OFF ( 0)
#define JESD_BFNE_ISYNC_BFN_CNT_SYNC_OFFSET_BF_WID (24)
#define JESD_BFNE_ISYNC_BFN_CNT_SYNC_OFFSET_BF_MSK (0x00FFFFFF)
#define JESD_BFNE_ISYNC_BFN_CNT_SYNC_OFFSET_BF_DEF (0x00000000)

///< Bits [7:0] fo the count of 10ms frames.
#define JESD_BFNE_ISYNC_BFN_CNT_SYNC_FRAME_BF_OFF (24)
#define JESD_BFNE_ISYNC_BFN_CNT_SYNC_FRAME_BF_WID ( 8)
#define JESD_BFNE_ISYNC_BFN_CNT_SYNC_FRAME_BF_MSK (0xFF000000)
#define JESD_BFNE_ISYNC_BFN_CNT_SYNC_FRAME_BF_DEF (0x00000000)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_ISYNC_MAP_ISYNC_BFN_CNT register description at address offset 0x58
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/ISYNC_MAP/ISYNC_BFN_CNT
  * BFN Count
  */

typedef union {
  struct {
    uint32_t OFFSET : 24;
    ///< Offset from nearest 10ms frame, in clock cycles.
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t FRAME : 8;
    ///< LSB's of Count of 10ms frames.
    ///< AccessType="RO/V" BitOffset="24" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_isync_bfn_cnt_reg_t;

#define JESD_BFNE_ISYNC_BFN_CNT_DEFAULT (0x00000000U)
#define JESD_BFNE_ISYNC_BFN_CNT_RD_MASK (0xffffffffU)
#define JESD_BFNE_ISYNC_BFN_CNT_WR_MASK (0x00000000U)


///< Offset from nearest 10ms frame, in clock cycles.
#define JESD_BFNE_ISYNC_BFN_CNT_OFFSET_BF_OFF ( 0)
#define JESD_BFNE_ISYNC_BFN_CNT_OFFSET_BF_WID (24)
#define JESD_BFNE_ISYNC_BFN_CNT_OFFSET_BF_MSK (0x00FFFFFF)
#define JESD_BFNE_ISYNC_BFN_CNT_OFFSET_BF_DEF (0x00000000)

///< LSB's of Count of 10ms frames.
#define JESD_BFNE_ISYNC_BFN_CNT_FRAME_BF_OFF (24)
#define JESD_BFNE_ISYNC_BFN_CNT_FRAME_BF_WID ( 8)
#define JESD_BFNE_ISYNC_BFN_CNT_FRAME_BF_MSK (0xFF000000)
#define JESD_BFNE_ISYNC_BFN_CNT_FRAME_BF_DEF (0x00000000)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_ABC_BFN_EVENTS_BFNE_CONFIG[8] register description at address offset 0x400
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/ABC_BFN_EVENTS/BFNE_CONFIG
  * BFN Event Config Register
  */

typedef union {
  struct {
    uint32_t ENABLE : 1;
    ///< Set to 1 to enable the operation of the bfn_event module. When running
    ///< in repeat mode, set this back to zero to immediately halt the operation.
    ///< NOte that this must be set to 1 for the force mechanism (See BFN_START
    ///< register) to work.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t MODE : 2;
    ///< Selects the mode of operation. Note that the force mechanism can be
    ///< triggered (see BFNE_START) regardless of which mode is selected here.
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t OUTPUT_MODE : 1;
    ///< Selects whether the BFN_EVENT output toggles at each event, or produces
    ///< a single cycle pulse.
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t DEBUG_MODE : 2;
    ///< Controls what appears in BFN_EVENT_STAT DEBUG field, which is 28 bits.
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t  : 26;
    ///< Reserved
    ///< AccessType="RO" BitOffset="6" ResetValue="None"
  } ;
  uint32_t value;
} jesd_bfne_cfg_reg_t;

#define JESD_BFNE_CFG_DEFAULT (0x00000000U)
#define JESD_BFNE_CFG_RD_MASK (0x0000003fU)
#define JESD_BFNE_CFG_WR_MASK (0x0000003fU)


///< Set to 1 to enable the operation of the bfn_event module. When running
///< in repeat mode, set this back to zero to immediately halt the operation.
///< NOte that this must be set to 1 for the force mechanism (See BFN_START
///< register) to work.
#define JESD_BFNE_CFG_EN_BF_OFF ( 0)
#define JESD_BFNE_CFG_EN_BF_WID ( 1)
#define JESD_BFNE_CFG_EN_BF_MSK (0x00000001)
#define JESD_BFNE_CFG_EN_BF_DEF (0x00000000)

///< Selects the mode of operation. Note that the force mechanism can be
///< triggered (see BFNE_START) regardless of which mode is selected here.
#define JESD_BFNE_CFG_MODE_BF_OFF ( 1)
#define JESD_BFNE_CFG_MODE_BF_WID ( 2)
#define JESD_BFNE_CFG_MODE_BF_MSK (0x00000006)
#define JESD_BFNE_CFG_MODE_BF_DEF (0x00000000)

///< Selects whether the BFN_EVENT output toggles at each event, or produces
///< a single cycle pulse.
#define JESD_BFNE_CFG_OUTPUT_MODE_BF_OFF ( 3)
#define JESD_BFNE_CFG_OUTPUT_MODE_BF_WID ( 1)
#define JESD_BFNE_CFG_OUTPUT_MODE_BF_MSK (0x00000008)
#define JESD_BFNE_CFG_OUTPUT_MODE_BF_DEF (0x00000000)

///< Controls what appears in BFN_EVENT_STAT DEBUG field, which is 28 bits.
#define JESD_BFNE_CFG_DBG_MODE_BF_OFF ( 4)
#define JESD_BFNE_CFG_DBG_MODE_BF_WID ( 2)
#define JESD_BFNE_CFG_DBG_MODE_BF_MSK (0x00000030)
#define JESD_BFNE_CFG_DBG_MODE_BF_DEF (0x00000000)
#define JESD_BFNE_CFG_ARR_SZ0 (8)
#define JESD_BFNE_CFG_ARRAY_STRIDE0 (0x0004)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_ABC_BFN_EVENTS_BFNE_INCR[8] register description at address offset 0x440
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/ABC_BFN_EVENTS/BFNE_INCR
  * BFN Event Increment
  */

typedef union {
  struct {
    uint32_t OFFSET : 24;
    ///< Offset from nearest 10ms frame, in clock cycles.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t FRAME : 8;
    ///< Count of 10ms frames.
    ///< AccessType="RW" BitOffset="24" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_incr_reg_t;

#define JESD_BFNE_INCR_DEFAULT (0x00000000U)
#define JESD_BFNE_INCR_RD_MASK (0xffffffffU)
#define JESD_BFNE_INCR_WR_MASK (0xffffffffU)


///< Offset from nearest 10ms frame, in clock cycles.
#define JESD_BFNE_INCR_OFFSET_BF_OFF ( 0)
#define JESD_BFNE_INCR_OFFSET_BF_WID (24)
#define JESD_BFNE_INCR_OFFSET_BF_MSK (0x00FFFFFF)
#define JESD_BFNE_INCR_OFFSET_BF_DEF (0x00000000)

///< Count of 10ms frames.
#define JESD_BFNE_INCR_FRAME_BF_OFF (24)
#define JESD_BFNE_INCR_FRAME_BF_WID ( 8)
#define JESD_BFNE_INCR_FRAME_BF_MSK (0xFF000000)
#define JESD_BFNE_INCR_FRAME_BF_DEF (0x00000000)
#define JESD_BFNE_INCR_ARR_SZ0 (8)
#define JESD_BFNE_INCR_ARRAY_STRIDE0 (0x0004)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_ABC_BFN_EVENTS_BFNE_START[8] register description at address offset 0x480
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/ABC_BFN_EVENTS/BFNE_START
  * BFN Event Start
  */

typedef union {
  struct {
    uint32_t OFFSET : 24;
    ///< Offset from nearest 10ms frame, in clock cycles.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t FRAME : 8;
    ///< Count of 10ms frames.
    ///< AccessType="RW" BitOffset="24" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_start_reg_t;

#define JESD_BFNE_START_DEFAULT (0x00000000U)
#define JESD_BFNE_START_RD_MASK (0xffffffffU)
#define JESD_BFNE_START_WR_MASK (0xffffffffU)


///< Offset from nearest 10ms frame, in clock cycles.
#define JESD_BFNE_START_OFFSET_BF_OFF ( 0)
#define JESD_BFNE_START_OFFSET_BF_WID (24)
#define JESD_BFNE_START_OFFSET_BF_MSK (0x00FFFFFF)
#define JESD_BFNE_START_OFFSET_BF_DEF (0x00000000)

///< Count of 10ms frames.
#define JESD_BFNE_START_FRAME_BF_OFF (24)
#define JESD_BFNE_START_FRAME_BF_WID ( 8)
#define JESD_BFNE_START_FRAME_BF_MSK (0xFF000000)
#define JESD_BFNE_START_FRAME_BF_DEF (0x00000000)
#define JESD_BFNE_START_ARR_SZ0 (8)
#define JESD_BFNE_START_ARRAY_STRIDE0 (0x0004)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_ABC_BFN_EVENTS_BFNE_STAT[8] register description at address offset 0x4c0
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/ABC_BFN_EVENTS/BFNE_STAT
  * BFN Event Status Register
  */

typedef union {
  struct {
    uint32_t CURRENT_VALUE : 1;
    ///< This bit shows the current output value of the bfn_event module
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t WAITING : 1;
    ///< This bit indicates when the bfn_event module is waiting for the programmed
    ///< bfn_start time. In Repeat mode, this will only toggle low during the
    ///< single cycle of each event, so is not useful.
    ///< AccessType="RO/V" BitOffset="1" ResetValue="0x0"
    uint32_t DONE : 1;
    ///< This bit indicates that the bfn_module has reached its programmed
    ///< bfn time. In Repeate mode, this will only toggle high during the single
    ///< cycle of each event, so is not usefule.
    ///< AccessType="RO/V" BitOffset="2" ResetValue="0x0"
    uint32_t DEBUG : 29;
    ///< This field is different based on the DEBUG_MODE setting in the BFNE_CONFIG
    ///< register.
    ///< AccessType="RO/V" BitOffset="3" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_stat_reg_t;

#define JESD_BFNE_STAT_DEFAULT (0x00000000U)
#define JESD_BFNE_STAT_RD_MASK (0xffffffffU)
#define JESD_BFNE_STAT_WR_MASK (0x00000000U)


///< This bit shows the current output value of the bfn_event module
#define JESD_BFNE_STAT_CURRENT_VAL_BF_OFF ( 0)
#define JESD_BFNE_STAT_CURRENT_VAL_BF_WID ( 1)
#define JESD_BFNE_STAT_CURRENT_VAL_BF_MSK (0x00000001)
#define JESD_BFNE_STAT_CURRENT_VAL_BF_DEF (0x00000000)

///< This bit indicates when the bfn_event module is waiting for the programmed
///< bfn_start time. In Repeat mode, this will only toggle low during the
///< single cycle of each event, so is not useful.
#define JESD_BFNE_STAT_WAITING_BF_OFF ( 1)
#define JESD_BFNE_STAT_WAITING_BF_WID ( 1)
#define JESD_BFNE_STAT_WAITING_BF_MSK (0x00000002)
#define JESD_BFNE_STAT_WAITING_BF_DEF (0x00000000)

///< This bit indicates that the bfn_module has reached its programmed
///< bfn time. In Repeate mode, this will only toggle high during the single
///< cycle of each event, so is not usefule.
#define JESD_BFNE_STAT_DONE_BF_OFF ( 2)
#define JESD_BFNE_STAT_DONE_BF_WID ( 1)
#define JESD_BFNE_STAT_DONE_BF_MSK (0x00000004)
#define JESD_BFNE_STAT_DONE_BF_DEF (0x00000000)

///< This field is different based on the DEBUG_MODE setting in the BFNE_CONFIG
///< register.
#define JESD_BFNE_STAT_DBG_BF_OFF ( 3)
#define JESD_BFNE_STAT_DBG_BF_WID (29)
#define JESD_BFNE_STAT_DBG_BF_MSK (0xFFFFFFF8)
#define JESD_BFNE_STAT_DBG_BF_DEF (0x00000000)
#define JESD_BFNE_STAT_ARR_SZ0 (8)
#define JESD_BFNE_STAT_ARRAY_STRIDE0 (0x0004)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_BFN_CAP_EVENT_VLD register description at address offset 0x800
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/BFN_CAP_EVENT_VLD
  * BFN Timer capture valid register
  */

typedef union {
  struct {
    uint32_t SCRATCHPAD : 13;
    ///< The valid bits in the register indicate corresponding BFN time value
    ///< captured for different events when set to 1.            These can
    ///< be cleared which will enable re-capture of the event.       Bit 0
    ///< - JESD RX First Sample Received.       Bit 1 - JESD RX Started.
    ///< Bit 2 - JESD RX IP First SYSREF Pulse.       Bit 3 - JESD RX first
    ///< Syncpoint on Clock BFN.       Bit 4 - JESD RX Alarm.       Bit 5 -
    ///< JESD RX High Interrupt.       Bit 6 - JESD RX Low Interrupt.
    ///< Bit 7 - JESD TX start trig0 asserted.       Bit 8 - JESD TX start
    ///< trig1 asserted.       Bit 9 - JESD TX TSB buf fill lvl reached .
    ///< Bit 10 - JESD TX IP First SYSREF Pulse.       Bit 11 - JESD TX first
    ///< Syncpoint on Clock BFN.       Bit 12 - JESD ANT_RX_START received
    ///< at JESD port.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 19;
    ///< Reserved
    ///< AccessType="RO" BitOffset="13" ResetValue="None"
  } ;
  uint32_t value;
} jesd_bfne_bfn_cap_event_vld_reg_t;

#define JESD_BFNE_BFN_CAP_EVENT_VLD_DEFAULT (0x00000000U)
#define JESD_BFNE_BFN_CAP_EVENT_VLD_RD_MASK (0x00001fffU)
#define JESD_BFNE_BFN_CAP_EVENT_VLD_WR_MASK (0x00001fffU)


///< The valid bits in the register indicate corresponding BFN time value
///< captured for different events when set to 1.            These can
///< be cleared which will enable re-capture of the event.       Bit 0
///< - JESD RX First Sample Received.       Bit 1 - JESD RX Started.
///< Bit 2 - JESD RX IP First SYSREF Pulse.       Bit 3 - JESD RX first
///< Syncpoint on Clock BFN.       Bit 4 - JESD RX Alarm.       Bit 5 -
///< JESD RX High Interrupt.       Bit 6 - JESD RX Low Interrupt.
///< Bit 7 - JESD TX start trig0 asserted.       Bit 8 - JESD TX start
///< trig1 asserted.       Bit 9 - JESD TX TSB buf fill lvl reached .
///< Bit 10 - JESD TX IP First SYSREF Pulse.       Bit 11 - JESD TX first
///< Syncpoint on Clock BFN.       Bit 12 - JESD ANT_RX_START received
///< at JESD port.
#define JESD_BFNE_BFN_CAP_EVENT_VLD_SCRATCHPAD_BF_OFF ( 0)
#define JESD_BFNE_BFN_CAP_EVENT_VLD_SCRATCHPAD_BF_WID (13)
#define JESD_BFNE_BFN_CAP_EVENT_VLD_SCRATCHPAD_BF_MSK (0x00001FFF)
#define JESD_BFNE_BFN_CAP_EVENT_VLD_SCRATCHPAD_BF_DEF (0x00000000)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_BFN_CAP_RX_FIRST_SMPL_RCVD register description at address offset 0x810
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/BFN_CAP_RX_FIRST_SMPL_RCVD
  * BFN Timer value for JESD RX First Sample received
  */

typedef union {
  struct {
    uint32_t RX_FIRST_SMPL_RCVD : 32;
    ///< This value indicates the BFN timer value captured when first sample
    ///< is received on RX.                   The value is appropriate only
    ///< when corresponding valid bit is set in BFN capture valid register.
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_bfn_cap_rx_first_smpl_rcvd_reg_t;

#define JESD_BFNE_BFN_CAP_RX_FIRST_SMPL_RCVD_DEFAULT (0x00000000U)
#define JESD_BFNE_BFN_CAP_RX_FIRST_SMPL_RCVD_RD_MASK (0xffffffffU)
#define JESD_BFNE_BFN_CAP_RX_FIRST_SMPL_RCVD_WR_MASK (0x00000000U)


///< This value indicates the BFN timer value captured when first sample
///< is received on RX.                   The value is appropriate only
///< when corresponding valid bit is set in BFN capture valid register.
#define JESD_BFNE_BFN_CAP_RX_FIRST_SMPL_RCVD_RX_FIRST_SMPL_RCVD_BF_OFF ( 0)
#define JESD_BFNE_BFN_CAP_RX_FIRST_SMPL_RCVD_RX_FIRST_SMPL_RCVD_BF_WID (32)
#define JESD_BFNE_BFN_CAP_RX_FIRST_SMPL_RCVD_RX_FIRST_SMPL_RCVD_BF_MSK (0xFFFFFFFF)
#define JESD_BFNE_BFN_CAP_RX_FIRST_SMPL_RCVD_RX_FIRST_SMPL_RCVD_BF_DEF (0x00000000)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_BFN_CAP_RX_STARTED register description at address offset 0x814
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/BFN_CAP_RX_STARTED
  * BFN Timer value for JESD RX Started
  */

typedef union {
  struct {
    uint32_t RX_STARTED : 32;
    ///< This value indicates the BFN timer value captured when JESD RX Started
    ///< Signal is asserted.                   The value is appropriate only
    ///< when corresponding valid bit is set in BFN capture valid register.
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_bfn_cap_rx_started_reg_t;

#define JESD_BFNE_BFN_CAP_RX_STARTED_DEFAULT (0x00000000U)
#define JESD_BFNE_BFN_CAP_RX_STARTED_RD_MASK (0xffffffffU)
#define JESD_BFNE_BFN_CAP_RX_STARTED_WR_MASK (0x00000000U)


///< This value indicates the BFN timer value captured when JESD RX Started
///< Signal is asserted.                   The value is appropriate only
///< when corresponding valid bit is set in BFN capture valid register.
#define JESD_BFNE_BFN_CAP_RX_STARTED_RX_STARTED_BF_OFF ( 0)
#define JESD_BFNE_BFN_CAP_RX_STARTED_RX_STARTED_BF_WID (32)
#define JESD_BFNE_BFN_CAP_RX_STARTED_RX_STARTED_BF_MSK (0xFFFFFFFF)
#define JESD_BFNE_BFN_CAP_RX_STARTED_RX_STARTED_BF_DEF (0x00000000)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_BFN_CAP_RX_SYSREF register description at address offset 0x818
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/BFN_CAP_RX_SYSREF
  * BFN Timer value for JESD RX IP First SYSREF Pulse
  */

typedef union {
  struct {
    uint32_t RX_STARTED : 32;
    ///< This value indicates the BFN timer value captured when JESD RX IP
    ///< First SYSREF Pulse Signal is asserted.                   The value
    ///< is appropriate only when corresponding valid bit is set in BFN capture
    ///< valid register.
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_bfn_cap_rx_sysref_reg_t;

#define JESD_BFNE_BFN_CAP_RX_SYSREF_DEFAULT (0x00000000U)
#define JESD_BFNE_BFN_CAP_RX_SYSREF_RD_MASK (0xffffffffU)
#define JESD_BFNE_BFN_CAP_RX_SYSREF_WR_MASK (0x00000000U)


///< This value indicates the BFN timer value captured when JESD RX IP
///< First SYSREF Pulse Signal is asserted.                   The value
///< is appropriate only when corresponding valid bit is set in BFN capture
///< valid register.
#define JESD_BFNE_BFN_CAP_RX_SYSREF_RX_STARTED_BF_OFF ( 0)
#define JESD_BFNE_BFN_CAP_RX_SYSREF_RX_STARTED_BF_WID (32)
#define JESD_BFNE_BFN_CAP_RX_SYSREF_RX_STARTED_BF_MSK (0xFFFFFFFF)
#define JESD_BFNE_BFN_CAP_RX_SYSREF_RX_STARTED_BF_DEF (0x00000000)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_BFN_CAP_RX_BFN_SYNC_POINT register description at address offset 0x81c
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/BFN_CAP_RX_BFN_SYNC_POINT
  * BFN Timer value for JESD RX First BFN Syncpoint Pulse
  */

typedef union {
  struct {
    uint32_t RX_STARTED : 32;
    ///< This value indicates the BFN timer value captured when JESD RX First
    ///< BFN Syncpoint Pulse Signal is asserted.                   The value
    ///< is appropriate only when corresponding valid bit is set in BFN capture
    ///< valid register.
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_bfn_cap_rx_bfn_sync_point_reg_t;

#define JESD_BFNE_BFN_CAP_RX_BFN_SYNC_POINT_DEFAULT (0x00000000U)
#define JESD_BFNE_BFN_CAP_RX_BFN_SYNC_POINT_RD_MASK (0xffffffffU)
#define JESD_BFNE_BFN_CAP_RX_BFN_SYNC_POINT_WR_MASK (0x00000000U)


///< This value indicates the BFN timer value captured when JESD RX First
///< BFN Syncpoint Pulse Signal is asserted.                   The value
///< is appropriate only when corresponding valid bit is set in BFN capture
///< valid register.
#define JESD_BFNE_BFN_CAP_RX_BFN_SYNC_POINT_RX_STARTED_BF_OFF ( 0)
#define JESD_BFNE_BFN_CAP_RX_BFN_SYNC_POINT_RX_STARTED_BF_WID (32)
#define JESD_BFNE_BFN_CAP_RX_BFN_SYNC_POINT_RX_STARTED_BF_MSK (0xFFFFFFFF)
#define JESD_BFNE_BFN_CAP_RX_BFN_SYNC_POINT_RX_STARTED_BF_DEF (0x00000000)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_BFN_CAP_RX_ALARM register description at address offset 0x820
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/BFN_CAP_RX_ALARM
  * BFN Timer value for JESD RX Alarm
  */

typedef union {
  struct {
    uint32_t RX_STARTED : 32;
    ///< This value indicates the BFN timer value captured when JESD RX Alarm
    ///< Signal is asserted.                   The value is appropriate only
    ///< when corresponding valid bit is set in BFN capture valid register.
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_bfn_cap_rx_alarm_reg_t;

#define JESD_BFNE_BFN_CAP_RX_ALARM_DEFAULT (0x00000000U)
#define JESD_BFNE_BFN_CAP_RX_ALARM_RD_MASK (0xffffffffU)
#define JESD_BFNE_BFN_CAP_RX_ALARM_WR_MASK (0x00000000U)


///< This value indicates the BFN timer value captured when JESD RX Alarm
///< Signal is asserted.                   The value is appropriate only
///< when corresponding valid bit is set in BFN capture valid register.
#define JESD_BFNE_BFN_CAP_RX_ALARM_RX_STARTED_BF_OFF ( 0)
#define JESD_BFNE_BFN_CAP_RX_ALARM_RX_STARTED_BF_WID (32)
#define JESD_BFNE_BFN_CAP_RX_ALARM_RX_STARTED_BF_MSK (0xFFFFFFFF)
#define JESD_BFNE_BFN_CAP_RX_ALARM_RX_STARTED_BF_DEF (0x00000000)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_BFN_CAP_RX_HIGH_INTR register description at address offset 0x824
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/BFN_CAP_RX_HIGH_INTR
  * BFN Timer value for JESD RX High Interrupt
  */

typedef union {
  struct {
    uint32_t RX_STARTED : 32;
    ///< This value indicates the BFN timer value captured when JESD RX High
    ///< Interrupt Signal is asserted.                   The value is appropriate
    ///< only when corresponding valid bit is set in BFN capture valid register.
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_bfn_cap_rx_high_intr_reg_t;

#define JESD_BFNE_BFN_CAP_RX_HIGH_INTR_DEFAULT (0x00000000U)
#define JESD_BFNE_BFN_CAP_RX_HIGH_INTR_RD_MASK (0xffffffffU)
#define JESD_BFNE_BFN_CAP_RX_HIGH_INTR_WR_MASK (0x00000000U)


///< This value indicates the BFN timer value captured when JESD RX High
///< Interrupt Signal is asserted.                   The value is appropriate
///< only when corresponding valid bit is set in BFN capture valid register.
#define JESD_BFNE_BFN_CAP_RX_HIGH_INTR_RX_STARTED_BF_OFF ( 0)
#define JESD_BFNE_BFN_CAP_RX_HIGH_INTR_RX_STARTED_BF_WID (32)
#define JESD_BFNE_BFN_CAP_RX_HIGH_INTR_RX_STARTED_BF_MSK (0xFFFFFFFF)
#define JESD_BFNE_BFN_CAP_RX_HIGH_INTR_RX_STARTED_BF_DEF (0x00000000)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_BFN_CAP_RX_LOW_INTR register description at address offset 0x828
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/BFN_CAP_RX_LOW_INTR
  * BFN Timer value for JESD RX Low Interrupt
  */

typedef union {
  struct {
    uint32_t RX_STARTED : 32;
    ///< This value indicates the BFN timer value captured when JESD RX Low
    ///< Interrupt Signal is asserted.                   The value is appropriate
    ///< only when corresponding valid bit is set in BFN capture valid register.
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_bfn_cap_rx_low_intr_reg_t;

#define JESD_BFNE_BFN_CAP_RX_LOW_INTR_DEFAULT (0x00000000U)
#define JESD_BFNE_BFN_CAP_RX_LOW_INTR_RD_MASK (0xffffffffU)
#define JESD_BFNE_BFN_CAP_RX_LOW_INTR_WR_MASK (0x00000000U)


///< This value indicates the BFN timer value captured when JESD RX Low
///< Interrupt Signal is asserted.                   The value is appropriate
///< only when corresponding valid bit is set in BFN capture valid register.
#define JESD_BFNE_BFN_CAP_RX_LOW_INTR_RX_STARTED_BF_OFF ( 0)
#define JESD_BFNE_BFN_CAP_RX_LOW_INTR_RX_STARTED_BF_WID (32)
#define JESD_BFNE_BFN_CAP_RX_LOW_INTR_RX_STARTED_BF_MSK (0xFFFFFFFF)
#define JESD_BFNE_BFN_CAP_RX_LOW_INTR_RX_STARTED_BF_DEF (0x00000000)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_BFN_CAP_TX_START_TRIG0 register description at address offset 0x830
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/BFN_CAP_TX_START_TRIG0
  * BFN Timer value for JESD TX START TRIG 0
  */

typedef union {
  struct {
    uint32_t TX_TRIG0_ASSERTED : 32;
    ///< This value indicates the BFN timer value captured when JESD TX trig0
    ///< Signal is asserted.                   The value is appropriate only
    ///< when corresponding valid bit is set in BFN capture valid register.
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_bfn_cap_tx_start_trig0_reg_t;

#define JESD_BFNE_BFN_CAP_TX_START_TRIG0_DEFAULT (0x00000000U)
#define JESD_BFNE_BFN_CAP_TX_START_TRIG0_RD_MASK (0xffffffffU)
#define JESD_BFNE_BFN_CAP_TX_START_TRIG0_WR_MASK (0x00000000U)


///< This value indicates the BFN timer value captured when JESD TX trig0
///< Signal is asserted.                   The value is appropriate only
///< when corresponding valid bit is set in BFN capture valid register.
#define JESD_BFNE_BFN_CAP_TX_START_TRIG0_TX_TRIG0_ASSERTED_BF_OFF ( 0)
#define JESD_BFNE_BFN_CAP_TX_START_TRIG0_TX_TRIG0_ASSERTED_BF_WID (32)
#define JESD_BFNE_BFN_CAP_TX_START_TRIG0_TX_TRIG0_ASSERTED_BF_MSK (0xFFFFFFFF)
#define JESD_BFNE_BFN_CAP_TX_START_TRIG0_TX_TRIG0_ASSERTED_BF_DEF (0x00000000)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_BFN_CAP_TX_START_TRIG1 register description at address offset 0x834
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/BFN_CAP_TX_START_TRIG1
  * BFN Timer value for JESD TX START TRIG 1
  */

typedef union {
  struct {
    uint32_t TX_TRIG1_ASSERTED : 32;
    ///< This value indicates the BFN timer value captured when JESD TX trig1
    ///< Signal is asserted.                   The value is appropriate only
    ///< when corresponding valid bit is set in BFN capture valid register.
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_bfn_cap_tx_start_trig1_reg_t;

#define JESD_BFNE_BFN_CAP_TX_START_TRIG1_DEFAULT (0x00000000U)
#define JESD_BFNE_BFN_CAP_TX_START_TRIG1_RD_MASK (0xffffffffU)
#define JESD_BFNE_BFN_CAP_TX_START_TRIG1_WR_MASK (0x00000000U)


///< This value indicates the BFN timer value captured when JESD TX trig1
///< Signal is asserted.                   The value is appropriate only
///< when corresponding valid bit is set in BFN capture valid register.
#define JESD_BFNE_BFN_CAP_TX_START_TRIG1_TX_TRIG1_ASSERTED_BF_OFF ( 0)
#define JESD_BFNE_BFN_CAP_TX_START_TRIG1_TX_TRIG1_ASSERTED_BF_WID (32)
#define JESD_BFNE_BFN_CAP_TX_START_TRIG1_TX_TRIG1_ASSERTED_BF_MSK (0xFFFFFFFF)
#define JESD_BFNE_BFN_CAP_TX_START_TRIG1_TX_TRIG1_ASSERTED_BF_DEF (0x00000000)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_BFN_CAP_TX_TSB_BUF_LVL_FILL register description at address offset 0x838
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/BFN_CAP_TX_TSB_BUF_LVL_FILL
  * BFN Timer value for all JESD TX TSB BUF filled to programmed level
  */

typedef union {
  struct {
    uint32_t TX_TSB_BUF_LVL_FILLED : 32;
    ///< This value indicates the BFN timer value captured when all JESD TX
    ///< TSB bufferes filled to programmed level.                   The value
    ///< is appropriate only when corresponding valid bit is set in BFN capture
    ///< valid register.
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_bfn_cap_tx_tsb_buf_lvl_fill_reg_t;

#define JESD_BFNE_BFN_CAP_TX_TSB_BUF_LVL_FILL_DEFAULT (0x00000000U)
#define JESD_BFNE_BFN_CAP_TX_TSB_BUF_LVL_FILL_RD_MASK (0xffffffffU)
#define JESD_BFNE_BFN_CAP_TX_TSB_BUF_LVL_FILL_WR_MASK (0x00000000U)


///< This value indicates the BFN timer value captured when all JESD TX
///< TSB bufferes filled to programmed level.                   The value
///< is appropriate only when corresponding valid bit is set in BFN capture
///< valid register.
#define JESD_BFNE_BFN_CAP_TX_TSB_BUF_LVL_FILL_TX_TSB_BUF_LVL_FILLED_BF_OFF ( 0)
#define JESD_BFNE_BFN_CAP_TX_TSB_BUF_LVL_FILL_TX_TSB_BUF_LVL_FILLED_BF_WID (32)
#define JESD_BFNE_BFN_CAP_TX_TSB_BUF_LVL_FILL_TX_TSB_BUF_LVL_FILLED_BF_MSK (0xFFFFFFFF)
#define JESD_BFNE_BFN_CAP_TX_TSB_BUF_LVL_FILL_TX_TSB_BUF_LVL_FILLED_BF_DEF (0x00000000)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_BFN_CAP_TX_SYSREF register description at address offset 0x83c
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/BFN_CAP_TX_SYSREF
  * BFN Timer value for JESD TX IP First SYSREF Pulse
  */

typedef union {
  struct {
    uint32_t TX_SYSREF_ASSERTED : 32;
    ///< This value indicates the BFN timer value captured when JESD TX IP
    ///< First SYSREF Pulse Signal is asserted.                   The value
    ///< is appropriate only when corresponding valid bit is set in BFN capture
    ///< valid register.
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_bfn_cap_tx_sysref_reg_t;

#define JESD_BFNE_BFN_CAP_TX_SYSREF_DEFAULT (0x00000000U)
#define JESD_BFNE_BFN_CAP_TX_SYSREF_RD_MASK (0xffffffffU)
#define JESD_BFNE_BFN_CAP_TX_SYSREF_WR_MASK (0x00000000U)


///< This value indicates the BFN timer value captured when JESD TX IP
///< First SYSREF Pulse Signal is asserted.                   The value
///< is appropriate only when corresponding valid bit is set in BFN capture
///< valid register.
#define JESD_BFNE_BFN_CAP_TX_SYSREF_TX_SYSREF_ASSERTED_BF_OFF ( 0)
#define JESD_BFNE_BFN_CAP_TX_SYSREF_TX_SYSREF_ASSERTED_BF_WID (32)
#define JESD_BFNE_BFN_CAP_TX_SYSREF_TX_SYSREF_ASSERTED_BF_MSK (0xFFFFFFFF)
#define JESD_BFNE_BFN_CAP_TX_SYSREF_TX_SYSREF_ASSERTED_BF_DEF (0x00000000)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_BFN_CAP_TX_BFN_SYNC_POINT register description at address offset 0x840
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/BFN_CAP_TX_BFN_SYNC_POINT
  * BFN Timer value for JESD TX First BFN Syncpoint Pulse
  */

typedef union {
  struct {
    uint32_t TX_BFN_SP_DETECTED : 32;
    ///< This value indicates the BFN timer value captured when JESD TX First
    ///< BFN Syncpoint Pulse Signal is asserted.                   The value
    ///< is appropriate only when corresponding valid bit is set in BFN capture
    ///< valid register.
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_bfn_cap_tx_bfn_sync_point_reg_t;

#define JESD_BFNE_BFN_CAP_TX_BFN_SYNC_POINT_DEFAULT (0x00000000U)
#define JESD_BFNE_BFN_CAP_TX_BFN_SYNC_POINT_RD_MASK (0xffffffffU)
#define JESD_BFNE_BFN_CAP_TX_BFN_SYNC_POINT_WR_MASK (0x00000000U)


///< This value indicates the BFN timer value captured when JESD TX First
///< BFN Syncpoint Pulse Signal is asserted.                   The value
///< is appropriate only when corresponding valid bit is set in BFN capture
///< valid register.
#define JESD_BFNE_BFN_CAP_TX_BFN_SYNC_POINT_TX_BFN_SP_DETECTED_BF_OFF ( 0)
#define JESD_BFNE_BFN_CAP_TX_BFN_SYNC_POINT_TX_BFN_SP_DETECTED_BF_WID (32)
#define JESD_BFNE_BFN_CAP_TX_BFN_SYNC_POINT_TX_BFN_SP_DETECTED_BF_MSK (0xFFFFFFFF)
#define JESD_BFNE_BFN_CAP_TX_BFN_SYNC_POINT_TX_BFN_SP_DETECTED_BF_DEF (0x00000000)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_BFN_CAP_ANT_RX_START register description at address offset 0x844
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/BFN_CAP_ANT_RX_START
  * BFN Timer value for JESD ANT_RX_STARTED
  */

typedef union {
  struct {
    uint32_t ANT_RX_START_DETECTED : 32;
    ///< This value indicates the BFN timer value captured when JESD ANT_RX_STRATED
    ///< reached JESD I/O                   The value is appropriate only when
    ///< corresponding valid bit is set in BFN capture valid register.
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_bfn_cap_ant_rx_start_reg_t;

#define JESD_BFNE_BFN_CAP_ANT_RX_START_DEFAULT (0x00000000U)
#define JESD_BFNE_BFN_CAP_ANT_RX_START_RD_MASK (0xffffffffU)
#define JESD_BFNE_BFN_CAP_ANT_RX_START_WR_MASK (0x00000000U)


///< This value indicates the BFN timer value captured when JESD ANT_RX_STRATED
///< reached JESD I/O                   The value is appropriate only when
///< corresponding valid bit is set in BFN capture valid register.
#define JESD_BFNE_BFN_CAP_ANT_RX_START_ANT_RX_START_DETECTED_BF_OFF ( 0)
#define JESD_BFNE_BFN_CAP_ANT_RX_START_ANT_RX_START_DETECTED_BF_WID (32)
#define JESD_BFNE_BFN_CAP_ANT_RX_START_ANT_RX_START_DETECTED_BF_MSK (0xFFFFFFFF)
#define JESD_BFNE_BFN_CAP_ANT_RX_START_ANT_RX_START_DETECTED_BF_DEF (0x00000000)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_BFN_RX_SP_MON_CAP_VLD register description at address offset 0x880
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/BFN_RX_SP_MON_CAP_VLD
  * Sync point debug signal capture valid
  */

typedef union {
  struct {
    uint32_t SIG0_CAP_VLD : 1;
    ///< Indicates the signal 0 capture is complete.
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
    uint32_t SIG1_CAP_VLD : 1;
    ///< Indicates the signal 1 capture is complete.
    ///< AccessType="RO" BitOffset="1" ResetValue="0x0"
    uint32_t SIG2_CAP_VLD : 1;
    ///< Indicates the signal 2 capture is complete.
    ///< AccessType="RO" BitOffset="2" ResetValue="0x0"
    uint32_t  : 29;
    ///< Reserved
    ///< AccessType="RO" BitOffset="3" ResetValue="None"
  } ;
  uint32_t value;
} jesd_bfne_bfn_rx_sp_mon_cap_vld_reg_t;

#define JESD_BFNE_BFN_RX_SP_MON_CAP_VLD_DEFAULT (0x00000000U)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_VLD_RD_MASK (0x00000007U)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_VLD_WR_MASK (0x00000000U)


///< Indicates the signal 0 capture is complete.
#define JESD_BFNE_BFN_RX_SP_MON_CAP_VLD_SIG0_CAP_VLD_BF_OFF ( 0)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_VLD_SIG0_CAP_VLD_BF_WID ( 1)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_VLD_SIG0_CAP_VLD_BF_MSK (0x00000001)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_VLD_SIG0_CAP_VLD_BF_DEF (0x00000000)

///< Indicates the signal 1 capture is complete.
#define JESD_BFNE_BFN_RX_SP_MON_CAP_VLD_SIG1_CAP_VLD_BF_OFF ( 1)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_VLD_SIG1_CAP_VLD_BF_WID ( 1)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_VLD_SIG1_CAP_VLD_BF_MSK (0x00000002)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_VLD_SIG1_CAP_VLD_BF_DEF (0x00000000)

///< Indicates the signal 2 capture is complete.
#define JESD_BFNE_BFN_RX_SP_MON_CAP_VLD_SIG2_CAP_VLD_BF_OFF ( 2)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_VLD_SIG2_CAP_VLD_BF_WID ( 1)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_VLD_SIG2_CAP_VLD_BF_MSK (0x00000004)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_VLD_SIG2_CAP_VLD_BF_DEF (0x00000000)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_BFN_TX_SP_MON_CAP_VLD register description at address offset 0x884
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/BFN_TX_SP_MON_CAP_VLD
  * Sync point debug signal capture valid
  */

typedef union {
  struct {
    uint32_t SIG0_CAP_VLD : 1;
    ///< Indicates the signal 0 capture is complete.
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
    uint32_t SIG1_CAP_VLD : 1;
    ///< Indicates the signal 1 capture is complete.
    ///< AccessType="RO" BitOffset="1" ResetValue="0x0"
    uint32_t SIG2_CAP_VLD : 1;
    ///< Indicates the signal 2 capture is complete.
    ///< AccessType="RO" BitOffset="2" ResetValue="0x0"
    uint32_t  : 29;
    ///< Reserved
    ///< AccessType="RO" BitOffset="3" ResetValue="None"
  } ;
  uint32_t value;
} jesd_bfne_bfn_tx_sp_mon_cap_vld_reg_t;

#define JESD_BFNE_BFN_TX_SP_MON_CAP_VLD_DEFAULT (0x00000000U)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_VLD_RD_MASK (0x00000007U)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_VLD_WR_MASK (0x00000000U)


///< Indicates the signal 0 capture is complete.
#define JESD_BFNE_BFN_TX_SP_MON_CAP_VLD_SIG0_CAP_VLD_BF_OFF ( 0)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_VLD_SIG0_CAP_VLD_BF_WID ( 1)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_VLD_SIG0_CAP_VLD_BF_MSK (0x00000001)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_VLD_SIG0_CAP_VLD_BF_DEF (0x00000000)

///< Indicates the signal 1 capture is complete.
#define JESD_BFNE_BFN_TX_SP_MON_CAP_VLD_SIG1_CAP_VLD_BF_OFF ( 1)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_VLD_SIG1_CAP_VLD_BF_WID ( 1)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_VLD_SIG1_CAP_VLD_BF_MSK (0x00000002)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_VLD_SIG1_CAP_VLD_BF_DEF (0x00000000)

///< Indicates the signal 2 capture is complete.
#define JESD_BFNE_BFN_TX_SP_MON_CAP_VLD_SIG2_CAP_VLD_BF_OFF ( 2)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_VLD_SIG2_CAP_VLD_BF_WID ( 1)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_VLD_SIG2_CAP_VLD_BF_MSK (0x00000004)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_VLD_SIG2_CAP_VLD_BF_DEF (0x00000000)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_BFN_TX_SP_MON_CAP_REG0[4] register description at address offset 0x900
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/BFN_TX_SP_MON_CAP_REG0
  * Sync Point signal capture value
  */

typedef union {
  struct {
    uint32_t CAP_DATA : 32;
    ///< 32-bit signal capture value.
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_bfn_tx_sp_mon_cap_reg0_reg_t;

#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG0_DEFAULT (0x00000000U)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG0_RD_MASK (0xffffffffU)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG0_WR_MASK (0x00000000U)


///< 32-bit signal capture value.
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG0_CAP_DATA_BF_OFF ( 0)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG0_CAP_DATA_BF_WID (32)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG0_CAP_DATA_BF_MSK (0xFFFFFFFF)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG0_CAP_DATA_BF_DEF (0x00000000)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG0_ARR_SZ0 (4)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG0_ARRAY_STRIDE0 (0x0004)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_BFN_TX_SP_MON_CAP_REG1[4] register description at address offset 0x910
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/BFN_TX_SP_MON_CAP_REG1
  * Sync Point signal capture value
  */

typedef union {
  struct {
    uint32_t CAP_DATA : 32;
    ///< 32-bit signal capture value.
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_bfn_tx_sp_mon_cap_reg1_reg_t;

#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG1_DEFAULT (0x00000000U)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG1_RD_MASK (0xffffffffU)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG1_WR_MASK (0x00000000U)


///< 32-bit signal capture value.
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG1_CAP_DATA_BF_OFF ( 0)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG1_CAP_DATA_BF_WID (32)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG1_CAP_DATA_BF_MSK (0xFFFFFFFF)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG1_CAP_DATA_BF_DEF (0x00000000)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG1_ARR_SZ0 (4)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG1_ARRAY_STRIDE0 (0x0004)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_BFN_TX_SP_MON_CAP_REG2[4] register description at address offset 0x920
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/BFN_TX_SP_MON_CAP_REG2
  * Sync Point signal capture value
  */

typedef union {
  struct {
    uint32_t CAP_DATA : 32;
    ///< 32-bit signal capture value.
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_bfn_tx_sp_mon_cap_reg2_reg_t;

#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG2_DEFAULT (0x00000000U)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG2_RD_MASK (0xffffffffU)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG2_WR_MASK (0x00000000U)


///< 32-bit signal capture value.
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG2_CAP_DATA_BF_OFF ( 0)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG2_CAP_DATA_BF_WID (32)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG2_CAP_DATA_BF_MSK (0xFFFFFFFF)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG2_CAP_DATA_BF_DEF (0x00000000)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG2_ARR_SZ0 (4)
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG2_ARRAY_STRIDE0 (0x0004)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_BFN_RX_SP_MON_CAP_REG0[4] register description at address offset 0x930
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/BFN_RX_SP_MON_CAP_REG0
  * Sync Point signal capture value
  */

typedef union {
  struct {
    uint32_t CAP_DATA : 32;
    ///< 32-bit signal capture value.
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_bfn_rx_sp_mon_cap_reg0_reg_t;

#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG0_DEFAULT (0x00000000U)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG0_RD_MASK (0xffffffffU)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG0_WR_MASK (0x00000000U)


///< 32-bit signal capture value.
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG0_CAP_DATA_BF_OFF ( 0)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG0_CAP_DATA_BF_WID (32)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG0_CAP_DATA_BF_MSK (0xFFFFFFFF)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG0_CAP_DATA_BF_DEF (0x00000000)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG0_ARR_SZ0 (4)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG0_ARRAY_STRIDE0 (0x0004)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_BFN_RX_SP_MON_CAP_REG1[4] register description at address offset 0x940
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/BFN_RX_SP_MON_CAP_REG1
  * Sync Point signal capture value
  */

typedef union {
  struct {
    uint32_t CAP_DATA : 32;
    ///< 32-bit signal capture value.
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_bfn_rx_sp_mon_cap_reg1_reg_t;

#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG1_DEFAULT (0x00000000U)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG1_RD_MASK (0xffffffffU)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG1_WR_MASK (0x00000000U)


///< 32-bit signal capture value.
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG1_CAP_DATA_BF_OFF ( 0)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG1_CAP_DATA_BF_WID (32)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG1_CAP_DATA_BF_MSK (0xFFFFFFFF)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG1_CAP_DATA_BF_DEF (0x00000000)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG1_ARR_SZ0 (4)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG1_ARRAY_STRIDE0 (0x0004)


/** @brief JESDABC_BFN_EVENTS_MEM_JESDABC_BFN_EVENTS_BFN_RX_SP_MON_CAP_REG2[4] register description at address offset 0x950
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_bfn_events_MEM/jesdabc_bfn_events/BFN_RX_SP_MON_CAP_REG2
  * Sync Point signal capture value
  */

typedef union {
  struct {
    uint32_t CAP_DATA : 32;
    ///< 32-bit signal capture value.
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesd_bfne_bfn_rx_sp_mon_cap_reg2_reg_t;

#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG2_DEFAULT (0x00000000U)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG2_RD_MASK (0xffffffffU)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG2_WR_MASK (0x00000000U)


///< 32-bit signal capture value.
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG2_CAP_DATA_BF_OFF ( 0)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG2_CAP_DATA_BF_WID (32)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG2_CAP_DATA_BF_MSK (0xFFFFFFFF)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG2_CAP_DATA_BF_DEF (0x00000000)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG2_ARR_SZ0 (4)
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG2_ARRAY_STRIDE0 (0x0004)

//************************************************ /RegisterStructs


// ******************************************* Register pointer macros

#define JESD_BFNE_SCRATCH_REG(_BASE) ((jesd_bfne_scratch_reg_t*) JESD_BFNE_SCRATCH_ADR(_BASE))
#define JESD_BFNE_APB_BRDG_STAT_REG(_BASE) ((jesd_bfne_apb_brdg_stat_reg_t*) JESD_BFNE_APB_BRDG_STAT_ADR(_BASE))
#define JESD_BFNE_ISYNC_CTRL_REG(_BASE) ((jesd_bfne_isync_ctrl_reg_t*) JESD_BFNE_ISYNC_CTRL_ADR(_BASE))
#define JESD_BFNE_ISYNC_LCNT_INC_REG(_BASE) ((jesd_bfne_isync_lcnt_inc_reg_t*) JESD_BFNE_ISYNC_LCNT_INC_ADR(_BASE))
#define JESD_BFNE_ISYNC_TEN_MS_CNT_REG(_BASE) ((jesd_bfne_isync_ten_ms_cnt_reg_t*) JESD_BFNE_ISYNC_TEN_MS_CNT_ADR(_BASE))
#define JESD_BFNE_ISYNC_INC_PRE_REG(_BASE) ((jesd_bfne_isync_inc_pre_reg_t*) JESD_BFNE_ISYNC_INC_PRE_ADR(_BASE))
#define JESD_BFNE_ISYNC_CNT_ADJ_REG(_BASE) ((jesd_bfne_isync_cnt_adj_reg_t*) JESD_BFNE_ISYNC_CNT_ADJ_ADR(_BASE))
#define JESD_BFNE_ISYNC_BFN_CNT_SYNC_REG(_BASE) ((jesd_bfne_isync_bfn_cnt_sync_reg_t*) JESD_BFNE_ISYNC_BFN_CNT_SYNC_ADR(_BASE))
#define JESD_BFNE_ISYNC_BFN_CNT_REG(_BASE) ((jesd_bfne_isync_bfn_cnt_reg_t*) JESD_BFNE_ISYNC_BFN_CNT_ADR(_BASE))
#define JESD_BFNE_CFG0_REG(_BASE) ((jesd_bfne_cfg_reg_t*) JESD_BFNE_CFG0_ADR(_BASE))
#define JESD_BFNE_CFG1_REG(_BASE) ((jesd_bfne_cfg_reg_t*) JESD_BFNE_CFG1_ADR(_BASE))
#define JESD_BFNE_CFG2_REG(_BASE) ((jesd_bfne_cfg_reg_t*) JESD_BFNE_CFG2_ADR(_BASE))
#define JESD_BFNE_CFG3_REG(_BASE) ((jesd_bfne_cfg_reg_t*) JESD_BFNE_CFG3_ADR(_BASE))
#define JESD_BFNE_CFG4_REG(_BASE) ((jesd_bfne_cfg_reg_t*) JESD_BFNE_CFG4_ADR(_BASE))
#define JESD_BFNE_CFG5_REG(_BASE) ((jesd_bfne_cfg_reg_t*) JESD_BFNE_CFG5_ADR(_BASE))
#define JESD_BFNE_CFG6_REG(_BASE) ((jesd_bfne_cfg_reg_t*) JESD_BFNE_CFG6_ADR(_BASE))
#define JESD_BFNE_CFG7_REG(_BASE) ((jesd_bfne_cfg_reg_t*) JESD_BFNE_CFG7_ADR(_BASE))
#define JESD_BFNE_INCR0_REG(_BASE) ((jesd_bfne_incr_reg_t*) JESD_BFNE_INCR0_ADR(_BASE))
#define JESD_BFNE_INCR1_REG(_BASE) ((jesd_bfne_incr_reg_t*) JESD_BFNE_INCR1_ADR(_BASE))
#define JESD_BFNE_INCR2_REG(_BASE) ((jesd_bfne_incr_reg_t*) JESD_BFNE_INCR2_ADR(_BASE))
#define JESD_BFNE_INCR3_REG(_BASE) ((jesd_bfne_incr_reg_t*) JESD_BFNE_INCR3_ADR(_BASE))
#define JESD_BFNE_INCR4_REG(_BASE) ((jesd_bfne_incr_reg_t*) JESD_BFNE_INCR4_ADR(_BASE))
#define JESD_BFNE_INCR5_REG(_BASE) ((jesd_bfne_incr_reg_t*) JESD_BFNE_INCR5_ADR(_BASE))
#define JESD_BFNE_INCR6_REG(_BASE) ((jesd_bfne_incr_reg_t*) JESD_BFNE_INCR6_ADR(_BASE))
#define JESD_BFNE_INCR7_REG(_BASE) ((jesd_bfne_incr_reg_t*) JESD_BFNE_INCR7_ADR(_BASE))
#define JESD_BFNE_START0_REG(_BASE) ((jesd_bfne_start_reg_t*) JESD_BFNE_START0_ADR(_BASE))
#define JESD_BFNE_START1_REG(_BASE) ((jesd_bfne_start_reg_t*) JESD_BFNE_START1_ADR(_BASE))
#define JESD_BFNE_START2_REG(_BASE) ((jesd_bfne_start_reg_t*) JESD_BFNE_START2_ADR(_BASE))
#define JESD_BFNE_START3_REG(_BASE) ((jesd_bfne_start_reg_t*) JESD_BFNE_START3_ADR(_BASE))
#define JESD_BFNE_START4_REG(_BASE) ((jesd_bfne_start_reg_t*) JESD_BFNE_START4_ADR(_BASE))
#define JESD_BFNE_START5_REG(_BASE) ((jesd_bfne_start_reg_t*) JESD_BFNE_START5_ADR(_BASE))
#define JESD_BFNE_START6_REG(_BASE) ((jesd_bfne_start_reg_t*) JESD_BFNE_START6_ADR(_BASE))
#define JESD_BFNE_START7_REG(_BASE) ((jesd_bfne_start_reg_t*) JESD_BFNE_START7_ADR(_BASE))
#define JESD_BFNE_STAT0_REG(_BASE) ((jesd_bfne_stat_reg_t*) JESD_BFNE_STAT0_ADR(_BASE))
#define JESD_BFNE_STAT1_REG(_BASE) ((jesd_bfne_stat_reg_t*) JESD_BFNE_STAT1_ADR(_BASE))
#define JESD_BFNE_STAT2_REG(_BASE) ((jesd_bfne_stat_reg_t*) JESD_BFNE_STAT2_ADR(_BASE))
#define JESD_BFNE_STAT3_REG(_BASE) ((jesd_bfne_stat_reg_t*) JESD_BFNE_STAT3_ADR(_BASE))
#define JESD_BFNE_STAT4_REG(_BASE) ((jesd_bfne_stat_reg_t*) JESD_BFNE_STAT4_ADR(_BASE))
#define JESD_BFNE_STAT5_REG(_BASE) ((jesd_bfne_stat_reg_t*) JESD_BFNE_STAT5_ADR(_BASE))
#define JESD_BFNE_STAT6_REG(_BASE) ((jesd_bfne_stat_reg_t*) JESD_BFNE_STAT6_ADR(_BASE))
#define JESD_BFNE_STAT7_REG(_BASE) ((jesd_bfne_stat_reg_t*) JESD_BFNE_STAT7_ADR(_BASE))
#define JESD_BFNE_BFN_CAP_EVENT_VLD_REG(_BASE) ((jesd_bfne_bfn_cap_event_vld_reg_t*) JESD_BFNE_BFN_CAP_EVENT_VLD_ADR(_BASE))
#define JESD_BFNE_BFN_CAP_RX_FIRST_SMPL_RCVD_REG(_BASE) ((jesd_bfne_bfn_cap_rx_first_smpl_rcvd_reg_t*) JESD_BFNE_BFN_CAP_RX_FIRST_SMPL_RCVD_ADR(_BASE))
#define JESD_BFNE_BFN_CAP_RX_STARTED_REG(_BASE) ((jesd_bfne_bfn_cap_rx_started_reg_t*) JESD_BFNE_BFN_CAP_RX_STARTED_ADR(_BASE))
#define JESD_BFNE_BFN_CAP_RX_SYSREF_REG(_BASE) ((jesd_bfne_bfn_cap_rx_sysref_reg_t*) JESD_BFNE_BFN_CAP_RX_SYSREF_ADR(_BASE))
#define JESD_BFNE_BFN_CAP_RX_BFN_SYNC_POINT_REG(_BASE) ((jesd_bfne_bfn_cap_rx_bfn_sync_point_reg_t*) JESD_BFNE_BFN_CAP_RX_BFN_SYNC_POINT_ADR(_BASE))
#define JESD_BFNE_BFN_CAP_RX_ALARM_REG(_BASE) ((jesd_bfne_bfn_cap_rx_alarm_reg_t*) JESD_BFNE_BFN_CAP_RX_ALARM_ADR(_BASE))
#define JESD_BFNE_BFN_CAP_RX_HIGH_INTR_REG(_BASE) ((jesd_bfne_bfn_cap_rx_high_intr_reg_t*) JESD_BFNE_BFN_CAP_RX_HIGH_INTR_ADR(_BASE))
#define JESD_BFNE_BFN_CAP_RX_LOW_INTR_REG(_BASE) ((jesd_bfne_bfn_cap_rx_low_intr_reg_t*) JESD_BFNE_BFN_CAP_RX_LOW_INTR_ADR(_BASE))
#define JESD_BFNE_BFN_CAP_TX_START_TRIG0_REG(_BASE) ((jesd_bfne_bfn_cap_tx_start_trig0_reg_t*) JESD_BFNE_BFN_CAP_TX_START_TRIG0_ADR(_BASE))
#define JESD_BFNE_BFN_CAP_TX_START_TRIG1_REG(_BASE) ((jesd_bfne_bfn_cap_tx_start_trig1_reg_t*) JESD_BFNE_BFN_CAP_TX_START_TRIG1_ADR(_BASE))
#define JESD_BFNE_BFN_CAP_TX_TSB_BUF_LVL_FILL_REG(_BASE) ((jesd_bfne_bfn_cap_tx_tsb_buf_lvl_fill_reg_t*) JESD_BFNE_BFN_CAP_TX_TSB_BUF_LVL_FILL_ADR(_BASE))
#define JESD_BFNE_BFN_CAP_TX_SYSREF_REG(_BASE) ((jesd_bfne_bfn_cap_tx_sysref_reg_t*) JESD_BFNE_BFN_CAP_TX_SYSREF_ADR(_BASE))
#define JESD_BFNE_BFN_CAP_TX_BFN_SYNC_POINT_REG(_BASE) ((jesd_bfne_bfn_cap_tx_bfn_sync_point_reg_t*) JESD_BFNE_BFN_CAP_TX_BFN_SYNC_POINT_ADR(_BASE))
#define JESD_BFNE_BFN_CAP_ANT_RX_START_REG(_BASE) ((jesd_bfne_bfn_cap_ant_rx_start_reg_t*) JESD_BFNE_BFN_CAP_ANT_RX_START_ADR(_BASE))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_VLD_REG(_BASE) ((jesd_bfne_bfn_rx_sp_mon_cap_vld_reg_t*) JESD_BFNE_BFN_RX_SP_MON_CAP_VLD_ADR(_BASE))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_VLD_REG(_BASE) ((jesd_bfne_bfn_tx_sp_mon_cap_vld_reg_t*) JESD_BFNE_BFN_TX_SP_MON_CAP_VLD_ADR(_BASE))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG00_REG(_BASE) ((jesd_bfne_bfn_tx_sp_mon_cap_reg0_reg_t*) JESD_BFNE_BFN_TX_SP_MON_CAP_REG00_ADR(_BASE))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG01_REG(_BASE) ((jesd_bfne_bfn_tx_sp_mon_cap_reg0_reg_t*) JESD_BFNE_BFN_TX_SP_MON_CAP_REG01_ADR(_BASE))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG02_REG(_BASE) ((jesd_bfne_bfn_tx_sp_mon_cap_reg0_reg_t*) JESD_BFNE_BFN_TX_SP_MON_CAP_REG02_ADR(_BASE))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG03_REG(_BASE) ((jesd_bfne_bfn_tx_sp_mon_cap_reg0_reg_t*) JESD_BFNE_BFN_TX_SP_MON_CAP_REG03_ADR(_BASE))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG10_REG(_BASE) ((jesd_bfne_bfn_tx_sp_mon_cap_reg1_reg_t*) JESD_BFNE_BFN_TX_SP_MON_CAP_REG10_ADR(_BASE))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG11_REG(_BASE) ((jesd_bfne_bfn_tx_sp_mon_cap_reg1_reg_t*) JESD_BFNE_BFN_TX_SP_MON_CAP_REG11_ADR(_BASE))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG12_REG(_BASE) ((jesd_bfne_bfn_tx_sp_mon_cap_reg1_reg_t*) JESD_BFNE_BFN_TX_SP_MON_CAP_REG12_ADR(_BASE))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG13_REG(_BASE) ((jesd_bfne_bfn_tx_sp_mon_cap_reg1_reg_t*) JESD_BFNE_BFN_TX_SP_MON_CAP_REG13_ADR(_BASE))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG20_REG(_BASE) ((jesd_bfne_bfn_tx_sp_mon_cap_reg2_reg_t*) JESD_BFNE_BFN_TX_SP_MON_CAP_REG20_ADR(_BASE))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG21_REG(_BASE) ((jesd_bfne_bfn_tx_sp_mon_cap_reg2_reg_t*) JESD_BFNE_BFN_TX_SP_MON_CAP_REG21_ADR(_BASE))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG22_REG(_BASE) ((jesd_bfne_bfn_tx_sp_mon_cap_reg2_reg_t*) JESD_BFNE_BFN_TX_SP_MON_CAP_REG22_ADR(_BASE))
#define JESD_BFNE_BFN_TX_SP_MON_CAP_REG23_REG(_BASE) ((jesd_bfne_bfn_tx_sp_mon_cap_reg2_reg_t*) JESD_BFNE_BFN_TX_SP_MON_CAP_REG23_ADR(_BASE))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG00_REG(_BASE) ((jesd_bfne_bfn_rx_sp_mon_cap_reg0_reg_t*) JESD_BFNE_BFN_RX_SP_MON_CAP_REG00_ADR(_BASE))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG01_REG(_BASE) ((jesd_bfne_bfn_rx_sp_mon_cap_reg0_reg_t*) JESD_BFNE_BFN_RX_SP_MON_CAP_REG01_ADR(_BASE))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG02_REG(_BASE) ((jesd_bfne_bfn_rx_sp_mon_cap_reg0_reg_t*) JESD_BFNE_BFN_RX_SP_MON_CAP_REG02_ADR(_BASE))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG03_REG(_BASE) ((jesd_bfne_bfn_rx_sp_mon_cap_reg0_reg_t*) JESD_BFNE_BFN_RX_SP_MON_CAP_REG03_ADR(_BASE))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG10_REG(_BASE) ((jesd_bfne_bfn_rx_sp_mon_cap_reg1_reg_t*) JESD_BFNE_BFN_RX_SP_MON_CAP_REG10_ADR(_BASE))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG11_REG(_BASE) ((jesd_bfne_bfn_rx_sp_mon_cap_reg1_reg_t*) JESD_BFNE_BFN_RX_SP_MON_CAP_REG11_ADR(_BASE))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG12_REG(_BASE) ((jesd_bfne_bfn_rx_sp_mon_cap_reg1_reg_t*) JESD_BFNE_BFN_RX_SP_MON_CAP_REG12_ADR(_BASE))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG13_REG(_BASE) ((jesd_bfne_bfn_rx_sp_mon_cap_reg1_reg_t*) JESD_BFNE_BFN_RX_SP_MON_CAP_REG13_ADR(_BASE))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG20_REG(_BASE) ((jesd_bfne_bfn_rx_sp_mon_cap_reg2_reg_t*) JESD_BFNE_BFN_RX_SP_MON_CAP_REG20_ADR(_BASE))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG21_REG(_BASE) ((jesd_bfne_bfn_rx_sp_mon_cap_reg2_reg_t*) JESD_BFNE_BFN_RX_SP_MON_CAP_REG21_ADR(_BASE))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG22_REG(_BASE) ((jesd_bfne_bfn_rx_sp_mon_cap_reg2_reg_t*) JESD_BFNE_BFN_RX_SP_MON_CAP_REG22_ADR(_BASE))
#define JESD_BFNE_BFN_RX_SP_MON_CAP_REG23_REG(_BASE) ((jesd_bfne_bfn_rx_sp_mon_cap_reg2_reg_t*) JESD_BFNE_BFN_RX_SP_MON_CAP_REG23_ADR(_BASE))

// ******************************************* /Register pointer macros


// ******************************************* AddressSpace struct
typedef struct
{
    jesd_bfne_scratch_reg_t SCRATCH; /*< Address offset = 0x0 */
    jesd_bfne_apb_brdg_stat_reg_t APB_BRDG_STAT; /*< Address offset = 0x4 */
    const uint8_t        reservedArea0 [56];  /*< Address offset = 0x8 */
    jesd_bfne_isync_ctrl_reg_t ISYNC_CTRL; /*< Address offset = 0x40 */
    jesd_bfne_isync_lcnt_inc_reg_t ISYNC_LCNT_INC; /*< Address offset = 0x44 */
    jesd_bfne_isync_ten_ms_cnt_reg_t ISYNC_TEN_MS_CNT; /*< Address offset = 0x48 */
    jesd_bfne_isync_inc_pre_reg_t ISYNC_INC_PRE; /*< Address offset = 0x4c */
    jesd_bfne_isync_cnt_adj_reg_t ISYNC_CNT_ADJ; /*< Address offset = 0x50 */
    jesd_bfne_isync_bfn_cnt_sync_reg_t ISYNC_BFN_CNT_SYNC; /*< Address offset = 0x54 */
    jesd_bfne_isync_bfn_cnt_reg_t ISYNC_BFN_CNT; /*< Address offset = 0x58 */
    const uint8_t        reservedArea1 [932]; /*< Address offset = 0x5c */
    jesd_bfne_cfg_reg_t BFNE_CFG[8]; /*< Address offset = 0x400 */
    const uint8_t        reservedArea2 [32];  /*< Address offset = 0x420 */
    jesd_bfne_incr_reg_t BFNE_INCR[8]; /*< Address offset = 0x440 */
    const uint8_t        reservedArea3 [32];  /*< Address offset = 0x460 */
    jesd_bfne_start_reg_t BFNE_START[8]; /*< Address offset = 0x480 */
    const uint8_t        reservedArea4 [32];  /*< Address offset = 0x4a0 */
    jesd_bfne_stat_reg_t BFNE_STAT[8]; /*< Address offset = 0x4c0 */
    const uint8_t        reservedArea5 [800]; /*< Address offset = 0x4e0 */
    jesd_bfne_bfn_cap_event_vld_reg_t BFN_CAP_EVENT_VLD; /*< Address offset = 0x800 */
    const uint8_t        reservedArea6 [12];  /*< Address offset = 0x804 */
    jesd_bfne_bfn_cap_rx_first_smpl_rcvd_reg_t BFN_CAP_RX_FIRST_SMPL_RCVD; /*< Address offset = 0x810 */
    jesd_bfne_bfn_cap_rx_started_reg_t BFN_CAP_RX_STARTED; /*< Address offset = 0x814 */
    jesd_bfne_bfn_cap_rx_sysref_reg_t BFN_CAP_RX_SYSREF; /*< Address offset = 0x818 */
    jesd_bfne_bfn_cap_rx_bfn_sync_point_reg_t BFN_CAP_RX_BFN_SYNC_POINT; /*< Address offset = 0x81c */
    jesd_bfne_bfn_cap_rx_alarm_reg_t BFN_CAP_RX_ALARM; /*< Address offset = 0x820 */
    jesd_bfne_bfn_cap_rx_high_intr_reg_t BFN_CAP_RX_HIGH_INTR; /*< Address offset = 0x824 */
    jesd_bfne_bfn_cap_rx_low_intr_reg_t BFN_CAP_RX_LOW_INTR; /*< Address offset = 0x828 */
    const uint8_t        reservedArea7 [4];   /*< Address offset = 0x82c */
    jesd_bfne_bfn_cap_tx_start_trig0_reg_t BFN_CAP_TX_START_TRIG0; /*< Address offset = 0x830 */
    jesd_bfne_bfn_cap_tx_start_trig1_reg_t BFN_CAP_TX_START_TRIG1; /*< Address offset = 0x834 */
    jesd_bfne_bfn_cap_tx_tsb_buf_lvl_fill_reg_t BFN_CAP_TX_TSB_BUF_LVL_FILL; /*< Address offset = 0x838 */
    jesd_bfne_bfn_cap_tx_sysref_reg_t BFN_CAP_TX_SYSREF; /*< Address offset = 0x83c */
    jesd_bfne_bfn_cap_tx_bfn_sync_point_reg_t BFN_CAP_TX_BFN_SYNC_POINT; /*< Address offset = 0x840 */
    jesd_bfne_bfn_cap_ant_rx_start_reg_t BFN_CAP_ANT_RX_START; /*< Address offset = 0x844 */
    const uint8_t        reservedArea8 [56];  /*< Address offset = 0x848 */
    jesd_bfne_bfn_rx_sp_mon_cap_vld_reg_t BFN_RX_SP_MON_CAP_VLD; /*< Address offset = 0x880 */
    jesd_bfne_bfn_tx_sp_mon_cap_vld_reg_t BFN_TX_SP_MON_CAP_VLD; /*< Address offset = 0x884 */
    const uint8_t        reservedArea9 [120]; /*< Address offset = 0x888 */
    jesd_bfne_bfn_tx_sp_mon_cap_reg0_reg_t BFN_TX_SP_MON_CAP_REG0[4]; /*< Address offset = 0x900 */
    jesd_bfne_bfn_tx_sp_mon_cap_reg1_reg_t BFN_TX_SP_MON_CAP_REG1[4]; /*< Address offset = 0x910 */
    jesd_bfne_bfn_tx_sp_mon_cap_reg2_reg_t BFN_TX_SP_MON_CAP_REG2[4]; /*< Address offset = 0x920 */
    jesd_bfne_bfn_rx_sp_mon_cap_reg0_reg_t BFN_RX_SP_MON_CAP_REG0[4]; /*< Address offset = 0x930 */
    jesd_bfne_bfn_rx_sp_mon_cap_reg1_reg_t BFN_RX_SP_MON_CAP_REG1[4]; /*< Address offset = 0x940 */
    jesd_bfne_bfn_rx_sp_mon_cap_reg2_reg_t BFN_RX_SP_MON_CAP_REG2[4]; /*< Address offset = 0x950 */
} jesd_bfn_events_t;     // size: 0x008c

// AddressSpace struct pointer
//
#define DLNK_JESD0_BFN_EVENTS  ((jesd_bfn_events_t*) DLNK_JESD0_BFN_EVENTS_BASE)
#define DLNK_JESD1_BFN_EVENTS  ((jesd_bfn_events_t*) DLNK_JESD1_BFN_EVENTS_BASE)
#define DLNK_JESD2_BFN_EVENTS  ((jesd_bfn_events_t*) DLNK_JESD2_BFN_EVENTS_BASE)
#define DLNK_JESD3_BFN_EVENTS  ((jesd_bfn_events_t*) DLNK_JESD3_BFN_EVENTS_BASE)

// ******************************************* /Address Space

#endif      // _JESD_BFN_EVENTS_H_

