WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2553720 heartbeat IPC: 3.916 cumulative IPC: 3.916 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5096639 heartbeat IPC: 3.932 cumulative IPC: 3.924 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6350979 cumulative IPC: 3.936 (Simulation time: 00 hr 00 min 56 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6350979 cumulative IPC: 3.936 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 16131631 heartbeat IPC: 0.9062 cumulative IPC: 0.5112 (Simulation time: 00 hr 01 min 34 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_34.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 45179608 heartbeat IPC: 0.3443 cumulative IPC: 0.3863 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 74862289 heartbeat IPC: 0.3369 cumulative IPC: 0.3649 (Simulation time: 00 hr 05 min 31 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 95209658 heartbeat IPC: 0.4915 cumulative IPC: 0.3939 (Simulation time: 00 hr 06 min 52 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_34.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000003 cycles: 125833385 heartbeat IPC: 0.3265 cumulative IPC: 0.3766 (Simulation time: 00 hr 08 min 55 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 155407276 heartbeat IPC: 0.3381 cumulative IPC: 0.369 (Simulation time: 00 hr 10 min 52 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 175456628 heartbeat IPC: 0.4988 cumulative IPC: 0.3844 (Simulation time: 00 hr 12 min 12 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_34.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000004 cycles: 206140446 heartbeat IPC: 0.3259 cumulative IPC: 0.3754 (Simulation time: 00 hr 14 min 15 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 235748532 heartbeat IPC: 0.3377 cumulative IPC: 0.3705 (Simulation time: 00 hr 16 min 11 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 256331830 heartbeat IPC: 0.4858 cumulative IPC: 0.38 (Simulation time: 00 hr 17 min 32 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_34.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 269101612 cumulative IPC: 0.3716 (Simulation time: 00 hr 18 min 48 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 269101612 cumulative IPC: 0.3716 (Simulation time: 00 hr 18 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_34.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.3716 instructions: 100000000 cycles: 269101612
CPU 0 Branch Prediction Accuracy: 95.97% MPKI: 5.099 Average ROB Occupancy at Mispredict: 66.35
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 3.19
BRANCH_CONDITIONAL: 1.91
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00065
BRANCH_RETURN: 0

L1D TOTAL        ACCESS:   35892518 HIT:   27845948 MISS:    8046570
L1D LOAD         ACCESS:   19366129 HIT:   12972322 MISS:    6393807
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   16379537 HIT:   14755311 MISS:    1624226
L1D TRANSLATION  ACCESS:     146852 HIT:     118315 MISS:      28537
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 257.9 cycles
L1I TOTAL        ACCESS:      40071 HIT:      39908 MISS:        163
L1I LOAD         ACCESS:      40071 HIT:      39908 MISS:        163
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 162.9 cycles
L2C TOTAL        ACCESS:    6700071 HIT:     652358 MISS:    6047713
L2C LOAD         ACCESS:    5408384 HIT:      68040 MISS:    5340344
L2C RFO          ACCESS:     551278 HIT:      19087 MISS:     532191
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     711887 HIT:     546019 MISS:     165868
L2C TRANSLATION  ACCESS:      28522 HIT:      19212 MISS:       9310
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 340 cycles
LLC TOTAL        ACCESS:    6550995 HIT:     695703 MISS:    5855292
LLC LOAD         ACCESS:    5340344 HIT:     556007 MISS:    4784337
LLC RFO          ACCESS:     532191 HIT:       8182 MISS:     524009
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     669150 HIT:     129208 MISS:     539942
LLC TRANSLATION  ACCESS:       9310 HIT:       2306 MISS:       7004
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 330.2 cycles
cpu0_DTLB TOTAL        ACCESS:   25120410 HIT:   24439179 MISS:     681231
cpu0_DTLB LOAD         ACCESS:   25120410 HIT:   24439179 MISS:     681231
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.6 cycles
cpu0_ITLB TOTAL        ACCESS:      37469 HIT:      37177 MISS:        292
cpu0_ITLB LOAD         ACCESS:      37469 HIT:      37177 MISS:        292
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 92.76 cycles
cpu0_STLB TOTAL        ACCESS:     234037 HIT:      87563 MISS:     146474
cpu0_STLB LOAD         ACCESS:     234037 HIT:      87563 MISS:     146474
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 104 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:    2919838
  ROW_BUFFER_MISS:    2395428
 AVG DBUS CONGESTED CYCLE: 3.958
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      14940
  FULL:     638878
