$comment
	File created using the following command:
		vcd file exercicio01.msim.vcd -direction
$end
$date
	Tue Sep 11 16:59:20 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module exercicio01_vlg_vec_tst $end
$var reg 1 ! c0 $end
$var reg 1 " c1 $end
$var reg 1 # c2 $end
$var reg 1 $ c3 $end
$var reg 1 % c4 $end
$var reg 1 & c5 $end
$var reg 1 ' c6 $end
$var reg 1 ( c7 $end
$var reg 1 ) c8 $end
$var reg 1 * c9 $end
$var reg 1 + rst $end
$var reg 1 , signal $end
$var wire 1 - s0 $end
$var wire 1 . s1 $end
$var wire 1 / s2 $end
$var wire 1 0 s3 $end
$var wire 1 1 s4 $end
$var wire 1 2 s5 $end
$var wire 1 3 s6 $end
$var wire 1 4 s7 $end
$var wire 1 5 s8 $end
$var wire 1 6 s9 $end
$var wire 1 7 sginal_nor $end
$var wire 1 8 signal_T $end
$var wire 1 9 sampler $end
$scope module i1 $end
$var wire 1 : gnd $end
$var wire 1 ; vcc $end
$var wire 1 < unknown $end
$var tri1 1 = devclrn $end
$var tri1 1 > devpor $end
$var tri1 1 ? devoe $end
$var wire 1 @ s9~output_o $end
$var wire 1 A s8~output_o $end
$var wire 1 B s7~output_o $end
$var wire 1 C s6~output_o $end
$var wire 1 D s5~output_o $end
$var wire 1 E s4~output_o $end
$var wire 1 F s3~output_o $end
$var wire 1 G s2~output_o $end
$var wire 1 H s1~output_o $end
$var wire 1 I s0~output_o $end
$var wire 1 J sginal_nor~output_o $end
$var wire 1 K signal_T~output_o $end
$var wire 1 L signal~input_o $end
$var wire 1 M signal~inputclkctrl_outclk $end
$var wire 1 N inst1|count_1Mhz[0]~6_combout $end
$var wire 1 O inst1|count_1Mhz[4]~15 $end
$var wire 1 P inst1|count_1Mhz[5]~16_combout $end
$var wire 1 Q inst1|LessThan0~0_combout $end
$var wire 1 R inst1|LessThan0~1_combout $end
$var wire 1 S inst1|count_1Mhz[0]~7 $end
$var wire 1 T inst1|count_1Mhz[1]~8_combout $end
$var wire 1 U inst1|count_1Mhz[1]~9 $end
$var wire 1 V inst1|count_1Mhz[2]~10_combout $end
$var wire 1 W inst1|count_1Mhz[2]~11 $end
$var wire 1 X inst1|count_1Mhz[3]~12_combout $end
$var wire 1 Y inst1|count_1Mhz[3]~13 $end
$var wire 1 Z inst1|count_1Mhz[4]~14_combout $end
$var wire 1 [ inst1|LessThan1~0_combout $end
$var wire 1 \ inst1|clock_1Mhz_int~q $end
$var wire 1 ] inst1|clock_1Mhz_int~clkctrl_outclk $end
$var wire 1 ^ inst1|count_100Khz[1]~1_combout $end
$var wire 1 _ inst1|count_100Khz~2_combout $end
$var wire 1 ` inst1|count_100Khz~0_combout $end
$var wire 1 a inst1|clock_100Khz_int~0_combout $end
$var wire 1 b inst1|clock_100Khz_int~feeder_combout $end
$var wire 1 c inst1|clock_100Khz_int~q $end
$var wire 1 d inst1|clock_100Khz_int~clkctrl_outclk $end
$var wire 1 e inst1|count_10Khz[1]~1_combout $end
$var wire 1 f inst1|count_10Khz~2_combout $end
$var wire 1 g inst1|count_10Khz~0_combout $end
$var wire 1 h inst1|clock_10Khz_int~0_combout $end
$var wire 1 i inst1|clock_10Khz_int~feeder_combout $end
$var wire 1 j inst1|clock_10Khz_int~q $end
$var wire 1 k inst1|clock_10Khz_int~clkctrl_outclk $end
$var wire 1 l inst1|count_1Khz[1]~1_combout $end
$var wire 1 m inst1|count_1Khz~2_combout $end
$var wire 1 n inst1|count_1Khz~0_combout $end
$var wire 1 o inst1|clock_1Khz_int~0_combout $end
$var wire 1 p inst1|clock_1Khz_int~feeder_combout $end
$var wire 1 q inst1|clock_1Khz_int~q $end
$var wire 1 r inst1|clock_1Khz_int~clkctrl_outclk $end
$var wire 1 s inst1|count_100hz[1]~1_combout $end
$var wire 1 t inst1|count_100hz~0_combout $end
$var wire 1 u inst1|count_100hz~2_combout $end
$var wire 1 v inst1|clock_100hz_int~0_combout $end
$var wire 1 w inst1|clock_100hz_int~q $end
$var wire 1 x inst1|clock_100Hz~feeder_combout $end
$var wire 1 y inst1|clock_100Hz~q $end
$var wire 1 z inst1|clock_100Hz~clkctrl_outclk $end
$var wire 1 { c8~input_o $end
$var wire 1 | c7~input_o $end
$var wire 1 } c4~input_o $end
$var wire 1 ~ c0~input_o $end
$var wire 1 !! inst2|s[0]~9_combout $end
$var wire 1 "! rst~input_o $end
$var wire 1 #! inst4|ff0|q~q $end
$var wire 1 $! c1~input_o $end
$var wire 1 %! inst2|s[1]~8_combout $end
$var wire 1 &! inst4|ff1|q~q $end
$var wire 1 '! inst17|sum|fa_2|s_cout~0_combout $end
$var wire 1 (! c2~input_o $end
$var wire 1 )! inst2|s[2]~7_combout $end
$var wire 1 *! inst4|ff2|q~q $end
$var wire 1 +! c3~input_o $end
$var wire 1 ,! inst17|sum|fa_3|s_cout~0_combout $end
$var wire 1 -! inst2|s[3]~6_combout $end
$var wire 1 .! inst4|ff3|q~q $end
$var wire 1 /! inst15~0_combout $end
$var wire 1 0! inst2|s[4]~5_combout $end
$var wire 1 1! inst4|ff4|q~q $end
$var wire 1 2! c5~input_o $end
$var wire 1 3! inst17|sum|fa_5|s_cout~0_combout $end
$var wire 1 4! inst2|s[5]~4_combout $end
$var wire 1 5! inst4|ff5|q~q $end
$var wire 1 6! c6~input_o $end
$var wire 1 7! inst17|sum|fa_6|s_cout~0_combout $end
$var wire 1 8! inst2|s[6]~3_combout $end
$var wire 1 9! inst4|ff6|q~q $end
$var wire 1 :! inst15~2_combout $end
$var wire 1 ;! inst2|s[7]~2_combout $end
$var wire 1 <! inst4|ff7|q~q $end
$var wire 1 =! inst15~1_combout $end
$var wire 1 >! inst15~combout $end
$var wire 1 ?! inst15~3_combout $end
$var wire 1 @! inst2|s[8]~1_combout $end
$var wire 1 A! inst4|ff8|q~q $end
$var wire 1 B! c9~input_o $end
$var wire 1 C! inst2|s[9]~0_combout $end
$var wire 1 D! inst4|ff9|q~q $end
$var wire 1 E! inst3~0_combout $end
$var wire 1 F! inst3~q $end
$var wire 1 G! inst1|count_1Khz [2] $end
$var wire 1 H! inst1|count_1Khz [1] $end
$var wire 1 I! inst1|count_1Khz [0] $end
$var wire 1 J! inst1|count_1Mhz [5] $end
$var wire 1 K! inst1|count_1Mhz [4] $end
$var wire 1 L! inst1|count_1Mhz [3] $end
$var wire 1 M! inst1|count_1Mhz [2] $end
$var wire 1 N! inst1|count_1Mhz [1] $end
$var wire 1 O! inst1|count_1Mhz [0] $end
$var wire 1 P! inst1|count_10Khz [2] $end
$var wire 1 Q! inst1|count_10Khz [1] $end
$var wire 1 R! inst1|count_10Khz [0] $end
$var wire 1 S! inst1|count_100hz [2] $end
$var wire 1 T! inst1|count_100hz [1] $end
$var wire 1 U! inst1|count_100hz [0] $end
$var wire 1 V! inst1|count_100Khz [2] $end
$var wire 1 W! inst1|count_100Khz [1] $end
$var wire 1 X! inst1|count_100Khz [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
1$
0%
0&
0'
0(
0)
0*
0+
x,
0-
0.
0/
00
01
02
03
04
05
06
17
08
x9
0:
1;
x<
1=
1>
1?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
1J
0K
xL
xM
1N
0O
0P
1Q
0R
0S
0T
1U
0V
0W
0X
1Y
0Z
0[
0\
0]
0^
0_
1`
0a
0b
0c
0d
0e
0f
1g
0h
0i
0j
0k
0l
0m
1n
0o
0p
0q
0r
0s
1t
0u
0v
0w
0x
0y
0z
0{
0|
0}
1~
1!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
1+!
0,!
1-!
0.!
1/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
1:!
0;!
0<!
0=!
0>!
1?!
0@!
0A!
0B!
0C!
0D!
1E!
0F!
0I!
0H!
0G!
0O!
0N!
0M!
0L!
0K!
0J!
0R!
0Q!
0P!
0U!
0T!
0S!
0X!
0W!
0V!
$end
#10000
1+
1"!
09
#1000000
