// Seed: 3985755356
module module_0;
  wire id_1;
  assign module_2.id_0 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd8,
    parameter id_8 = 32'd58
) (
    input  tri1  id_0,
    input  tri1  id_1,
    output wire  id_2,
    output tri   _id_3
    , id_10,
    input  tri0  id_4,
    output wor   id_5,
    input  tri   id_6,
    input  tri   id_7,
    input  uwire _id_8
);
  logic [7:0] id_11;
  always id_10[-1] <= id_0;
  assign id_5 = -1;
  logic [7:0] id_12;
  module_0 modCall_1 ();
  logic id_13;
endmodule
module module_2 (
    input  tri   id_0,
    input  wor   id_1,
    output wire  id_2,
    output uwire id_3,
    output wand  id_4,
    input  tri0  id_5,
    output tri0  id_6,
    output tri0  id_7,
    input  tri1  id_8
);
  wire id_10;
  ;
  logic [-1 : ""] id_11;
  module_0 modCall_1 ();
endmodule
