{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701786156571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701786156571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 21:22:36 2023 " "Processing started: Tue Dec  5 21:22:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701786156571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786156571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kalkulator-integer-vhdl -c kalkulator-integer-vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off kalkulator-integer-vhdl -c kalkulator-integer-vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786156571 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701786157026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701786157027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_convert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_convert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_convert-RTL " "Found design unit 1: UART_convert-RTL" {  } { { "UART_convert.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166157 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_convert " "Found entity 1: UART_convert" {  } { { "UART_convert.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_kalkulator_integer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_kalkulator_integer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_kalkulator_integer-kalkulator " "Found design unit 1: top_kalkulator_integer-kalkulator" {  } { { "top_kalkulator_integer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166160 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_kalkulator_integer " "Found entity 1: top_kalkulator_integer" {  } { { "top_kalkulator_integer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulatortoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kalkulatortoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KalkulatorTopLevel-KalkulatorTopLevel_arc " "Found design unit 1: KalkulatorTopLevel-KalkulatorTopLevel_arc" {  } { { "kalkulatortoplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulatortoplevel.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166162 ""} { "Info" "ISGN_ENTITY_NAME" "1 KalkulatorTopLevel " "Found entity 1: KalkulatorTopLevel" {  } { { "kalkulatortoplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulatortoplevel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166162 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mu8to1stat.vhd " "Can't analyze file -- file mu8to1stat.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701786166167 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_kalkulator_integer " "Elaborating entity \"top_kalkulator_integer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701786166409 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dump1 top_kalkulator_integer.vhd(99) " "Verilog HDL or VHDL warning at top_kalkulator_integer.vhd(99): object \"dump1\" assigned a value but never read" {  } { { "top_kalkulator_integer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701786166410 "|top_kalkulator_integer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dump2 top_kalkulator_integer.vhd(99) " "Verilog HDL or VHDL warning at top_kalkulator_integer.vhd(99): object \"dump2\" assigned a value but never read" {  } { { "top_kalkulator_integer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701786166410 "|top_kalkulator_integer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG_M top_kalkulator_integer.vhd(187) " "VHDL Process Statement warning at top_kalkulator_integer.vhd(187): signal \"REG_M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_kalkulator_integer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166411 "|top_kalkulator_integer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG_B top_kalkulator_integer.vhd(193) " "VHDL Process Statement warning at top_kalkulator_integer.vhd(193): signal \"REG_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_kalkulator_integer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166411 "|top_kalkulator_integer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_convert UART_convert:UART " "Elaborating entity \"UART_convert\" for hierarchy \"UART_convert:UART\"" {  } { { "top_kalkulator_integer.vhd" "UART" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166412 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led1 UART_convert.vhd(32) " "VHDL Signal Declaration warning at UART_convert.vhd(32): used implicit default value for signal \"led1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UART_convert.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701786166420 "|top_kalkulator_integer|UART_convert:UART"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led2 UART_convert.vhd(33) " "VHDL Signal Declaration warning at UART_convert.vhd(33): used implicit default value for signal \"led2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UART_convert.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701786166420 "|top_kalkulator_integer|UART_convert:UART"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led3 UART_convert.vhd(34) " "VHDL Signal Declaration warning at UART_convert.vhd(34): used implicit default value for signal \"led3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UART_convert.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701786166420 "|top_kalkulator_integer|UART_convert:UART"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SignChar UART_convert.vhd(122) " "Verilog HDL or VHDL warning at UART_convert.vhd(122): object \"SignChar\" assigned a value but never read" {  } { { "UART_convert.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701786166420 "|top_kalkulator_integer|UART_convert:UART"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_send UART_convert.vhd(511) " "VHDL Process Statement warning at UART_convert.vhd(511): signal \"clk_send\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_convert.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 511 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166421 "|top_kalkulator_integer|UART_convert:UART"}
{ "Warning" "WSGN_SEARCH_FILE" "my_uart_top.vhd 2 1 " "Using design file my_uart_top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_top-structural " "Found design unit 1: my_uart_top-structural" {  } { { "my_uart_top.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_top.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166434 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_top " "Found entity 1: my_uart_top" {  } { { "my_uart_top.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_top.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166434 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_top UART_convert:UART\|my_uart_top:UART " "Elaborating entity \"my_uart_top\" for hierarchy \"UART_convert:UART\|my_uart_top:UART\"" {  } { { "UART_convert.vhd" "UART" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166435 ""}
{ "Warning" "WSGN_SEARCH_FILE" "speed_select.vhd 2 1 " "Using design file speed_select.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speed_select-RTL " "Found design unit 1: speed_select-RTL" {  } { { "speed_select.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/speed_select.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166448 ""} { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/speed_select.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166448 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select UART_convert:UART\|my_uart_top:UART\|speed_select:speed_rx " "Elaborating entity \"speed_select\" for hierarchy \"UART_convert:UART\|my_uart_top:UART\|speed_select:speed_rx\"" {  } { { "my_uart_top.vhd" "speed_rx" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_top.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166448 ""}
{ "Warning" "WSGN_SEARCH_FILE" "my_uart_rx.vhd 2 1 " "Using design file my_uart_rx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_rx-RTL " "Found design unit 1: my_uart_rx-RTL" {  } { { "my_uart_rx.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_rx.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166462 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "my_uart_rx.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_rx.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166462 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx UART_convert:UART\|my_uart_top:UART\|my_uart_rx:receiver " "Elaborating entity \"my_uart_rx\" for hierarchy \"UART_convert:UART\|my_uart_top:UART\|my_uart_rx:receiver\"" {  } { { "my_uart_top.vhd" "receiver" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_top.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166463 ""}
{ "Warning" "WSGN_SEARCH_FILE" "my_uart_tx.vhd 2 1 " "Using design file my_uart_tx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_tx-RTL " "Found design unit 1: my_uart_tx-RTL" {  } { { "my_uart_tx.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_tx.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166477 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "my_uart_tx.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_tx.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166477 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx UART_convert:UART\|my_uart_top:UART\|my_uart_tx:transmitter " "Elaborating entity \"my_uart_tx\" for hierarchy \"UART_convert:UART\|my_uart_top:UART\|my_uart_tx:transmitter\"" {  } { { "my_uart_top.vhd" "transmitter" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_top.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166478 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ascii_to_bcd.vhd 2 1 " "Using design file ascii_to_bcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_to_bcd-asciiBCD " "Found design unit 1: ascii_to_bcd-asciiBCD" {  } { { "ascii_to_bcd.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/ascii_to_bcd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166491 ""} { "Info" "ISGN_ENTITY_NAME" "1 ascii_to_bcd " "Found entity 1: ascii_to_bcd" {  } { { "ascii_to_bcd.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/ascii_to_bcd.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166491 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_to_bcd UART_convert:UART\|ascii_to_bcd:CONVERT " "Elaborating entity \"ascii_to_bcd\" for hierarchy \"UART_convert:UART\|ascii_to_bcd:CONVERT\"" {  } { { "UART_convert.vhd" "CONVERT" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166492 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_to_ascii.vhd 2 1 " "Using design file bcd_to_ascii.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_ascii-asciiBCD " "Found design unit 1: bcd_to_ascii-asciiBCD" {  } { { "bcd_to_ascii.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/bcd_to_ascii.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166506 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_ascii " "Found entity 1: bcd_to_ascii" {  } { { "bcd_to_ascii.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/bcd_to_ascii.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166506 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_ascii UART_convert:UART\|bcd_to_ascii:CONVERT_TO_ASCII " "Elaborating entity \"bcd_to_ascii\" for hierarchy \"UART_convert:UART\|bcd_to_ascii:CONVERT_TO_ASCII\"" {  } { { "UART_convert.vhd" "CONVERT_TO_ASCII" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166506 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clockdiv.vhd 2 1 " "Using design file clockdiv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCKDIV-behavioural " "Found design unit 1: CLOCKDIV-behavioural" {  } { { "clockdiv.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/clockdiv.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166520 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCKDIV " "Found entity 1: CLOCKDIV" {  } { { "clockdiv.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/clockdiv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166520 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKDIV UART_convert:UART\|CLOCKDIV:CLOCK7S " "Elaborating entity \"CLOCKDIV\" for hierarchy \"UART_convert:UART\|CLOCKDIV:CLOCK7S\"" {  } { { "UART_convert.vhd" "CLOCK7S" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166520 ""}
{ "Warning" "WSGN_SEARCH_FILE" "toplevel_sistem.vhd 2 1 " "Using design file toplevel_sistem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_sistem-sistem_arc " "Found design unit 1: toplevel_sistem-sistem_arc" {  } { { "toplevel_sistem.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/toplevel_sistem.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166534 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel_sistem " "Found entity 1: toplevel_sistem" {  } { { "toplevel_sistem.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/toplevel_sistem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166534 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_sistem toplevel_sistem:kalkulator " "Elaborating entity \"toplevel_sistem\" for hierarchy \"toplevel_sistem:kalkulator\"" {  } { { "top_kalkulator_integer.vhd" "kalkulator" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166535 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUT_ADDER toplevel_sistem.vhd(108) " "VHDL Process Statement warning at toplevel_sistem.vhd(108): signal \"OUT_ADDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "toplevel_sistem.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/toplevel_sistem.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166542 "|top_kalkulator_integer|toplevel_sistem:kalkulator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STATUS_ADDER toplevel_sistem.vhd(109) " "VHDL Process Statement warning at toplevel_sistem.vhd(109): signal \"STATUS_ADDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "toplevel_sistem.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/toplevel_sistem.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166543 "|top_kalkulator_integer|toplevel_sistem:kalkulator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUT_NON_ADDER toplevel_sistem.vhd(112) " "VHDL Process Statement warning at toplevel_sistem.vhd(112): signal \"OUT_NON_ADDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "toplevel_sistem.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/toplevel_sistem.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166543 "|top_kalkulator_integer|toplevel_sistem:kalkulator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STATUS_NON_ADDER toplevel_sistem.vhd(113) " "VHDL Process Statement warning at toplevel_sistem.vhd(113): signal \"STATUS_NON_ADDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "toplevel_sistem.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/toplevel_sistem.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166543 "|top_kalkulator_integer|toplevel_sistem:kalkulator"}
{ "Warning" "WSGN_SEARCH_FILE" "fsm_toplevel.vhd 2 1 " "Using design file fsm_toplevel.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_toplevel-fsm_toplevel_arc " "Found design unit 1: fsm_toplevel-fsm_toplevel_arc" {  } { { "fsm_toplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_toplevel.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166573 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_toplevel " "Found entity 1: fsm_toplevel" {  } { { "fsm_toplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_toplevel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166573 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_toplevel toplevel_sistem:kalkulator\|fsm_toplevel:control " "Elaborating entity \"fsm_toplevel\" for hierarchy \"toplevel_sistem:kalkulator\|fsm_toplevel:control\"" {  } { { "toplevel_sistem.vhd" "control" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/toplevel_sistem.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166574 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RST fsm_toplevel.vhd(17) " "VHDL Signal Declaration warning at fsm_toplevel.vhd(17): used implicit default value for signal \"RST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fsm_toplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_toplevel.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701786166575 "|top_kalkulator_integer|toplevel_sistem:kalkulator|fsm_toplevel:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstate fsm_toplevel.vhd(41) " "VHDL Process Statement warning at fsm_toplevel.vhd(41): signal \"cstate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_toplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_toplevel.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166575 "|top_kalkulator_integer|toplevel_sistem:kalkulator|fsm_toplevel:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nstate fsm_toplevel.vhd(39) " "VHDL Process Statement warning at fsm_toplevel.vhd(39): inferring latch(es) for signal or variable \"nstate\", which holds its previous value in one or more paths through the process" {  } { { "fsm_toplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_toplevel.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786166575 "|top_kalkulator_integer|toplevel_sistem:kalkulator|fsm_toplevel:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CS fsm_toplevel.vhd(39) " "VHDL Process Statement warning at fsm_toplevel.vhd(39): inferring latch(es) for signal or variable \"CS\", which holds its previous value in one or more paths through the process" {  } { { "fsm_toplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_toplevel.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786166575 "|top_kalkulator_integer|toplevel_sistem:kalkulator|fsm_toplevel:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CS\[0\] fsm_toplevel.vhd(39) " "Inferred latch for \"CS\[0\]\" at fsm_toplevel.vhd(39)" {  } { { "fsm_toplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_toplevel.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166576 "|top_kalkulator_integer|toplevel_sistem:kalkulator|fsm_toplevel:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CS\[1\] fsm_toplevel.vhd(39) " "Inferred latch for \"CS\[1\]\" at fsm_toplevel.vhd(39)" {  } { { "fsm_toplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_toplevel.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166576 "|top_kalkulator_integer|toplevel_sistem:kalkulator|fsm_toplevel:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s5B fsm_toplevel.vhd(39) " "Inferred latch for \"nstate.s5B\" at fsm_toplevel.vhd(39)" {  } { { "fsm_toplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_toplevel.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166576 "|top_kalkulator_integer|toplevel_sistem:kalkulator|fsm_toplevel:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s5A fsm_toplevel.vhd(39) " "Inferred latch for \"nstate.s5A\" at fsm_toplevel.vhd(39)" {  } { { "fsm_toplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_toplevel.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166576 "|top_kalkulator_integer|toplevel_sistem:kalkulator|fsm_toplevel:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s4 fsm_toplevel.vhd(39) " "Inferred latch for \"nstate.s4\" at fsm_toplevel.vhd(39)" {  } { { "fsm_toplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_toplevel.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166576 "|top_kalkulator_integer|toplevel_sistem:kalkulator|fsm_toplevel:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s3 fsm_toplevel.vhd(39) " "Inferred latch for \"nstate.s3\" at fsm_toplevel.vhd(39)" {  } { { "fsm_toplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_toplevel.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166576 "|top_kalkulator_integer|toplevel_sistem:kalkulator|fsm_toplevel:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s2D fsm_toplevel.vhd(39) " "Inferred latch for \"nstate.s2D\" at fsm_toplevel.vhd(39)" {  } { { "fsm_toplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_toplevel.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166576 "|top_kalkulator_integer|toplevel_sistem:kalkulator|fsm_toplevel:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s2C fsm_toplevel.vhd(39) " "Inferred latch for \"nstate.s2C\" at fsm_toplevel.vhd(39)" {  } { { "fsm_toplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_toplevel.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166576 "|top_kalkulator_integer|toplevel_sistem:kalkulator|fsm_toplevel:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s2B fsm_toplevel.vhd(39) " "Inferred latch for \"nstate.s2B\" at fsm_toplevel.vhd(39)" {  } { { "fsm_toplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_toplevel.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166576 "|top_kalkulator_integer|toplevel_sistem:kalkulator|fsm_toplevel:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s2A fsm_toplevel.vhd(39) " "Inferred latch for \"nstate.s2A\" at fsm_toplevel.vhd(39)" {  } { { "fsm_toplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_toplevel.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166576 "|top_kalkulator_integer|toplevel_sistem:kalkulator|fsm_toplevel:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s1 fsm_toplevel.vhd(39) " "Inferred latch for \"nstate.s1\" at fsm_toplevel.vhd(39)" {  } { { "fsm_toplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_toplevel.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166576 "|top_kalkulator_integer|toplevel_sistem:kalkulator|fsm_toplevel:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.init fsm_toplevel.vhd(39) " "Inferred latch for \"nstate.init\" at fsm_toplevel.vhd(39)" {  } { { "fsm_toplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_toplevel.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166576 "|top_kalkulator_integer|toplevel_sistem:kalkulator|fsm_toplevel:control"}
{ "Warning" "WSGN_SEARCH_FILE" "paralelregister2.vhd 2 1 " "Using design file paralelregister2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParalelRegister2-register_arc " "Found design unit 1: ParalelRegister2-register_arc" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166589 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParalelRegister2 " "Found entity 1: ParalelRegister2" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166589 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParalelRegister2 toplevel_sistem:kalkulator\|ParalelRegister2:reg_S " "Elaborating entity \"ParalelRegister2\" for hierarchy \"toplevel_sistem:kalkulator\|ParalelRegister2:reg_S\"" {  } { { "toplevel_sistem.vhd" "reg_S" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/toplevel_sistem.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166590 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_REG paralelregister2.vhd(24) " "VHDL Process Statement warning at paralelregister2.vhd(24): signal \"IN_REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166591 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG paralelregister2.vhd(27) " "VHDL Process Statement warning at paralelregister2.vhd(27): signal \"REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166591 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG paralelregister2.vhd(20) " "VHDL Process Statement warning at paralelregister2.vhd(20): inferring latch(es) for signal or variable \"REG\", which holds its previous value in one or more paths through the process" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786166591 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[0\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[0\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166591 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[1\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[1\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166591 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[2\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[2\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166591 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[3\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[3\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166591 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[4\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[4\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166591 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[5\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[5\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166591 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[6\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[6\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166591 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[7\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[7\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166591 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[8\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[8\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166591 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[9\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[9\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166591 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[10\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[10\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166591 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[11\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[11\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166591 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[12\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[12\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[13\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[13\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[14\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[14\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[15\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[15\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[16\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[16\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[17\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[17\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[18\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[18\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[19\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[19\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[20\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[20\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[21\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[21\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[22\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[22\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[23\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[23\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[24\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[24\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[25\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[25\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[26\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[26\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[27\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[27\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[28\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[28\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[29\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[29\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[30\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[30\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[31\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[31\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[32\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[32\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[33\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[33\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[34\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[34\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[35\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[35\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[36\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[36\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[37\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[37\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166592 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[38\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[38\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166593 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[39\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[39\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166593 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[40\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[40\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166593 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexer.vhd 2 1 " "Using design file multiplexer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-Behavior " "Found design unit 1: multiplexer-Behavior" {  } { { "multiplexer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplexer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166606 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplexer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166606 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer toplevel_sistem:kalkulator\|multiplexer:MuxP " "Elaborating entity \"multiplexer\" for hierarchy \"toplevel_sistem:kalkulator\|multiplexer:MuxP\"" {  } { { "toplevel_sistem.vhd" "MuxP" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/toplevel_sistem.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KalkulatorTopLevel toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator " "Elaborating entity \"KalkulatorTopLevel\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\"" {  } { { "toplevel_sistem.vhd" "blokKalkulator" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/toplevel_sistem.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166610 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_fsmm kalkulatortoplevel.vhd(140) " "Verilog HDL or VHDL warning at kalkulatortoplevel.vhd(140): object \"debug_fsmm\" assigned a value but never read" {  } { { "kalkulatortoplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulatortoplevel.vhd" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701786166612 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_m11 kalkulatortoplevel.vhd(141) " "Verilog HDL or VHDL warning at kalkulatortoplevel.vhd(141): object \"debug_m11\" assigned a value but never read" {  } { { "kalkulatortoplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulatortoplevel.vhd" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701786166612 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_m22 kalkulatortoplevel.vhd(141) " "Verilog HDL or VHDL warning at kalkulatortoplevel.vhd(141): object \"debug_m22\" assigned a value but never read" {  } { { "kalkulatortoplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulatortoplevel.vhd" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701786166612 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugg kalkulatortoplevel.vhd(142) " "Verilog HDL or VHDL warning at kalkulatortoplevel.vhd(142): object \"debugg\" assigned a value but never read" {  } { { "kalkulatortoplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulatortoplevel.vhd" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701786166612 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugs kalkulatortoplevel.vhd(142) " "Verilog HDL or VHDL warning at kalkulatortoplevel.vhd(142): object \"debugs\" assigned a value but never read" {  } { { "kalkulatortoplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulatortoplevel.vhd" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701786166612 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outOperasi kalkulatortoplevel.vhd(157) " "VHDL Process Statement warning at kalkulatortoplevel.vhd(157): signal \"outOperasi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kalkulatortoplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulatortoplevel.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166612 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "statOutput kalkulatortoplevel.vhd(158) " "VHDL Process Statement warning at kalkulatortoplevel.vhd(158): signal \"statOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kalkulatortoplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulatortoplevel.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166612 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator"}
{ "Warning" "WSGN_SEARCH_FILE" "addersubtractor.vhd 2 1 " "Using design file addersubtractor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderSubtractor-AdderSubtractor_arc " "Found design unit 1: AdderSubtractor-AdderSubtractor_arc" {  } { { "addersubtractor.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166631 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor " "Found entity 1: AdderSubtractor" {  } { { "addersubtractor.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166631 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|AdderSubtractor:blockAdderSubtractor " "Elaborating entity \"AdderSubtractor\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|AdderSubtractor:blockAdderSubtractor\"" {  } { { "kalkulatortoplevel.vhd" "blockAdderSubtractor" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulatortoplevel.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166632 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Out_int addersubtractor.vhd(94) " "VHDL Process Statement warning at addersubtractor.vhd(94): signal \"Out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "addersubtractor.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166634 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor"}
{ "Warning" "WSGN_SEARCH_FILE" "fsm.vhd 2 1 " "Using design file fsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-FSM_arc " "Found design unit 1: FSM-FSM_arc" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166650 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166650 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor " "Elaborating entity \"FSM\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\"" {  } { { "addersubtractor.vhd" "FSM_AdderSubtractor" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166651 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pin fsm.vhd(84) " "VHDL Process Statement warning at fsm.vhd(84): signal \"Pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166653 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qin fsm.vhd(85) " "VHDL Process Statement warning at fsm.vhd(85): signal \"Qin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166653 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "P fsm.vhd(79) " "VHDL Process Statement warning at fsm.vhd(79): inferring latch(es) for signal or variable \"P\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786166653 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q fsm.vhd(79) " "VHDL Process Statement warning at fsm.vhd(79): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786166653 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] fsm.vhd(79) " "Inferred latch for \"Q\[0\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166653 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] fsm.vhd(79) " "Inferred latch for \"Q\[1\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166653 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] fsm.vhd(79) " "Inferred latch for \"Q\[2\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166653 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] fsm.vhd(79) " "Inferred latch for \"Q\[3\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] fsm.vhd(79) " "Inferred latch for \"Q\[4\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] fsm.vhd(79) " "Inferred latch for \"Q\[5\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] fsm.vhd(79) " "Inferred latch for \"Q\[6\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] fsm.vhd(79) " "Inferred latch for \"Q\[7\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] fsm.vhd(79) " "Inferred latch for \"Q\[8\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] fsm.vhd(79) " "Inferred latch for \"Q\[9\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] fsm.vhd(79) " "Inferred latch for \"Q\[10\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] fsm.vhd(79) " "Inferred latch for \"Q\[11\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] fsm.vhd(79) " "Inferred latch for \"Q\[12\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] fsm.vhd(79) " "Inferred latch for \"Q\[13\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] fsm.vhd(79) " "Inferred latch for \"Q\[14\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] fsm.vhd(79) " "Inferred latch for \"Q\[15\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] fsm.vhd(79) " "Inferred latch for \"Q\[16\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] fsm.vhd(79) " "Inferred latch for \"Q\[17\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] fsm.vhd(79) " "Inferred latch for \"Q\[18\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] fsm.vhd(79) " "Inferred latch for \"Q\[19\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] fsm.vhd(79) " "Inferred latch for \"Q\[20\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] fsm.vhd(79) " "Inferred latch for \"Q\[21\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] fsm.vhd(79) " "Inferred latch for \"Q\[22\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] fsm.vhd(79) " "Inferred latch for \"Q\[23\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] fsm.vhd(79) " "Inferred latch for \"Q\[24\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] fsm.vhd(79) " "Inferred latch for \"Q\[25\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] fsm.vhd(79) " "Inferred latch for \"Q\[26\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] fsm.vhd(79) " "Inferred latch for \"Q\[27\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] fsm.vhd(79) " "Inferred latch for \"Q\[28\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] fsm.vhd(79) " "Inferred latch for \"Q\[29\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166654 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] fsm.vhd(79) " "Inferred latch for \"Q\[30\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] fsm.vhd(79) " "Inferred latch for \"Q\[31\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[32\] fsm.vhd(79) " "Inferred latch for \"Q\[32\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[33\] fsm.vhd(79) " "Inferred latch for \"Q\[33\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[34\] fsm.vhd(79) " "Inferred latch for \"Q\[34\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[35\] fsm.vhd(79) " "Inferred latch for \"Q\[35\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[36\] fsm.vhd(79) " "Inferred latch for \"Q\[36\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[37\] fsm.vhd(79) " "Inferred latch for \"Q\[37\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[38\] fsm.vhd(79) " "Inferred latch for \"Q\[38\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[39\] fsm.vhd(79) " "Inferred latch for \"Q\[39\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[40\] fsm.vhd(79) " "Inferred latch for \"Q\[40\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[0\] fsm.vhd(79) " "Inferred latch for \"P\[0\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[1\] fsm.vhd(79) " "Inferred latch for \"P\[1\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[2\] fsm.vhd(79) " "Inferred latch for \"P\[2\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[3\] fsm.vhd(79) " "Inferred latch for \"P\[3\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[4\] fsm.vhd(79) " "Inferred latch for \"P\[4\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[5\] fsm.vhd(79) " "Inferred latch for \"P\[5\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[6\] fsm.vhd(79) " "Inferred latch for \"P\[6\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[7\] fsm.vhd(79) " "Inferred latch for \"P\[7\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[8\] fsm.vhd(79) " "Inferred latch for \"P\[8\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[9\] fsm.vhd(79) " "Inferred latch for \"P\[9\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[10\] fsm.vhd(79) " "Inferred latch for \"P\[10\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[11\] fsm.vhd(79) " "Inferred latch for \"P\[11\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[12\] fsm.vhd(79) " "Inferred latch for \"P\[12\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[13\] fsm.vhd(79) " "Inferred latch for \"P\[13\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[14\] fsm.vhd(79) " "Inferred latch for \"P\[14\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[15\] fsm.vhd(79) " "Inferred latch for \"P\[15\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[16\] fsm.vhd(79) " "Inferred latch for \"P\[16\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166655 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[17\] fsm.vhd(79) " "Inferred latch for \"P\[17\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166656 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[18\] fsm.vhd(79) " "Inferred latch for \"P\[18\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166656 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[19\] fsm.vhd(79) " "Inferred latch for \"P\[19\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166656 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[20\] fsm.vhd(79) " "Inferred latch for \"P\[20\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166656 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[21\] fsm.vhd(79) " "Inferred latch for \"P\[21\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166656 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[22\] fsm.vhd(79) " "Inferred latch for \"P\[22\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166656 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[23\] fsm.vhd(79) " "Inferred latch for \"P\[23\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166656 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[24\] fsm.vhd(79) " "Inferred latch for \"P\[24\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166656 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[25\] fsm.vhd(79) " "Inferred latch for \"P\[25\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166656 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[26\] fsm.vhd(79) " "Inferred latch for \"P\[26\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166656 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[27\] fsm.vhd(79) " "Inferred latch for \"P\[27\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166656 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[28\] fsm.vhd(79) " "Inferred latch for \"P\[28\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166656 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[29\] fsm.vhd(79) " "Inferred latch for \"P\[29\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166656 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[30\] fsm.vhd(79) " "Inferred latch for \"P\[30\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166656 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[31\] fsm.vhd(79) " "Inferred latch for \"P\[31\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166656 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[32\] fsm.vhd(79) " "Inferred latch for \"P\[32\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166656 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[33\] fsm.vhd(79) " "Inferred latch for \"P\[33\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166656 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[34\] fsm.vhd(79) " "Inferred latch for \"P\[34\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166656 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[35\] fsm.vhd(79) " "Inferred latch for \"P\[35\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166656 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[36\] fsm.vhd(79) " "Inferred latch for \"P\[36\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166656 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[37\] fsm.vhd(79) " "Inferred latch for \"P\[37\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166656 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[38\] fsm.vhd(79) " "Inferred latch for \"P\[38\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166656 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[39\] fsm.vhd(79) " "Inferred latch for \"P\[39\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166656 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[40\] fsm.vhd(79) " "Inferred latch for \"P\[40\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166656 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|FSM:FSM_AdderSubtractor"}
{ "Warning" "WSGN_SEARCH_FILE" "mux21.vhd 2 1 " "Using design file mux21.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-Behavior " "Found design unit 1: mux21-Behavior" {  } { { "mux21.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/mux21.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166673 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/mux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166673 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|mux21:OUTP " "Elaborating entity \"mux21\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|mux21:OUTP\"" {  } { { "fsm.vhd" "OUTP" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166673 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s2comp.vhd 2 1 " "Using design file s2comp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S2Comp-S2Compp_arc " "Found design unit 1: S2Comp-S2Compp_arc" {  } { { "s2comp.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/s2comp.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166689 ""} { "Info" "ISGN_ENTITY_NAME" "1 S2Comp " "Found entity 1: S2Comp" {  } { { "s2comp.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/s2comp.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166689 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2Comp toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|S2Comp:COMP_P " "Elaborating entity \"S2Comp\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|S2Comp:COMP_P\"" {  } { { "fsm.vhd" "COMP_P" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166689 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adderfsm.vhd 2 1 " "Using design file adderfsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adderFSM-adderFSM_arc " "Found design unit 1: adderFSM-adderFSM_arc" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166705 ""} { "Info" "ISGN_ENTITY_NAME" "1 adderFSM " "Found entity 1: adderFSM" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166705 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderFSM toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|AdderSubtractor:blockAdderSubtractor\|adderFSM:AdderFSMBlok " "Elaborating entity \"adderFSM\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|AdderSubtractor:blockAdderSubtractor\|adderFSM:AdderFSMBlok\"" {  } { { "addersubtractor.vhd" "AdderFSMBlok" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166706 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "high adderfsm.vhd(43) " "VHDL Signal Declaration warning at adderfsm.vhd(43): used explicit default value for signal \"high\" because signal was never assigned a value" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701786166708 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "low adderfsm.vhd(44) " "VHDL Signal Declaration warning at adderfsm.vhd(44): used explicit default value for signal \"low\" because signal was never assigned a value" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701786166708 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count adderfsm.vhd(135) " "VHDL Process Statement warning at adderfsm.vhd(135): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166708 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QA adderfsm.vhd(152) " "VHDL Process Statement warning at adderfsm.vhd(152): signal \"QA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166708 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QB adderfsm.vhd(152) " "VHDL Process Statement warning at adderfsm.vhd(152): signal \"QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166708 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QA adderfsm.vhd(157) " "VHDL Process Statement warning at adderfsm.vhd(157): signal \"QA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166708 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QB adderfsm.vhd(157) " "VHDL Process Statement warning at adderfsm.vhd(157): signal \"QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166708 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QA adderfsm.vhd(162) " "VHDL Process Statement warning at adderfsm.vhd(162): signal \"QA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166708 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QB adderfsm.vhd(162) " "VHDL Process Statement warning at adderfsm.vhd(162): signal \"QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166708 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QA adderfsm.vhd(167) " "VHDL Process Statement warning at adderfsm.vhd(167): signal \"QA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166708 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QB adderfsm.vhd(167) " "VHDL Process Statement warning at adderfsm.vhd(167): signal \"QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166708 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|AdderSubtractor:blockAdderSubtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WSGN_SEARCH_FILE" "registerserial.vhd 2 1 " "Using design file registerserial.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterSerial-register_arc " "Found design unit 1: RegisterSerial-register_arc" {  } { { "registerserial.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/registerserial.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166721 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterSerial " "Found entity 1: RegisterSerial" {  } { { "registerserial.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/registerserial.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166721 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterSerial toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|AdderSubtractor:blockAdderSubtractor\|adderFSM:AdderFSMBlok\|RegisterSerial:RegA " "Elaborating entity \"RegisterSerial\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|AdderSubtractor:blockAdderSubtractor\|adderFSM:AdderFSMBlok\|RegisterSerial:RegA\"" {  } { { "adderfsm.vhd" "RegA" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166721 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divider.vhd 2 1 " "Using design file divider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-divider_component " "Found design unit 1: divider-divider_component" {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166738 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166738 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider " "Elaborating entity \"divider\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\"" {  } { { "kalkulatortoplevel.vhd" "blockdivider" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulatortoplevel.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166739 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug_m1 divider.vhd(18) " "VHDL Signal Declaration warning at divider.vhd(18): used implicit default value for signal \"debug_m1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701786166743 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug_m2 divider.vhd(18) " "VHDL Signal Declaration warning at divider.vhd(18): used implicit default value for signal \"debug_m2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701786166743 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signedP divider.vhd(171) " "Verilog HDL or VHDL warning at divider.vhd(171): object \"signedP\" assigned a value but never read" {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701786166743 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SignedQ divider.vhd(171) " "Verilog HDL or VHDL warning at divider.vhd(171): object \"SignedQ\" assigned a value but never read" {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701786166743 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "nol divider.vhd(176) " "VHDL Signal Declaration warning at divider.vhd(176): used explicit default value for signal \"nol\" because signal was never assigned a value" {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 176 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701786166743 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P_in divider.vhd(278) " "VHDL Process Statement warning at divider.vhd(278): signal \"P_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166743 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "modulo_41 divider.vhd(279) " "VHDL Process Statement warning at divider.vhd(279): signal \"modulo_41\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166743 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "status_fsm divider.vhd(280) " "VHDL Process Statement warning at divider.vhd(280): signal \"status_fsm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166743 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hasil_modulo_p_negatif divider.vhd(282) " "VHDL Process Statement warning at divider.vhd(282): signal \"hasil_modulo_p_negatif\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166743 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "status_fsm divider.vhd(283) " "VHDL Process Statement warning at divider.vhd(283): signal \"status_fsm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166743 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hasil_pembagian divider.vhd(286) " "VHDL Process Statement warning at divider.vhd(286): signal \"hasil_pembagian\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166743 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "status_fsm divider.vhd(287) " "VHDL Process Statement warning at divider.vhd(287): signal \"status_fsm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166743 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider"}
{ "Warning" "WSGN_SEARCH_FILE" "dividerfsm.vhd 2 1 " "Using design file dividerfsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dividerfsm-rtl " "Found design unit 1: dividerfsm-rtl" {  } { { "dividerfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/dividerfsm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166756 ""} { "Info" "ISGN_ENTITY_NAME" "1 dividerfsm " "Found entity 1: dividerfsm" {  } { { "dividerfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/dividerfsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dividerfsm toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|dividerfsm:FSMDivider " "Elaborating entity \"dividerfsm\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|dividerfsm:FSMDivider\"" {  } { { "divider.vhd" "FSMDivider" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166758 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adder_st dividerfsm.vhd(107) " "VHDL Process Statement warning at dividerfsm.vhd(107): signal \"adder_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dividerfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/dividerfsm.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166759 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "add_scount dividerfsm.vhd(46) " "VHDL Process Statement warning at dividerfsm.vhd(46): inferring latch(es) for signal or variable \"add_scount\", which holds its previous value in one or more paths through the process" {  } { { "dividerfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/dividerfsm.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786166759 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider"}
{ "Warning" "WSGN_SEARCH_FILE" "get_signed.vhd 2 1 " "Using design file get_signed.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 get_signed-behavorial " "Found design unit 1: get_signed-behavorial" {  } { { "get_signed.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/get_signed.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166772 ""} { "Info" "ISGN_ENTITY_NAME" "1 get_signed " "Found entity 1: get_signed" {  } { { "get_signed.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/get_signed.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166772 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_Signed toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|get_Signed:get_signed_p " "Elaborating entity \"get_Signed\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|get_Signed:get_signed_p\"" {  } { { "divider.vhd" "get_signed_p" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166772 ""}
{ "Warning" "WSGN_SEARCH_FILE" "signed_cheker.vhd 2 1 " "Using design file signed_cheker.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_cheker-behavorial " "Found design unit 1: signed_cheker-behavorial" {  } { { "signed_cheker.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/signed_cheker.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166786 ""} { "Info" "ISGN_ENTITY_NAME" "1 signed_cheker " "Found entity 1: signed_cheker" {  } { { "signed_cheker.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/signed_cheker.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166786 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_cheker toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|signed_cheker:signed_ceker " "Elaborating entity \"signed_cheker\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|signed_cheker:signed_ceker\"" {  } { { "divider.vhd" "signed_ceker" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166787 ""}
{ "Warning" "WSGN_SEARCH_FILE" "paralelregister.vhd 2 1 " "Using design file paralelregister.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParalelRegister-register_arc " "Found design unit 1: ParalelRegister-register_arc" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166800 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParalelRegister " "Found entity 1: ParalelRegister" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParalelRegister toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterP " "Elaborating entity \"ParalelRegister\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterP\"" {  } { { "divider.vhd" "RegisterP" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166800 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_REG paralelregister.vhd(24) " "VHDL Process Statement warning at paralelregister.vhd(24): signal \"IN_REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166801 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG paralelregister.vhd(27) " "VHDL Process Statement warning at paralelregister.vhd(27): signal \"REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166802 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG paralelregister.vhd(20) " "VHDL Process Statement warning at paralelregister.vhd(20): inferring latch(es) for signal or variable \"REG\", which holds its previous value in one or more paths through the process" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786166802 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[0\] paralelregister.vhd(20) " "Inferred latch for \"REG\[0\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166802 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[1\] paralelregister.vhd(20) " "Inferred latch for \"REG\[1\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166802 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[2\] paralelregister.vhd(20) " "Inferred latch for \"REG\[2\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166802 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[3\] paralelregister.vhd(20) " "Inferred latch for \"REG\[3\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166803 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[4\] paralelregister.vhd(20) " "Inferred latch for \"REG\[4\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166803 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[5\] paralelregister.vhd(20) " "Inferred latch for \"REG\[5\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166803 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[6\] paralelregister.vhd(20) " "Inferred latch for \"REG\[6\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166803 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[7\] paralelregister.vhd(20) " "Inferred latch for \"REG\[7\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166803 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[8\] paralelregister.vhd(20) " "Inferred latch for \"REG\[8\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166803 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[9\] paralelregister.vhd(20) " "Inferred latch for \"REG\[9\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166803 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[10\] paralelregister.vhd(20) " "Inferred latch for \"REG\[10\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166803 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[11\] paralelregister.vhd(20) " "Inferred latch for \"REG\[11\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166803 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[12\] paralelregister.vhd(20) " "Inferred latch for \"REG\[12\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166803 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[13\] paralelregister.vhd(20) " "Inferred latch for \"REG\[13\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166803 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[14\] paralelregister.vhd(20) " "Inferred latch for \"REG\[14\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166803 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[15\] paralelregister.vhd(20) " "Inferred latch for \"REG\[15\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166803 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[16\] paralelregister.vhd(20) " "Inferred latch for \"REG\[16\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166804 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[17\] paralelregister.vhd(20) " "Inferred latch for \"REG\[17\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166804 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[18\] paralelregister.vhd(20) " "Inferred latch for \"REG\[18\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166804 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[19\] paralelregister.vhd(20) " "Inferred latch for \"REG\[19\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166804 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[20\] paralelregister.vhd(20) " "Inferred latch for \"REG\[20\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166804 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[21\] paralelregister.vhd(20) " "Inferred latch for \"REG\[21\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166804 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[22\] paralelregister.vhd(20) " "Inferred latch for \"REG\[22\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166804 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[23\] paralelregister.vhd(20) " "Inferred latch for \"REG\[23\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166804 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[24\] paralelregister.vhd(20) " "Inferred latch for \"REG\[24\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166804 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[25\] paralelregister.vhd(20) " "Inferred latch for \"REG\[25\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166804 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[26\] paralelregister.vhd(20) " "Inferred latch for \"REG\[26\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166804 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[27\] paralelregister.vhd(20) " "Inferred latch for \"REG\[27\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166804 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[28\] paralelregister.vhd(20) " "Inferred latch for \"REG\[28\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166804 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[29\] paralelregister.vhd(20) " "Inferred latch for \"REG\[29\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166804 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[30\] paralelregister.vhd(20) " "Inferred latch for \"REG\[30\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166804 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[31\] paralelregister.vhd(20) " "Inferred latch for \"REG\[31\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166804 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[32\] paralelregister.vhd(20) " "Inferred latch for \"REG\[32\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166804 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[33\] paralelregister.vhd(20) " "Inferred latch for \"REG\[33\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166804 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[34\] paralelregister.vhd(20) " "Inferred latch for \"REG\[34\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166804 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[35\] paralelregister.vhd(20) " "Inferred latch for \"REG\[35\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166804 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[36\] paralelregister.vhd(20) " "Inferred latch for \"REG\[36\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166804 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[37\] paralelregister.vhd(20) " "Inferred latch for \"REG\[37\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166804 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[38\] paralelregister.vhd(20) " "Inferred latch for \"REG\[38\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166804 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[39\] paralelregister.vhd(20) " "Inferred latch for \"REG\[39\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166804 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[40\] paralelregister.vhd(20) " "Inferred latch for \"REG\[40\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166805 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Warning" "WSGN_SEARCH_FILE" "func_r.vhd 2 1 " "Using design file func_r.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 func_R-behavorial " "Found design unit 1: func_R-behavorial" {  } { { "func_r.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/func_r.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166817 ""} { "Info" "ISGN_ENTITY_NAME" "1 func_R " "Found entity 1: func_R" {  } { { "func_r.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/func_r.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166817 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "func_R toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|func_R:transferPtoR " "Elaborating entity \"func_R\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|func_R:transferPtoR\"" {  } { { "divider.vhd" "transferPtoR" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166818 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "output_result\[41\] func_r.vhd(9) " "Using initial value X (don't care) for net \"output_result\[41\]\" at func_r.vhd(9)" {  } { { "func_r.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/func_r.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166819 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|func_R:transferPtoR"}
{ "Warning" "WSGN_SEARCH_FILE" "func_s.vhd 2 1 " "Using design file func_s.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 func_s-behavorial " "Found design unit 1: func_s-behavorial" {  } { { "func_s.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/func_s.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166831 ""} { "Info" "ISGN_ENTITY_NAME" "1 func_s " "Found entity 1: func_s" {  } { { "func_s.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/func_s.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "func_S toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|func_S:transferQtoS " "Elaborating entity \"func_S\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|func_S:transferQtoS\"" {  } { { "divider.vhd" "transferQtoS" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|mux21:RInputSelector " "Elaborating entity \"mux21\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|mux21:RInputSelector\"" {  } { { "divider.vhd" "RInputSelector" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParalelRegister toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR " "Elaborating entity \"ParalelRegister\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\"" {  } { { "divider.vhd" "RegisterR" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166836 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_REG paralelregister.vhd(24) " "VHDL Process Statement warning at paralelregister.vhd(24): signal \"IN_REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166838 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG paralelregister.vhd(27) " "VHDL Process Statement warning at paralelregister.vhd(27): signal \"REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166838 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG paralelregister.vhd(20) " "VHDL Process Statement warning at paralelregister.vhd(20): inferring latch(es) for signal or variable \"REG\", which holds its previous value in one or more paths through the process" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786166838 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[0\] paralelregister.vhd(20) " "Inferred latch for \"REG\[0\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166838 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[1\] paralelregister.vhd(20) " "Inferred latch for \"REG\[1\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166838 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[2\] paralelregister.vhd(20) " "Inferred latch for \"REG\[2\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166838 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[3\] paralelregister.vhd(20) " "Inferred latch for \"REG\[3\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166838 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[4\] paralelregister.vhd(20) " "Inferred latch for \"REG\[4\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166838 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[5\] paralelregister.vhd(20) " "Inferred latch for \"REG\[5\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166838 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[6\] paralelregister.vhd(20) " "Inferred latch for \"REG\[6\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166838 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[7\] paralelregister.vhd(20) " "Inferred latch for \"REG\[7\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166838 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[8\] paralelregister.vhd(20) " "Inferred latch for \"REG\[8\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166838 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[9\] paralelregister.vhd(20) " "Inferred latch for \"REG\[9\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166838 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[10\] paralelregister.vhd(20) " "Inferred latch for \"REG\[10\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166838 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[11\] paralelregister.vhd(20) " "Inferred latch for \"REG\[11\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[12\] paralelregister.vhd(20) " "Inferred latch for \"REG\[12\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[13\] paralelregister.vhd(20) " "Inferred latch for \"REG\[13\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[14\] paralelregister.vhd(20) " "Inferred latch for \"REG\[14\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[15\] paralelregister.vhd(20) " "Inferred latch for \"REG\[15\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[16\] paralelregister.vhd(20) " "Inferred latch for \"REG\[16\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[17\] paralelregister.vhd(20) " "Inferred latch for \"REG\[17\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[18\] paralelregister.vhd(20) " "Inferred latch for \"REG\[18\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[19\] paralelregister.vhd(20) " "Inferred latch for \"REG\[19\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[20\] paralelregister.vhd(20) " "Inferred latch for \"REG\[20\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[21\] paralelregister.vhd(20) " "Inferred latch for \"REG\[21\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[22\] paralelregister.vhd(20) " "Inferred latch for \"REG\[22\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[23\] paralelregister.vhd(20) " "Inferred latch for \"REG\[23\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[24\] paralelregister.vhd(20) " "Inferred latch for \"REG\[24\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[25\] paralelregister.vhd(20) " "Inferred latch for \"REG\[25\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[26\] paralelregister.vhd(20) " "Inferred latch for \"REG\[26\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[27\] paralelregister.vhd(20) " "Inferred latch for \"REG\[27\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[28\] paralelregister.vhd(20) " "Inferred latch for \"REG\[28\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[29\] paralelregister.vhd(20) " "Inferred latch for \"REG\[29\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[30\] paralelregister.vhd(20) " "Inferred latch for \"REG\[30\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[31\] paralelregister.vhd(20) " "Inferred latch for \"REG\[31\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[32\] paralelregister.vhd(20) " "Inferred latch for \"REG\[32\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[33\] paralelregister.vhd(20) " "Inferred latch for \"REG\[33\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[34\] paralelregister.vhd(20) " "Inferred latch for \"REG\[34\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[35\] paralelregister.vhd(20) " "Inferred latch for \"REG\[35\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[36\] paralelregister.vhd(20) " "Inferred latch for \"REG\[36\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166839 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[37\] paralelregister.vhd(20) " "Inferred latch for \"REG\[37\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[38\] paralelregister.vhd(20) " "Inferred latch for \"REG\[38\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[39\] paralelregister.vhd(20) " "Inferred latch for \"REG\[39\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[40\] paralelregister.vhd(20) " "Inferred latch for \"REG\[40\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[41\] paralelregister.vhd(20) " "Inferred latch for \"REG\[41\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[42\] paralelregister.vhd(20) " "Inferred latch for \"REG\[42\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[43\] paralelregister.vhd(20) " "Inferred latch for \"REG\[43\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[44\] paralelregister.vhd(20) " "Inferred latch for \"REG\[44\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[45\] paralelregister.vhd(20) " "Inferred latch for \"REG\[45\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[46\] paralelregister.vhd(20) " "Inferred latch for \"REG\[46\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[47\] paralelregister.vhd(20) " "Inferred latch for \"REG\[47\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[48\] paralelregister.vhd(20) " "Inferred latch for \"REG\[48\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[49\] paralelregister.vhd(20) " "Inferred latch for \"REG\[49\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[50\] paralelregister.vhd(20) " "Inferred latch for \"REG\[50\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[51\] paralelregister.vhd(20) " "Inferred latch for \"REG\[51\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[52\] paralelregister.vhd(20) " "Inferred latch for \"REG\[52\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[53\] paralelregister.vhd(20) " "Inferred latch for \"REG\[53\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[54\] paralelregister.vhd(20) " "Inferred latch for \"REG\[54\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[55\] paralelregister.vhd(20) " "Inferred latch for \"REG\[55\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[56\] paralelregister.vhd(20) " "Inferred latch for \"REG\[56\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[57\] paralelregister.vhd(20) " "Inferred latch for \"REG\[57\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[58\] paralelregister.vhd(20) " "Inferred latch for \"REG\[58\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[59\] paralelregister.vhd(20) " "Inferred latch for \"REG\[59\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[60\] paralelregister.vhd(20) " "Inferred latch for \"REG\[60\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[61\] paralelregister.vhd(20) " "Inferred latch for \"REG\[61\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[62\] paralelregister.vhd(20) " "Inferred latch for \"REG\[62\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[63\] paralelregister.vhd(20) " "Inferred latch for \"REG\[63\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166840 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[64\] paralelregister.vhd(20) " "Inferred latch for \"REG\[64\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166841 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[65\] paralelregister.vhd(20) " "Inferred latch for \"REG\[65\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166841 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[66\] paralelregister.vhd(20) " "Inferred latch for \"REG\[66\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166841 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[67\] paralelregister.vhd(20) " "Inferred latch for \"REG\[67\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166841 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[68\] paralelregister.vhd(20) " "Inferred latch for \"REG\[68\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166841 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[69\] paralelregister.vhd(20) " "Inferred latch for \"REG\[69\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166841 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[70\] paralelregister.vhd(20) " "Inferred latch for \"REG\[70\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166841 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[71\] paralelregister.vhd(20) " "Inferred latch for \"REG\[71\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166841 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[72\] paralelregister.vhd(20) " "Inferred latch for \"REG\[72\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166841 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[73\] paralelregister.vhd(20) " "Inferred latch for \"REG\[73\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166841 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[74\] paralelregister.vhd(20) " "Inferred latch for \"REG\[74\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166841 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[75\] paralelregister.vhd(20) " "Inferred latch for \"REG\[75\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166841 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[76\] paralelregister.vhd(20) " "Inferred latch for \"REG\[76\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166841 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[77\] paralelregister.vhd(20) " "Inferred latch for \"REG\[77\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166841 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[78\] paralelregister.vhd(20) " "Inferred latch for \"REG\[78\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166841 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[79\] paralelregister.vhd(20) " "Inferred latch for \"REG\[79\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166841 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Warning" "WSGN_SEARCH_FILE" "transfer_m.vhd 2 1 " "Using design file transfer_m.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Transfer_M-behavorial " "Found design unit 1: Transfer_M-behavorial" {  } { { "transfer_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/transfer_m.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166857 ""} { "Info" "ISGN_ENTITY_NAME" "1 Transfer_M " "Found entity 1: Transfer_M" {  } { { "transfer_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/transfer_m.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166857 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transfer_m toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|transfer_m:transfer_modulo " "Elaborating entity \"transfer_m\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|transfer_m:transfer_modulo\"" {  } { { "divider.vhd" "transfer_modulo" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterSerial toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|RegisterSerial:RegisterSerialS " "Elaborating entity \"RegisterSerial\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|RegisterSerial:RegisterSerialS\"" {  } { { "divider.vhd" "RegisterSerialS" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166861 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparatorreal.vhd 2 1 " "Using design file comparatorreal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparatorreal-comparator_arc " "Found design unit 1: comparatorreal-comparator_arc" {  } { { "comparatorreal.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/comparatorreal.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166876 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparatorreal " "Found entity 1: comparatorreal" {  } { { "comparatorreal.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/comparatorreal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166876 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparatorreal toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|comparatorreal:ComparatorRS " "Elaborating entity \"comparatorreal\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|comparatorreal:ComparatorRS\"" {  } { { "divider.vhd" "ComparatorRS" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166877 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registerserialkekiri.vhd 2 1 " "Using design file registerserialkekiri.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterSerialkekiri-register_arc " "Found design unit 1: RegisterSerialkekiri-register_arc" {  } { { "registerserialkekiri.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/registerserialkekiri.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166891 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterSerialkekiri " "Found entity 1: RegisterSerialkekiri" {  } { { "registerserialkekiri.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/registerserialkekiri.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166891 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterSerialkekiri toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|RegisterSerialkekiri:RegisterOutput " "Elaborating entity \"RegisterSerialkekiri\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|RegisterSerialkekiri:RegisterOutput\"" {  } { { "divider.vhd" "RegisterOutput" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166892 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shift_checker.vhd 2 1 " "Using design file shift_checker.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_checker-shift_checker_arc " "Found design unit 1: shift_checker-shift_checker_arc" {  } { { "shift_checker.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/shift_checker.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166907 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_checker " "Found entity 1: shift_checker" {  } { { "shift_checker.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/shift_checker.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166907 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_checker toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|shift_checker:shift_cek " "Elaborating entity \"shift_checker\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|shift_checker:shift_cek\"" {  } { { "divider.vhd" "shift_cek" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor " "Elaborating entity \"AdderSubtractor\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\"" {  } { { "divider.vhd" "Subtractor" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166910 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Out_int addersubtractor.vhd(94) " "VHDL Process Statement warning at addersubtractor.vhd(94): signal \"Out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "addersubtractor.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166911 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor " "Elaborating entity \"FSM\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\"" {  } { { "addersubtractor.vhd" "FSM_AdderSubtractor" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166912 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pin fsm.vhd(84) " "VHDL Process Statement warning at fsm.vhd(84): signal \"Pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166915 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qin fsm.vhd(85) " "VHDL Process Statement warning at fsm.vhd(85): signal \"Qin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166916 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "P fsm.vhd(79) " "VHDL Process Statement warning at fsm.vhd(79): inferring latch(es) for signal or variable \"P\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786166916 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q fsm.vhd(79) " "VHDL Process Statement warning at fsm.vhd(79): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786166916 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] fsm.vhd(79) " "Inferred latch for \"Q\[0\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166916 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] fsm.vhd(79) " "Inferred latch for \"Q\[1\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166916 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] fsm.vhd(79) " "Inferred latch for \"Q\[2\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166916 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] fsm.vhd(79) " "Inferred latch for \"Q\[3\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166916 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] fsm.vhd(79) " "Inferred latch for \"Q\[4\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166916 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] fsm.vhd(79) " "Inferred latch for \"Q\[5\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166916 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] fsm.vhd(79) " "Inferred latch for \"Q\[6\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166916 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] fsm.vhd(79) " "Inferred latch for \"Q\[7\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166916 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] fsm.vhd(79) " "Inferred latch for \"Q\[8\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166916 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] fsm.vhd(79) " "Inferred latch for \"Q\[9\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166916 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] fsm.vhd(79) " "Inferred latch for \"Q\[10\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166916 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] fsm.vhd(79) " "Inferred latch for \"Q\[11\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166916 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] fsm.vhd(79) " "Inferred latch for \"Q\[12\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166916 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] fsm.vhd(79) " "Inferred latch for \"Q\[13\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166916 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] fsm.vhd(79) " "Inferred latch for \"Q\[14\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166916 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] fsm.vhd(79) " "Inferred latch for \"Q\[15\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166916 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] fsm.vhd(79) " "Inferred latch for \"Q\[16\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166916 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] fsm.vhd(79) " "Inferred latch for \"Q\[17\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] fsm.vhd(79) " "Inferred latch for \"Q\[18\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] fsm.vhd(79) " "Inferred latch for \"Q\[19\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] fsm.vhd(79) " "Inferred latch for \"Q\[20\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] fsm.vhd(79) " "Inferred latch for \"Q\[21\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] fsm.vhd(79) " "Inferred latch for \"Q\[22\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] fsm.vhd(79) " "Inferred latch for \"Q\[23\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] fsm.vhd(79) " "Inferred latch for \"Q\[24\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] fsm.vhd(79) " "Inferred latch for \"Q\[25\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] fsm.vhd(79) " "Inferred latch for \"Q\[26\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] fsm.vhd(79) " "Inferred latch for \"Q\[27\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] fsm.vhd(79) " "Inferred latch for \"Q\[28\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] fsm.vhd(79) " "Inferred latch for \"Q\[29\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] fsm.vhd(79) " "Inferred latch for \"Q\[30\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] fsm.vhd(79) " "Inferred latch for \"Q\[31\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[32\] fsm.vhd(79) " "Inferred latch for \"Q\[32\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[33\] fsm.vhd(79) " "Inferred latch for \"Q\[33\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[34\] fsm.vhd(79) " "Inferred latch for \"Q\[34\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[35\] fsm.vhd(79) " "Inferred latch for \"Q\[35\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[36\] fsm.vhd(79) " "Inferred latch for \"Q\[36\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[37\] fsm.vhd(79) " "Inferred latch for \"Q\[37\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[38\] fsm.vhd(79) " "Inferred latch for \"Q\[38\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[39\] fsm.vhd(79) " "Inferred latch for \"Q\[39\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[40\] fsm.vhd(79) " "Inferred latch for \"Q\[40\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[41\] fsm.vhd(79) " "Inferred latch for \"Q\[41\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[42\] fsm.vhd(79) " "Inferred latch for \"Q\[42\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[43\] fsm.vhd(79) " "Inferred latch for \"Q\[43\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166917 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[44\] fsm.vhd(79) " "Inferred latch for \"Q\[44\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[45\] fsm.vhd(79) " "Inferred latch for \"Q\[45\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[46\] fsm.vhd(79) " "Inferred latch for \"Q\[46\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[47\] fsm.vhd(79) " "Inferred latch for \"Q\[47\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[48\] fsm.vhd(79) " "Inferred latch for \"Q\[48\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[49\] fsm.vhd(79) " "Inferred latch for \"Q\[49\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[50\] fsm.vhd(79) " "Inferred latch for \"Q\[50\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[51\] fsm.vhd(79) " "Inferred latch for \"Q\[51\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[52\] fsm.vhd(79) " "Inferred latch for \"Q\[52\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[53\] fsm.vhd(79) " "Inferred latch for \"Q\[53\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[54\] fsm.vhd(79) " "Inferred latch for \"Q\[54\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[55\] fsm.vhd(79) " "Inferred latch for \"Q\[55\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[56\] fsm.vhd(79) " "Inferred latch for \"Q\[56\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[57\] fsm.vhd(79) " "Inferred latch for \"Q\[57\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[58\] fsm.vhd(79) " "Inferred latch for \"Q\[58\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[59\] fsm.vhd(79) " "Inferred latch for \"Q\[59\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[60\] fsm.vhd(79) " "Inferred latch for \"Q\[60\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[61\] fsm.vhd(79) " "Inferred latch for \"Q\[61\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[62\] fsm.vhd(79) " "Inferred latch for \"Q\[62\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[63\] fsm.vhd(79) " "Inferred latch for \"Q\[63\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[64\] fsm.vhd(79) " "Inferred latch for \"Q\[64\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[65\] fsm.vhd(79) " "Inferred latch for \"Q\[65\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[66\] fsm.vhd(79) " "Inferred latch for \"Q\[66\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[67\] fsm.vhd(79) " "Inferred latch for \"Q\[67\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[68\] fsm.vhd(79) " "Inferred latch for \"Q\[68\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[69\] fsm.vhd(79) " "Inferred latch for \"Q\[69\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166918 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[70\] fsm.vhd(79) " "Inferred latch for \"Q\[70\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166919 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[71\] fsm.vhd(79) " "Inferred latch for \"Q\[71\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166919 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[72\] fsm.vhd(79) " "Inferred latch for \"Q\[72\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166919 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[73\] fsm.vhd(79) " "Inferred latch for \"Q\[73\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166919 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[74\] fsm.vhd(79) " "Inferred latch for \"Q\[74\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166919 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[75\] fsm.vhd(79) " "Inferred latch for \"Q\[75\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166919 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[76\] fsm.vhd(79) " "Inferred latch for \"Q\[76\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166919 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[77\] fsm.vhd(79) " "Inferred latch for \"Q\[77\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166919 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[78\] fsm.vhd(79) " "Inferred latch for \"Q\[78\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166919 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[79\] fsm.vhd(79) " "Inferred latch for \"Q\[79\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166919 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[0\] fsm.vhd(79) " "Inferred latch for \"P\[0\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166919 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[1\] fsm.vhd(79) " "Inferred latch for \"P\[1\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166919 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[2\] fsm.vhd(79) " "Inferred latch for \"P\[2\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166919 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[3\] fsm.vhd(79) " "Inferred latch for \"P\[3\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166919 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[4\] fsm.vhd(79) " "Inferred latch for \"P\[4\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166919 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[5\] fsm.vhd(79) " "Inferred latch for \"P\[5\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166919 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[6\] fsm.vhd(79) " "Inferred latch for \"P\[6\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166919 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[7\] fsm.vhd(79) " "Inferred latch for \"P\[7\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166919 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[8\] fsm.vhd(79) " "Inferred latch for \"P\[8\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166919 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[9\] fsm.vhd(79) " "Inferred latch for \"P\[9\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166919 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[10\] fsm.vhd(79) " "Inferred latch for \"P\[10\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166919 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[11\] fsm.vhd(79) " "Inferred latch for \"P\[11\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166919 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[12\] fsm.vhd(79) " "Inferred latch for \"P\[12\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166919 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[13\] fsm.vhd(79) " "Inferred latch for \"P\[13\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166919 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[14\] fsm.vhd(79) " "Inferred latch for \"P\[14\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[15\] fsm.vhd(79) " "Inferred latch for \"P\[15\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[16\] fsm.vhd(79) " "Inferred latch for \"P\[16\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[17\] fsm.vhd(79) " "Inferred latch for \"P\[17\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[18\] fsm.vhd(79) " "Inferred latch for \"P\[18\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[19\] fsm.vhd(79) " "Inferred latch for \"P\[19\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[20\] fsm.vhd(79) " "Inferred latch for \"P\[20\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[21\] fsm.vhd(79) " "Inferred latch for \"P\[21\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[22\] fsm.vhd(79) " "Inferred latch for \"P\[22\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[23\] fsm.vhd(79) " "Inferred latch for \"P\[23\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[24\] fsm.vhd(79) " "Inferred latch for \"P\[24\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[25\] fsm.vhd(79) " "Inferred latch for \"P\[25\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[26\] fsm.vhd(79) " "Inferred latch for \"P\[26\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[27\] fsm.vhd(79) " "Inferred latch for \"P\[27\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[28\] fsm.vhd(79) " "Inferred latch for \"P\[28\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[29\] fsm.vhd(79) " "Inferred latch for \"P\[29\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[30\] fsm.vhd(79) " "Inferred latch for \"P\[30\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[31\] fsm.vhd(79) " "Inferred latch for \"P\[31\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[32\] fsm.vhd(79) " "Inferred latch for \"P\[32\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[33\] fsm.vhd(79) " "Inferred latch for \"P\[33\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[34\] fsm.vhd(79) " "Inferred latch for \"P\[34\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[35\] fsm.vhd(79) " "Inferred latch for \"P\[35\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[36\] fsm.vhd(79) " "Inferred latch for \"P\[36\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[37\] fsm.vhd(79) " "Inferred latch for \"P\[37\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[38\] fsm.vhd(79) " "Inferred latch for \"P\[38\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[39\] fsm.vhd(79) " "Inferred latch for \"P\[39\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166920 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[40\] fsm.vhd(79) " "Inferred latch for \"P\[40\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[41\] fsm.vhd(79) " "Inferred latch for \"P\[41\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[42\] fsm.vhd(79) " "Inferred latch for \"P\[42\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[43\] fsm.vhd(79) " "Inferred latch for \"P\[43\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[44\] fsm.vhd(79) " "Inferred latch for \"P\[44\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[45\] fsm.vhd(79) " "Inferred latch for \"P\[45\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[46\] fsm.vhd(79) " "Inferred latch for \"P\[46\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[47\] fsm.vhd(79) " "Inferred latch for \"P\[47\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[48\] fsm.vhd(79) " "Inferred latch for \"P\[48\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[49\] fsm.vhd(79) " "Inferred latch for \"P\[49\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[50\] fsm.vhd(79) " "Inferred latch for \"P\[50\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[51\] fsm.vhd(79) " "Inferred latch for \"P\[51\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[52\] fsm.vhd(79) " "Inferred latch for \"P\[52\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[53\] fsm.vhd(79) " "Inferred latch for \"P\[53\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[54\] fsm.vhd(79) " "Inferred latch for \"P\[54\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[55\] fsm.vhd(79) " "Inferred latch for \"P\[55\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[56\] fsm.vhd(79) " "Inferred latch for \"P\[56\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[57\] fsm.vhd(79) " "Inferred latch for \"P\[57\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[58\] fsm.vhd(79) " "Inferred latch for \"P\[58\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[59\] fsm.vhd(79) " "Inferred latch for \"P\[59\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[60\] fsm.vhd(79) " "Inferred latch for \"P\[60\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[61\] fsm.vhd(79) " "Inferred latch for \"P\[61\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[62\] fsm.vhd(79) " "Inferred latch for \"P\[62\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[63\] fsm.vhd(79) " "Inferred latch for \"P\[63\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[64\] fsm.vhd(79) " "Inferred latch for \"P\[64\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[65\] fsm.vhd(79) " "Inferred latch for \"P\[65\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[66\] fsm.vhd(79) " "Inferred latch for \"P\[66\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[67\] fsm.vhd(79) " "Inferred latch for \"P\[67\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166921 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[68\] fsm.vhd(79) " "Inferred latch for \"P\[68\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166922 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[69\] fsm.vhd(79) " "Inferred latch for \"P\[69\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166922 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[70\] fsm.vhd(79) " "Inferred latch for \"P\[70\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166922 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[71\] fsm.vhd(79) " "Inferred latch for \"P\[71\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166922 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[72\] fsm.vhd(79) " "Inferred latch for \"P\[72\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166922 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[73\] fsm.vhd(79) " "Inferred latch for \"P\[73\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166922 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[74\] fsm.vhd(79) " "Inferred latch for \"P\[74\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166922 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[75\] fsm.vhd(79) " "Inferred latch for \"P\[75\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166922 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[76\] fsm.vhd(79) " "Inferred latch for \"P\[76\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166922 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[77\] fsm.vhd(79) " "Inferred latch for \"P\[77\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166922 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[78\] fsm.vhd(79) " "Inferred latch for \"P\[78\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166922 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[79\] fsm.vhd(79) " "Inferred latch for \"P\[79\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786166922 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2Comp toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|S2Comp:COMP_P " "Elaborating entity \"S2Comp\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|S2Comp:COMP_P\"" {  } { { "fsm.vhd" "COMP_P" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderFSM toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|adderFSM:AdderFSMBlok " "Elaborating entity \"adderFSM\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|adderFSM:AdderFSMBlok\"" {  } { { "addersubtractor.vhd" "AdderFSMBlok" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166927 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "high adderfsm.vhd(43) " "VHDL Signal Declaration warning at adderfsm.vhd(43): used explicit default value for signal \"high\" because signal was never assigned a value" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701786166929 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "low adderfsm.vhd(44) " "VHDL Signal Declaration warning at adderfsm.vhd(44): used explicit default value for signal \"low\" because signal was never assigned a value" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701786166929 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count adderfsm.vhd(135) " "VHDL Process Statement warning at adderfsm.vhd(135): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166929 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QA adderfsm.vhd(152) " "VHDL Process Statement warning at adderfsm.vhd(152): signal \"QA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166929 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QB adderfsm.vhd(152) " "VHDL Process Statement warning at adderfsm.vhd(152): signal \"QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166929 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QA adderfsm.vhd(157) " "VHDL Process Statement warning at adderfsm.vhd(157): signal \"QA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166930 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QB adderfsm.vhd(157) " "VHDL Process Statement warning at adderfsm.vhd(157): signal \"QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166930 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QA adderfsm.vhd(162) " "VHDL Process Statement warning at adderfsm.vhd(162): signal \"QA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166930 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QB adderfsm.vhd(162) " "VHDL Process Statement warning at adderfsm.vhd(162): signal \"QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166930 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QA adderfsm.vhd(167) " "VHDL Process Statement warning at adderfsm.vhd(167): signal \"QA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166930 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QB adderfsm.vhd(167) " "VHDL Process Statement warning at adderfsm.vhd(167): signal \"QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786166930 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|divider:blockdivider|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WSGN_SEARCH_FILE" "signed_transfer.vhd 2 1 " "Using design file signed_transfer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_transfer-behavorial " "Found design unit 1: signed_transfer-behavorial" {  } { { "signed_transfer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/signed_transfer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166945 ""} { "Info" "ISGN_ENTITY_NAME" "1 signed_transfer " "Found entity 1: signed_transfer" {  } { { "signed_transfer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/signed_transfer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166945 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_transfer toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|signed_transfer:hasil_divider " "Elaborating entity \"signed_transfer\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|signed_transfer:hasil_divider\"" {  } { { "divider.vhd" "hasil_divider" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166946 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpb.vhd 2 1 " "Using design file fpb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPB-FPB_arc " "Found design unit 1: FPB-FPB_arc" {  } { { "fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fpb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166966 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPB " "Found entity 1: FPB" {  } { { "fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fpb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786166966 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786166966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPB toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB " "Elaborating entity \"FPB\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\"" {  } { { "kalkulatortoplevel.vhd" "blockFPB" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulatortoplevel.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786166970 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fsm_fpb.vhd 2 1 " "Using design file fsm_fpb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_fpb-fsm_fpb_arc " "Found design unit 1: fsm_fpb-fsm_fpb_arc" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167010 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_fpb " "Found entity 1: fsm_fpb" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167010 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786167010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_fpb toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|fsm_fpb:Control " "Elaborating entity \"fsm_fpb\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|fsm_fpb:Control\"" {  } { { "fpb.vhd" "Control" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fpb.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786167011 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nstate fsm_fpb.vhd(34) " "VHDL Process Statement warning at fsm_fpb.vhd(34): inferring latch(es) for signal or variable \"nstate\", which holds its previous value in one or more paths through the process" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786167012 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s10 fsm_fpb.vhd(34) " "Inferred latch for \"nstate.s10\" at fsm_fpb.vhd(34)" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167012 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s9 fsm_fpb.vhd(34) " "Inferred latch for \"nstate.s9\" at fsm_fpb.vhd(34)" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167012 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s8 fsm_fpb.vhd(34) " "Inferred latch for \"nstate.s8\" at fsm_fpb.vhd(34)" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167012 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s7 fsm_fpb.vhd(34) " "Inferred latch for \"nstate.s7\" at fsm_fpb.vhd(34)" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167012 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s6 fsm_fpb.vhd(34) " "Inferred latch for \"nstate.s6\" at fsm_fpb.vhd(34)" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167012 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s5 fsm_fpb.vhd(34) " "Inferred latch for \"nstate.s5\" at fsm_fpb.vhd(34)" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167013 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s4 fsm_fpb.vhd(34) " "Inferred latch for \"nstate.s4\" at fsm_fpb.vhd(34)" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167013 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s3 fsm_fpb.vhd(34) " "Inferred latch for \"nstate.s3\" at fsm_fpb.vhd(34)" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167013 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s2 fsm_fpb.vhd(34) " "Inferred latch for \"nstate.s2\" at fsm_fpb.vhd(34)" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167013 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s1 fsm_fpb.vhd(34) " "Inferred latch for \"nstate.s1\" at fsm_fpb.vhd(34)" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167013 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s0 fsm_fpb.vhd(34) " "Inferred latch for \"nstate.s0\" at fsm_fpb.vhd(34)" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167013 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control"}
{ "Warning" "WSGN_SEARCH_FILE" "comparator.vhd 2 1 " "Using design file comparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-comparator_arc " "Found design unit 1: comparator-comparator_arc" {  } { { "comparator.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/comparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167027 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167027 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786167027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|comparator:O_comp " "Elaborating entity \"comparator\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|comparator:O_comp\"" {  } { { "fpb.vhd" "O_comp" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fpb.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786167027 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplication.vhd 2 1 " "Using design file multiplication.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplication-Multi_arc " "Found design unit 1: Multiplication-Multi_arc" {  } { { "multiplication.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167049 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplication " "Found entity 1: Multiplication" {  } { { "multiplication.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167049 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786167049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplication toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti " "Elaborating entity \"Multiplication\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\"" {  } { { "kalkulatortoplevel.vhd" "blockMulti" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulatortoplevel.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786167050 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ct_comp multiplication.vhd(134) " "Verilog HDL or VHDL warning at multiplication.vhd(134): object \"Ct_comp\" assigned a value but never read" {  } { { "multiplication.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701786167052 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectorP multiplication.vhd(136) " "Verilog HDL or VHDL warning at multiplication.vhd(136): object \"selectorP\" assigned a value but never read" {  } { { "multiplication.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701786167052 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian"}
{ "Warning" "WSGN_SEARCH_FILE" "fsm_multi.vhd 2 1 " "Using design file fsm_multi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Multi-FSM_arc " "Found design unit 1: FSM_Multi-FSM_arc" {  } { { "fsm_multi.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167065 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Multi " "Found entity 1: FSM_Multi" {  } { { "fsm_multi.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167065 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786167065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Multi toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|FSM_Multi:control " "Elaborating entity \"FSM_Multi\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|FSM_Multi:control\"" {  } { { "multiplication.vhd" "control" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786167066 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cState fsm_multi.vhd(43) " "VHDL Process Statement warning at fsm_multi.vhd(43): signal \"cState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_multi.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786167068 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count fsm_multi.vhd(113) " "VHDL Process Statement warning at fsm_multi.vhd(113): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_multi.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786167068 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QMSB fsm_multi.vhd(114) " "VHDL Process Statement warning at fsm_multi.vhd(114): signal \"QMSB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_multi.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786167068 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PMSB fsm_multi.vhd(114) " "VHDL Process Statement warning at fsm_multi.vhd(114): signal \"PMSB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_multi.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786167068 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control"}
{ "Warning" "WSGN_SEARCH_FILE" "msb.vhd 2 1 " "Using design file msb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSB-MSB_arc " "Found design unit 1: MSB-MSB_arc" {  } { { "msb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/msb.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167081 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSB " "Found entity 1: MSB" {  } { { "msb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/msb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167081 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786167081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSB toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|MSB:MSBP " "Elaborating entity \"MSB\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|MSB:MSBP\"" {  } { { "multiplication.vhd" "MSBP" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786167082 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "firstbit msb.vhd(26) " "VHDL Process Statement warning at msb.vhd(26): signal \"firstbit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "msb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/msb.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786167083 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|MSB:MSBP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "otherbit msb.vhd(27) " "VHDL Process Statement warning at msb.vhd(27): signal \"otherbit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "msb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/msb.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786167083 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|MSB:MSBP"}
{ "Warning" "WSGN_SEARCH_FILE" "paralelregisterq.vhd 2 1 " "Using design file paralelregisterq.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParalelRegisterQ-registerQ_arc " "Found design unit 1: ParalelRegisterQ-registerQ_arc" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167097 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParalelRegisterQ " "Found entity 1: ParalelRegisterQ" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167097 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786167097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParalelRegisterQ toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegisterQ:reg_q " "Elaborating entity \"ParalelRegisterQ\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegisterQ:reg_q\"" {  } { { "multiplication.vhd" "reg_q" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786167098 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_REG paralelregisterq.vhd(26) " "VHDL Process Statement warning at paralelregisterq.vhd(26): signal \"IN_REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786167100 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_REG paralelregisterq.vhd(27) " "VHDL Process Statement warning at paralelregisterq.vhd(27): signal \"IN_REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786167100 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG paralelregisterq.vhd(30) " "VHDL Process Statement warning at paralelregisterq.vhd(30): signal \"REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786167100 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qlsbb paralelregisterq.vhd(31) " "VHDL Process Statement warning at paralelregisterq.vhd(31): signal \"Qlsbb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786167100 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG paralelregisterq.vhd(22) " "VHDL Process Statement warning at paralelregisterq.vhd(22): inferring latch(es) for signal or variable \"REG\", which holds its previous value in one or more paths through the process" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786167100 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Qlsbb paralelregisterq.vhd(22) " "VHDL Process Statement warning at paralelregisterq.vhd(22): inferring latch(es) for signal or variable \"Qlsbb\", which holds its previous value in one or more paths through the process" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786167100 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qlsbb paralelregisterq.vhd(22) " "Inferred latch for \"Qlsbb\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167100 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[0\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[0\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167100 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[1\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[1\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167101 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[2\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[2\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167101 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[3\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[3\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167101 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[4\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[4\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167101 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[5\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[5\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167101 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[6\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[6\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167101 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[7\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[7\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167101 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[8\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[8\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167101 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[9\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[9\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167101 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[10\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[10\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167101 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[11\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[11\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167101 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[12\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[12\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167101 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[13\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[13\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167101 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[14\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[14\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167101 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[15\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[15\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167101 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[16\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[16\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167101 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[17\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[17\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167101 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[18\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[18\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167101 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[19\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[19\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167101 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[20\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[20\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167101 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[21\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[21\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167102 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[22\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[22\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167102 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[23\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[23\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167102 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[24\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[24\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167102 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[25\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[25\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167102 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[26\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[26\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167102 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[27\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[27\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167102 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[28\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[28\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167102 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[29\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[29\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167102 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[30\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[30\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167102 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[31\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[31\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167102 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[32\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[32\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167102 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[33\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[33\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167102 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[34\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[34\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167102 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[35\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[35\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167102 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[36\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[36\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167102 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[37\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[37\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167102 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[38\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[38\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167102 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[39\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[39\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167102 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[40\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[40\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167102 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|ParalelRegisterQ:reg_q"}
{ "Warning" "WSGN_SEARCH_FILE" "addersubtractor_m.vhd 2 1 " "Using design file addersubtractor_m.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderSubtractor_M-AdderSubtractor_arc " "Found design unit 1: AdderSubtractor_M-AdderSubtractor_arc" {  } { { "addersubtractor_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor_m.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167116 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor_M " "Found entity 1: AdderSubtractor_M" {  } { { "addersubtractor_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor_m.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167116 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786167116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor_M toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub " "Elaborating entity \"AdderSubtractor_M\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\"" {  } { { "multiplication.vhd" "AddSub" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786167117 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Out_int addersubtractor_m.vhd(94) " "VHDL Process Statement warning at addersubtractor_m.vhd(94): signal \"Out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "addersubtractor_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor_m.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786167118 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub"}
{ "Warning" "WSGN_SEARCH_FILE" "fsm_m.vhd 2 1 " "Using design file fsm_m.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_M-FSM_arc " "Found design unit 1: FSM_M-FSM_arc" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167131 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_M " "Found entity 1: FSM_M" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167131 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786167131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_M toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor " "Elaborating entity \"FSM_M\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\"" {  } { { "addersubtractor_m.vhd" "FSM_AdderSubtractor" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor_m.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786167132 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pin fsm_m.vhd(84) " "VHDL Process Statement warning at fsm_m.vhd(84): signal \"Pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786167135 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qin fsm_m.vhd(85) " "VHDL Process Statement warning at fsm_m.vhd(85): signal \"Qin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786167135 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "P fsm_m.vhd(79) " "VHDL Process Statement warning at fsm_m.vhd(79): inferring latch(es) for signal or variable \"P\", which holds its previous value in one or more paths through the process" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786167135 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q fsm_m.vhd(79) " "VHDL Process Statement warning at fsm_m.vhd(79): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786167135 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] fsm_m.vhd(79) " "Inferred latch for \"Q\[0\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167135 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] fsm_m.vhd(79) " "Inferred latch for \"Q\[1\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167135 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] fsm_m.vhd(79) " "Inferred latch for \"Q\[2\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167135 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] fsm_m.vhd(79) " "Inferred latch for \"Q\[3\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167135 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] fsm_m.vhd(79) " "Inferred latch for \"Q\[4\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167135 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] fsm_m.vhd(79) " "Inferred latch for \"Q\[5\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167135 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] fsm_m.vhd(79) " "Inferred latch for \"Q\[6\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167135 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] fsm_m.vhd(79) " "Inferred latch for \"Q\[7\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167135 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] fsm_m.vhd(79) " "Inferred latch for \"Q\[8\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167135 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] fsm_m.vhd(79) " "Inferred latch for \"Q\[9\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167135 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] fsm_m.vhd(79) " "Inferred latch for \"Q\[10\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167135 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] fsm_m.vhd(79) " "Inferred latch for \"Q\[11\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167135 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] fsm_m.vhd(79) " "Inferred latch for \"Q\[12\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167135 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] fsm_m.vhd(79) " "Inferred latch for \"Q\[13\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167135 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] fsm_m.vhd(79) " "Inferred latch for \"Q\[14\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167135 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] fsm_m.vhd(79) " "Inferred latch for \"Q\[15\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167135 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] fsm_m.vhd(79) " "Inferred latch for \"Q\[16\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167135 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] fsm_m.vhd(79) " "Inferred latch for \"Q\[17\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167135 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] fsm_m.vhd(79) " "Inferred latch for \"Q\[18\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167135 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] fsm_m.vhd(79) " "Inferred latch for \"Q\[19\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167135 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] fsm_m.vhd(79) " "Inferred latch for \"Q\[20\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] fsm_m.vhd(79) " "Inferred latch for \"Q\[21\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] fsm_m.vhd(79) " "Inferred latch for \"Q\[22\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] fsm_m.vhd(79) " "Inferred latch for \"Q\[23\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] fsm_m.vhd(79) " "Inferred latch for \"Q\[24\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] fsm_m.vhd(79) " "Inferred latch for \"Q\[25\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] fsm_m.vhd(79) " "Inferred latch for \"Q\[26\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] fsm_m.vhd(79) " "Inferred latch for \"Q\[27\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] fsm_m.vhd(79) " "Inferred latch for \"Q\[28\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] fsm_m.vhd(79) " "Inferred latch for \"Q\[29\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] fsm_m.vhd(79) " "Inferred latch for \"Q\[30\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] fsm_m.vhd(79) " "Inferred latch for \"Q\[31\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[32\] fsm_m.vhd(79) " "Inferred latch for \"Q\[32\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[33\] fsm_m.vhd(79) " "Inferred latch for \"Q\[33\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[34\] fsm_m.vhd(79) " "Inferred latch for \"Q\[34\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[35\] fsm_m.vhd(79) " "Inferred latch for \"Q\[35\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[36\] fsm_m.vhd(79) " "Inferred latch for \"Q\[36\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[37\] fsm_m.vhd(79) " "Inferred latch for \"Q\[37\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[38\] fsm_m.vhd(79) " "Inferred latch for \"Q\[38\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[39\] fsm_m.vhd(79) " "Inferred latch for \"Q\[39\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[40\] fsm_m.vhd(79) " "Inferred latch for \"Q\[40\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[0\] fsm_m.vhd(79) " "Inferred latch for \"P\[0\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[1\] fsm_m.vhd(79) " "Inferred latch for \"P\[1\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[2\] fsm_m.vhd(79) " "Inferred latch for \"P\[2\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[3\] fsm_m.vhd(79) " "Inferred latch for \"P\[3\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[4\] fsm_m.vhd(79) " "Inferred latch for \"P\[4\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[5\] fsm_m.vhd(79) " "Inferred latch for \"P\[5\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[6\] fsm_m.vhd(79) " "Inferred latch for \"P\[6\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167136 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[7\] fsm_m.vhd(79) " "Inferred latch for \"P\[7\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[8\] fsm_m.vhd(79) " "Inferred latch for \"P\[8\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[9\] fsm_m.vhd(79) " "Inferred latch for \"P\[9\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[10\] fsm_m.vhd(79) " "Inferred latch for \"P\[10\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[11\] fsm_m.vhd(79) " "Inferred latch for \"P\[11\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[12\] fsm_m.vhd(79) " "Inferred latch for \"P\[12\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[13\] fsm_m.vhd(79) " "Inferred latch for \"P\[13\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[14\] fsm_m.vhd(79) " "Inferred latch for \"P\[14\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[15\] fsm_m.vhd(79) " "Inferred latch for \"P\[15\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[16\] fsm_m.vhd(79) " "Inferred latch for \"P\[16\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[17\] fsm_m.vhd(79) " "Inferred latch for \"P\[17\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[18\] fsm_m.vhd(79) " "Inferred latch for \"P\[18\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[19\] fsm_m.vhd(79) " "Inferred latch for \"P\[19\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[20\] fsm_m.vhd(79) " "Inferred latch for \"P\[20\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[21\] fsm_m.vhd(79) " "Inferred latch for \"P\[21\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[22\] fsm_m.vhd(79) " "Inferred latch for \"P\[22\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[23\] fsm_m.vhd(79) " "Inferred latch for \"P\[23\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[24\] fsm_m.vhd(79) " "Inferred latch for \"P\[24\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[25\] fsm_m.vhd(79) " "Inferred latch for \"P\[25\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[26\] fsm_m.vhd(79) " "Inferred latch for \"P\[26\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[27\] fsm_m.vhd(79) " "Inferred latch for \"P\[27\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[28\] fsm_m.vhd(79) " "Inferred latch for \"P\[28\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[29\] fsm_m.vhd(79) " "Inferred latch for \"P\[29\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[30\] fsm_m.vhd(79) " "Inferred latch for \"P\[30\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[31\] fsm_m.vhd(79) " "Inferred latch for \"P\[31\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[32\] fsm_m.vhd(79) " "Inferred latch for \"P\[32\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[33\] fsm_m.vhd(79) " "Inferred latch for \"P\[33\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[34\] fsm_m.vhd(79) " "Inferred latch for \"P\[34\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167137 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[35\] fsm_m.vhd(79) " "Inferred latch for \"P\[35\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167138 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[36\] fsm_m.vhd(79) " "Inferred latch for \"P\[36\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167138 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[37\] fsm_m.vhd(79) " "Inferred latch for \"P\[37\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167138 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[38\] fsm_m.vhd(79) " "Inferred latch for \"P\[38\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167138 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[39\] fsm_m.vhd(79) " "Inferred latch for \"P\[39\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167138 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[40\] fsm_m.vhd(79) " "Inferred latch for \"P\[40\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786167138 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Multiplication:blockMulti|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Warning" "WSGN_SEARCH_FILE" "arsshifter.vhd 2 1 " "Using design file arsshifter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arsShifter-ars_arc " "Found design unit 1: arsShifter-ars_arc" {  } { { "arsshifter.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/arsshifter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167157 ""} { "Info" "ISGN_ENTITY_NAME" "1 arsShifter " "Found entity 1: arsShifter" {  } { { "arsshifter.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/arsshifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167157 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786167157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arsShifter toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|arsShifter:ArsShift " "Elaborating entity \"arsShifter\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|arsShifter:ArsShift\"" {  } { { "multiplication.vhd" "ArsShift" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786167157 ""}
{ "Warning" "WSGN_SEARCH_FILE" "outfinal.vhd 2 1 " "Using design file outfinal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outFinal-outFinal_arc " "Found design unit 1: outFinal-outFinal_arc" {  } { { "outfinal.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/outfinal.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167172 ""} { "Info" "ISGN_ENTITY_NAME" "1 outFinal " "Found entity 1: outFinal" {  } { { "outfinal.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/outfinal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167172 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786167172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outFinal toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|outFinal:OutputFinal " "Elaborating entity \"outFinal\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|outFinal:OutputFinal\"" {  } { { "multiplication.vhd" "OutputFinal" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786167172 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pangkat.vhd 2 1 " "Using design file pangkat.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pangkat-Pangkat_arc " "Found design unit 1: Pangkat-Pangkat_arc" {  } { { "pangkat.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/pangkat.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167187 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pangkat " "Found entity 1: Pangkat" {  } { { "pangkat.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/pangkat.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167187 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786167187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pangkat toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat " "Elaborating entity \"Pangkat\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\"" {  } { { "kalkulatortoplevel.vhd" "blockPangkat" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulatortoplevel.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786167191 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugout pangkat.vhd(79) " "Verilog HDL or VHDL warning at pangkat.vhd(79): object \"debugout\" assigned a value but never read" {  } { { "pangkat.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/pangkat.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701786167192 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Pangkat:blockPangkat"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outRegP1 pangkat.vhd(100) " "VHDL Process Statement warning at pangkat.vhd(100): signal \"outRegP1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pangkat.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/pangkat.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786167197 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Pangkat:blockPangkat"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stat pangkat.vhd(101) " "VHDL Process Statement warning at pangkat.vhd(101): signal \"stat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pangkat.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/pangkat.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786167197 "|top_kalkulator_integer|toplevel_sistem:kalkulator|KalkulatorTopLevel:blokKalkulator|Pangkat:blockPangkat"}
{ "Warning" "WSGN_SEARCH_FILE" "pangkatfsm.vhd 2 1 " "Using design file pangkatfsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pangkatFSM-pangkatFSM_arc " "Found design unit 1: pangkatFSM-pangkatFSM_arc" {  } { { "pangkatfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/pangkatfsm.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167227 ""} { "Info" "ISGN_ENTITY_NAME" "1 pangkatFSM " "Found entity 1: pangkatFSM" {  } { { "pangkatfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/pangkatfsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167227 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786167227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pangkatFSM toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|pangkatFSM:fsmPangkat " "Elaborating entity \"pangkatFSM\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|pangkatFSM:fsmPangkat\"" {  } { { "pangkat.vhd" "fsmPangkat" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/pangkat.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786167228 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk pangkatfsm.vhd(103) " "VHDL Process Statement warning at pangkatfsm.vhd(103): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pangkatfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/pangkatfsm.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786167231 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Pangkat:operasipangkat|pangkatFSM:fsmPangkat"}
{ "Warning" "WSGN_SEARCH_FILE" "mux8to1.vhd 2 1 " "Using design file mux8to1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1-mux8to1_arc " "Found design unit 1: mux8to1-mux8to1_arc" {  } { { "mux8to1.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/mux8to1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167257 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "mux8to1.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/mux8to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167257 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786167257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|mux8to1:mux8to1Out " "Elaborating entity \"mux8to1\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|mux8to1:mux8to1Out\"" {  } { { "kalkulatortoplevel.vhd" "mux8to1Out" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulatortoplevel.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786167258 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8to1stat.vhd 2 1 " "Using design file mux8to1stat.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1stat-mux8to1stat_arc " "Found design unit 1: mux8to1stat-mux8to1stat_arc" {  } { { "mux8to1stat.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/mux8to1stat.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167273 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1stat " "Found entity 1: mux8to1stat" {  } { { "mux8to1stat.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/mux8to1stat.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786167273 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701786167273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1stat toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|mux8to1stat:mux8to1Stats " "Elaborating entity \"mux8to1stat\" for hierarchy \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|mux8to1stat:mux8to1Stats\"" {  } { { "kalkulatortoplevel.vhd" "mux8to1Stats" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulatortoplevel.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786167273 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UART_convert:UART\|my_uart_top:UART\|my_uart_tx:transmitter\|bps_start " "Converted tri-state buffer \"UART_convert:UART\|my_uart_top:UART\|my_uart_tx:transmitter\|bps_start\" feeding internal logic into a wire" {  } { { "my_uart_tx.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_tx.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701786168678 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UART_convert:UART\|my_uart_top:UART\|my_uart_rx:receiver\|bps_start " "Converted tri-state buffer \"UART_convert:UART\|my_uart_top:UART\|my_uart_rx:receiver\|bps_start\" feeding internal logic into a wire" {  } { { "my_uart_rx.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_rx.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701786168678 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1701786168678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s0_494 " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s0_494\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786170909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s1_479 " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s1_479\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786170909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s2_464 " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s2_464\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786170909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s3_449 " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s3_449\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786170909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s4_434 " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s4_434\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786170909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s5_419 " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s5_419\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786170909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s7_392 " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s7_392\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786170909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s9_365 " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s9_365\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786170909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s10_350 " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s10_350\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786170909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[79\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[79\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[79\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[79\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[0\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[0\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[0\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[0\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[1\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[1\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171766 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[1\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[1\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171766 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[2\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[2\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171766 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[2\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[2\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171766 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[3\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[3\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171766 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[4\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[4\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171766 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[5\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[5\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171766 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[6\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[6\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171767 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[7\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[7\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171767 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[8\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[8\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171767 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[9\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[9\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171767 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[10\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[10\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171767 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[11\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[11\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171767 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[12\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[12\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171767 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[13\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[13\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171767 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[14\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[14\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171767 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[15\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[15\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171767 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[16\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[16\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171767 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[17\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[17\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171768 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[18\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[18\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171768 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[19\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[19\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171768 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[20\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[20\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171768 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[21\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[21\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171768 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[22\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[22\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171768 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[23\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[23\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171768 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[24\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[24\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171768 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[25\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[25\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171768 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[26\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[26\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171768 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[27\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[27\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171768 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[28\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[28\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171769 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[29\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[29\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171769 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[30\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[30\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171769 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[31\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[31\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171769 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[32\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[32\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171769 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[33\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[33\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171769 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[34\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[34\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171769 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[35\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[35\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171769 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[36\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[36\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171769 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[37\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[37\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171769 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[38\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[38\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171769 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[39\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[39\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171770 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[40\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[40\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171770 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[41\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[41\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171770 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[42\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[42\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171770 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[43\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[43\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171770 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[44\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[44\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171770 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[45\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[45\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171770 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[46\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[46\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171770 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[47\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[47\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171770 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[48\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[48\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171770 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[49\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[49\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171771 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[50\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[50\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171771 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[51\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[51\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171771 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[52\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[52\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171771 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[53\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[53\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171771 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[54\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[54\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171771 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[55\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[55\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171771 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[56\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[56\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171771 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[57\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[57\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171771 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[58\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[58\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171771 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[59\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[59\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171772 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[60\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[60\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171772 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[61\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[61\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171772 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[62\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[62\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171772 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[63\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[63\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171772 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[64\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[64\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171772 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[65\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[65\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171772 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[66\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[66\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171772 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[67\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[67\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171772 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[68\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[68\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171772 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[69\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[69\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[70\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[70\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[71\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[71\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[72\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[72\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[73\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[73\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[74\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[74\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[75\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[75\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[76\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[76\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[77\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[77\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[78\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[78\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[3\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[3\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171774 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[4\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[4\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171774 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[5\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[5\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171774 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[6\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[6\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171774 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[7\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[7\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171774 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[8\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[8\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171774 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[9\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[9\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171774 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[10\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[10\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[11\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[11\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[12\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[12\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[13\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[13\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[14\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[14\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[15\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[15\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[16\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[16\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[17\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[17\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[18\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[18\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[19\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[19\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[20\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[20\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171776 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[21\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[21\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171776 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[22\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[22\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171776 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171776 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[24\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[24\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171776 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[25\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[25\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171776 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[26\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[26\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171776 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[27\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[27\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171776 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[28\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[28\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171776 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[29\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[29\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171776 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[30\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[30\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171777 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[31\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[31\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171777 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[32\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[32\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171777 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[33\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[33\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171777 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[34\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[34\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171777 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[35\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[35\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171777 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[36\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[36\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171777 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[37\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[37\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171777 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[38\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[38\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171777 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[39\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[39\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171777 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[40\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[40\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171777 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[41\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[41\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[42\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[42\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[43\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[43\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[44\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[44\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[45\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[45\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[46\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[46\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[47\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[47\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[48\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[48\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[49\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[49\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[50\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[50\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[51\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[51\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[52\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[52\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[53\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[53\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[54\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[54\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[55\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[55\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[56\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[56\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171779 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[57\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[57\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171779 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[58\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[58\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171779 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[59\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[59\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171779 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[60\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[60\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171779 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[61\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[61\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171779 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[62\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[62\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171779 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[63\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[63\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171779 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[64\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[64\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171779 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[65\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[65\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171779 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[66\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[66\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171779 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[67\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[67\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171779 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[68\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[68\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171779 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[69\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[69\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171779 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[70\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[70\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171779 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[71\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[71\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171779 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[72\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[72\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[73\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[73\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[74\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[74\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[75\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[75\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[76\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[76\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[77\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[77\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[78\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[78\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786171780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s0_494 " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s0_494\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s1_479 " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s1_479\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s2_464 " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s2_464\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s3_449 " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s3_449\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s4_434 " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s4_434\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s5_419 " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s5_419\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s7_392 " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s7_392\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s9_365 " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s9_365\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s10_350 " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|FPB:blockFPB\|fsm_fpb:Control\|nstate.s10_350\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[0\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[0\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[1\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[1\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[2\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[2\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[3\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[3\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[4\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[4\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[5\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[5\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[6\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[6\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[7\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[7\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[8\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[8\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[9\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[9\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[10\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[10\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[11\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[11\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[12\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[12\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[13\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[13\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[14\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[14\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[15\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[15\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[16\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[16\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[17\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[17\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[18\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[18\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[19\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[19\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[20\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[20\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[21\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[21\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[22\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[22\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[23\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[23\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[24\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[24\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[25\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[25\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[26\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[26\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[27\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[27\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[28\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[28\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[29\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[29\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[30\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[30\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[31\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[31\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[32\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[32\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[33\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[33\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[34\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[34\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[35\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[35\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[36\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[36\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[37\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[37\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[38\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[38\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[39\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[39\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[40\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[40\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[41\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[41\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[42\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[42\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[43\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[43\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[44\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[44\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[45\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[45\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[46\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[46\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[47\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[47\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[48\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[48\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[49\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[49\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[50\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[50\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[51\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[51\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[52\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[52\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[53\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[53\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[54\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[54\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[55\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[55\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[56\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[56\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[57\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[57\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[58\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[58\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[59\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[59\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[60\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[60\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[61\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[61\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[62\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[62\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[63\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[63\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[64\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[64\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[65\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[65\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[66\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[66\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[67\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[67\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[68\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[68\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[69\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[69\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[70\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[70\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[71\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[71\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[72\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[72\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[73\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[73\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[74\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[74\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[75\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[75\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[76\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[76\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[77\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[77\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[78\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[78\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[79\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterR\|REG\[79\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[40\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[40\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172350 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[0\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[0\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[1\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[1\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[2\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[2\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[3\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[3\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[4\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[4\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[5\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[5\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[6\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[6\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[7\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[7\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[8\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[8\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[9\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[9\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[10\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[10\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[11\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[11\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[12\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[12\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[13\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[13\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[14\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[14\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[15\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[15\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[16\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[16\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[17\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[17\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[18\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[18\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[19\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[19\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[20\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[20\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[21\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[21\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[22\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[22\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[23\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[23\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[24\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[24\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[25\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[25\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[26\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[26\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[27\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[27\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[28\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[28\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[29\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[29\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[30\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[30\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[31\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[31\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[32\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[32\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[33\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[33\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[34\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[34\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[35\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[35\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[36\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[36\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[37\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[37\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[38\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[38\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[39\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|ParalelRegister:RegisterM\|REG\[39\]\" is permanently disabled" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[40\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[40\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[40\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[40\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[40\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[40\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[40\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[40\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[0\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[0\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[0\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[0\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[0\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[0\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[0\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[0\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[0\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[0\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[0\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[0\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[0\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[0\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[1\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[1\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[2\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[2\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[3\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[3\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[4\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[4\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[5\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[5\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[6\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[6\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[7\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[7\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[8\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[8\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[9\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[9\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[10\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[10\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[11\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[11\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[12\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[12\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[13\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[13\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[14\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[14\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[15\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[15\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[16\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[16\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[17\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[17\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[18\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[18\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[19\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[19\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[20\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[20\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[21\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[21\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[22\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[22\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[23\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[23\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[24\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[24\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[25\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[25\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[26\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[26\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[27\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[27\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[28\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[28\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[29\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[29\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[30\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[30\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[31\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[31\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[32\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[32\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[33\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[33\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[34\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[34\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[35\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[35\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[36\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[36\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[37\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[37\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[38\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[38\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[39\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[39\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[1\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[1\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[1\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[1\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[1\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[1\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[1\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[1\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[1\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[1\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[1\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[1\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[2\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[2\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[1\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[1\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[2\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[2\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[3\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[3\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[4\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[4\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[5\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[5\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[6\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[6\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[7\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[7\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[8\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[8\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[9\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[9\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[10\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[10\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[11\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[11\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[12\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[12\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[13\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[13\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[14\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[14\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[15\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[15\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[16\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[16\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[17\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[17\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[18\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[18\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[19\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[19\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[20\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[20\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[21\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[21\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[22\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[22\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[23\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[23\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[25\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[25\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[26\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[26\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[27\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[27\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[28\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[28\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[29\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[29\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[30\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[30\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[31\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[31\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[32\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[32\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[33\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[33\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[34\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[34\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[35\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[35\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[36\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[36\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[37\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[37\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[38\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[38\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[39\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[39\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[1\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[1\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[2\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[2\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[3\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[3\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[4\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[4\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[5\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[5\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[6\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[6\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[7\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[7\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[8\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[8\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[9\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[9\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[10\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[10\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[11\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[11\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[12\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[12\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[13\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[13\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[14\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[14\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[15\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[15\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[16\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[16\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[17\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[17\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[18\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[18\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[19\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[19\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[20\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[20\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[21\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[21\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[22\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[22\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[23\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[23\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[25\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[25\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[26\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[26\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[27\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[27\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[28\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[28\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[29\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[29\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[30\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[30\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[31\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[31\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[32\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[32\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[33\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[33\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[34\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[34\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[35\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[35\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[36\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[36\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[37\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[37\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[38\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[38\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[39\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[39\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[0\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[0\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[2\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[2\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[2\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[2\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[3\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[3\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[4\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[4\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[5\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[5\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[6\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[6\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[7\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[7\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[8\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[8\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[9\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[9\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[10\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[10\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[11\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[11\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[12\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[12\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[13\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[13\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[14\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[14\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[15\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[15\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[16\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[16\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[17\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[17\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[18\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[18\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[19\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[19\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[20\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[20\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[21\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[21\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[22\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[22\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[23\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[23\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[24\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[24\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[25\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[25\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[26\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[26\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[27\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[27\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[28\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[28\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[29\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[29\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[30\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[30\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[31\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[31\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[32\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[32\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[33\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[33\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[34\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[34\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[35\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[35\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[36\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[36\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[37\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[37\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[38\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[38\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[39\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[39\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[3\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[3\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[2\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[2\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[3\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[3\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[4\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[4\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[5\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[5\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[6\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[6\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[7\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[7\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[8\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[8\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[9\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[9\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[10\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[10\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[11\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[11\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[12\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[12\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[13\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[13\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[14\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[14\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[15\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[15\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[16\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[16\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[17\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[17\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[18\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[18\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[19\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[19\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[20\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[20\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[21\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[21\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[22\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[22\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[23\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[23\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[24\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[24\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[25\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[25\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[26\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[26\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[27\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[27\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[28\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[28\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[29\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[29\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[30\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[30\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[31\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[31\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[32\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[32\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[33\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[33\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[34\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[34\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[35\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[35\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[36\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[36\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[37\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[37\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[38\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[38\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[39\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[39\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[2\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[2\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[3\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[3\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[4\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[4\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[5\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[5\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[6\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[6\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[7\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[7\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[8\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[8\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[9\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[9\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[10\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[10\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[11\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[11\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[12\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[12\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[13\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[13\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[14\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[14\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[15\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[15\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[16\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[16\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[17\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[17\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[18\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[18\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[19\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[19\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[20\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[20\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[21\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[21\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[22\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[22\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[24\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[24\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[25\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[25\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[26\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[26\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[27\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[27\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[28\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[28\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[29\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[29\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[30\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[30\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[31\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[31\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[32\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[32\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[33\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[33\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[34\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[34\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[35\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[35\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[36\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[36\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[37\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[37\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[38\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[38\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[39\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[39\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[1\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[1\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[3\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[3\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[4\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[4\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[2\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[2\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[4\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[4\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[3\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[3\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[4\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[4\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[5\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[5\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[6\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[6\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[7\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[7\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[8\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[8\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[9\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[9\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[10\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[10\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[11\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[11\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[12\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[12\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[13\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[13\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[14\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[14\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[15\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[15\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[16\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[16\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[17\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[17\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[18\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[18\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[19\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[19\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[20\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[20\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[21\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[21\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[22\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[22\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[23\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[23\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[24\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[24\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[25\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[25\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[26\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[26\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[27\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[27\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[28\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[28\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[29\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[29\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[30\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[30\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[31\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[31\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[32\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[32\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[33\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[33\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[34\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[34\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[35\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[35\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[36\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[36\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[37\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[37\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[38\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[38\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[39\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[39\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[5\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[5\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[5\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[5\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[6\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[6\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[6\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[6\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[7\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[7\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[7\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[7\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[8\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[8\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[8\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[8\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[9\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[9\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[9\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[9\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[10\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[10\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[10\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[10\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[11\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[11\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[11\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[11\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[12\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[12\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[12\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[12\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[13\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[13\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[13\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[13\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[14\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[14\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[14\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[14\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[15\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[15\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[15\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[15\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[16\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[16\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[16\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[16\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[17\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[17\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[17\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[17\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[18\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[18\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[18\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[18\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[19\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[19\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[19\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[19\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[20\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[20\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[20\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[20\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[21\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[21\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[21\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[21\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[22\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[22\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[22\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[22\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[23\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[23\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[24\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[24\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[24\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[24\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[25\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[25\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[25\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[25\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[26\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[26\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[26\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[26\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[27\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[27\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[27\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[27\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[28\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[28\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[28\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[28\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[29\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[29\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[29\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[29\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[30\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[30\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[30\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[30\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[31\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[31\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[31\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[31\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[32\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[32\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[32\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[32\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[33\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[33\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[33\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[33\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[34\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[34\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[34\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[34\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[35\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[35\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[35\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[35\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[36\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[36\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[36\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[36\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[37\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[37\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[37\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[37\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[38\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[38\]\" is permanently enabled" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[38\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[38\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[39\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[39\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[40\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|ParalelRegister2:reg_P1\|REG\[40\]\" is permanently enabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[40\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:q_reg\|REG\[40\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[40\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[40\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[0\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[0\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[1\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[1\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[2\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[2\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[3\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[3\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[4\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[4\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[5\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[5\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[6\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[6\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[7\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[7\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[8\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[8\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[9\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[9\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[10\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[10\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[11\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[11\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[12\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[12\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[13\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[13\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[14\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[14\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[15\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[15\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[16\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[16\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[17\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[17\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[18\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[18\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[19\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[19\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[20\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[20\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[21\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[21\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[22\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[22\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[23\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[23\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[24\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[24\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[25\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[25\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[26\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[26\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[27\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[27\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[28\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[28\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[29\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[29\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[30\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[30\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[31\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[31\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[32\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[32\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[33\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[33\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[34\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[34\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[35\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[35\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[36\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[36\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[37\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[37\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[38\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[38\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[39\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|FPB:blockFPB\|ParalelRegister2:p_reg\|REG\[39\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[0\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[0\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[0\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[0\]\" is permanently disabled" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701786172919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[0\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[0\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[1\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[1\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|P\[40\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|P\[40\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[2\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[2\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[3\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[3\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[4\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[4\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[5\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[5\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[6\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[6\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[7\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[7\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[8\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[8\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[9\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[9\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[10\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[10\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[11\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[11\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[12\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[12\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[13\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[13\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[14\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[14\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[15\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[15\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[16\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[16\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[17\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[17\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[18\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[18\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[19\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[19\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[20\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[20\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[21\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[21\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[22\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[22\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[24\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[24\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[25\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[25\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[26\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[26\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[27\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[27\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[28\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[28\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[29\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[29\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[30\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[30\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[31\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[31\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[32\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[32\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[33\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[33\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[34\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[34\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[35\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[35\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[36\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[36\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[37\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[37\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[38\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[38\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[39\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[39\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[0\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[0\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[1\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[1\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|P\[40\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|P\[40\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[2\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[2\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[3\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[3\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[4\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[4\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[5\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[5\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[6\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[6\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[7\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[7\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[8\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[8\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[9\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[9\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[10\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[10\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[11\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[11\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[12\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[12\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[13\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[13\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[14\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[14\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[15\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[15\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[16\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[16\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[17\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[17\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[18\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[18\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[19\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[19\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[20\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[20\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[21\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[21\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[22\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[22\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[24\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[24\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[25\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[25\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[26\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[26\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[27\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[27\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[28\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[28\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[29\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[29\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[30\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[30\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[31\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[31\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[32\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[32\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[33\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[33\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[34\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[34\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[35\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[35\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[36\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[36\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[37\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[37\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[38\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[38\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[39\] " "LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[39\]\" is permanently enabled" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786173191 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult19\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult19" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701786173758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult18\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult18" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701786173758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult11\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult11" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701786173758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult12\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult12" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701786173758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult13\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult13" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701786173758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult14\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult14" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701786173758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult15\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult15" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701786173758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult16\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult16" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701786173758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult17\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult17" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701786173758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult10\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult10" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701786173758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult9\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult9" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701786173758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult8\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult8" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701786173758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701786173758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult2" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701786173758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult3\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult3" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701786173758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult4\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult4" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701786173758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult5\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult5" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701786173758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult6\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult6" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701786173758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult7\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult7" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701786173758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701786173758 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701786173758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_convert:UART\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult19\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786173812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_convert:UART\|lpm_mult:Mult19 " "Instantiated megafunction \"UART_convert:UART\|lpm_mult:Mult19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173812 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701786173812 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult19\|multcore:mult_core UART_convert:UART\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult19\|multcore:mult_core\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult19\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786173854 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult19\|multcore:mult_core\|mpar_add:padder UART_convert:UART\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult19\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult19\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786173876 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult19\|altshift:external_latency_ffs UART_convert:UART\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult19\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult19\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786173894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_convert:UART\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult18\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786173904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_convert:UART\|lpm_mult:Mult18 " "Instantiated megafunction \"UART_convert:UART\|lpm_mult:Mult18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173904 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701786173904 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult18\|multcore:mult_core UART_convert:UART\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult18\|multcore:mult_core\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult18\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786173909 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult18\|multcore:mult_core\|mpar_add:padder UART_convert:UART\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult18\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult18\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786173913 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult18\|altshift:external_latency_ffs UART_convert:UART\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult18\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult18\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786173915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_convert:UART\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult11\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786173922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_convert:UART\|lpm_mult:Mult11 " "Instantiated megafunction \"UART_convert:UART\|lpm_mult:Mult11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173922 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701786173922 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult11\|multcore:mult_core UART_convert:UART\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult11\|multcore:mult_core\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult11\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786173925 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder UART_convert:UART\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult11\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786173928 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult11\|altshift:external_latency_ffs UART_convert:UART\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult11\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult11\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786173930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_convert:UART\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult12\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786173937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_convert:UART\|lpm_mult:Mult12 " "Instantiated megafunction \"UART_convert:UART\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173937 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701786173937 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult12\|multcore:mult_core UART_convert:UART\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult12\|multcore:mult_core\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult12\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786173943 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder UART_convert:UART\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult12\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786173946 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult12\|altshift:external_latency_ffs UART_convert:UART\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult12\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult12\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786173949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_convert:UART\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult13\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786173957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_convert:UART\|lpm_mult:Mult13 " "Instantiated megafunction \"UART_convert:UART\|lpm_mult:Mult13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173957 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701786173957 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult13\|multcore:mult_core UART_convert:UART\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult13\|multcore:mult_core\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult13\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786173964 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder UART_convert:UART\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult13\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786173968 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult13\|altshift:external_latency_ffs UART_convert:UART\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult13\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult13\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786173970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_convert:UART\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult14\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786173979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_convert:UART\|lpm_mult:Mult14 " "Instantiated megafunction \"UART_convert:UART\|lpm_mult:Mult14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786173979 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701786173979 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult14\|multcore:mult_core UART_convert:UART\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult14\|multcore:mult_core\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult14\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786173985 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder UART_convert:UART\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult14\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786173990 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult14\|altshift:external_latency_ffs UART_convert:UART\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult14\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult14\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786173993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_convert:UART\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult15\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786174001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_convert:UART\|lpm_mult:Mult15 " "Instantiated megafunction \"UART_convert:UART\|lpm_mult:Mult15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174001 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701786174001 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult15\|multcore:mult_core UART_convert:UART\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult15\|multcore:mult_core\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult15\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786174007 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult15\|multcore:mult_core\|mpar_add:padder UART_convert:UART\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult15\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult15\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786174011 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult15\|altshift:external_latency_ffs UART_convert:UART\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult15\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult15\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786174015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_convert:UART\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult16\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786174023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_convert:UART\|lpm_mult:Mult16 " "Instantiated megafunction \"UART_convert:UART\|lpm_mult:Mult16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174023 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701786174023 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult16\|multcore:mult_core UART_convert:UART\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult16\|multcore:mult_core\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult16\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786174030 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder UART_convert:UART\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult16\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786174034 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult16\|altshift:external_latency_ffs UART_convert:UART\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult16\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult16\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786174038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_convert:UART\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult17\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786174046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_convert:UART\|lpm_mult:Mult17 " "Instantiated megafunction \"UART_convert:UART\|lpm_mult:Mult17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174046 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701786174046 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult17\|multcore:mult_core UART_convert:UART\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult17\|multcore:mult_core\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult17\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786174053 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder UART_convert:UART\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult17\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786174058 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult17\|altshift:external_latency_ffs UART_convert:UART\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult17\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult17\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786174061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_convert:UART\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult10\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786174068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_convert:UART\|lpm_mult:Mult10 " "Instantiated megafunction \"UART_convert:UART\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786174068 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701786174068 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult10\|multcore:mult_core UART_convert:UART\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult10\|multcore:mult_core\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult10\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786174073 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder UART_convert:UART\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult10\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786174076 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult10\|altshift:external_latency_ffs UART_convert:UART\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult10\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult10\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786174080 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[23\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[23\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[24\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[24\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[25\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[25\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[26\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[26\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[27\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[27\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[28\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[28\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[29\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[29\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[30\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[30\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[31\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[31\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[32\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[32\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[33\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[33\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[34\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[34\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[35\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[35\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[36\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[36\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[37\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[37\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[38\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[38\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[39\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterP\|REG\[39\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[24\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[24\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[25\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[25\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[26\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[26\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[27\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[27\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[28\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[28\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[29\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[29\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[30\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[30\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[31\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[31\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[32\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[32\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[33\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[33\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[34\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[34\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[35\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[35\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[36\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[36\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[37\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[37\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[38\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[38\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[39\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[39\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegisterQ:reg_q\|REG\[0\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegisterQ:reg_q\|Qlsbb " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegisterQ:reg_q\|REG\[0\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegisterQ:reg_q\|Qlsbb\"" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[0\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|Qlsbb " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[0\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|Qlsbb\"" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[39\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[40\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[39\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[40\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[39\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[40\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[39\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[40\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[23\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[23\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[24\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[24\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[25\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[25\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[26\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[26\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[27\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[27\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[28\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[28\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[29\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[29\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[30\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[30\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[31\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[31\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[32\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[32\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[33\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[33\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[34\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[34\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[35\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[35\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[36\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[36\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[37\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[37\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[38\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[38\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|ParalelRegister2:reg_P2\|REG\[39\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[24\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[24\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[25\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[25\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[26\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[26\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[27\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[27\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[28\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[28\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[29\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[29\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[30\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[30\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[31\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[31\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[32\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[32\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[33\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[33\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[34\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[34\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[35\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[35\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[36\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[36\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[37\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[37\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[38\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[38\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[39\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[39\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[23\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[23\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[24\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[24\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[25\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[25\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[26\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[26\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[27\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[27\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[28\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[28\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[29\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[29\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[30\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[30\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[31\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[31\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[32\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[32\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[33\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[33\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[34\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[34\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[35\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[35\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[36\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[36\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[37\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[37\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[38\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[38\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[39\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|Q\[39\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|AdderSubtractor:blockAdderSubtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[24\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[24\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[25\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[25\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[26\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[26\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[27\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[27\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[28\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[28\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[29\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[29\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[30\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[30\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[31\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[31\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[32\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[32\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[33\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[33\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[34\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[34\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[35\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[35\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[36\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[36\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[37\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[37\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[38\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[38\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[39\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[39\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|divider:blockdivider\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[24\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[24\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[25\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[25\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[26\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[26\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[27\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[27\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[28\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[28\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[29\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[29\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[30\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[30\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[31\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[31\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[32\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[32\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[33\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[33\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[34\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[34\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[35\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[35\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[36\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[36\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[37\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[37\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[38\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[38\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[39\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[39\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[23\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[23\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[25\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[25\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[26\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[26\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[27\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[27\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[28\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[28\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[29\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[29\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[30\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[30\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[31\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[31\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[32\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[32\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[33\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[33\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[34\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[34\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[35\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[35\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[36\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[36\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[37\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[37\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[38\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[38\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[39\] toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[39\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Multiplication:blockMulti\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786175072 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1701786175072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "toplevel_sistem:kalkulator\|fsm_toplevel:control\|nstate.s5A_222 " "Latch toplevel_sistem:kalkulator\|fsm_toplevel:control\|nstate.s5A_222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toplevel_sistem:kalkulator\|fsm_toplevel:control\|cstate.s4 " "Ports D and ENA on the latch are fed by the same signal toplevel_sistem:kalkulator\|fsm_toplevel:control\|cstate.s4" {  } { { "fsm_toplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_toplevel.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786175084 ""}  } { { "fsm_toplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_toplevel.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786175084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "toplevel_sistem:kalkulator\|fsm_toplevel:control\|nstate.s5B_211 " "Latch toplevel_sistem:kalkulator\|fsm_toplevel:control\|nstate.s5B_211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toplevel_sistem:kalkulator\|fsm_toplevel:control\|cstate.s4 " "Ports D and ENA on the latch are fed by the same signal toplevel_sistem:kalkulator\|fsm_toplevel:control\|cstate.s4" {  } { { "fsm_toplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_toplevel.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786175085 ""}  } { { "fsm_toplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_toplevel.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786175085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "toplevel_sistem:kalkulator\|fsm_toplevel:control\|nstate.s4_233 " "Latch toplevel_sistem:kalkulator\|fsm_toplevel:control\|nstate.s4_233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|mux8to1stat:mux8to1Stats\|OUTMUX\[1\] " "Ports D and ENA on the latch are fed by the same signal toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|mux8to1stat:mux8to1Stats\|OUTMUX\[1\]" {  } { { "mux8to1stat.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/mux8to1stat.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786175085 ""}  } { { "fsm_toplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_toplevel.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786175085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "toplevel_sistem:kalkulator\|fsm_toplevel:control\|nstate.s3_244 " "Latch toplevel_sistem:kalkulator\|fsm_toplevel:control\|nstate.s3_244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|mux8to1stat:mux8to1Stats\|OUTMUX\[1\] " "Ports D and ENA on the latch are fed by the same signal toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulator\|mux8to1stat:mux8to1Stats\|OUTMUX\[1\]" {  } { { "mux8to1stat.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/mux8to1stat.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786175086 ""}  } { { "fsm_toplevel.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_toplevel.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786175086 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "my_uart_tx.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_tx.vhd" 84 -1 0 } } { "pangkatfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/pangkatfsm.vhd" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701786175126 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701786175126 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Seven_Segment\[7\] VCC " "Pin \"Seven_Segment\[7\]\" is stuck at VCC" {  } { { "top_kalkulator_integer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701786177508 "|top_kalkulator_integer|Seven_Segment[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1 GND " "Pin \"led1\" is stuck at GND" {  } { { "top_kalkulator_integer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701786177508 "|top_kalkulator_integer|led1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701786177508 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701786177919 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|pangkatFSM:fsmPangkat\|isKurang High " "Register toplevel_sistem:kalkulator\|KalkulatorTopLevel:blokKalkulatorNonAdder\|Pangkat:blockPangkat\|pangkatFSM:fsmPangkat\|isKurang will power up to High" {  } { { "pangkatfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/pangkatfsm.vhd" 29 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1701786178153 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1701786178153 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1337 " "1337 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701786183544 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701786184422 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786184422 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6614 " "Implemented 6614 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701786185164 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701786185164 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6593 " "Implemented 6593 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701786185164 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701786185164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 955 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 955 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4965 " "Peak virtual memory: 4965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701786185347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 21:23:05 2023 " "Processing ended: Tue Dec  5 21:23:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701786185347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701786185347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701786185347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786185347 ""}
