
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1727 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab4/pa.fromNetlist.tcl
# create_project -name Lab4 -dir "C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab4/planAhead_run_1" -part xc3s500efg320-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab4/lab4ece433detect01101withSegDisplay.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab4} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Constraints.ucf" [current_fileset -constrset]
Adding file 'C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab4/Constraints.ucf' to fileset 'constrs_1'
# add_files [list {Constraints.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s500efg320-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design lab4ece433detect01101withSegDisplay.ngc ...
WARNING:NetListWriters:298 - No output is written to
   lab4ece433detect01101withSegDisplay.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file lab4ece433detect01101withSegDisplay.edif ...
ngc2edif: Total memory usage is 4311208 kilobytes

Parsing EDIF File [./planAhead_run_1/Lab4.data/cache/lab4ece433detect01101withSegDisplay_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/Lab4.data/cache/lab4ece433detect01101withSegDisplay_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab4/Constraints.ucf]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site U17 [C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab4/Constraints.ucf:7]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site N14 [C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab4/Constraints.ucf:10]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'Segments[6]' at site L14, Illegal to place instance Segments_6_OBUF on site L14 [C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab4/Constraints.ucf:11]
WARNING: [Constraints 18-7] Clock terminal Clock is located on a non-clock IO location T5 this can produce sub-optimal results [C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab4/Constraints.ucf:15]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'Detected' at site T11, Illegal to place instance Detected_OBUF on site T11 [C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab4/Constraints.ucf:19]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site M11 [C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab4/Constraints.ucf:21]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'FiveBitInput[1]' at site V16, Illegal to place instance FiveBitInput_1_OBUF on site V16 [C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab4/Constraints.ucf:24]
Finished Parsing UCF File [C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab4/Constraints.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 0c198294
link_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 583.641 ; gain = 118.262
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Sep 23 12:10:17 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
