{"vcs1":{"timestamp_begin":1746535847.327984123, "rt":6.09, "ut":5.81, "st":0.21}}
{"vcselab":{"timestamp_begin":1746535853.495382009, "rt":0.28, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1746535853.831343318, "rt":0.28, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746535847.015405316}
{"VCS_COMP_START_TIME": 1746535847.015405316}
{"VCS_COMP_END_TIME": 1746535854.180906668}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379140}}
{"vcselab": {"peak_mem": 174928}}
