
// Generated by Cadence Genus(TM) Synthesis Solution 18.13-s027_1
// Generated on: Apr 20 2022 15:11:15 PDT (Apr 20 2022 22:11:15 UTC)

// Verification Directory fv/FullAdder 

module FullAdder(clock, reset, io_a, io_b, io_cin, io_sum, io_cout);
  input clock, reset, io_a, io_b, io_cin;
  output io_sum, io_cout;
  wire clock, reset, io_a, io_b, io_cin;
  wire io_sum, io_cout;
  wire n_0, n_1, n_3, n_4, n_5;
  sky130_fd_sc_hd__nand2_8 g86__8780(.A (n_5), .B (n_4), .Y (io_sum));
  sky130_fd_sc_hd__nand2b_1 g87__4296(.A_N (n_3), .B (io_cin), .Y
       (n_5));
  sky130_fd_sc_hd__nand2b_1 g88__3772(.A_N (io_cin), .B (n_3), .Y
       (n_4));
  sky130_fd_sc_hd__nand2_8 g85__1474(.A (n_1), .B (n_0), .Y (io_cout));
  sky130_fd_sc_hd__o21ai_0 g89__4547(.A1 (io_b), .A2 (io_a), .B1
       (io_cin), .Y (n_1));
  sky130_fd_sc_hd__xor2_1 g90__9682(.A (io_b), .B (io_a), .X (n_3));
  sky130_fd_sc_hd__nand2_1 g91__2683(.A (io_a), .B (io_b), .Y (n_0));
endmodule

