#! /usr/local/Cellar/icarus-verilog/10.2/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f97b0e727e0 .scope module, "testbench" "testbench" 2 26;
 .timescale 0 0;
v0x7f97b0e9ec40_0 .net "ALUOut_E", 31 0, v0x7f97b0e8e640_0;  1 drivers
v0x7f97b0e9ed30_0 .net "ALUOut_M", 31 0, v0x7f97b0e8efb0_0;  1 drivers
v0x7f97b0e9edc0_0 .net "ALUOut_W", 31 0, v0x7f97b0e92670_0;  1 drivers
v0x7f97b0e9ee90_0 .net "And_Input1", 31 0, v0x7f97b0e930f0_0;  1 drivers
v0x7f97b0e9ef60_0 .net "And_Input2", 31 0, v0x7f97b0e93660_0;  1 drivers
v0x7f97b0e9f070_0 .net "BranchD", 0 0, v0x7f97b0e96f60_0;  1 drivers
v0x7f97b0e9f140_0 .net "BranchOp", 2 0, v0x7f97b0e97010_0;  1 drivers
v0x7f97b0e9f210_0 .net "EX_D", 6 0, v0x7f97b0e970c0_0;  1 drivers
v0x7f97b0e9f2e0_0 .net "EX_E", 6 0, v0x7f97b0e8fe00_0;  1 drivers
v0x7f97b0e9f3f0_0 .net "EqualD", 0 0, v0x7f97b0e96210_0;  1 drivers
v0x7f97b0e9f480_0 .net "FlushE", 0 0, v0x7f97b0e987e0_0;  1 drivers
v0x7f97b0e9f550_0 .net "ForwardAD", 0 0, v0x7f97b0e988a0_0;  1 drivers
v0x7f97b0e9f620_0 .net "ForwardAE", 1 0, v0x7f97b0e98950_0;  1 drivers
v0x7f97b0e9f6f0_0 .net "ForwardBD", 0 0, v0x7f97b0e98a20_0;  1 drivers
v0x7f97b0e9f7c0_0 .net "ForwardBE", 1 0, v0x7f97b0e98ad0_0;  1 drivers
v0x7f97b0e9f890_0 .net "MEM_D", 1 0, v0x7f97b0e97240_0;  1 drivers
v0x7f97b0e9f960_0 .net "MEM_E", 1 0, v0x7f97b0e8ffb0_0;  1 drivers
v0x7f97b0e9faf0_0 .net "MEM_M", 1 0, v0x7f97b0e8f1b0_0;  1 drivers
v0x7f97b0e9fb80_0 .net "Next_PC", 31 0, v0x7f97b0e9b120_0;  1 drivers
v0x7f97b0e9fc10_0 .net "PCBranch_D", 31 0, v0x7f97b0e958a0_0;  1 drivers
v0x7f97b0e9fca0_0 .net "PCPlus4_D", 31 0, v0x7f97b0e91590_0;  1 drivers
v0x7f97b0e9fd30_0 .net "PCPlus4_F", 31 0, L_0x7f97b0ea3540;  1 drivers
L_0x10a160008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x10a12eed8 .resolv tri, v0x7f97b0e95c90_0, L_0x10a160008;
v0x7f97b0e9fdc0_0 .net8 "PCSrc_D", 0 0, RS_0x10a12eed8;  2 drivers
v0x7f97b0e9fed0_0 .net "PC_D", 31 0, v0x7f97b0e913f0_0;  1 drivers
v0x7f97b0e9ff60_0 .net "PC_F", 31 0, v0x7f97b0e93c80_0;  1 drivers
v0x7f97b0ea0070_0 .net "RD1_D", 31 0, v0x7f97b0e9caf0_0;  1 drivers
v0x7f97b0ea0100_0 .net "RD1_E", 31 0, v0x7f97b0e90130_0;  1 drivers
v0x7f97b0ea0190_0 .net "RD2_D", 31 0, v0x7f97b0e9cb80_0;  1 drivers
v0x7f97b0ea0220_0 .net "RD2_E", 31 0, v0x7f97b0e90290_0;  1 drivers
v0x7f97b0ea02b0_0 .net "Rd_E", 4 0, v0x7f97b0e90470_0;  1 drivers
v0x7f97b0ea0380_0 .net "Result_W", 31 0, v0x7f97b0e9b6d0_0;  1 drivers
v0x7f97b0ea0490_0 .net "Rs_E", 4 0, v0x7f97b0e905d0_0;  1 drivers
v0x7f97b0ea0520_0 .net "Rt_E", 4 0, v0x7f97b0e90730_0;  1 drivers
v0x7f97b0e9f9f0_0 .net "Shamt_E", 4 0, v0x7f97b0e90890_0;  1 drivers
v0x7f97b0ea07b0_0 .net "SrcAE", 31 0, v0x7f97b0e94cf0_0;  1 drivers
v0x7f97b0ea0880_0 .net "SrcBE", 31 0, v0x7f97b0e94600_0;  1 drivers
v0x7f97b0ea0950_0 .net "StallD", 0 0, v0x7f97b0e99460_0;  1 drivers
v0x7f97b0ea0a20_0 .net "StallF", 0 0, v0x7f97b0e994f0_0;  1 drivers
v0x7f97b0ea0af0_0 .net "WB_D", 1 0, v0x7f97b0e97660_0;  1 drivers
v0x7f97b0ea0bc0_0 .net "WB_E", 1 0, v0x7f97b0e90bd0_0;  1 drivers
v0x7f97b0ea0c90_0 .net "WB_M", 1 0, v0x7f97b0e8f350_0;  1 drivers
v0x7f97b0ea0d60_0 .net "WB_W", 1 0, v0x7f97b0e92960_0;  1 drivers
v0x7f97b0ea0df0_0 .net "WriteData_E", 31 0, v0x7f97b0e95370_0;  1 drivers
L_0x10a1601b8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x7f97b0ea0e80_0 .net/2u *"_s20", 31 0, L_0x10a1601b8;  1 drivers
v0x7f97b0ea0f10_0 .net "a0", 31 0, L_0x7f97b0ea37a0;  1 drivers
v0x7f97b0ea0fa0_0 .net "branch_mux_out", 31 0, v0x7f97b0e96970_0;  1 drivers
v0x7f97b0ea1070_0 .var "clk", 0 0;
v0x7f97b0ea1200_0 .net "fp", 31 0, L_0x7f97b0ea39a0;  1 drivers
v0x7f97b0ea1290_0 .net "instr_D", 31 0, v0x7f97b0e91290_0;  1 drivers
v0x7f97b0ea1320_0 .net "instr_F", 31 0, v0x7f97b0e9a3a0_0;  1 drivers
v0x7f97b0ea13b0_0 .net "jal_control", 0 0, v0x7f97b0e977b0_0;  1 drivers
v0x7f97b0ea1480_0 .net "jrMux_out", 31 0, v0x7f97b0e9ab70_0;  1 drivers
v0x7f97b0ea1550_0 .net "jr_control", 0 0, v0x7f97b0e97850_0;  1 drivers
v0x7f97b0ea1620_0 .net "jump", 0 0, v0x7f97b0e97190_0;  1 drivers
v0x7f97b0ea16b0_0 .net "jumpAddr", 31 0, L_0x7f97b0ea2ee0;  1 drivers
v0x7f97b0ea1780_0 .net "number_instructions", 31 0, v0x7f97b0e9a550_0;  1 drivers
v0x7f97b0ea1850_0 .net "print", 0 0, v0x7f97b0e9e860_0;  1 drivers
v0x7f97b0ea1920_0 .net "ra", 31 0, L_0x7f97b0ea3890;  1 drivers
v0x7f97b0ea19f0_0 .net "readData_M", 31 0, v0x7f97b0e980c0_0;  1 drivers
v0x7f97b0ea1ac0_0 .net "readData_W", 31 0, v0x7f97b0e927d0_0;  1 drivers
v0x7f97b0ea1b90_0 .net "signImm_D", 31 0, v0x7f97b0e9e3f0_0;  1 drivers
v0x7f97b0ea1c20_0 .net "signImm_E", 31 0, v0x7f97b0e90ab0_0;  1 drivers
v0x7f97b0ea1cf0_0 .net "sp", 31 0, L_0x7f97b0ea3900;  1 drivers
v0x7f97b0ea1d80_0 .net "stat_control", 0 0, v0x7f97b0e9e900_0;  1 drivers
v0x7f97b0ea1e50_0 .net "str", 31 0, L_0x7f97b0ea3490;  1 drivers
v0x7f97b0ea05f0_0 .net "strAddr", 31 0, v0x7f97b0e9bed0_0;  1 drivers
v0x7f97b0ea06c0_0 .net "syscall_control", 0 0, v0x7f97b0e978f0_0;  1 drivers
v0x7f97b0ea1ee0_0 .net "sysstall", 0 0, v0x7f97b0e999d0_0;  1 drivers
v0x7f97b0ea1f70_0 .net "v0", 31 0, L_0x7f97b0ea36c0;  1 drivers
v0x7f97b0ea2040_0 .net "v1", 31 0, L_0x7f97b0ea3730;  1 drivers
v0x7f97b0ea20d0_0 .net "writeData_M", 31 0, v0x7f97b0e8f4b0_0;  1 drivers
v0x7f97b0ea21a0_0 .net "writeReg_E", 4 0, v0x7f97b0e9da40_0;  1 drivers
v0x7f97b0ea2230_0 .net "writeReg_M", 4 0, v0x7f97b0e8f670_0;  1 drivers
v0x7f97b0ea22c0_0 .net "writeReg_W", 4 0, v0x7f97b0e92ac0_0;  1 drivers
L_0x7f97b0ea2350 .part v0x7f97b0e8ffb0_0, 0, 1;
L_0x7f97b0ea23f0 .part v0x7f97b0e90bd0_0, 0, 1;
L_0x7f97b0ea2490 .part v0x7f97b0e90bd0_0, 1, 1;
L_0x7f97b0ea25b0 .part v0x7f97b0e8f1b0_0, 0, 1;
L_0x7f97b0ea2650 .part v0x7f97b0e8f350_0, 0, 1;
L_0x7f97b0ea26f0 .part v0x7f97b0e8f350_0, 1, 1;
L_0x7f97b0ea2810 .part v0x7f97b0e92960_0, 1, 1;
L_0x7f97b0ea28f0 .part v0x7f97b0e91290_0, 21, 5;
L_0x7f97b0ea2990 .part v0x7f97b0e91290_0, 16, 5;
L_0x7f97b0ea3a50 .arith/sum 32, v0x7f97b0e913f0_0, L_0x10a1601b8;
L_0x7f97b0ea3b90 .part v0x7f97b0e91290_0, 21, 5;
L_0x7f97b0ea3d90 .part v0x7f97b0e91290_0, 16, 5;
L_0x7f97b0ea3e30 .part v0x7f97b0e97660_0, 1, 1;
L_0x7f97b0ea3ed0 .part v0x7f97b0e92960_0, 1, 1;
L_0x7f97b0ea3f70 .part v0x7f97b0e91290_0, 21, 5;
L_0x7f97b0ea4010 .part v0x7f97b0e91290_0, 16, 5;
L_0x7f97b0ea40b0 .part v0x7f97b0e91290_0, 11, 5;
L_0x7f97b0ea41e0 .part v0x7f97b0e91290_0, 6, 5;
L_0x7f97b0ea4280 .part v0x7f97b0e8fe00_0, 6, 1;
L_0x7f97b0ea43c0 .part v0x7f97b0e8fe00_0, 5, 1;
L_0x7f97b0ea4460 .part v0x7f97b0e8fe00_0, 0, 5;
L_0x7f97b0ea4320 .part v0x7f97b0e8f1b0_0, 1, 1;
L_0x7f97b0ea45b0 .part v0x7f97b0e8f1b0_0, 0, 1;
L_0x7f97b0ea4790 .part v0x7f97b0e92960_0, 0, 1;
S_0x7f97b0e655e0 .scope module, "ALU_block" "ALU" 2 222, 3 5 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "shamt"
    .port_info 1 /INPUT 32 "reg1"
    .port_info 2 /INPUT 32 "reg2"
    .port_info 3 /INPUT 5 "ALUop"
    .port_info 4 /OUTPUT 32 "ALUresult"
v0x7f97b0e23bd0_0 .net "ALUop", 4 0, L_0x7f97b0ea4460;  1 drivers
v0x7f97b0e8e640_0 .var "ALUresult", 31 0;
v0x7f97b0e8e6e0_0 .var "HiLo", 63 0;
v0x7f97b0e8e790_0 .var "hi", 31 0;
v0x7f97b0e8e840_0 .var "lo", 31 0;
v0x7f97b0e8e930_0 .net "reg1", 31 0, v0x7f97b0e94cf0_0;  alias, 1 drivers
v0x7f97b0e8e9e0_0 .net "reg2", 31 0, v0x7f97b0e94600_0;  alias, 1 drivers
v0x7f97b0e8ea90_0 .net "shamt", 4 0, v0x7f97b0e90890_0;  alias, 1 drivers
E_0x7f97b0e709e0/0 .event edge, v0x7f97b0e23bd0_0, v0x7f97b0e8e930_0, v0x7f97b0e8e9e0_0, v0x7f97b0e8e840_0;
E_0x7f97b0e709e0/1 .event edge, v0x7f97b0e8e790_0, v0x7f97b0e8ea90_0, v0x7f97b0e8e6e0_0;
E_0x7f97b0e709e0 .event/or E_0x7f97b0e709e0/0, E_0x7f97b0e709e0/1;
S_0x7f97b0e8ebc0 .scope module, "ExMem" "EX_MEM" 2 228, 4 4 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "MEM_E"
    .port_info 2 /INPUT 2 "WB_E"
    .port_info 3 /INPUT 32 "ALUOut_E"
    .port_info 4 /INPUT 32 "WriteData_E"
    .port_info 5 /INPUT 5 "WriteReg_E"
    .port_info 6 /OUTPUT 2 "MEM_M"
    .port_info 7 /OUTPUT 2 "WB_M"
    .port_info 8 /OUTPUT 32 "ALUOut_M"
    .port_info 9 /OUTPUT 32 "WriteData_M"
    .port_info 10 /OUTPUT 5 "WriteReg_M"
v0x7f97b0e8eee0_0 .net "ALUOut_E", 31 0, v0x7f97b0e8e640_0;  alias, 1 drivers
v0x7f97b0e8efb0_0 .var "ALUOut_M", 31 0;
o0x10a12e2a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f97b0e8f050_0 .net "FlushE", 0 0, o0x10a12e2a8;  0 drivers
v0x7f97b0e8f100_0 .net "MEM_E", 1 0, v0x7f97b0e8ffb0_0;  alias, 1 drivers
v0x7f97b0e8f1b0_0 .var "MEM_M", 1 0;
v0x7f97b0e8f2a0_0 .net "WB_E", 1 0, v0x7f97b0e90bd0_0;  alias, 1 drivers
v0x7f97b0e8f350_0 .var "WB_M", 1 0;
v0x7f97b0e8f400_0 .net "WriteData_E", 31 0, v0x7f97b0e95370_0;  alias, 1 drivers
v0x7f97b0e8f4b0_0 .var "WriteData_M", 31 0;
v0x7f97b0e8f5c0_0 .net "WriteReg_E", 4 0, v0x7f97b0e9da40_0;  alias, 1 drivers
v0x7f97b0e8f670_0 .var "WriteReg_M", 4 0;
v0x7f97b0e8f720_0 .net "clk", 0 0, v0x7f97b0ea1070_0;  1 drivers
E_0x7f97b0e768d0 .event posedge, v0x7f97b0e8f720_0;
S_0x7f97b0e8f8d0 .scope module, "IdEx" "ID_EX" 2 204, 5 4 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jump"
    .port_info 2 /INPUT 1 "FlushE"
    .port_info 3 /INPUT 7 "EX_D"
    .port_info 4 /INPUT 2 "MEM_D"
    .port_info 5 /INPUT 2 "WB_D"
    .port_info 6 /INPUT 5 "Rs_D"
    .port_info 7 /INPUT 5 "Rt_D"
    .port_info 8 /INPUT 5 "Rd_D"
    .port_info 9 /INPUT 32 "RD1_D"
    .port_info 10 /INPUT 32 "RD2_D"
    .port_info 11 /INPUT 32 "SignImm_D"
    .port_info 12 /INPUT 5 "Shamt_D"
    .port_info 13 /OUTPUT 7 "EX_E"
    .port_info 14 /OUTPUT 2 "MEM_E"
    .port_info 15 /OUTPUT 2 "WB_E"
    .port_info 16 /OUTPUT 5 "Rs_E"
    .port_info 17 /OUTPUT 5 "Rt_E"
    .port_info 18 /OUTPUT 5 "Rd_E"
    .port_info 19 /OUTPUT 32 "RD1_E"
    .port_info 20 /OUTPUT 32 "RD2_E"
    .port_info 21 /OUTPUT 32 "SignImm_E"
    .port_info 22 /OUTPUT 5 "Shamt_E"
v0x7f97b0e8fd70_0 .net "EX_D", 6 0, v0x7f97b0e970c0_0;  alias, 1 drivers
v0x7f97b0e8fe00_0 .var "EX_E", 6 0;
v0x7f97b0e8fe90_0 .net "FlushE", 0 0, v0x7f97b0e987e0_0;  alias, 1 drivers
v0x7f97b0e8ff20_0 .net "MEM_D", 1 0, v0x7f97b0e97240_0;  alias, 1 drivers
v0x7f97b0e8ffb0_0 .var "MEM_E", 1 0;
v0x7f97b0e90090_0 .net "RD1_D", 31 0, v0x7f97b0e9caf0_0;  alias, 1 drivers
v0x7f97b0e90130_0 .var "RD1_E", 31 0;
v0x7f97b0e901e0_0 .net "RD2_D", 31 0, v0x7f97b0e9cb80_0;  alias, 1 drivers
v0x7f97b0e90290_0 .var "RD2_E", 31 0;
v0x7f97b0e903c0_0 .net "Rd_D", 4 0, L_0x7f97b0ea40b0;  1 drivers
v0x7f97b0e90470_0 .var "Rd_E", 4 0;
v0x7f97b0e90520_0 .net "Rs_D", 4 0, L_0x7f97b0ea3f70;  1 drivers
v0x7f97b0e905d0_0 .var "Rs_E", 4 0;
v0x7f97b0e90680_0 .net "Rt_D", 4 0, L_0x7f97b0ea4010;  1 drivers
v0x7f97b0e90730_0 .var "Rt_E", 4 0;
v0x7f97b0e907e0_0 .net "Shamt_D", 4 0, L_0x7f97b0ea41e0;  1 drivers
v0x7f97b0e90890_0 .var "Shamt_E", 4 0;
v0x7f97b0e90a20_0 .net "SignImm_D", 31 0, v0x7f97b0e9e3f0_0;  alias, 1 drivers
v0x7f97b0e90ab0_0 .var "SignImm_E", 31 0;
v0x7f97b0e90b40_0 .net "WB_D", 1 0, v0x7f97b0e97660_0;  alias, 1 drivers
v0x7f97b0e90bd0_0 .var "WB_E", 1 0;
v0x7f97b0e90c60_0 .net "clk", 0 0, v0x7f97b0ea1070_0;  alias, 1 drivers
v0x7f97b0e90d10_0 .net "jump", 0 0, v0x7f97b0e97190_0;  alias, 1 drivers
S_0x7f97b0e90fb0 .scope module, "IfId" "IF_ID" 2 166, 6 4 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "StallD"
    .port_info 2 /INPUT 1 "PCSrcD"
    .port_info 3 /INPUT 32 "PC_F"
    .port_info 4 /INPUT 32 "Instr_F"
    .port_info 5 /INPUT 32 "PC_Plus4_F"
    .port_info 6 /OUTPUT 32 "PC_D"
    .port_info 7 /OUTPUT 32 "Instr_D"
    .port_info 8 /OUTPUT 32 "PC_Plus4_D"
v0x7f97b0e91290_0 .var "Instr_D", 31 0;
v0x7f97b0e91350_0 .net "Instr_F", 31 0, v0x7f97b0e9a3a0_0;  alias, 1 drivers
v0x7f97b0e8fa90_0 .net8 "PCSrcD", 0 0, RS_0x10a12eed8;  alias, 2 drivers
v0x7f97b0e913f0_0 .var "PC_D", 31 0;
v0x7f97b0e914a0_0 .net "PC_F", 31 0, v0x7f97b0e93c80_0;  alias, 1 drivers
v0x7f97b0e91590_0 .var "PC_Plus4_D", 31 0;
v0x7f97b0e91640_0 .net "PC_Plus4_F", 31 0, L_0x7f97b0ea3540;  alias, 1 drivers
v0x7f97b0e916f0_0 .net "StallD", 0 0, v0x7f97b0e99460_0;  alias, 1 drivers
v0x7f97b0e91790_0 .net "clk", 0 0, v0x7f97b0ea1070_0;  alias, 1 drivers
S_0x7f97b0e91960 .scope module, "JumpAddr_block" "Get_Jump_Addr" 2 142, 7 5 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCplus4"
    .port_info 2 /OUTPUT 32 "jumpAddr"
v0x7f97b0e91b50_0 .net "PCplus4", 31 0, v0x7f97b0e91590_0;  alias, 1 drivers
v0x7f97b0e91c00_0 .net *"_s1", 3 0, L_0x7f97b0ea2a80;  1 drivers
v0x7f97b0e91ca0_0 .net *"_s10", 29 0, L_0x7f97b0ea2dc0;  1 drivers
L_0x10a160098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f97b0e91d60_0 .net *"_s15", 1 0, L_0x10a160098;  1 drivers
v0x7f97b0e91e10_0 .net *"_s3", 25 0, L_0x7f97b0ea2ba0;  1 drivers
v0x7f97b0e91f00_0 .net *"_s4", 25 0, L_0x7f97b0ea2ce0;  1 drivers
v0x7f97b0e91fb0_0 .net *"_s6", 23 0, L_0x7f97b0ea2c40;  1 drivers
L_0x10a160050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f97b0e92060_0 .net *"_s8", 1 0, L_0x10a160050;  1 drivers
v0x7f97b0e92110_0 .net "instr", 31 0, v0x7f97b0e91290_0;  alias, 1 drivers
v0x7f97b0e92240_0 .net "jumpAddr", 31 0, L_0x7f97b0ea2ee0;  alias, 1 drivers
L_0x7f97b0ea2a80 .part v0x7f97b0e91590_0, 28, 4;
L_0x7f97b0ea2ba0 .part v0x7f97b0e91290_0, 0, 26;
L_0x7f97b0ea2c40 .part L_0x7f97b0ea2ba0, 0, 24;
L_0x7f97b0ea2ce0 .concat [ 2 24 0 0], L_0x10a160050, L_0x7f97b0ea2c40;
L_0x7f97b0ea2dc0 .concat [ 26 4 0 0], L_0x7f97b0ea2ce0, L_0x7f97b0ea2a80;
L_0x7f97b0ea2ee0 .concat [ 30 2 0 0], L_0x7f97b0ea2dc0, L_0x10a160098;
S_0x7f97b0e922e0 .scope module, "MemWb" "MEM_WB" 2 240, 8 4 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "WB_M"
    .port_info 2 /INPUT 32 "ReadData_M"
    .port_info 3 /INPUT 32 "ALUOut_M"
    .port_info 4 /INPUT 5 "WriteReg_M"
    .port_info 5 /OUTPUT 2 "WB_W"
    .port_info 6 /OUTPUT 32 "ReadData_W"
    .port_info 7 /OUTPUT 32 "ALUOut_W"
    .port_info 8 /OUTPUT 5 "WriteReg_W"
v0x7f97b0e925c0_0 .net "ALUOut_M", 31 0, v0x7f97b0e8efb0_0;  alias, 1 drivers
v0x7f97b0e92670_0 .var "ALUOut_W", 31 0;
v0x7f97b0e92710_0 .net "ReadData_M", 31 0, v0x7f97b0e980c0_0;  alias, 1 drivers
v0x7f97b0e927d0_0 .var "ReadData_W", 31 0;
v0x7f97b0e92880_0 .net "WB_M", 1 0, v0x7f97b0e8f350_0;  alias, 1 drivers
v0x7f97b0e92960_0 .var "WB_W", 1 0;
v0x7f97b0e92a00_0 .net "WriteReg_M", 4 0, v0x7f97b0e8f670_0;  alias, 1 drivers
v0x7f97b0e92ac0_0 .var "WriteReg_W", 4 0;
v0x7f97b0e92b60_0 .net "clk", 0 0, v0x7f97b0ea1070_0;  alias, 1 drivers
S_0x7f97b0e92d50 .scope module, "MuxRD1" "Mux_2_1_32bit" 2 178, 9 5 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7f97b0e92f60_0 .net "mux_in_0", 31 0, v0x7f97b0e9caf0_0;  alias, 1 drivers
v0x7f97b0e93020_0 .net "mux_in_1", 31 0, v0x7f97b0e8efb0_0;  alias, 1 drivers
v0x7f97b0e930f0_0 .var "mux_out", 31 0;
v0x7f97b0e93190_0 .net "select", 0 0, v0x7f97b0e988a0_0;  alias, 1 drivers
E_0x7f97b0e92f10 .event edge, v0x7f97b0e93190_0, v0x7f97b0e90090_0, v0x7f97b0e8efb0_0;
S_0x7f97b0e93290 .scope module, "MuxRD2" "Mux_2_1_32bit" 2 181, 9 5 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7f97b0e93500_0 .net "mux_in_0", 31 0, v0x7f97b0e9cb80_0;  alias, 1 drivers
v0x7f97b0e935d0_0 .net "mux_in_1", 31 0, v0x7f97b0e8efb0_0;  alias, 1 drivers
v0x7f97b0e93660_0 .var "mux_out", 31 0;
v0x7f97b0e93720_0 .net "select", 0 0, v0x7f97b0e98a20_0;  alias, 1 drivers
E_0x7f97b0e934a0 .event edge, v0x7f97b0e93720_0, v0x7f97b0e901e0_0, v0x7f97b0e8efb0_0;
S_0x7f97b0e93820 .scope module, "PC_block" "PC" 2 154, 10 5 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "StallF"
    .port_info 2 /INPUT 32 "nextPC"
    .port_info 3 /OUTPUT 32 "currPC"
v0x7f97b0e93ab0_0 .net "StallF", 0 0, v0x7f97b0e994f0_0;  alias, 1 drivers
v0x7f97b0e93b60_0 .net "clk", 0 0, v0x7f97b0ea1070_0;  alias, 1 drivers
v0x7f97b0e93c80_0 .var "currPC", 31 0;
v0x7f97b0e93d10_0 .net "nextPC", 31 0, v0x7f97b0e9b120_0;  alias, 1 drivers
S_0x7f97b0e93dc0 .scope module, "PCadd4" "Add4" 2 160, 11 5 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "PCplus4"
v0x7f97b0e93fb0_0 .net "PCplus4", 31 0, L_0x7f97b0ea3540;  alias, 1 drivers
L_0x10a160170 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f97b0e94060_0 .net/2u *"_s0", 31 0, L_0x10a160170;  1 drivers
v0x7f97b0e94100_0 .net "currPC", 31 0, v0x7f97b0e93c80_0;  alias, 1 drivers
L_0x7f97b0ea3540 .arith/sum 32, v0x7f97b0e93c80_0, L_0x10a160170;
S_0x7f97b0e94220 .scope module, "aluMux" "Mux_2_1_32bit" 2 219, 9 5 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7f97b0e94480_0 .net "mux_in_0", 31 0, v0x7f97b0e95370_0;  alias, 1 drivers
v0x7f97b0e94550_0 .net "mux_in_1", 31 0, v0x7f97b0e90ab0_0;  alias, 1 drivers
v0x7f97b0e94600_0 .var "mux_out", 31 0;
v0x7f97b0e946d0_0 .net "select", 0 0, L_0x7f97b0ea43c0;  1 drivers
E_0x7f97b0e94430 .event edge, v0x7f97b0e946d0_0, v0x7f97b0e8f400_0, v0x7f97b0e90ab0_0;
S_0x7f97b0e947b0 .scope module, "aluSrcAMux" "Mux_3_1_32bit" 2 213, 9 31 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /INPUT 32 "mux_in_2"
    .port_info 4 /OUTPUT 32 "mux_out"
v0x7f97b0e94a50_0 .net "mux_in_0", 31 0, v0x7f97b0e90130_0;  alias, 1 drivers
v0x7f97b0e94b20_0 .net "mux_in_1", 31 0, v0x7f97b0e9b6d0_0;  alias, 1 drivers
v0x7f97b0e94bc0_0 .net "mux_in_2", 31 0, v0x7f97b0e8efb0_0;  alias, 1 drivers
v0x7f97b0e94cf0_0 .var "mux_out", 31 0;
v0x7f97b0e94db0_0 .net "select", 1 0, v0x7f97b0e98950_0;  alias, 1 drivers
E_0x7f97b0e94a10 .event edge, v0x7f97b0e94db0_0, v0x7f97b0e90130_0, v0x7f97b0e94b20_0, v0x7f97b0e8efb0_0;
S_0x7f97b0e94ed0 .scope module, "aluSrcBMux" "Mux_3_1_32bit" 2 216, 9 31 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /INPUT 32 "mux_in_2"
    .port_info 4 /OUTPUT 32 "mux_out"
v0x7f97b0e95150_0 .net "mux_in_0", 31 0, v0x7f97b0e90290_0;  alias, 1 drivers
v0x7f97b0e95210_0 .net "mux_in_1", 31 0, v0x7f97b0e9b6d0_0;  alias, 1 drivers
v0x7f97b0e952c0_0 .net "mux_in_2", 31 0, v0x7f97b0e8efb0_0;  alias, 1 drivers
v0x7f97b0e95370_0 .var "mux_out", 31 0;
v0x7f97b0e95440_0 .net "select", 1 0, v0x7f97b0e98ad0_0;  alias, 1 drivers
E_0x7f97b0e95100 .event edge, v0x7f97b0e95440_0, v0x7f97b0e90290_0, v0x7f97b0e94b20_0, v0x7f97b0e8efb0_0;
S_0x7f97b0e95590 .scope module, "branchAdder" "Adder" 2 193, 11 19 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_Plus4"
    .port_info 1 /INPUT 32 "signExtendedImmediate"
    .port_info 2 /OUTPUT 32 "out"
v0x7f97b0e957b0_0 .net "PC_Plus4", 31 0, v0x7f97b0e91590_0;  alias, 1 drivers
v0x7f97b0e958a0_0 .var "out", 31 0;
v0x7f97b0e95940_0 .net "signExtendedImmediate", 31 0, v0x7f97b0e9e3f0_0;  alias, 1 drivers
E_0x7f97b0e94960 .event edge, v0x7f97b0e91590_0, v0x7f97b0e90a20_0;
S_0x7f97b0e95a40 .scope module, "branchAnd" "And_Gate" 2 187, 12 5 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "and_out"
v0x7f97b0e95c90_0 .var "and_out", 0 0;
v0x7f97b0e95d50_0 .net "branch", 0 0, v0x7f97b0e96f60_0;  alias, 1 drivers
v0x7f97b0e95de0_0 .net "zero", 0 0, v0x7f97b0e96210_0;  alias, 1 drivers
E_0x7f97b0e95c40 .event edge, v0x7f97b0e95d50_0, v0x7f97b0e95de0_0;
S_0x7f97b0e95ee0 .scope module, "branchControl" "Branch_Control" 2 184, 13 5 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "BranchOp"
    .port_info 1 /INPUT 32 "input1"
    .port_info 2 /INPUT 32 "input2"
    .port_info 3 /OUTPUT 1 "equalD"
v0x7f97b0e96150_0 .net "BranchOp", 2 0, v0x7f97b0e97010_0;  alias, 1 drivers
v0x7f97b0e96210_0 .var "equalD", 0 0;
v0x7f97b0e962d0_0 .net "input1", 31 0, v0x7f97b0e930f0_0;  alias, 1 drivers
v0x7f97b0e963a0_0 .net "input2", 31 0, v0x7f97b0e93660_0;  alias, 1 drivers
E_0x7f97b0e960f0 .event edge, v0x7f97b0e96150_0, v0x7f97b0e930f0_0, v0x7f97b0e93660_0;
S_0x7f97b0e96480 .scope module, "branchMux" "Mux_2_1_32bit" 2 148, 9 5 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7f97b0e967f0_0 .net "mux_in_0", 31 0, L_0x7f97b0ea3540;  alias, 1 drivers
v0x7f97b0e968e0_0 .net "mux_in_1", 31 0, v0x7f97b0e958a0_0;  alias, 1 drivers
v0x7f97b0e96970_0 .var "mux_out", 31 0;
v0x7f97b0e96a00_0 .net8 "select", 0 0, RS_0x10a12eed8;  alias, 2 drivers
E_0x7f97b0e96790 .event edge, v0x7f97b0e8fa90_0, v0x7f97b0e91640_0, v0x7f97b0e958a0_0;
S_0x7f97b0e96ac0 .scope module, "control_block" "Control" 2 172, 14 7 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 7 "EX_D"
    .port_info 2 /OUTPUT 2 "MEM_D"
    .port_info 3 /OUTPUT 2 "WB_D"
    .port_info 4 /OUTPUT 1 "Jump"
    .port_info 5 /OUTPUT 1 "Branch"
    .port_info 6 /OUTPUT 1 "syscall_control"
    .port_info 7 /OUTPUT 1 "jr_control"
    .port_info 8 /OUTPUT 1 "jal_control"
    .port_info 9 /OUTPUT 3 "BranchOp"
v0x7f97b0e96e00_0 .var "ALUop", 4 0;
v0x7f97b0e96ec0_0 .var "ALUsrc", 0 0;
v0x7f97b0e96f60_0 .var "Branch", 0 0;
v0x7f97b0e97010_0 .var "BranchOp", 2 0;
v0x7f97b0e970c0_0 .var "EX_D", 6 0;
v0x7f97b0e97190_0 .var "Jump", 0 0;
v0x7f97b0e97240_0 .var "MEM_D", 1 0;
v0x7f97b0e972f0_0 .var "MemRead", 0 0;
v0x7f97b0e97380_0 .var "MemToReg", 0 0;
v0x7f97b0e97490_0 .var "MemWrite", 0 0;
v0x7f97b0e97520_0 .var "RegDst", 0 0;
v0x7f97b0e975c0_0 .var "RegWrite", 0 0;
v0x7f97b0e97660_0 .var "WB_D", 1 0;
v0x7f97b0e97720_0 .net "instr", 31 0, v0x7f97b0e91290_0;  alias, 1 drivers
v0x7f97b0e977b0_0 .var "jal_control", 0 0;
v0x7f97b0e97850_0 .var "jr_control", 0 0;
v0x7f97b0e978f0_0 .var "syscall_control", 0 0;
E_0x7f97b0e96db0 .event edge, v0x7f97b0e91290_0;
S_0x7f97b0e97b60 .scope module, "dataMem" "Data_Memory" 2 234, 15 5 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "memWrite"
    .port_info 2 /INPUT 1 "memRead"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /INPUT 32 "writeData"
    .port_info 5 /OUTPUT 32 "readData"
v0x7f97b0e97d50_0 .net "address", 31 0, v0x7f97b0e8efb0_0;  alias, 1 drivers
v0x7f97b0e97e00_0 .net "clk", 0 0, v0x7f97b0ea1070_0;  alias, 1 drivers
v0x7f97b0e97ea0_0 .net "memRead", 0 0, L_0x7f97b0ea45b0;  1 drivers
v0x7f97b0e97f50_0 .net "memWrite", 0 0, L_0x7f97b0ea4320;  1 drivers
v0x7f97b0e97fe0 .array "memory", 536868863 536870911, 31 0;
v0x7f97b0e980c0_0 .var "readData", 31 0;
v0x7f97b0e98160_0 .net "writeData", 31 0, v0x7f97b0e8f4b0_0;  alias, 1 drivers
E_0x7f97b0e97440 .event negedge, v0x7f97b0e8f720_0;
S_0x7f97b0e98290 .scope module, "hazard" "Hazard_Unit" 2 136, 16 4 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sycall_control"
    .port_info 1 /INPUT 1 "PCSrc_D"
    .port_info 2 /INPUT 1 "MemReadE"
    .port_info 3 /INPUT 1 "MemtoRegE"
    .port_info 4 /INPUT 1 "RegWriteE"
    .port_info 5 /INPUT 1 "MemReadM"
    .port_info 6 /INPUT 1 "MemtoRegM"
    .port_info 7 /INPUT 1 "RegWriteM"
    .port_info 8 /INPUT 1 "RegWriteW"
    .port_info 9 /INPUT 5 "RsD"
    .port_info 10 /INPUT 5 "RtD"
    .port_info 11 /INPUT 5 "RsE"
    .port_info 12 /INPUT 5 "RtE"
    .port_info 13 /INPUT 5 "WriteRegE"
    .port_info 14 /INPUT 5 "WriteRegM"
    .port_info 15 /INPUT 5 "WriteRegW"
    .port_info 16 /OUTPUT 1 "StallF"
    .port_info 17 /OUTPUT 1 "StallD"
    .port_info 18 /OUTPUT 1 "FlushE"
    .port_info 19 /OUTPUT 1 "ForwardAD"
    .port_info 20 /OUTPUT 1 "ForwardBD"
    .port_info 21 /OUTPUT 2 "ForwardAE"
    .port_info 22 /OUTPUT 2 "ForwardBE"
    .port_info 23 /OUTPUT 1 "sysstall"
v0x7f97b0e987e0_0 .var "FlushE", 0 0;
v0x7f97b0e988a0_0 .var "ForwardAD", 0 0;
v0x7f97b0e98950_0 .var "ForwardAE", 1 0;
v0x7f97b0e98a20_0 .var "ForwardBD", 0 0;
v0x7f97b0e98ad0_0 .var "ForwardBE", 1 0;
v0x7f97b0e98ba0_0 .net "MemReadE", 0 0, L_0x7f97b0ea2350;  1 drivers
v0x7f97b0e98c30_0 .net "MemReadM", 0 0, L_0x7f97b0ea25b0;  1 drivers
v0x7f97b0e98cc0_0 .net "MemtoRegE", 0 0, L_0x7f97b0ea23f0;  1 drivers
v0x7f97b0e98d50_0 .net "MemtoRegM", 0 0, L_0x7f97b0ea2650;  1 drivers
v0x7f97b0e98e60_0 .net8 "PCSrc_D", 0 0, RS_0x10a12eed8;  alias, 2 drivers
v0x7f97b0e98ef0_0 .net "RegWriteE", 0 0, L_0x7f97b0ea2490;  1 drivers
v0x7f97b0e98f90_0 .net "RegWriteM", 0 0, L_0x7f97b0ea26f0;  1 drivers
v0x7f97b0e99030_0 .net "RegWriteW", 0 0, L_0x7f97b0ea2810;  1 drivers
v0x7f97b0e990d0_0 .net "RsD", 4 0, L_0x7f97b0ea28f0;  1 drivers
v0x7f97b0e99180_0 .net "RsE", 4 0, v0x7f97b0e905d0_0;  alias, 1 drivers
v0x7f97b0e99240_0 .net "RtD", 4 0, L_0x7f97b0ea2990;  1 drivers
v0x7f97b0e992d0_0 .net "RtE", 4 0, v0x7f97b0e90730_0;  alias, 1 drivers
v0x7f97b0e99460_0 .var "StallD", 0 0;
v0x7f97b0e994f0_0 .var "StallF", 0 0;
v0x7f97b0e99580_0 .net "WriteRegE", 4 0, v0x7f97b0e9da40_0;  alias, 1 drivers
v0x7f97b0e99610_0 .net "WriteRegM", 4 0, v0x7f97b0e8f670_0;  alias, 1 drivers
v0x7f97b0e996e0_0 .net "WriteRegW", 4 0, v0x7f97b0e92ac0_0;  alias, 1 drivers
v0x7f97b0e99770_0 .var "branchstall", 0 0;
o0x10a130858 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f97b0e99800_0 .net "jump", 0 0, o0x10a130858;  0 drivers
v0x7f97b0e99890_0 .var "lwstall", 0 0;
v0x7f97b0e99920_0 .net "sycall_control", 0 0, v0x7f97b0e978f0_0;  alias, 1 drivers
v0x7f97b0e999d0_0 .var "sysstall", 0 0;
E_0x7f97b0e97410/0 .event edge, v0x7f97b0e990d0_0, v0x7f97b0e90730_0, v0x7f97b0e99240_0, v0x7f97b0e98cc0_0;
E_0x7f97b0e97410/1 .event edge, v0x7f97b0e8fa90_0, v0x7f97b0e98ef0_0, v0x7f97b0e8f5c0_0, v0x7f97b0e98d50_0;
E_0x7f97b0e97410/2 .event edge, v0x7f97b0e8f670_0, v0x7f97b0e978f0_0, v0x7f97b0e98f90_0, v0x7f97b0e99030_0;
E_0x7f97b0e97410/3 .event edge, v0x7f97b0e92ac0_0, v0x7f97b0e99890_0, v0x7f97b0e99770_0, v0x7f97b0e999d0_0;
E_0x7f97b0e97410/4 .event edge, v0x7f97b0e93ab0_0, v0x7f97b0e905d0_0;
E_0x7f97b0e97410 .event/or E_0x7f97b0e97410/0, E_0x7f97b0e97410/1, E_0x7f97b0e97410/2, E_0x7f97b0e97410/3, E_0x7f97b0e97410/4;
S_0x7f97b0e99c90 .scope module, "instructionMemory" "Instruction_Memory" 2 157, 17 5 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /INPUT 32 "strAddr"
    .port_info 2 /OUTPUT 32 "instr"
    .port_info 3 /OUTPUT 32 "number_instructions"
    .port_info 4 /OUTPUT 32 "str"
L_0x7f97b0ea3490 .functor BUFZ 32, L_0x7f97b0ea3000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f97b0e99f40_0 .net *"_s0", 31 0, L_0x7f97b0ea3000;  1 drivers
v0x7f97b0e9a000_0 .net *"_s10", 31 0, L_0x7f97b0ea3310;  1 drivers
v0x7f97b0e98450_0 .net *"_s2", 31 0, L_0x7f97b0ea3140;  1 drivers
v0x7f97b0e9a0b0_0 .net *"_s4", 29 0, L_0x7f97b0ea30a0;  1 drivers
L_0x10a1600e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f97b0e9a160_0 .net *"_s6", 1 0, L_0x10a1600e0;  1 drivers
L_0x10a160128 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f97b0e9a250_0 .net/2u *"_s8", 31 0, L_0x10a160128;  1 drivers
v0x7f97b0e9a300_0 .net "currPC", 31 0, v0x7f97b0e93c80_0;  alias, 1 drivers
v0x7f97b0e9a3a0_0 .var "instr", 31 0;
v0x7f97b0e9a440 .array "mem", 1048832 1048576, 31 0;
v0x7f97b0e9a550_0 .var "number_instructions", 31 0;
v0x7f97b0e9a600_0 .net "str", 31 0, L_0x7f97b0ea3490;  alias, 1 drivers
v0x7f97b0e9a6b0_0 .net "strAddr", 31 0, v0x7f97b0e9bed0_0;  alias, 1 drivers
E_0x7f97b0e99ef0 .event edge, v0x7f97b0e914a0_0;
L_0x7f97b0ea3000 .array/port v0x7f97b0e9a440, L_0x7f97b0ea3310;
L_0x7f97b0ea30a0 .part v0x7f97b0e9bed0_0, 2, 30;
L_0x7f97b0ea3140 .concat [ 30 2 0 0], L_0x7f97b0ea30a0, L_0x10a1600e0;
L_0x7f97b0ea3310 .arith/sub 32, L_0x7f97b0ea3140, L_0x10a160128;
S_0x7f97b0e9a7e0 .scope module, "jrMux" "Mux_2_1_32bit" 2 145, 9 5 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7f97b0e9aa10_0 .net "mux_in_0", 31 0, L_0x7f97b0ea2ee0;  alias, 1 drivers
v0x7f97b0e9aad0_0 .net "mux_in_1", 31 0, L_0x7f97b0ea3890;  alias, 1 drivers
v0x7f97b0e9ab70_0 .var "mux_out", 31 0;
v0x7f97b0e9ac30_0 .net "select", 0 0, v0x7f97b0e97850_0;  alias, 1 drivers
E_0x7f97b0e99e40 .event edge, v0x7f97b0e97850_0, v0x7f97b0e92240_0, v0x7f97b0e9aad0_0;
S_0x7f97b0e9ad30 .scope module, "jumpMux" "Mux_2_1_32bit" 2 151, 9 5 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7f97b0e9afa0_0 .net "mux_in_0", 31 0, v0x7f97b0e96970_0;  alias, 1 drivers
v0x7f97b0e9b070_0 .net "mux_in_1", 31 0, v0x7f97b0e9ab70_0;  alias, 1 drivers
v0x7f97b0e9b120_0 .var "mux_out", 31 0;
v0x7f97b0e9b1f0_0 .net "select", 0 0, v0x7f97b0e97190_0;  alias, 1 drivers
E_0x7f97b0e9af40 .event edge, v0x7f97b0e90d10_0, v0x7f97b0e96970_0, v0x7f97b0e9ab70_0;
S_0x7f97b0e9b2e0 .scope module, "memToRegMux" "Mux_2_1_32bit" 2 246, 9 5 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7f97b0e9b550_0 .net "mux_in_0", 31 0, v0x7f97b0e92670_0;  alias, 1 drivers
v0x7f97b0e9b620_0 .net "mux_in_1", 31 0, v0x7f97b0e927d0_0;  alias, 1 drivers
v0x7f97b0e9b6d0_0 .var "mux_out", 31 0;
v0x7f97b0e9b7c0_0 .net "select", 0 0, L_0x7f97b0ea4790;  1 drivers
E_0x7f97b0e9b4f0 .event edge, v0x7f97b0e9b7c0_0, v0x7f97b0e92670_0, v0x7f97b0e927d0_0;
S_0x7f97b0e9b890 .scope module, "printer" "Printer" 2 199, 18 4 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "str"
    .port_info 1 /INPUT 1 "print"
    .port_info 2 /INPUT 32 "a0"
    .port_info 3 /OUTPUT 32 "strAddr"
v0x7f97b0e9bb30_0 .net "a0", 31 0, L_0x7f97b0ea37a0;  alias, 1 drivers
v0x7f97b0e9bbf0_0 .var/i "i", 31 0;
v0x7f97b0e9bca0_0 .var "isPrinting", 0 0;
v0x7f97b0e9bd50_0 .net "print", 0 0, v0x7f97b0e9e860_0;  alias, 1 drivers
v0x7f97b0e9bdf0_0 .net "str", 31 0, L_0x7f97b0ea3490;  alias, 1 drivers
v0x7f97b0e9bed0_0 .var "strAddr", 31 0;
v0x7f97b0e9bf80_0 .var "thisLetter", 7 0;
E_0x7f97b0e9baa0 .event edge, v0x7f97b0e9a600_0;
E_0x7f97b0e9baf0 .event posedge, v0x7f97b0e9bd50_0;
S_0x7f97b0e9c080 .scope module, "reg_block" "Registers" 2 175, 19 5 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jal_control"
    .port_info 2 /INPUT 32 "jal_address"
    .port_info 3 /INPUT 5 "readReg1"
    .port_info 4 /INPUT 5 "readReg2"
    .port_info 5 /INPUT 5 "writeReg"
    .port_info 6 /INPUT 32 "writeData"
    .port_info 7 /INPUT 1 "RegWrite_D"
    .port_info 8 /INPUT 1 "RegWrite_W"
    .port_info 9 /OUTPUT 32 "readData1"
    .port_info 10 /OUTPUT 32 "readData2"
    .port_info 11 /OUTPUT 32 "v0"
    .port_info 12 /OUTPUT 32 "v1"
    .port_info 13 /OUTPUT 32 "a0"
    .port_info 14 /OUTPUT 32 "ra"
    .port_info 15 /OUTPUT 32 "sp"
    .port_info 16 /OUTPUT 32 "fp"
v0x7f97b0e9cda0_2 .array/port v0x7f97b0e9cda0, 2;
L_0x7f97b0ea36c0 .functor BUFZ 32, v0x7f97b0e9cda0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f97b0e9cda0_3 .array/port v0x7f97b0e9cda0, 3;
L_0x7f97b0ea3730 .functor BUFZ 32, v0x7f97b0e9cda0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f97b0e9cda0_4 .array/port v0x7f97b0e9cda0, 4;
L_0x7f97b0ea37a0 .functor BUFZ 32, v0x7f97b0e9cda0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f97b0e9cda0_31 .array/port v0x7f97b0e9cda0, 31;
L_0x7f97b0ea3890 .functor BUFZ 32, v0x7f97b0e9cda0_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f97b0e9cda0_29 .array/port v0x7f97b0e9cda0, 29;
L_0x7f97b0ea3900 .functor BUFZ 32, v0x7f97b0e9cda0_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f97b0e9cda0_30 .array/port v0x7f97b0e9cda0, 30;
L_0x7f97b0ea39a0 .functor BUFZ 32, v0x7f97b0e9cda0_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f97b0e9c460_0 .net "RegWrite_D", 0 0, L_0x7f97b0ea3e30;  1 drivers
v0x7f97b0e9c510_0 .net "RegWrite_W", 0 0, L_0x7f97b0ea3ed0;  1 drivers
v0x7f97b0e9c5b0_0 .net "a0", 31 0, L_0x7f97b0ea37a0;  alias, 1 drivers
v0x7f97b0e9c660_0 .net "clk", 0 0, v0x7f97b0ea1070_0;  alias, 1 drivers
v0x7f97b0e9c6f0_0 .net "fp", 31 0, L_0x7f97b0ea39a0;  alias, 1 drivers
v0x7f97b0e9c7d0_0 .var/i "i", 31 0;
v0x7f97b0e9c880_0 .net "jal_address", 31 0, L_0x7f97b0ea3a50;  1 drivers
v0x7f97b0e9c930_0 .net "jal_control", 0 0, v0x7f97b0e977b0_0;  alias, 1 drivers
v0x7f97b0e9c9c0_0 .net "ra", 31 0, L_0x7f97b0ea3890;  alias, 1 drivers
v0x7f97b0e9caf0_0 .var "readData1", 31 0;
v0x7f97b0e9cb80_0 .var "readData2", 31 0;
v0x7f97b0e9cc60_0 .net "readReg1", 4 0, L_0x7f97b0ea3b90;  1 drivers
v0x7f97b0e9ccf0_0 .net "readReg2", 4 0, L_0x7f97b0ea3d90;  1 drivers
v0x7f97b0e9cda0 .array "registers", 31 0, 31 0;
v0x7f97b0e9d140_0 .net "sp", 31 0, L_0x7f97b0ea3900;  alias, 1 drivers
v0x7f97b0e9d1f0_0 .net "v0", 31 0, L_0x7f97b0ea36c0;  alias, 1 drivers
v0x7f97b0e9d2a0_0 .net "v1", 31 0, L_0x7f97b0ea3730;  alias, 1 drivers
v0x7f97b0e9d430_0 .net "writeData", 31 0, v0x7f97b0e9b6d0_0;  alias, 1 drivers
v0x7f97b0e9d4d0_0 .net "writeReg", 4 0, v0x7f97b0e92ac0_0;  alias, 1 drivers
S_0x7f97b0e9d6d0 .scope module, "registerMux" "Mux_2_1_5bit" 2 210, 9 18 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 5 "mux_in_0"
    .port_info 2 /INPUT 5 "mux_in_1"
    .port_info 3 /OUTPUT 5 "mux_out"
v0x7f97b0e9c230_0 .net "mux_in_0", 4 0, v0x7f97b0e90730_0;  alias, 1 drivers
v0x7f97b0e9d9a0_0 .net "mux_in_1", 4 0, v0x7f97b0e90470_0;  alias, 1 drivers
v0x7f97b0e9da40_0 .var "mux_out", 4 0;
v0x7f97b0e9db30_0 .net "select", 0 0, L_0x7f97b0ea4280;  1 drivers
E_0x7f97b0e9d8e0 .event edge, v0x7f97b0e9db30_0, v0x7f97b0e90730_0, v0x7f97b0e90470_0;
S_0x7f97b0e9dc00 .scope module, "runStats" "Stats" 2 252, 20 5 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "stat_control"
    .port_info 2 /INPUT 32 "number_instructions"
v0x7f97b0e9de50_0 .net "clk", 0 0, v0x7f97b0ea1070_0;  alias, 1 drivers
v0x7f97b0e9def0_0 .var "number_cycles", 31 0;
v0x7f97b0e9dfa0_0 .net "number_instructions", 31 0, v0x7f97b0e9a550_0;  alias, 1 drivers
v0x7f97b0e9e070_0 .net "stat_control", 0 0, v0x7f97b0e9e900_0;  alias, 1 drivers
E_0x7f97b0e9de00 .event edge, v0x7f97b0e9e070_0;
S_0x7f97b0e9e150 .scope module, "signExtend_block" "Sign_Extend_16_32" 2 190, 21 5 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 32 "out_value"
v0x7f97b0e9e340_0 .net "instr", 31 0, v0x7f97b0e91290_0;  alias, 1 drivers
v0x7f97b0e9e3f0_0 .var "out_value", 31 0;
S_0x7f97b0e9e4e0 .scope module, "testSyscall" "Syscall" 2 196, 22 5 0, S_0x7f97b0e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall_control"
    .port_info 1 /INPUT 1 "sysstall"
    .port_info 2 /INPUT 32 "v0"
    .port_info 3 /INPUT 32 "a0"
    .port_info 4 /OUTPUT 1 "stat_control"
    .port_info 5 /OUTPUT 1 "print"
v0x7f97b0e9e780_0 .net "a0", 31 0, L_0x7f97b0ea37a0;  alias, 1 drivers
v0x7f97b0e9e860_0 .var "print", 0 0;
v0x7f97b0e9e900_0 .var "stat_control", 0 0;
v0x7f97b0e9e9d0_0 .net "syscall_control", 0 0, v0x7f97b0e978f0_0;  alias, 1 drivers
v0x7f97b0e9eaa0_0 .net "sysstall", 0 0, v0x7f97b0e999d0_0;  alias, 1 drivers
v0x7f97b0e9eb70_0 .net "v0", 31 0, L_0x7f97b0ea36c0;  alias, 1 drivers
E_0x7f97b0e9e750 .event edge, v0x7f97b0e999d0_0, v0x7f97b0e978f0_0;
    .scope S_0x7f97b0e98290;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e994f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e99460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e987e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e988a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e98a20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f97b0e98950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f97b0e98ad0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e999d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7f97b0e98290;
T_1 ;
    %wait E_0x7f97b0e97410;
    %load/vec4 v0x7f97b0e990d0_0;
    %load/vec4 v0x7f97b0e992d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f97b0e99240_0;
    %load/vec4 v0x7f97b0e992d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f97b0e98cc0_0;
    %and;
    %store/vec4 v0x7f97b0e99890_0, 0, 1;
    %load/vec4 v0x7f97b0e98e60_0;
    %load/vec4 v0x7f97b0e98ef0_0;
    %and;
    %load/vec4 v0x7f97b0e99580_0;
    %load/vec4 v0x7f97b0e990d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f97b0e99580_0;
    %load/vec4 v0x7f97b0e99240_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x7f97b0e98e60_0;
    %load/vec4 v0x7f97b0e98d50_0;
    %and;
    %load/vec4 v0x7f97b0e99610_0;
    %load/vec4 v0x7f97b0e990d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f97b0e99610_0;
    %load/vec4 v0x7f97b0e99240_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %store/vec4 v0x7f97b0e99770_0, 0, 1;
    %load/vec4 v0x7f97b0e99920_0;
    %load/vec4 v0x7f97b0e98ef0_0;
    %and;
    %load/vec4 v0x7f97b0e99580_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f97b0e99580_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x7f97b0e99920_0;
    %load/vec4 v0x7f97b0e98f90_0;
    %and;
    %load/vec4 v0x7f97b0e99610_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f97b0e99610_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %load/vec4 v0x7f97b0e99920_0;
    %load/vec4 v0x7f97b0e99030_0;
    %and;
    %load/vec4 v0x7f97b0e996e0_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f97b0e996e0_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %store/vec4 v0x7f97b0e999d0_0, 0, 1;
    %load/vec4 v0x7f97b0e99890_0;
    %load/vec4 v0x7f97b0e99770_0;
    %or;
    %load/vec4 v0x7f97b0e999d0_0;
    %or;
    %store/vec4 v0x7f97b0e994f0_0, 0, 1;
    %load/vec4 v0x7f97b0e994f0_0;
    %store/vec4 v0x7f97b0e99460_0, 0, 1;
    %load/vec4 v0x7f97b0e994f0_0;
    %store/vec4 v0x7f97b0e987e0_0, 0, 1;
    %load/vec4 v0x7f97b0e990d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f97b0e990d0_0;
    %load/vec4 v0x7f97b0e99610_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f97b0e98f90_0;
    %and;
    %store/vec4 v0x7f97b0e988a0_0, 0, 1;
    %load/vec4 v0x7f97b0e99240_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f97b0e99240_0;
    %load/vec4 v0x7f97b0e99610_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f97b0e98f90_0;
    %and;
    %store/vec4 v0x7f97b0e98a20_0, 0, 1;
    %load/vec4 v0x7f97b0e99180_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f97b0e99180_0;
    %load/vec4 v0x7f97b0e99610_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f97b0e98f90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f97b0e98950_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f97b0e99180_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f97b0e99180_0;
    %load/vec4 v0x7f97b0e996e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f97b0e99030_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f97b0e98950_0, 0, 2;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f97b0e98950_0, 0, 2;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x7f97b0e992d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f97b0e992d0_0;
    %load/vec4 v0x7f97b0e99610_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f97b0e98f90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f97b0e98ad0_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7f97b0e992d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f97b0e992d0_0;
    %load/vec4 v0x7f97b0e996e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f97b0e99030_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f97b0e98ad0_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f97b0e98ad0_0, 0, 2;
T_1.7 ;
T_1.5 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f97b0e9a7e0;
T_2 ;
    %wait E_0x7f97b0e99e40;
    %load/vec4 v0x7f97b0e9ac30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7f97b0e9aa10_0;
    %store/vec4 v0x7f97b0e9ab70_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f97b0e9aad0_0;
    %store/vec4 v0x7f97b0e9ab70_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f97b0e96480;
T_3 ;
    %wait E_0x7f97b0e96790;
    %load/vec4 v0x7f97b0e96a00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x7f97b0e967f0_0;
    %store/vec4 v0x7f97b0e96970_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f97b0e968e0_0;
    %store/vec4 v0x7f97b0e96970_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f97b0e9ad30;
T_4 ;
    %wait E_0x7f97b0e9af40;
    %load/vec4 v0x7f97b0e9b1f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7f97b0e9afa0_0;
    %store/vec4 v0x7f97b0e9b120_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f97b0e9b070_0;
    %store/vec4 v0x7f97b0e9b120_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f97b0e93820;
T_5 ;
    %pushi/vec4 4194352, 0, 32;
    %store/vec4 v0x7f97b0e93c80_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x7f97b0e93820;
T_6 ;
    %wait E_0x7f97b0e768d0;
    %vpi_func 10 23 "$time" 64 {0 0 0};
    %pushi/vec4 0, 0, 64;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f97b0e93ab0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7f97b0e93d10_0;
    %assign/vec4 v0x7f97b0e93c80_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f97b0e99c90;
T_7 ;
    %vpi_call 17 24 "$readmemh", "../test/hello_world/hello.v", v0x7f97b0e9a440 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f97b0e9a550_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x7f97b0e99c90;
T_8 ;
    %wait E_0x7f97b0e99ef0;
    %load/vec4 v0x7f97b0e9a300_0;
    %parti/s 30, 2, 3;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x7f97b0e9a440, 4;
    %store/vec4 v0x7f97b0e9a3a0_0, 0, 32;
    %load/vec4 v0x7f97b0e9a550_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f97b0e9a550_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f97b0e90fb0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f97b0e91290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f97b0e91590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f97b0e913f0_0, 0;
    %end;
    .thread T_9;
    .scope S_0x7f97b0e90fb0;
T_10 ;
    %wait E_0x7f97b0e768d0;
    %load/vec4 v0x7f97b0e916f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7f97b0e91290_0;
    %assign/vec4 v0x7f97b0e91290_0, 0;
    %load/vec4 v0x7f97b0e91590_0;
    %assign/vec4 v0x7f97b0e91590_0, 0;
    %load/vec4 v0x7f97b0e913f0_0;
    %assign/vec4 v0x7f97b0e913f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7f97b0e8fa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f97b0e91290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f97b0e91590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f97b0e913f0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7f97b0e914a0_0;
    %assign/vec4 v0x7f97b0e913f0_0, 0;
    %load/vec4 v0x7f97b0e91350_0;
    %assign/vec4 v0x7f97b0e91290_0, 0;
    %load/vec4 v0x7f97b0e91640_0;
    %assign/vec4 v0x7f97b0e91590_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f97b0e96ac0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e97520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e97190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e96f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e972f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e97380_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f97b0e96e00_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f97b0e97010_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e975c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e96ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e97490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e978f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e97850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e977b0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f97b0e970c0_0, 0, 7;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f97b0e97240_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f97b0e97660_0, 0, 2;
    %end;
    .thread T_11;
    .scope S_0x7f97b0e96ac0;
T_12 ;
    %wait E_0x7f97b0e96db0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e97520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e97190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e96f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e972f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e97380_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f97b0e96e00_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f97b0e97010_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e975c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e96ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e97490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e978f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e97850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e977b0_0, 0, 1;
    %load/vec4 v0x7f97b0e97720_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %vpi_call 14 270 "$display", "Instruction Not Found\012" {0 0 0};
    %jmp T_12.15;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e975c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e96ec0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7f97b0e96e00_0, 0, 5;
    %jmp T_12.15;
T_12.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e97190_0, 0, 1;
    %jmp T_12.15;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e97190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e975c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e977b0_0, 0, 1;
    %jmp T_12.15;
T_12.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e975c0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7f97b0e96e00_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e96ec0_0, 0, 1;
    %jmp T_12.15;
T_12.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e975c0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7f97b0e96e00_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e96ec0_0, 0, 1;
    %jmp T_12.15;
T_12.5 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f97b0e96e00_0, 0, 5;
    %jmp T_12.15;
T_12.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e975c0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f97b0e96e00_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e96ec0_0, 0, 1;
    %jmp T_12.15;
T_12.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e96f60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f97b0e97010_0, 0, 3;
    %jmp T_12.15;
T_12.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e96f60_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f97b0e97010_0, 0, 3;
    %jmp T_12.15;
T_12.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e96f60_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7f97b0e97010_0, 0, 3;
    %jmp T_12.15;
T_12.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e972f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e97380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e975c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e96ec0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7f97b0e96e00_0, 0, 5;
    %jmp T_12.15;
T_12.11 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7f97b0e96e00_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e96ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e97490_0, 0, 1;
    %jmp T_12.15;
T_12.12 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7f97b0e96e00_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e96ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e97490_0, 0, 1;
    %jmp T_12.15;
T_12.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e97520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e975c0_0, 0, 1;
    %load/vec4 v0x7f97b0e97720_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.29, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_12.30, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_12.31, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.32, 6;
    %vpi_call 14 264 "$display", "R Instruction Not Listed\012" {0 0 0};
    %jmp T_12.34;
T_12.16 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f97b0e96e00_0, 0, 5;
    %jmp T_12.34;
T_12.17 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f97b0e96e00_0, 0, 5;
    %jmp T_12.34;
T_12.18 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7f97b0e96e00_0, 0, 5;
    %jmp T_12.34;
T_12.19 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7f97b0e96e00_0, 0, 5;
    %jmp T_12.34;
T_12.20 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7f97b0e96e00_0, 0, 5;
    %jmp T_12.34;
T_12.21 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7f97b0e96e00_0, 0, 5;
    %jmp T_12.34;
T_12.22 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x7f97b0e96e00_0, 0, 5;
    %jmp T_12.34;
T_12.23 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x7f97b0e96e00_0, 0, 5;
    %jmp T_12.34;
T_12.24 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7f97b0e96e00_0, 0, 5;
    %jmp T_12.34;
T_12.25 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7f97b0e96e00_0, 0, 5;
    %jmp T_12.34;
T_12.26 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7f97b0e96e00_0, 0, 5;
    %jmp T_12.34;
T_12.27 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7f97b0e96e00_0, 0, 5;
    %jmp T_12.34;
T_12.28 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x7f97b0e96e00_0, 0, 5;
    %jmp T_12.34;
T_12.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e97190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e975c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e97850_0, 0, 1;
    %jmp T_12.34;
T_12.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e978f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e975c0_0, 0, 1;
    %jmp T_12.34;
T_12.31 ;
    %vpi_call 14 253 "$display", "Break Instruction -- Finish Execution" {0 0 0};
    %vpi_call 14 254 "$finish" {0 0 0};
    %jmp T_12.34;
T_12.32 ;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x7f97b0e96e00_0, 0, 5;
    %jmp T_12.34;
T_12.34 ;
    %pop/vec4 1;
    %jmp T_12.15;
T_12.15 ;
    %pop/vec4 1;
    %load/vec4 v0x7f97b0e97520_0;
    %load/vec4 v0x7f97b0e96ec0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f97b0e96e00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f97b0e970c0_0, 0, 7;
    %load/vec4 v0x7f97b0e97490_0;
    %load/vec4 v0x7f97b0e972f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f97b0e97240_0, 0, 2;
    %load/vec4 v0x7f97b0e975c0_0;
    %load/vec4 v0x7f97b0e97380_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f97b0e97660_0, 0, 2;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f97b0e9c080;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f97b0e9c7d0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x7f97b0e9c7d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f97b0e9c7d0_0;
    %store/vec4a v0x7f97b0e9cda0, 4, 0;
    %load/vec4 v0x7f97b0e9c7d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f97b0e9c7d0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x7f97b0e9c080;
T_14 ;
    %wait E_0x7f97b0e97440;
    %load/vec4 v0x7f97b0e9cc60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f97b0e9cda0, 4;
    %store/vec4 v0x7f97b0e9caf0_0, 0, 32;
    %load/vec4 v0x7f97b0e9ccf0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f97b0e9cda0, 4;
    %store/vec4 v0x7f97b0e9cb80_0, 0, 32;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f97b0e9c080;
T_15 ;
    %wait E_0x7f97b0e768d0;
    %delay 1, 0;
    %load/vec4 v0x7f97b0e9c460_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f97b0e9c930_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7f97b0e9c880_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f97b0e9cda0, 4, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f97b0e9c080;
T_16 ;
    %wait E_0x7f97b0e768d0;
    %delay 1, 0;
    %load/vec4 v0x7f97b0e9c510_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f97b0e9d4d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x7f97b0e9d430_0;
    %load/vec4 v0x7f97b0e9d4d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f97b0e9cda0, 4, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f97b0e92d50;
T_17 ;
    %wait E_0x7f97b0e92f10;
    %load/vec4 v0x7f97b0e93190_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x7f97b0e92f60_0;
    %store/vec4 v0x7f97b0e930f0_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7f97b0e93020_0;
    %store/vec4 v0x7f97b0e930f0_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7f97b0e93290;
T_18 ;
    %wait E_0x7f97b0e934a0;
    %load/vec4 v0x7f97b0e93720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x7f97b0e93500_0;
    %store/vec4 v0x7f97b0e93660_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7f97b0e935d0_0;
    %store/vec4 v0x7f97b0e93660_0, 0, 32;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7f97b0e95ee0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e96210_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x7f97b0e95ee0;
T_20 ;
    %wait E_0x7f97b0e960f0;
    %load/vec4 v0x7f97b0e96150_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e96210_0, 0, 1;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v0x7f97b0e962d0_0;
    %load/vec4 v0x7f97b0e963a0_0;
    %cmp/e;
    %jmp/0xz  T_20.5, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e96210_0, 0, 1;
    %jmp T_20.6;
T_20.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e96210_0, 0, 1;
T_20.6 ;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v0x7f97b0e962d0_0;
    %load/vec4 v0x7f97b0e963a0_0;
    %cmp/ne;
    %jmp/0xz  T_20.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e96210_0, 0, 1;
    %jmp T_20.8;
T_20.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e96210_0, 0, 1;
T_20.8 ;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v0x7f97b0e962d0_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_20.9, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e96210_0, 0, 1;
    %jmp T_20.10;
T_20.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e96210_0, 0, 1;
T_20.10 ;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7f97b0e95a40;
T_21 ;
    %wait E_0x7f97b0e95c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e95c90_0, 0, 1;
    %load/vec4 v0x7f97b0e95d50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f97b0e95de0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e95c90_0, 0, 1;
T_21.0 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7f97b0e9e150;
T_22 ;
    %wait E_0x7f97b0e96db0;
    %load/vec4 v0x7f97b0e9e340_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7f97b0e9e340_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f97b0e9e3f0_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7f97b0e9e340_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7f97b0e9e340_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f97b0e9e3f0_0, 0, 32;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7f97b0e95590;
T_23 ;
    %wait E_0x7f97b0e94960;
    %load/vec4 v0x7f97b0e957b0_0;
    %load/vec4 v0x7f97b0e95940_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x7f97b0e958a0_0, 0, 32;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7f97b0e9e4e0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e9e900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e9e860_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x7f97b0e9e4e0;
T_25 ;
    %wait E_0x7f97b0e9e750;
    %load/vec4 v0x7f97b0e9e9d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f97b0e9eaa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x7f97b0e9eb70_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.2, 4;
    %vpi_call 22 27 "$display", "\012\012SYCALL OUTPUT = %d\012\012", v0x7f97b0e9e780_0 {0 0 0};
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x7f97b0e9eb70_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_25.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e9e860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e9e860_0, 0, 1;
T_25.4 ;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7f97b0e9eb70_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_25.6, 4;
    %vpi_call 22 39 "$display", "Syscall received 10, kill execution.\012\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e9e900_0, 0, 1;
    %delay 1, 0;
    %vpi_call 22 41 "$finish" {0 0 0};
T_25.6 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7f97b0e9b890;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e9bca0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x7f97b0e9b890;
T_27 ;
    %wait E_0x7f97b0e9baf0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0e9bca0_0, 0, 1;
    %load/vec4 v0x7f97b0e9bb30_0;
    %store/vec4 v0x7f97b0e9bed0_0, 0, 32;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7f97b0e9b890;
T_28 ;
    %wait E_0x7f97b0e9baa0;
    %load/vec4 v0x7f97b0e9bca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7f97b0e9bbf0_0, 0, 32;
T_28.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f97b0e9bbf0_0;
    %cmp/s;
    %jmp/0xz T_28.3, 5;
    %load/vec4 v0x7f97b0e9bbf0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_28.4, 4;
    %load/vec4 v0x7f97b0e9bdf0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7f97b0e9bf80_0, 0, 8;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0x7f97b0e9bbf0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_28.6, 4;
    %load/vec4 v0x7f97b0e9bdf0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7f97b0e9bf80_0, 0, 8;
    %jmp T_28.7;
T_28.6 ;
    %load/vec4 v0x7f97b0e9bbf0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_28.8, 4;
    %load/vec4 v0x7f97b0e9bdf0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7f97b0e9bf80_0, 0, 8;
    %jmp T_28.9;
T_28.8 ;
    %load/vec4 v0x7f97b0e9bdf0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7f97b0e9bf80_0, 0, 8;
T_28.9 ;
T_28.7 ;
T_28.5 ;
    %load/vec4 v0x7f97b0e9bf80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97b0e9bca0_0, 0, 1;
    %jmp T_28.11;
T_28.10 ;
    %vpi_call 18 58 "$write", "%s", v0x7f97b0e9bf80_0 {0 0 0};
T_28.11 ;
    %load/vec4 v0x7f97b0e9bbf0_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x7f97b0e9bbf0_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %load/vec4 v0x7f97b0e9bca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.12, 8;
    %vpi_call 18 63 "$display", "\000" {0 0 0};
T_28.12 ;
    %load/vec4 v0x7f97b0e9bed0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f97b0e9bed0_0, 0, 32;
T_28.0 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7f97b0e8f8d0;
T_29 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7f97b0e8fe00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f97b0e8ffb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f97b0e90bd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f97b0e905d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f97b0e90730_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f97b0e90470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f97b0e90130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f97b0e90290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f97b0e90ab0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f97b0e90890_0, 0;
    %end;
    .thread T_29;
    .scope S_0x7f97b0e8f8d0;
T_30 ;
    %wait E_0x7f97b0e768d0;
    %load/vec4 v0x7f97b0e8fe90_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7f97b0e90d10_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_30.0, 9;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7f97b0e8fe00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f97b0e8ffb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f97b0e90bd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f97b0e905d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f97b0e90730_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f97b0e90470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f97b0e90130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f97b0e90290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f97b0e90ab0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f97b0e90890_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7f97b0e8fd70_0;
    %assign/vec4 v0x7f97b0e8fe00_0, 0;
    %load/vec4 v0x7f97b0e8ff20_0;
    %assign/vec4 v0x7f97b0e8ffb0_0, 0;
    %load/vec4 v0x7f97b0e90b40_0;
    %assign/vec4 v0x7f97b0e90bd0_0, 0;
    %load/vec4 v0x7f97b0e90520_0;
    %assign/vec4 v0x7f97b0e905d0_0, 0;
    %load/vec4 v0x7f97b0e90680_0;
    %assign/vec4 v0x7f97b0e90730_0, 0;
    %load/vec4 v0x7f97b0e903c0_0;
    %assign/vec4 v0x7f97b0e90470_0, 0;
    %load/vec4 v0x7f97b0e90090_0;
    %assign/vec4 v0x7f97b0e90130_0, 0;
    %load/vec4 v0x7f97b0e901e0_0;
    %assign/vec4 v0x7f97b0e90290_0, 0;
    %load/vec4 v0x7f97b0e90a20_0;
    %assign/vec4 v0x7f97b0e90ab0_0, 0;
    %load/vec4 v0x7f97b0e907e0_0;
    %assign/vec4 v0x7f97b0e90890_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7f97b0e9d6d0;
T_31 ;
    %wait E_0x7f97b0e9d8e0;
    %load/vec4 v0x7f97b0e9db30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %load/vec4 v0x7f97b0e9c230_0;
    %store/vec4 v0x7f97b0e9da40_0, 0, 5;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x7f97b0e9d9a0_0;
    %store/vec4 v0x7f97b0e9da40_0, 0, 5;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x7f97b0e947b0;
T_32 ;
    %wait E_0x7f97b0e94a10;
    %load/vec4 v0x7f97b0e94db0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v0x7f97b0e94a50_0;
    %store/vec4 v0x7f97b0e94cf0_0, 0, 32;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x7f97b0e94db0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_32.2, 4;
    %load/vec4 v0x7f97b0e94b20_0;
    %store/vec4 v0x7f97b0e94cf0_0, 0, 32;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x7f97b0e94bc0_0;
    %store/vec4 v0x7f97b0e94cf0_0, 0, 32;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7f97b0e94ed0;
T_33 ;
    %wait E_0x7f97b0e95100;
    %load/vec4 v0x7f97b0e95440_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_33.0, 4;
    %load/vec4 v0x7f97b0e95150_0;
    %store/vec4 v0x7f97b0e95370_0, 0, 32;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x7f97b0e95440_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_33.2, 4;
    %load/vec4 v0x7f97b0e95210_0;
    %store/vec4 v0x7f97b0e95370_0, 0, 32;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x7f97b0e952c0_0;
    %store/vec4 v0x7f97b0e95370_0, 0, 32;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x7f97b0e94220;
T_34 ;
    %wait E_0x7f97b0e94430;
    %load/vec4 v0x7f97b0e946d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.0, 4;
    %load/vec4 v0x7f97b0e94480_0;
    %store/vec4 v0x7f97b0e94600_0, 0, 32;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x7f97b0e94550_0;
    %store/vec4 v0x7f97b0e94600_0, 0, 32;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x7f97b0e655e0;
T_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f97b0e8e840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f97b0e8e790_0, 0, 32;
    %end;
    .thread T_35;
    .scope S_0x7f97b0e655e0;
T_36 ;
    %wait E_0x7f97b0e709e0;
    %load/vec4 v0x7f97b0e23bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_36.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_36.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_36.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_36.11, 6;
    %jmp T_36.12;
T_36.0 ;
    %load/vec4 v0x7f97b0e8e930_0;
    %load/vec4 v0x7f97b0e8e9e0_0;
    %and;
    %store/vec4 v0x7f97b0e8e640_0, 0, 32;
    %jmp T_36.12;
T_36.1 ;
    %load/vec4 v0x7f97b0e8e930_0;
    %load/vec4 v0x7f97b0e8e9e0_0;
    %or;
    %store/vec4 v0x7f97b0e8e640_0, 0, 32;
    %jmp T_36.12;
T_36.2 ;
    %load/vec4 v0x7f97b0e8e930_0;
    %load/vec4 v0x7f97b0e8e9e0_0;
    %add;
    %store/vec4 v0x7f97b0e8e640_0, 0, 32;
    %jmp T_36.12;
T_36.3 ;
    %load/vec4 v0x7f97b0e8e9e0_0;
    %concati/vec4 0, 0, 16;
    %pad/u 32;
    %store/vec4 v0x7f97b0e8e640_0, 0, 32;
    %jmp T_36.12;
T_36.4 ;
    %load/vec4 v0x7f97b0e8e840_0;
    %store/vec4 v0x7f97b0e8e640_0, 0, 32;
    %jmp T_36.12;
T_36.5 ;
    %load/vec4 v0x7f97b0e8e790_0;
    %store/vec4 v0x7f97b0e8e640_0, 0, 32;
    %jmp T_36.12;
T_36.6 ;
    %load/vec4 v0x7f97b0e8e930_0;
    %load/vec4 v0x7f97b0e8e9e0_0;
    %sub;
    %store/vec4 v0x7f97b0e8e640_0, 0, 32;
    %jmp T_36.12;
T_36.7 ;
    %load/vec4 v0x7f97b0e8e930_0;
    %load/vec4 v0x7f97b0e8e9e0_0;
    %cmp/u;
    %jmp/0xz  T_36.13, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f97b0e8e640_0, 0, 32;
    %jmp T_36.14;
T_36.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f97b0e8e640_0, 0, 32;
T_36.14 ;
    %jmp T_36.12;
T_36.8 ;
    %load/vec4 v0x7f97b0e8e930_0;
    %ix/getv 4, v0x7f97b0e8ea90_0;
    %shiftl 4;
    %store/vec4 v0x7f97b0e8e640_0, 0, 32;
    %jmp T_36.12;
T_36.9 ;
    %load/vec4 v0x7f97b0e8e930_0;
    %ix/getv 4, v0x7f97b0e8ea90_0;
    %shiftr 4;
    %store/vec4 v0x7f97b0e8e640_0, 0, 32;
    %jmp T_36.12;
T_36.10 ;
    %load/vec4 v0x7f97b0e8e930_0;
    %pad/u 64;
    %load/vec4 v0x7f97b0e8e9e0_0;
    %pad/u 64;
    %div;
    %store/vec4 v0x7f97b0e8e6e0_0, 0, 64;
    %load/vec4 v0x7f97b0e8e6e0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7f97b0e8e840_0, 0, 32;
    %load/vec4 v0x7f97b0e8e6e0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x7f97b0e8e790_0, 0, 32;
    %jmp T_36.12;
T_36.11 ;
    %load/vec4 v0x7f97b0e8e9e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.15, 4;
    %load/vec4 v0x7f97b0e8e930_0;
    %store/vec4 v0x7f97b0e8e640_0, 0, 32;
T_36.15 ;
    %jmp T_36.12;
T_36.12 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x7f97b0e8ebc0;
T_37 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f97b0e8f1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f97b0e8f350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f97b0e8efb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f97b0e8f4b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f97b0e8f670_0, 0;
    %end;
    .thread T_37;
    .scope S_0x7f97b0e8ebc0;
T_38 ;
    %wait E_0x7f97b0e768d0;
    %load/vec4 v0x7f97b0e8f100_0;
    %assign/vec4 v0x7f97b0e8f1b0_0, 0;
    %load/vec4 v0x7f97b0e8f2a0_0;
    %assign/vec4 v0x7f97b0e8f350_0, 0;
    %load/vec4 v0x7f97b0e8eee0_0;
    %assign/vec4 v0x7f97b0e8efb0_0, 0;
    %load/vec4 v0x7f97b0e8f400_0;
    %assign/vec4 v0x7f97b0e8f4b0_0, 0;
    %load/vec4 v0x7f97b0e8f5c0_0;
    %assign/vec4 v0x7f97b0e8f670_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7f97b0e97b60;
T_39 ;
    %wait E_0x7f97b0e768d0;
    %delay 1, 0;
    %load/vec4 v0x7f97b0e97ea0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %load/vec4 v0x7f97b0e97d50_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536868863, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7f97b0e97fe0, 4;
    %store/vec4 v0x7f97b0e980c0_0, 0, 32;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7f97b0e97b60;
T_40 ;
    %wait E_0x7f97b0e97440;
    %load/vec4 v0x7f97b0e97f50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.0, 4;
    %load/vec4 v0x7f97b0e98160_0;
    %load/vec4 v0x7f97b0e97d50_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536868863, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x7f97b0e97fe0, 4, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7f97b0e922e0;
T_41 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f97b0e92960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f97b0e927d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f97b0e92670_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f97b0e92ac0_0, 0;
    %end;
    .thread T_41;
    .scope S_0x7f97b0e922e0;
T_42 ;
    %wait E_0x7f97b0e768d0;
    %load/vec4 v0x7f97b0e92880_0;
    %assign/vec4 v0x7f97b0e92960_0, 0;
    %load/vec4 v0x7f97b0e92710_0;
    %assign/vec4 v0x7f97b0e927d0_0, 0;
    %load/vec4 v0x7f97b0e925c0_0;
    %assign/vec4 v0x7f97b0e92670_0, 0;
    %load/vec4 v0x7f97b0e92a00_0;
    %assign/vec4 v0x7f97b0e92ac0_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7f97b0e9b2e0;
T_43 ;
    %wait E_0x7f97b0e9b4f0;
    %load/vec4 v0x7f97b0e9b7c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.0, 4;
    %load/vec4 v0x7f97b0e9b550_0;
    %store/vec4 v0x7f97b0e9b6d0_0, 0, 32;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x7f97b0e9b620_0;
    %store/vec4 v0x7f97b0e9b6d0_0, 0, 32;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x7f97b0e9dc00;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f97b0e9def0_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_0x7f97b0e9dc00;
T_45 ;
    %wait E_0x7f97b0e768d0;
    %load/vec4 v0x7f97b0e9def0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f97b0e9def0_0, 0, 32;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7f97b0e9dc00;
T_46 ;
    %wait E_0x7f97b0e9de00;
    %load/vec4 v0x7f97b0e9e070_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.0, 4;
    %vpi_call 20 27 "$display", "End of Run Statistics:\012" {0 0 0};
    %load/vec4 v0x7f97b0e9dfa0_0;
    %load/vec4 v0x7f97b0e9def0_0;
    %div;
    %vpi_call 20 28 "$display", $time, " Total Time Units | Number of Cycles: %0d | Number of Instructions: %0d | IPC: %0d", v0x7f97b0e9def0_0, v0x7f97b0e9dfa0_0, S<0,vec4,u32> {1 0 0};
T_46.0 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x7f97b0e727e0;
T_47 ;
    %load/vec4 v0x7f97b0ea1d80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_47.0, 4;
    %delay 10, 0;
    %load/vec4 v0x7f97b0ea1070_0;
    %inv;
    %store/vec4 v0x7f97b0ea1070_0, 0, 1;
T_47.0 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x7f97b0e727e0;
T_48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97b0ea1070_0, 0, 1;
    %vpi_call 2 266 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 267 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f97b0e727e0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 271 "$finish" {0 0 0};
    %end;
    .thread T_48;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "CPU.v";
    "./ALU.v";
    "./EX_MEM.v";
    "./ID_EX.v";
    "./IF_ID.v";
    "./Get_Jump_Addr.v";
    "./MEM_WB.v";
    "./MUX.v";
    "./PC.v";
    "./Adder.v";
    "./And_Gate.v";
    "./Branch_Control.v";
    "./Control.v";
    "./Data_Memory.v";
    "./Hazard_Unit.v";
    "./Instruction_Memory.v";
    "./printer.v";
    "./Registers.v";
    "./Stats.v";
    "./Sign_Extend_16_32.v";
    "./Syscall.v";
