Warning (10268): Verilog HDL information at componentes.sv(25): always construct contains both blocking and non-blocking assignments File: /home/rafa/tudo/materias/oac/ultima_tentativa/componentes.sv Line: 25
