/* bench 5672.4.0 f050b2986df4 */
/* bench 5672.4.1 e35879da3a0c */
/* bench 13502.1.0 51cba1996989 */
/* bench 13502.1.1 df29e9a59b3a */
/* bench 13502.1.2 52489b27671f */
/* bench 13502.1.3 b7b4b89d1db0 */
/* bench 13502.1.4 2913ac0a6ae2 */
/* bench 13502.1.5 6bc750db3346 */
/* bench 13502.1.6 e1c281cfa1ea */
/* bench 5672.4.3 a00d393480dd */
/* bench 5672.4.4 82e03432474b */
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (C) 2017 Cogent Embedded Inc.
/* bench 5401.2.0 7e198fd1fa19 */
/* bench 5401.2.1 49b96a600ad8 */
/* bench 5401.2.2 1043f61104db */
/* bench 5401.2.3 c7b588604e2a */
/* bench 5401.2.4 9a50d0ec0717 */
/* bench 5401.2.5 8d51c3e603be */
/* bench 5401.2.6 30b96bd19c61 */
/* bench 5401.2.7 b8e3ebcd5077 */
#ifndef __DT_BINDINGS_POWER_R8A77970_SYSC_H__
#define __DT_BINDINGS_POWER_R8A77970_SYSC_H__

/*
 * These power domain indices match the numbers of the interrupt bits
 * representing the power areas in the various Interrupt Registers
 * (e.g. SYSCISR, Interrupt Status Register)
 */

#define R8A77970_PD_CA53_CPU0		 5
/* bench 3119.3.0 ce12fcd94699 */
/* bench 3119.3.1 dc70d62b874a */
/* bench 3119.3.2 f307420eb097 */
/* bench 3119.3.3 51dfe391a3e4 */
/* bench 3119.3.4 6d1d1c65b654 */
/* bench 3119.3.5 1397cc0ee681 */
/* bench 3119.3.6 95c80e508d8a */
#define R8A77970_PD_CA53_SCU		21
#define R8A77970_PD_A2IR0		23
#define R8A77970_PD_A3IR		24
#define R8A77970_PD_A2IR1		27
#define R8A77970_PD_A2DP		28
#define R8A77970_PD_A2CN		29
#define R8A77970_PD_A2SC0		30
#define R8A77970_PD_A2SC1		31

/* Always-on power area */
#define R8A77970_PD_ALWAYS_ON		32

#endif /* __DT_BINDINGS_POWER_R8A77970_SYSC_H__ */
