# ğŸ‘‹ Hi, I'm Simon

ğŸ“ Electronics & Signal Processing Engineer  
ğŸ’¡ Passionate about **low-level design** and hardware implementation (VHDL, FPGA) & High-Level Synthesis (HLS)  
ğŸ§© Currently working on: **SIFT descriptor implementation in VHDL**  
ğŸ”¬ Strong interest in **signal & images processing**, and hardware architecture optimization  

---

## ğŸ› ï¸ Skills
- **Languages**: Python | C | C++ | MATLAB | VHDL | CUDA
- **Domains**: Digital electronics, signal & image processing, FPGA, embedded systems  
- **Tools**: Git | ModelSim | Vivado | HLS(High-Level Synthesis)  
- **Hardware boards**: Xilinx Zynq, STM32

---

## ğŸš€ Projects

### ğŸ› ï¸ Ongoing

- **[HLS SIFT Implementation](https://github.com/Sim0nLien/SIFT_HDL)**: High-Level Synthesis implementation of the SIFT algorithm for hardware acceleration.


### âœ… Completed

- **[Graphic-Calculator-on-FPGA](https://github.com/Sim0nLien/Graphic-Calculator-on-FPGA)**: A graphic calculator implemented on an FPGA using VHDL.

<!-- 
### ğŸ“š Personal Learning

- **[]( -->





<!-- a mettre quand cela sera plus glorieux -->

<!-- ## ğŸ“Š GitHub Stats
![GitHub Stats](https://github-readme-stats.vercel.app/api?username=Sim0nLien&show_icons=true&theme=light)  

![Top Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=Sim0nLien&layout=compact&theme=light)   -->

---

## ğŸŒ Connect with me
[![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white)](https://www.linkedin.com/in/simon-lienard/)  
[![GitHub](https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white)](https://github.com/Sim0nLien/Sim0nLien#/)  

