@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG364 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/reset_generator.v":3:7:3:21|Synthesizing module reset_generator in library work.
@N: CG364 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/video_sync_generator.v":3:7:3:26|Synthesizing module video_sync_generator in library work.
@N: CG364 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/synchronizer.v":1:7:1:18|Synthesizing module synchronizer in library work.
@N: CG364 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/nes_controller.v":4:7:4:20|Synthesizing module nes_controller in library work.
@N: CG364 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":5:7:5:19|Synthesizing module ball_absolute in library work.
@N: CL189 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":60:2:60:7|Register bit ball_vert_move[0] is always 0.
@N: CL189 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":74:2:74:7|Register bit ball_horiz_move[0] is always 0.
@N: CG364 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v":4:7:4:30|Synthesizing module ball_absolute_mv_vga_top in library work.
@N: CL189 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":46:2:46:7|Register bit ball_hpos[0] is always 0.
@N: CL189 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":46:2:46:7|Register bit ball_vpos[0] is always 0.
@N: CL201 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/nes_controller.v":32:2:32:7|Trying to extract state machine for register r_state.
@N: CL189 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/nes_controller.v":32:2:32:7|Register bit r_state[2] is always 0.
@N: CL159 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/nes_controller.v":8:22:8:26|Input i_rst is unused.
@N|Running in 64-bit mode
@N: NF107 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v":4:7:4:30|Selected library: work cell: ball_absolute_mv_vga_top view verilog as top level
@N: NF107 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v":4:7:4:30|Selected library: work cell: ball_absolute_mv_vga_top view verilog as top level

