ncelab(64): 15.20-s079: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	ncelab(64)	15.20-s079: Started on Oct 05, 2022 at 23:56:53 PDT
ncelab
    -ACCESS +rwc
    -NCFATAL INVSUP
    -NCFATAL CUNOTB
    -ERRORMAX 5
    -UPDATE
    -MESSAGES
    -TIMESCALE 1ns/10ps
    -LIBVERBOSE
    work.tb_syn

	Elaborating the design hierarchy:
Resolving design unit 'frequency_divider_by3' at 'tb_syn.freq1'.
		Caching library 'work' ....... Done
	library: 'work' views: 'module' -> found
Resolved design unit 'frequency_divider_by3' at 'tb_syn.freq1' to 'work.frequency_divider_by3:module'.
Resolving design unit 'DFFPOSX1' at 'tb_syn.freq1@frequency_divider_by3<module>.pos_count_reg_0_'.
	library: 'work' views: 'module' -> found
Resolved design unit 'DFFPOSX1' at 'tb_syn.freq1@frequency_divider_by3<module>.pos_count_reg_0_' to 'work.DFFPOSX1:module'.
Resolving design unit 'udp_dff' at 'tb_syn.freq1@frequency_divider_by3<module>.pos_count_reg_0_@DFFPOSX1<module>'.
	library: 'work' views: 'module' 'udp' -> found
Resolved design unit 'udp_dff' at 'tb_syn.freq1@frequency_divider_by3<module>.pos_count_reg_0_@DFFPOSX1<module>' to 'work.udp_dff:udp'.
Resolved design unit 'DFFPOSX1' at 'tb_syn.freq1@frequency_divider_by3<module>.pos_count_reg_1_' to 'work.DFFPOSX1:module'.
Resolved design unit 'udp_dff' at 'tb_syn.freq1@frequency_divider_by3<module>.pos_count_reg_1_@DFFPOSX1<module>' to 'work.udp_dff:udp'.
Resolving design unit 'DFFNEGX1' at 'tb_syn.freq1@frequency_divider_by3<module>.neg_count_reg_0_'.
	library: 'work' views: 'module' -> found
Resolved design unit 'DFFNEGX1' at 'tb_syn.freq1@frequency_divider_by3<module>.neg_count_reg_0_' to 'work.DFFNEGX1:module'.
Resolved design unit 'udp_dff' at 'tb_syn.freq1@frequency_divider_by3<module>.neg_count_reg_0_@DFFNEGX1<module>' to 'work.udp_dff:udp'.
Resolved design unit 'DFFNEGX1' at 'tb_syn.freq1@frequency_divider_by3<module>.neg_count_reg_1_' to 'work.DFFNEGX1:module'.
Resolved design unit 'udp_dff' at 'tb_syn.freq1@frequency_divider_by3<module>.neg_count_reg_1_@DFFNEGX1<module>' to 'work.udp_dff:udp'.
Resolving design unit 'OAI21X1' at 'tb_syn.freq1@frequency_divider_by3<module>.U7'.
	library: 'work' views: 'module' -> found
Resolved design unit 'OAI21X1' at 'tb_syn.freq1@frequency_divider_by3<module>.U7' to 'work.OAI21X1:module'.
Resolving design unit 'NOR3X1' at 'tb_syn.freq1@frequency_divider_by3<module>.U9'.
	library: 'work' views: 'module' -> found
Resolved design unit 'NOR3X1' at 'tb_syn.freq1@frequency_divider_by3<module>.U9' to 'work.NOR3X1:module'.
Resolved design unit 'NOR3X1' at 'tb_syn.freq1@frequency_divider_by3<module>.U10' to 'work.NOR3X1:module'.
Resolving design unit 'NAND3X1' at 'tb_syn.freq1@frequency_divider_by3<module>.U11'.
	library: 'work' views: 'module' -> found
Resolved design unit 'NAND3X1' at 'tb_syn.freq1@frequency_divider_by3<module>.U11' to 'work.NAND3X1:module'.
Resolved design unit 'NOR3X1' at 'tb_syn.freq1@frequency_divider_by3<module>.U12' to 'work.NOR3X1:module'.
Resolving design unit 'BUFX2' at 'tb_syn.freq1@frequency_divider_by3<module>.U13'.
	library: 'work' views: 'module' -> found
Resolved design unit 'BUFX2' at 'tb_syn.freq1@frequency_divider_by3<module>.U13' to 'work.BUFX2:module'.
Resolving design unit 'AND2X1' at 'tb_syn.freq1@frequency_divider_by3<module>.U14'.
	library: 'work' views: 'module' -> found
Resolved design unit 'AND2X1' at 'tb_syn.freq1@frequency_divider_by3<module>.U14' to 'work.AND2X1:module'.
Resolving design unit 'INVX1' at 'tb_syn.freq1@frequency_divider_by3<module>.U15'.
	library: 'work' views: 'module' -> found
Resolved design unit 'INVX1' at 'tb_syn.freq1@frequency_divider_by3<module>.U15' to 'work.INVX1:module'.
Resolved design unit 'INVX1' at 'tb_syn.freq1@frequency_divider_by3<module>.U16' to 'work.INVX1:module'.
Resolved design unit 'INVX1' at 'tb_syn.freq1@frequency_divider_by3<module>.U17' to 'work.INVX1:module'.
Resolved design unit 'INVX1' at 'tb_syn.freq1@frequency_divider_by3<module>.U18' to 'work.INVX1:module'.
Resolved design unit 'INVX1' at 'tb_syn.freq1@frequency_divider_by3<module>.U19' to 'work.INVX1:module'.
ncelab: *W,CUSFNF: The SDF file "./netlist/frequency_divider_by3.sdf" not found..
		$sdf_annotate("./netlist/frequency_divider_by3.sdf", freq1,,"sdf.log","MAXIMUM","1.0:1.0:1.0", "FROM_MAXIMUM");	//http://www.pldworld.com/_hdl/2/_ref/se_html/manual_html/c_sdf10.html
		            |
ncelab: *W,CUSSTI (./tb/tb_clock_syn.v,21|14): This SDF System Task will be Ignored..
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		work.DFFNEGX1:module <0x6c1d562b>
			streams:   0, words:     0
		work.DFFPOSX1:module <0x53561612>
			streams:   0, words:     0
		work.tb_syn:module <0x58239b3c>
			streams:   7, words:  5323
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 18      10
		UDPs:                     4       1
		Primitives:              28       4
		Timing outputs:          16       7
		Registers:                6       5
		Scalar wires:            25       -
		Always blocks:            1       1
		Initial blocks:           3       3
		Pseudo assignments:       2       2
		Timing checks:           24       5
		Simulation timescale:  10ps
	Writing initial simulation snapshot: work.tb_syn:module
TOOL:	ncelab(64)	15.20-s079: Exiting on Oct 05, 2022 at 23:56:53 PDT  (total: 00:00:00)
