/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [3:0] _02_;
  wire [5:0] _03_;
  reg [20:0] _04_;
  wire [4:0] _05_;
  reg [10:0] _06_;
  wire [23:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [19:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [16:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire [24:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [14:0] celloutsig_0_23z;
  wire [12:0] celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire [13:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_40z;
  wire [19:0] celloutsig_0_45z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_73z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [15:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire [23:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~in_data[136];
  assign celloutsig_0_40z = celloutsig_0_23z[0] | celloutsig_0_31z;
  assign celloutsig_1_8z = celloutsig_1_2z[3] | celloutsig_1_0z[5];
  assign celloutsig_1_18z = _00_ | celloutsig_1_17z[20];
  assign celloutsig_0_8z = _01_ | celloutsig_0_2z[2];
  assign celloutsig_0_10z = celloutsig_0_7z[3] | celloutsig_0_2z[1];
  assign celloutsig_0_12z = celloutsig_0_10z | celloutsig_0_8z;
  assign celloutsig_0_31z = celloutsig_0_26z | celloutsig_0_25z[8];
  assign celloutsig_1_16z = celloutsig_1_4z[9:5] + celloutsig_1_2z;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _02_ <= 4'h0;
    else _02_ <= celloutsig_0_21z[19:16];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _04_ <= 21'h000000;
    else _04_ <= in_data[45:25];
  reg [5:0] _18_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _18_ <= 6'h00;
    else _18_ <= { celloutsig_0_45z[14:13], _02_ };
  assign out_data[37:32] = _18_;
  reg [4:0] _19_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 5'h00;
    else _19_ <= in_data[142:138];
  assign { _00_, _05_[3:0] } = _19_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 11'h000;
    else _06_ <= in_data[132:122];
  reg [5:0] _21_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _21_ <= 6'h00;
    else _21_ <= in_data[5:0];
  assign { _03_[5], _01_, _03_[3:0] } = _21_;
  assign celloutsig_1_14z = ! { celloutsig_1_4z[5:3], celloutsig_1_13z };
  assign celloutsig_0_1z = ! in_data[10:2];
  assign celloutsig_0_15z = ! { celloutsig_0_14z[8:2], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_26z = celloutsig_0_14z[11:8] || celloutsig_0_20z[9:6];
  assign celloutsig_1_4z = { _05_[1], celloutsig_1_3z, celloutsig_1_2z, _00_, _05_[3:0] } % { 1'h1, celloutsig_1_3z[2:0], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_14z = { _04_[16:2], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_5z } % { 1'h1, celloutsig_0_0z[12:4], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_6z = celloutsig_0_0z[13:3] % { 1'h1, _04_[14:6], celloutsig_0_5z };
  assign celloutsig_1_2z = in_data[122:118] % { 1'h1, _05_[3:0] };
  assign celloutsig_1_7z = { _05_[3:0], _00_, _05_[3:0] } % { 1'h1, celloutsig_1_2z[2:0], celloutsig_1_2z };
  assign celloutsig_0_7z = celloutsig_0_0z[17:12] % { 1'h1, celloutsig_0_6z[7:3] };
  assign celloutsig_1_13z = celloutsig_1_2z[3:0] % { 1'h1, in_data[143:142], celloutsig_1_6z };
  assign celloutsig_0_11z = { in_data[86], celloutsig_0_5z, celloutsig_0_5z } % { 1'h1, celloutsig_0_6z[3], celloutsig_0_10z };
  assign celloutsig_0_21z = { celloutsig_0_17z[10:3], celloutsig_0_18z } % { 1'h1, in_data[41:36], celloutsig_0_15z, celloutsig_0_18z[16:1], in_data[0] };
  assign celloutsig_0_24z = { _03_[1], celloutsig_0_17z } % { 1'h1, celloutsig_0_23z[0], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_12z = - { celloutsig_1_7z[2:0], celloutsig_1_6z };
  assign celloutsig_0_2z = - in_data[84:82];
  assign celloutsig_0_23z = - { celloutsig_0_17z[9], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_17z = { celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_16z } | celloutsig_0_0z[18:7];
  assign celloutsig_0_22z = | celloutsig_0_6z[9:1];
  assign celloutsig_0_13z = ~^ { _04_[11:7], celloutsig_0_10z };
  assign celloutsig_0_27z = ~^ { _03_[5], _01_, _03_[3:0], celloutsig_0_16z, celloutsig_0_10z, _03_[5], _01_, _03_[3:0], celloutsig_0_24z };
  assign celloutsig_1_3z = celloutsig_1_2z[3:0] >> { _00_, _05_[3:1] };
  assign celloutsig_1_5z = { in_data[143], celloutsig_1_2z, celloutsig_1_3z } >> in_data[148:139];
  assign celloutsig_1_15z = { celloutsig_1_5z[1], celloutsig_1_4z } >> { _00_, _05_[3:1], celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_13z };
  assign celloutsig_0_28z = { celloutsig_0_20z[6:4], celloutsig_0_12z } >> celloutsig_0_21z[23:20];
  assign celloutsig_0_33z = { celloutsig_0_6z[4:3], celloutsig_0_28z } >> celloutsig_0_24z[10:5];
  assign celloutsig_0_0z = in_data[52:29] <<< in_data[86:63];
  assign celloutsig_1_17z = { _06_[5:0], celloutsig_1_2z, _06_, celloutsig_1_8z, celloutsig_1_14z } <<< { celloutsig_1_15z[15:2], celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_0_18z = { celloutsig_0_17z[10:6], celloutsig_0_6z, celloutsig_0_12z } <<< { celloutsig_0_0z[14:11], celloutsig_0_15z, _03_[5], _01_, _03_[3:0], celloutsig_0_7z };
  assign celloutsig_0_19z = celloutsig_0_18z[8:3] <<< { celloutsig_0_17z[4:1], celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_20z = { celloutsig_0_17z[9:3], celloutsig_0_2z } <<< { celloutsig_0_14z[9:3], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_30z = celloutsig_0_14z[17:4] <<< celloutsig_0_21z[22:9];
  assign celloutsig_1_19z = { in_data[105:102], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z } >>> { in_data[168:158], celloutsig_1_16z };
  assign celloutsig_0_45z = { celloutsig_0_30z[12:4], celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_11z } ^ { celloutsig_0_6z[9:2], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_40z, celloutsig_0_31z, celloutsig_0_33z };
  assign celloutsig_0_73z = { celloutsig_0_24z[3:2], celloutsig_0_27z } ^ celloutsig_0_25z[2:0];
  assign celloutsig_1_0z = in_data[105:100] ^ in_data[157:152];
  assign celloutsig_0_25z = celloutsig_0_23z[13:5] ^ { celloutsig_0_10z, _03_[5], _01_, _03_[3:0], celloutsig_0_5z, celloutsig_0_15z };
  assign celloutsig_0_5z = ~((celloutsig_0_2z[1] & celloutsig_0_1z) | _04_[8]);
  assign celloutsig_0_16z = ~((celloutsig_0_7z[5] & in_data[21]) | celloutsig_0_6z[8]);
  assign _03_[4] = _01_;
  assign _05_[4] = _00_;
  assign { out_data[128], out_data[111:96], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z };
endmodule
