// samely, should be 
module MEM_WB(
    input halt,
    input WE,
    input [3:0]RW,
    input [31:0] A,
    input [31:0] w,

    input go,
    input clear,
    input clk,

    output reg halt_out,
    output reg WE_out,
    output reg [3:0] RW_out,
    output reg [31:0] A_out,
    output reg [31:0] ï½—_out,
    );



    always @(posedge clk) begin
        if(go) begin
        MUX_2 #1 mux_0(clear, halt, 0, halt_out,0);
        MUX_2 #1 mux_1(clear, WE, 0, WE_out,0);
        MUX_2 #4 mux_2(clear, RW, 0, RW_out,0);
        MUX_2 #32 mux_3(clear, A, 0, A_out, 0);
        MUX_2 #32 mux_4(clear, w, 0, w_out, 0);
        end
    end
endmodule