=====
SETUP
0.328
17.656
17.985
u_z80/u_cz80/ir_1_s0
6.375
6.607
u_z80/u_cz80/n1526_s9
7.723
8.278
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28
9.075
9.630
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.294
10.747
u_z80/n281_s10
11.149
11.704
u_z80/n281_s6
12.193
12.748
u_z80/n281_s5
13.432
13.885
u_z80/d_Z_7_s0
14.964
15.519
u_z80/d_Z_7_s3
16.208
16.661
u_z80/ff_dinst_7_s0
17.656
=====
SETUP
0.494
17.490
17.985
u_z80/u_cz80/ir_1_s0
6.375
6.607
u_z80/u_cz80/n1526_s9
7.723
8.278
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28
9.075
9.630
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.294
10.747
u_z80/n281_s10
11.149
11.704
u_z80/n281_s6
12.193
12.748
u_z80/n281_s5
13.432
13.885
u_z80/d_Z_7_s0
14.964
15.519
u_z80/d_Z_7_s3
16.208
16.661
u_z80/ff_di_reg_7_s0
17.490
=====
SETUP
1.679
16.267
17.947
u_sdram/ff_sdr_read_data_8_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.372
8.825
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
9.689
10.060
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.060
10.096
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.096
10.131
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.131
10.166
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.166
10.636
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.816
11.386
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
11.387
11.840
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.364
12.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
12.739
13.256
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1
13.685
14.202
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s0
15.012
15.582
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_1_s0
16.267
=====
SETUP
1.679
16.267
17.947
u_sdram/ff_sdr_read_data_8_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.372
8.825
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
9.689
10.060
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.060
10.096
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.096
10.131
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.131
10.166
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.166
10.636
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.816
11.386
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
11.387
11.840
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.364
12.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
12.739
13.256
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1
13.685
14.202
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s0
15.012
15.582
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_2_s0
16.267
=====
SETUP
1.679
16.267
17.947
u_sdram/ff_sdr_read_data_8_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.372
8.825
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
9.689
10.060
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.060
10.096
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.096
10.131
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.131
10.166
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.166
10.636
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.816
11.386
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
11.387
11.840
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.364
12.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
12.739
13.256
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1
13.685
14.202
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s0
15.012
15.582
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_3_s0
16.267
=====
SETUP
1.679
16.267
17.947
u_sdram/ff_sdr_read_data_8_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.372
8.825
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
9.689
10.060
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.060
10.096
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.096
10.131
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.131
10.166
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.166
10.636
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.816
11.386
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
11.387
11.840
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.364
12.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
12.739
13.256
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1
13.685
14.202
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s0
15.012
15.582
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_4_s0
16.267
=====
SETUP
1.792
16.155
17.947
u_sdram/ff_sdr_read_data_8_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.372
8.825
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
9.689
10.060
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.060
10.096
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.096
10.131
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.131
10.166
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.166
10.636
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.816
11.386
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
11.387
11.840
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.364
12.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
12.739
13.256
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1
13.685
14.202
u_v9958/u_v9958_core/u_vdp_sprite/n3191_s0
14.899
15.469
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_1_s0
16.155
=====
SETUP
1.792
16.155
17.947
u_sdram/ff_sdr_read_data_8_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.372
8.825
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
9.689
10.060
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.060
10.096
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.096
10.131
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.131
10.166
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.166
10.636
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.816
11.386
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
11.387
11.840
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.364
12.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
12.739
13.256
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1
13.685
14.202
u_v9958/u_v9958_core/u_vdp_sprite/n3191_s0
14.899
15.469
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_2_s0
16.155
=====
SETUP
2.071
15.876
17.947
u_sdram/ff_sdr_read_data_8_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.372
8.825
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
9.689
10.060
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.060
10.096
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.096
10.131
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.131
10.166
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.166
10.636
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.816
11.386
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
11.387
11.840
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.364
12.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
12.739
13.256
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1
13.685
14.202
u_v9958/u_v9958_core/u_vdp_sprite/n3201_s0
14.945
15.515
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_1_s0
15.876
=====
SETUP
2.071
15.876
17.947
u_sdram/ff_sdr_read_data_8_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.372
8.825
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
9.689
10.060
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.060
10.096
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.096
10.131
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.131
10.166
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.166
10.636
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.816
11.386
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
11.387
11.840
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.364
12.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
12.739
13.256
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1
13.685
14.202
u_v9958/u_v9958_core/u_vdp_sprite/n3201_s0
14.945
15.515
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_2_s0
15.876
=====
SETUP
2.071
15.876
17.947
u_sdram/ff_sdr_read_data_8_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.372
8.825
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
9.689
10.060
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.060
10.096
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.096
10.131
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.131
10.166
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.166
10.636
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.816
11.386
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
11.387
11.840
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.364
12.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
12.739
13.256
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1
13.685
14.202
u_v9958/u_v9958_core/u_vdp_sprite/n3201_s0
14.945
15.515
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_3_s0
15.876
=====
SETUP
2.071
15.876
17.947
u_sdram/ff_sdr_read_data_8_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.372
8.825
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
9.689
10.060
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.060
10.096
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.096
10.131
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.131
10.166
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.166
10.636
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.816
11.386
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
11.387
11.840
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.364
12.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
12.739
13.256
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1
13.685
14.202
u_v9958/u_v9958_core/u_vdp_sprite/n3201_s0
14.945
15.515
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_4_s0
15.876
=====
SETUP
2.103
15.844
17.947
u_sdram/ff_sdr_read_data_8_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.372
8.825
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
9.689
10.060
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.060
10.096
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.096
10.131
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.131
10.166
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.166
10.636
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.816
11.386
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
11.387
11.840
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.364
12.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
12.739
13.256
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1
13.685
14.202
u_v9958/u_v9958_core/u_vdp_sprite/n3201_s0
14.945
15.515
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_0_s0
15.844
=====
SETUP
2.118
15.828
17.947
u_sdram/ff_sdr_read_data_8_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.372
8.825
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
9.689
10.060
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.060
10.096
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.096
10.131
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.131
10.166
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.166
10.636
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.816
11.386
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
11.387
11.840
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.364
12.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
12.739
13.256
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1
13.685
14.202
u_v9958/u_v9958_core/u_vdp_sprite/n3191_s0
14.899
15.469
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_0_s0
15.828
=====
SETUP
1.379
16.606
17.985
u_z80/u_cz80/ir_1_s0
6.375
6.607
u_z80/u_cz80/n1526_s9
7.723
8.278
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28
9.075
9.630
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.294
10.747
u_z80/n281_s10
11.149
11.704
u_z80/n281_s6
12.193
12.748
u_z80/n281_s5
13.432
13.885
u_z80/d_Z_3_s
14.635
15.190
u_z80/ff_dinst_3_s0
16.606
=====
SETUP
1.592
16.393
17.985
u_z80/u_cz80/ir_1_s0
6.375
6.607
u_z80/u_cz80/n1526_s9
7.723
8.278
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28
9.075
9.630
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.294
10.747
u_z80/n281_s10
11.149
11.704
u_z80/n281_s6
12.193
12.748
u_z80/n281_s5
13.432
13.885
u_z80/d_Z_2_s
14.583
15.036
u_z80/ff_di_reg_2_s0
16.393
=====
SETUP
1.631
16.353
17.985
u_z80/u_cz80/ir_1_s0
6.375
6.607
u_z80/u_cz80/n1526_s9
7.723
8.278
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28
9.075
9.630
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.294
10.747
u_z80/n281_s10
11.149
11.704
u_z80/n281_s6
12.193
12.748
u_z80/n281_s5
13.432
13.885
u_z80/d_Z_5_s
14.635
15.006
u_z80/ff_dinst_5_s0
16.353
=====
SETUP
1.774
16.210
17.985
u_z80/u_cz80/ir_1_s0
6.375
6.607
u_z80/u_cz80/n1526_s9
7.723
8.278
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28
9.075
9.630
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.294
10.747
u_z80/n281_s10
11.149
11.704
u_z80/n281_s6
12.193
12.748
u_z80/n281_s5
13.432
13.885
u_z80/d_Z_0_s
14.680
15.133
u_z80/ff_dinst_0_s0
16.210
=====
SETUP
1.795
16.189
17.985
u_z80/u_cz80/ir_1_s0
6.375
6.607
u_z80/u_cz80/n1526_s9
7.723
8.278
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28
9.075
9.630
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.294
10.747
u_z80/n281_s10
11.149
11.704
u_z80/n281_s6
12.193
12.748
u_z80/n281_s5
13.432
13.885
u_z80/d_Z_1_s
14.680
15.133
u_z80/ff_di_reg_1_s0
16.189
=====
SETUP
1.856
16.129
17.985
u_z80/u_cz80/ir_1_s0
6.375
6.607
u_z80/u_cz80/n1526_s9
7.723
8.278
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28
9.075
9.630
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.294
10.747
u_z80/n281_s10
11.149
11.704
u_z80/n281_s6
12.193
12.748
u_z80/n281_s5
13.432
13.885
u_z80/d_Z_1_s
14.680
15.133
u_z80/ff_dinst_1_s0
16.129
=====
SETUP
1.945
16.039
17.985
u_z80/u_cz80/ir_1_s0
6.375
6.607
u_z80/u_cz80/n1526_s9
7.723
8.278
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28
9.075
9.630
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.294
10.747
u_z80/n281_s10
11.149
11.704
u_z80/n281_s6
12.193
12.748
u_z80/n281_s5
13.432
13.885
u_z80/d_Z_0_s
14.680
15.133
u_z80/ff_di_reg_0_s0
16.039
=====
SETUP
1.970
16.015
17.985
u_z80/u_cz80/ir_1_s0
6.375
6.607
u_z80/u_cz80/n1526_s9
7.723
8.278
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28
9.075
9.630
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.294
10.747
u_z80/n281_s10
11.149
11.704
u_z80/n281_s6
12.193
12.748
u_z80/n281_s5
13.432
13.885
u_z80/d_Z_4_s
14.583
14.954
u_z80/ff_dinst_4_s0
16.015
=====
SETUP
2.013
15.972
17.985
u_z80/u_cz80/ir_1_s0
6.375
6.607
u_z80/u_cz80/n1526_s9
7.723
8.278
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28
9.075
9.630
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.294
10.747
u_z80/n281_s10
11.149
11.704
u_z80/n281_s6
12.193
12.748
u_z80/n281_s5
13.432
13.885
u_z80/d_Z_3_s
14.635
15.190
u_z80/ff_di_reg_3_s0
15.972
=====
SETUP
2.100
15.885
17.985
u_z80/u_cz80/ir_1_s0
6.375
6.607
u_z80/u_cz80/n1526_s9
7.723
8.278
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28
9.075
9.630
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.294
10.747
u_z80/n281_s10
11.149
11.704
u_z80/n281_s6
12.193
12.748
u_z80/n281_s5
13.432
13.885
u_z80/d_Z_6_s
14.355
14.808
u_z80/ff_di_reg_6_s0
15.885
=====
SETUP
2.116
15.868
17.985
u_z80/u_cz80/ir_1_s0
6.375
6.607
u_z80/u_cz80/n1526_s9
7.723
8.278
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28
9.075
9.630
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.294
10.747
u_z80/n281_s10
11.149
11.704
u_z80/n281_s6
12.193
12.748
u_z80/n281_s5
13.432
13.885
u_z80/d_Z_6_s
14.355
14.808
u_z80/ff_dinst_6_s0
15.868
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.074
5.937
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_7_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.937
=====
HOLD
0.076
5.940
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.940
=====
HOLD
0.076
5.940
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_0_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.940
=====
HOLD
0.199
6.063
5.864
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_4_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.063
=====
HOLD
0.202
6.066
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.066
=====
HOLD
0.202
6.066
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_1_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.066
=====
HOLD
0.205
5.937
5.733
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_7_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.207
5.940
5.733
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_6_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.940
=====
HOLD
0.213
6.077
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.077
=====
HOLD
0.213
6.077
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.077
=====
HOLD
0.213
6.077
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.077
=====
HOLD
0.213
6.077
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.077
=====
HOLD
0.215
6.078
5.864
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_0_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.078
=====
HOLD
0.225
6.089
5.864
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.089
=====
HOLD
0.227
6.090
5.864
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_1_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.090
=====
HOLD
0.313
5.937
5.625
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_2_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s
5.937
=====
HOLD
0.313
5.937
5.625
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_0_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_5_s
5.937
=====
HOLD
0.313
5.937
5.625
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_1_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s
5.937
=====
HOLD
0.313
5.937
5.625
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_0_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s
5.937
