Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Nov 13 17:25:45 2025
| Host         : 25STC155L02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file morse_code_timing_summary_routed.rpt -pb morse_code_timing_summary_routed.pb -rpx morse_code_timing_summary_routed.rpx -warn_on_violation
| Design       : morse_code
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U1/refresh_counter_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.202        0.000                      0                   67        0.157        0.000                      0                   67        4.020        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.202        0.000                      0                   67        0.157        0.000                      0                   67        4.020        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 btnL_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_morse_enable_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.932ns (28.519%)  route 2.336ns (71.481%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.557     5.078    clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  btnL_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  btnL_prev_reg/Q
                         net (fo=3, routed)           0.504     6.038    btnL_prev
    SLICE_X57Y21         LUT4 (Prop_lut4_I1_O)        0.150     6.188 f  digit3_reg[0]_srl4_i_3/O
                         net (fo=12, routed)          1.090     7.278    digit3_reg[0]_srl4_i_3_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I2_O)        0.326     7.604 r  FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=15, routed)          0.742     8.346    FSM_sequential_morse_enable[2]_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  FSM_sequential_morse_enable_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  FSM_sequential_morse_enable_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y21         FDRE (Setup_fdre_C_R)       -0.524    14.548    FSM_sequential_morse_enable_reg[0]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 btnL_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_morse_enable_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.932ns (28.519%)  route 2.336ns (71.481%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.557     5.078    clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  btnL_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  btnL_prev_reg/Q
                         net (fo=3, routed)           0.504     6.038    btnL_prev
    SLICE_X57Y21         LUT4 (Prop_lut4_I1_O)        0.150     6.188 f  digit3_reg[0]_srl4_i_3/O
                         net (fo=12, routed)          1.090     7.278    digit3_reg[0]_srl4_i_3_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I2_O)        0.326     7.604 r  FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=15, routed)          0.742     8.346    FSM_sequential_morse_enable[2]_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  FSM_sequential_morse_enable_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  FSM_sequential_morse_enable_reg[1]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y21         FDRE (Setup_fdre_C_R)       -0.524    14.548    FSM_sequential_morse_enable_reg[1]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 btnL_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_morse_enable_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.932ns (30.762%)  route 2.098ns (69.238%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.557     5.078    clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  btnL_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  btnL_prev_reg/Q
                         net (fo=3, routed)           0.504     6.038    btnL_prev
    SLICE_X57Y21         LUT4 (Prop_lut4_I1_O)        0.150     6.188 f  digit3_reg[0]_srl4_i_3/O
                         net (fo=12, routed)          1.090     7.278    digit3_reg[0]_srl4_i_3_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I2_O)        0.326     7.604 r  FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=15, routed)          0.504     8.108    FSM_sequential_morse_enable[2]_i_1_n_0
    SLICE_X60Y22         FDRE                                         r  FSM_sequential_morse_enable_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  FSM_sequential_morse_enable_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y22         FDRE (Setup_fdre_C_R)       -0.524    14.546    FSM_sequential_morse_enable_reg[2]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 btnL_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.932ns (29.812%)  route 2.194ns (70.188%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.557     5.078    clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  btnL_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  btnL_prev_reg/Q
                         net (fo=3, routed)           0.504     6.038    btnL_prev
    SLICE_X57Y21         LUT4 (Prop_lut4_I1_O)        0.150     6.188 f  digit3_reg[0]_srl4_i_3/O
                         net (fo=12, routed)          1.090     7.278    digit3_reg[0]_srl4_i_3_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I2_O)        0.326     7.604 r  FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=15, routed)          0.600     8.204    FSM_sequential_morse_enable[2]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  morse3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  morse3_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X59Y21         FDRE (Setup_fdre_C_R)       -0.429    14.643    morse3_reg[0]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -8.204    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 btnL_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.932ns (29.812%)  route 2.194ns (70.188%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.557     5.078    clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  btnL_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  btnL_prev_reg/Q
                         net (fo=3, routed)           0.504     6.038    btnL_prev
    SLICE_X57Y21         LUT4 (Prop_lut4_I1_O)        0.150     6.188 f  digit3_reg[0]_srl4_i_3/O
                         net (fo=12, routed)          1.090     7.278    digit3_reg[0]_srl4_i_3_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I2_O)        0.326     7.604 r  FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=15, routed)          0.600     8.204    FSM_sequential_morse_enable[2]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  morse3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  morse3_reg[1]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X59Y21         FDRE (Setup_fdre_C_R)       -0.429    14.643    morse3_reg[1]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -8.204    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 btnL_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.932ns (29.812%)  route 2.194ns (70.188%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.557     5.078    clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  btnL_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  btnL_prev_reg/Q
                         net (fo=3, routed)           0.504     6.038    btnL_prev
    SLICE_X57Y21         LUT4 (Prop_lut4_I1_O)        0.150     6.188 f  digit3_reg[0]_srl4_i_3/O
                         net (fo=12, routed)          1.090     7.278    digit3_reg[0]_srl4_i_3_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I2_O)        0.326     7.604 r  FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=15, routed)          0.600     8.204    FSM_sequential_morse_enable[2]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  morse3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  morse3_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X59Y21         FDRE (Setup_fdre_C_R)       -0.429    14.643    morse3_reg[2]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -8.204    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 btnL_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse4_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.932ns (30.156%)  route 2.159ns (69.844%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.557     5.078    clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  btnL_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  btnL_prev_reg/Q
                         net (fo=3, routed)           0.504     6.038    btnL_prev
    SLICE_X57Y21         LUT4 (Prop_lut4_I1_O)        0.150     6.188 f  digit3_reg[0]_srl4_i_3/O
                         net (fo=12, routed)          1.090     7.278    digit3_reg[0]_srl4_i_3_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I2_O)        0.326     7.604 r  FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=15, routed)          0.565     8.169    FSM_sequential_morse_enable[2]_i_1_n_0
    SLICE_X58Y22         FDRE                                         r  morse4_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  morse4_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y22         FDRE (Setup_fdre_C_R)       -0.429    14.641    morse4_reg[0]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 btnL_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse4_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.932ns (30.156%)  route 2.159ns (69.844%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.557     5.078    clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  btnL_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  btnL_prev_reg/Q
                         net (fo=3, routed)           0.504     6.038    btnL_prev
    SLICE_X57Y21         LUT4 (Prop_lut4_I1_O)        0.150     6.188 f  digit3_reg[0]_srl4_i_3/O
                         net (fo=12, routed)          1.090     7.278    digit3_reg[0]_srl4_i_3_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I2_O)        0.326     7.604 r  FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=15, routed)          0.565     8.169    FSM_sequential_morse_enable[2]_i_1_n_0
    SLICE_X58Y22         FDRE                                         r  morse4_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  morse4_reg[1]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y22         FDRE (Setup_fdre_C_R)       -0.429    14.641    morse4_reg[1]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 btnL_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse4_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.932ns (30.156%)  route 2.159ns (69.844%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.557     5.078    clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  btnL_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  btnL_prev_reg/Q
                         net (fo=3, routed)           0.504     6.038    btnL_prev
    SLICE_X57Y21         LUT4 (Prop_lut4_I1_O)        0.150     6.188 f  digit3_reg[0]_srl4_i_3/O
                         net (fo=12, routed)          1.090     7.278    digit3_reg[0]_srl4_i_3_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I2_O)        0.326     7.604 r  FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=15, routed)          0.565     8.169    FSM_sequential_morse_enable[2]_i_1_n_0
    SLICE_X58Y22         FDRE                                         r  morse4_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  morse4_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y22         FDRE (Setup_fdre_C_R)       -0.429    14.641    morse4_reg[2]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 btnL_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse4_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.932ns (30.156%)  route 2.159ns (69.844%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.557     5.078    clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  btnL_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  btnL_prev_reg/Q
                         net (fo=3, routed)           0.504     6.038    btnL_prev
    SLICE_X57Y21         LUT4 (Prop_lut4_I1_O)        0.150     6.188 f  digit3_reg[0]_srl4_i_3/O
                         net (fo=12, routed)          1.090     7.278    digit3_reg[0]_srl4_i_3_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I2_O)        0.326     7.604 r  FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=15, routed)          0.565     8.169    FSM_sequential_morse_enable[2]_i_1_n_0
    SLICE_X58Y22         FDRE                                         r  morse4_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  morse4_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y22         FDRE (Setup_fdre_C_R)       -0.429    14.641    morse4_reg[3]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                  6.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 morse2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.923%)  route 0.076ns (29.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  morse2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  morse2_reg[1]/Q
                         net (fo=3, routed)           0.076     1.684    p_0_in
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.729 r  morse3[2]_i_1/O
                         net (fo=1, routed)           0.000     1.729    morse3[2]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  morse3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  morse3_reg[2]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X59Y21         FDRE (Hold_fdre_C_D)         0.092     1.572    morse3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 morse2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.721%)  route 0.160ns (46.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  morse2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  morse2_reg[0]/Q
                         net (fo=3, routed)           0.160     1.768    morse2_reg_n_0_[0]
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  morse3[1]_i_1/O
                         net (fo=1, routed)           0.000     1.813    morse3[1]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  morse3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  morse3_reg[1]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X59Y21         FDRE (Hold_fdre_C_D)         0.091     1.571    morse3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 FSM_sequential_morse_enable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.595%)  route 0.148ns (41.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  FSM_sequential_morse_enable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  FSM_sequential_morse_enable_reg[0]/Q
                         net (fo=16, routed)          0.148     1.779    morse_enable__0[0]
    SLICE_X59Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.824 r  morse3[0]_i_1/O
                         net (fo=1, routed)           0.000     1.824    morse3[0]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  morse3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  morse3_reg[0]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X59Y21         FDRE (Hold_fdre_C_D)         0.092     1.573    morse3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U1/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.470    U1/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  U1/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U1/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.719    U1/refresh_counter_reg_n_0_[11]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  U1/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    U1/refresh_counter_reg[8]_i_1_n_4
    SLICE_X63Y19         FDCE                                         r  U1/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.983    U1/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  U1/refresh_counter_reg[11]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDCE (Hold_fdce_C_D)         0.105     1.575    U1/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U1/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    U1/clk_IBUF_BUFG
    SLICE_X63Y17         FDCE                                         r  U1/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U1/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.721    U1/refresh_counter_reg_n_0_[3]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  U1/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    U1/refresh_counter_reg[0]_i_1_n_4
    SLICE_X63Y17         FDCE                                         r  U1/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    U1/clk_IBUF_BUFG
    SLICE_X63Y17         FDCE                                         r  U1/refresh_counter_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y17         FDCE (Hold_fdce_C_D)         0.105     1.577    U1/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U1/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.471    U1/clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  U1/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U1/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.720    U1/refresh_counter_reg_n_0_[7]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  U1/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    U1/refresh_counter_reg[4]_i_1_n_4
    SLICE_X63Y18         FDCE                                         r  U1/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.984    U1/clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  U1/refresh_counter_reg[7]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDCE (Hold_fdce_C_D)         0.105     1.576    U1/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U1/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.469    U1/clk_IBUF_BUFG
    SLICE_X63Y20         FDCE                                         r  U1/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U1/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.718    U1/refresh_counter_reg_n_0_[15]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  U1/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    U1/refresh_counter_reg[12]_i_1_n_4
    SLICE_X63Y20         FDCE                                         r  U1/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.855     1.982    U1/clk_IBUF_BUFG
    SLICE_X63Y20         FDCE                                         r  U1/refresh_counter_reg[15]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDCE (Hold_fdce_C_D)         0.105     1.574    U1/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 morse3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.655%)  route 0.197ns (58.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  morse3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  morse3_reg[2]/Q
                         net (fo=2, routed)           0.197     1.806    morse3_reg_n_0_[2]
    SLICE_X58Y22         FDRE                                         r  morse4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  morse4_reg[3]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X58Y22         FDRE (Hold_fdre_C_D)         0.072     1.552    morse4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U1/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.471    U1/clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  U1/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U1/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.717    U1/refresh_counter_reg_n_0_[4]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  U1/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    U1/refresh_counter_reg[4]_i_1_n_7
    SLICE_X63Y18         FDCE                                         r  U1/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.984    U1/clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  U1/refresh_counter_reg[4]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDCE (Hold_fdce_C_D)         0.105     1.576    U1/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U1/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.470    U1/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  U1/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U1/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.716    U1/refresh_counter_reg_n_0_[8]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  U1/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.831    U1/refresh_counter_reg[8]_i_1_n_7
    SLICE_X63Y19         FDCE                                         r  U1/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.983    U1/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  U1/refresh_counter_reg[8]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDCE (Hold_fdce_C_D)         0.105     1.575    U1/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y21   FSM_sequential_morse_enable_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y21   FSM_sequential_morse_enable_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y22   FSM_sequential_morse_enable_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y21   btnD_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X57Y21   btnL_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X57Y21   btnR_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y21   btnU_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y21   morse1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y21   morse2_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y23   digit3_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y23   digit3_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y23   digit3_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y23   digit3_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y23   digit3_reg[2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y23   digit3_reg[2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y23   digit3_reg[3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y23   digit3_reg[3]_srl4/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y21   FSM_sequential_morse_enable_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y21   FSM_sequential_morse_enable_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y23   digit3_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y23   digit3_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y23   digit3_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y23   digit3_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y23   digit3_reg[2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y23   digit3_reg[2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y23   digit3_reg[3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y23   digit3_reg[3]_srl4/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y21   FSM_sequential_morse_enable_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y21   FSM_sequential_morse_enable_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.477ns  (logic 4.538ns (53.527%)  route 3.940ns (46.473%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          1.243     1.761    digit_select[0]
    SLICE_X64Y23         SRL16E (Prop_srl16e_A0_Q)    0.124     1.885 r  digit3_reg[2]_srl4/Q
                         net (fo=7, routed)           0.889     2.774    digit3_reg[2]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.152     2.926 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     4.734    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     8.477 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.477    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.311ns  (logic 4.507ns (54.229%)  route 3.804ns (45.771%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          1.243     1.761    digit_select[0]
    SLICE_X64Y23         SRL16E (Prop_srl16e_A0_Q)    0.124     1.885 r  digit3_reg[2]_srl4/Q
                         net (fo=7, routed)           0.887     2.772    digit3_reg[2]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.152     2.924 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     4.598    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713     8.311 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.311    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.306ns  (logic 4.503ns (54.221%)  route 3.802ns (45.779%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          1.040     1.558    digit_select[0]
    SLICE_X64Y23         SRL16E (Prop_srl16e_A0_Q)    0.124     1.682 r  digit3_reg[1]_srl4/Q
                         net (fo=7, routed)           0.889     2.570    digit3_reg[1]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.154     2.724 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.874     4.598    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707     8.306 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.306    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.294ns  (logic 4.297ns (51.817%)  route 3.996ns (48.183%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          1.040     1.558    digit_select[0]
    SLICE_X64Y23         SRL16E (Prop_srl16e_A0_Q)    0.124     1.682 r  digit3_reg[1]_srl4/Q
                         net (fo=7, routed)           0.894     2.575    digit3_reg[1]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     2.699 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063     4.762    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.294 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.294    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.119ns  (logic 4.286ns (52.787%)  route 3.833ns (47.213%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          1.040     1.558    digit_select[0]
    SLICE_X64Y23         SRL16E (Prop_srl16e_A0_Q)    0.124     1.682 r  digit3_reg[1]_srl4/Q
                         net (fo=7, routed)           0.889     2.570    digit3_reg[1]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.124     2.694 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.905     4.599    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.119 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.119    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.100ns  (logic 4.301ns (53.103%)  route 3.799ns (46.897%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          1.243     1.761    digit_select[0]
    SLICE_X64Y23         SRL16E (Prop_srl16e_A0_Q)    0.124     1.885 r  digit3_reg[2]_srl4/Q
                         net (fo=7, routed)           0.889     2.774    digit3_reg[2]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     2.898 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.667     4.565    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.100 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.100    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.090ns  (logic 4.295ns (53.095%)  route 3.794ns (46.905%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          1.243     1.761    digit_select[0]
    SLICE_X64Y23         SRL16E (Prop_srl16e_A0_Q)    0.124     1.885 r  digit3_reg[2]_srl4/Q
                         net (fo=7, routed)           0.887     2.772    digit3_reg[2]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.124     2.896 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     4.560    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.090 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.090    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.132ns  (logic 4.397ns (61.650%)  route 2.735ns (38.350%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.687     1.205    digit_select[1]
    SLICE_X64Y24         LUT2 (Prop_lut2_I0_O)        0.152     1.357 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.048     3.405    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.727     7.132 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.132    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.777ns  (logic 4.378ns (64.604%)  route 2.399ns (35.396%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.695     1.213    digit_select[1]
    SLICE_X64Y24         LUT2 (Prop_lut2_I0_O)        0.146     1.359 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.703     3.063    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.714     6.777 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.777    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.698ns  (logic 4.393ns (65.589%)  route 2.305ns (34.411%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.467     0.985    digit_select[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.150     1.135 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.837     2.973    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     6.698 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.698    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_select_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.197     0.361    digit_select[0]
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.406 r  digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000     0.406    digit_select[0]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_select_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.197     0.361    digit_select[0]
    SLICE_X64Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.406 r  digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000     0.406    digit_select[1]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.409ns (71.359%)  route 0.566ns (28.641%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.116     0.280    digit_select[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.045     0.325 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.449     0.775    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.975 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.975    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.484ns (72.791%)  route 0.555ns (27.209%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.197     0.361    digit_select[0]
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.043     0.404 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.357     0.762    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.277     2.039 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.039    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.498ns (73.331%)  route 0.545ns (26.669%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.116     0.280    digit_select[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.048     0.328 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.428     0.757    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     2.043 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.043    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.484ns (68.225%)  route 0.691ns (31.775%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.197     0.361    digit_select[0]
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.043     0.404 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.494     0.898    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.277     2.175 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.175    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.484ns (65.060%)  route 0.797ns (34.940%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.245     0.409    digit_select[1]
    SLICE_X64Y23         SRL16E (Prop_srl16e_A1_Q)    0.045     0.454 r  digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           0.220     0.675    digit3_reg[3]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.720 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.051    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.281 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.281    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.490ns (65.062%)  route 0.800ns (34.938%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.245     0.409    digit_select[1]
    SLICE_X64Y23         SRL16E (Prop_srl16e_A1_Q)    0.045     0.454 r  digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           0.220     0.675    digit3_reg[3]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.720 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     1.054    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.290 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.290    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.310ns  (logic 1.475ns (63.861%)  route 0.835ns (36.139%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.245     0.409    digit_select[1]
    SLICE_X64Y23         SRL16E (Prop_srl16e_A1_Q)    0.045     0.454 f  digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           0.171     0.625    digit3_reg[3]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.670 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.418     1.089    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.310 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.310    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.529ns (65.833%)  route 0.793ns (34.167%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.245     0.409    digit_select[1]
    SLICE_X64Y23         SRL16E (Prop_srl16e_A1_Q)    0.045     0.454 r  digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           0.220     0.675    digit3_reg[3]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.046     0.721 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.048    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     2.322 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.322    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit3_reg[1]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.238ns  (logic 5.475ns (66.465%)  route 2.763ns (33.535%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y23         SRL16E                                       r  digit3_reg[1]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.614     6.755 r  digit3_reg[1]_srl4/Q
                         net (fo=7, routed)           0.889     7.644    digit3_reg[1]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.154     7.798 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.874     9.672    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    13.379 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.379    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[1]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.226ns  (logic 5.269ns (64.059%)  route 2.957ns (35.941%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y23         SRL16E                                       r  digit3_reg[1]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.614     6.755 r  digit3_reg[1]_srl4/Q
                         net (fo=7, routed)           0.894     7.649    digit3_reg[1]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.773 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063     9.836    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.367 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.367    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[2]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.199ns  (logic 5.502ns (67.103%)  route 2.697ns (32.897%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y23         SRL16E                                       r  digit3_reg[2]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.606     6.747 r  digit3_reg[2]_srl4/Q
                         net (fo=7, routed)           0.889     7.637    digit3_reg[2]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.152     7.789 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     9.596    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    13.340 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.340    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[1]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.052ns  (logic 5.258ns (65.302%)  route 2.794ns (34.698%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y23         SRL16E                                       r  digit3_reg[1]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.614     6.755 r  digit3_reg[1]_srl4/Q
                         net (fo=7, routed)           0.889     7.644    digit3_reg[1]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.124     7.768 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.905     9.673    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.193 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.193    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[2]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.032ns  (logic 5.471ns (68.111%)  route 2.561ns (31.889%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y23         SRL16E                                       r  digit3_reg[2]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.606     6.747 r  digit3_reg[2]_srl4/Q
                         net (fo=7, routed)           0.887     7.635    digit3_reg[2]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.152     7.787 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     9.461    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    13.173 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.173    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[2]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.821ns  (logic 5.265ns (67.319%)  route 2.556ns (32.681%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y23         SRL16E                                       r  digit3_reg[2]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.606     6.747 r  digit3_reg[2]_srl4/Q
                         net (fo=7, routed)           0.889     7.637    digit3_reg[2]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.761 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.667     9.427    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.962 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.962    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[2]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.811ns  (logic 5.259ns (67.330%)  route 2.552ns (32.670%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y23         SRL16E                                       r  digit3_reg[2]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.606     6.747 r  digit3_reg[2]_srl4/Q
                         net (fo=7, routed)           0.887     7.635    digit3_reg[2]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.124     7.759 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     9.423    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.952 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.952    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit3_reg[0]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.765ns (77.527%)  route 0.512ns (22.473%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y23         SRL16E                                       r  digit3_reg[0]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.956 r  digit3_reg[0]_srl4/Q
                         net (fo=7, routed)           0.180     2.136    digit3_reg[0]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.045     2.181 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.513    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.743 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.743    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[0]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.771ns (77.412%)  route 0.517ns (22.588%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y23         SRL16E                                       r  digit3_reg[0]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.956 f  digit3_reg[0]_srl4/Q
                         net (fo=7, routed)           0.182     2.138    digit3_reg[0]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.045     2.183 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.518    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.754 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.754    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[0]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.314ns  (logic 1.806ns (78.043%)  route 0.508ns (21.957%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y23         SRL16E                                       r  digit3_reg[0]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.956 r  digit3_reg[0]_srl4/Q
                         net (fo=7, routed)           0.180     2.136    digit3_reg[0]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.042     2.178 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.506    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.780 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.780    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[3]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.750ns (74.809%)  route 0.589ns (25.191%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y23         SRL16E                                       r  digit3_reg[3]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484     1.950 f  digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           0.171     2.121    digit3_reg[3]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.045     2.166 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.584    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.805 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.805    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[3]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.797ns (75.181%)  route 0.593ns (24.819%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y23         SRL16E                                       r  digit3_reg[3]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484     1.950 r  digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           0.171     2.121    digit3_reg[3]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.042     2.163 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.585    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     3.856 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.856    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[3]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.761ns (73.406%)  route 0.638ns (26.594%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y23         SRL16E                                       r  digit3_reg[3]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484     1.950 r  digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           0.137     2.087    digit3_reg[3]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.045     2.132 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.501     2.633    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.866 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.866    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[0]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 1.836ns (75.939%)  route 0.582ns (24.061%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y23         SRL16E                                       r  digit3_reg[0]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.956 r  digit3_reg[0]_srl4/Q
                         net (fo=7, routed)           0.182     2.138    digit3_reg[0]_srl4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.043     2.181 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.400     2.581    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     3.884 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.884    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            morse5_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.009ns  (logic 1.929ns (27.524%)  route 5.080ns (72.476%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=4, routed)           3.220     4.671    btnR_IBUF
    SLICE_X57Y21         LUT4 (Prop_lut4_I2_O)        0.152     4.823 r  digit3_reg[0]_srl4_i_3/O
                         net (fo=12, routed)          1.244     6.067    digit3_reg[0]_srl4_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I0_O)        0.326     6.393 r  morse5[4]_i_1/O
                         net (fo=5, routed)           0.616     7.009    morse5[4]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  morse5_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.504     4.845    clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  morse5_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            morse5_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.009ns  (logic 1.929ns (27.524%)  route 5.080ns (72.476%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=4, routed)           3.220     4.671    btnR_IBUF
    SLICE_X57Y21         LUT4 (Prop_lut4_I2_O)        0.152     4.823 r  digit3_reg[0]_srl4_i_3/O
                         net (fo=12, routed)          1.244     6.067    digit3_reg[0]_srl4_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I0_O)        0.326     6.393 r  morse5[4]_i_1/O
                         net (fo=5, routed)           0.616     7.009    morse5[4]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  morse5_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.504     4.845    clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  morse5_reg[1]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            morse5_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.009ns  (logic 1.929ns (27.524%)  route 5.080ns (72.476%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=4, routed)           3.220     4.671    btnR_IBUF
    SLICE_X57Y21         LUT4 (Prop_lut4_I2_O)        0.152     4.823 r  digit3_reg[0]_srl4_i_3/O
                         net (fo=12, routed)          1.244     6.067    digit3_reg[0]_srl4_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I0_O)        0.326     6.393 r  morse5[4]_i_1/O
                         net (fo=5, routed)           0.616     7.009    morse5[4]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  morse5_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.504     4.845    clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  morse5_reg[2]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            morse5_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.009ns  (logic 1.929ns (27.524%)  route 5.080ns (72.476%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=4, routed)           3.220     4.671    btnR_IBUF
    SLICE_X57Y21         LUT4 (Prop_lut4_I2_O)        0.152     4.823 r  digit3_reg[0]_srl4_i_3/O
                         net (fo=12, routed)          1.244     6.067    digit3_reg[0]_srl4_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I0_O)        0.326     6.393 r  morse5[4]_i_1/O
                         net (fo=5, routed)           0.616     7.009    morse5[4]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  morse5_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.504     4.845    clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  morse5_reg[3]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            morse5_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.009ns  (logic 1.929ns (27.524%)  route 5.080ns (72.476%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=4, routed)           3.220     4.671    btnR_IBUF
    SLICE_X57Y21         LUT4 (Prop_lut4_I2_O)        0.152     4.823 r  digit3_reg[0]_srl4_i_3/O
                         net (fo=12, routed)          1.244     6.067    digit3_reg[0]_srl4_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I0_O)        0.326     6.393 r  morse5[4]_i_1/O
                         net (fo=5, routed)           0.616     7.009    morse5[4]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  morse5_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.504     4.845    clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  morse5_reg[4]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            FSM_sequential_morse_enable_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.981ns  (logic 1.929ns (27.635%)  route 5.052ns (72.365%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=4, routed)           3.220     4.671    btnR_IBUF
    SLICE_X57Y21         LUT4 (Prop_lut4_I2_O)        0.152     4.823 f  digit3_reg[0]_srl4_i_3/O
                         net (fo=12, routed)          1.090     5.913    digit3_reg[0]_srl4_i_3_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I2_O)        0.326     6.239 r  FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=15, routed)          0.742     6.981    FSM_sequential_morse_enable[2]_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  FSM_sequential_morse_enable_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.506     4.847    clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  FSM_sequential_morse_enable_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            FSM_sequential_morse_enable_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.981ns  (logic 1.929ns (27.635%)  route 5.052ns (72.365%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=4, routed)           3.220     4.671    btnR_IBUF
    SLICE_X57Y21         LUT4 (Prop_lut4_I2_O)        0.152     4.823 f  digit3_reg[0]_srl4_i_3/O
                         net (fo=12, routed)          1.090     5.913    digit3_reg[0]_srl4_i_3_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I2_O)        0.326     6.239 r  FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=15, routed)          0.742     6.981    FSM_sequential_morse_enable[2]_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  FSM_sequential_morse_enable_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.506     4.847    clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  FSM_sequential_morse_enable_reg[1]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            morse3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.839ns  (logic 1.929ns (28.208%)  route 4.910ns (71.792%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=4, routed)           3.220     4.671    btnR_IBUF
    SLICE_X57Y21         LUT4 (Prop_lut4_I2_O)        0.152     4.823 f  digit3_reg[0]_srl4_i_3/O
                         net (fo=12, routed)          1.090     5.913    digit3_reg[0]_srl4_i_3_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I2_O)        0.326     6.239 r  FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=15, routed)          0.600     6.839    FSM_sequential_morse_enable[2]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  morse3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.506     4.847    clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  morse3_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            morse3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.839ns  (logic 1.929ns (28.208%)  route 4.910ns (71.792%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=4, routed)           3.220     4.671    btnR_IBUF
    SLICE_X57Y21         LUT4 (Prop_lut4_I2_O)        0.152     4.823 f  digit3_reg[0]_srl4_i_3/O
                         net (fo=12, routed)          1.090     5.913    digit3_reg[0]_srl4_i_3_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I2_O)        0.326     6.239 r  FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=15, routed)          0.600     6.839    FSM_sequential_morse_enable[2]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  morse3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.506     4.847    clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  morse3_reg[1]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            morse3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.839ns  (logic 1.929ns (28.208%)  route 4.910ns (71.792%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=4, routed)           3.220     4.671    btnR_IBUF
    SLICE_X57Y21         LUT4 (Prop_lut4_I2_O)        0.152     4.823 f  digit3_reg[0]_srl4_i_3/O
                         net (fo=12, routed)          1.090     5.913    digit3_reg[0]_srl4_i_3_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I2_O)        0.326     6.239 r  FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=15, routed)          0.600     6.839    FSM_sequential_morse_enable[2]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  morse3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.506     4.847    clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  morse3_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            btnL_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.219ns (15.341%)  route 1.211ns (84.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=4, routed)           1.211     1.430    btnL_IBUF
    SLICE_X57Y21         FDRE                                         r  btnL_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.825     1.952    clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  btnL_prev_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            btnR_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.219ns (14.734%)  route 1.269ns (85.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=4, routed)           1.269     1.488    btnR_IBUF
    SLICE_X57Y21         FDRE                                         r  btnR_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.825     1.952    clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  btnR_prev_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            btnD_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.221ns (14.185%)  route 1.334ns (85.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=21, routed)          1.334     1.555    btnD_IBUF
    SLICE_X58Y21         FDRE                                         r  btnD_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  btnD_prev_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            U1/refresh_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.662ns  (logic 0.221ns (13.274%)  route 1.441ns (86.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  btnD_IBUF_inst/O
                         net (fo=21, routed)          1.441     1.662    U1/btnD_IBUF
    SLICE_X63Y19         FDCE                                         f  U1/refresh_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.983    U1/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  U1/refresh_counter_reg[10]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            U1/refresh_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.662ns  (logic 0.221ns (13.274%)  route 1.441ns (86.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  btnD_IBUF_inst/O
                         net (fo=21, routed)          1.441     1.662    U1/btnD_IBUF
    SLICE_X63Y19         FDCE                                         f  U1/refresh_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.983    U1/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  U1/refresh_counter_reg[11]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            U1/refresh_counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.662ns  (logic 0.221ns (13.274%)  route 1.441ns (86.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  btnD_IBUF_inst/O
                         net (fo=21, routed)          1.441     1.662    U1/btnD_IBUF
    SLICE_X63Y19         FDCE                                         f  U1/refresh_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.983    U1/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  U1/refresh_counter_reg[8]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            U1/refresh_counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.662ns  (logic 0.221ns (13.274%)  route 1.441ns (86.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  btnD_IBUF_inst/O
                         net (fo=21, routed)          1.441     1.662    U1/btnD_IBUF
    SLICE_X63Y19         FDCE                                         f  U1/refresh_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.983    U1/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  U1/refresh_counter_reg[9]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            U1/refresh_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.221ns (12.864%)  route 1.494ns (87.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  btnD_IBUF_inst/O
                         net (fo=21, routed)          1.494     1.714    U1/btnD_IBUF
    SLICE_X63Y18         FDCE                                         f  U1/refresh_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.984    U1/clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  U1/refresh_counter_reg[4]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            U1/refresh_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.221ns (12.864%)  route 1.494ns (87.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  btnD_IBUF_inst/O
                         net (fo=21, routed)          1.494     1.714    U1/btnD_IBUF
    SLICE_X63Y18         FDCE                                         f  U1/refresh_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.984    U1/clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  U1/refresh_counter_reg[5]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            U1/refresh_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.221ns (12.864%)  route 1.494ns (87.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  btnD_IBUF_inst/O
                         net (fo=21, routed)          1.494     1.714    U1/btnD_IBUF
    SLICE_X63Y18         FDCE                                         f  U1/refresh_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.984    U1/clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  U1/refresh_counter_reg[6]/C





