$comment
	File created using the following command:
		vcd file GateDemo.msim.vcd -direction
$end
$date
	Tue Feb 20 10:45:26 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module GateDemo_vlg_vec_tst $end
$var reg 2 ! SW [1:0] $end
$var wire 1 " LEDR [0] $end

$scope module i1 $end
$var wire 1 # gnd $end
$var wire 1 $ vcc $end
$var wire 1 % unknown $end
$var tri1 1 & devclrn $end
$var tri1 1 ' devpor $end
$var tri1 1 ( devoe $end
$var wire 1 ) LEDR[0]~output_o $end
$var wire 1 * SW[1]~input_o $end
$var wire 1 + SW[0]~input_o $end
$var wire 1 , inst~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0#
1$
x%
1&
1'
1(
0)
0*
0+
0,
$end
#80000
b10 !
1*
#180000
b0 !
0*
#230000
b1 !
b11 !
1+
1*
1,
1)
1"
#280000
b10 !
b0 !
0+
0*
0,
0)
0"
#370000
b1 !
1+
#460000
b0 !
0+
#1000000
