
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000364                       # Number of seconds simulated
sim_ticks                                   363715500                       # Number of ticks simulated
final_tick                                  363715500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  13737                       # Simulator instruction rate (inst/s)
host_op_rate                                    16967                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              549895151                       # Simulator tick rate (ticks/s)
host_mem_usage                                2228156                       # Number of bytes of host memory used
host_seconds                                     0.66                       # Real time elapsed on the host
sim_insts                                        9085                       # Number of instructions simulated
sim_ops                                         11222                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu0.inst            18384                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data             4146                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst            18236                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data             4466                       # Number of bytes read from this memory
system.physmem.bytes_read::total                45232                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        18384                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst        18236                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36620                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::cpu0.data          3363                       # Number of bytes written to this memory
system.physmem.bytes_written::cpu1.data          3648                       # Number of bytes written to this memory
system.physmem.bytes_written::total              7011                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst              4596                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              1088                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst              4559                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data              1150                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11393                       # Number of read requests responded to by this memory
system.physmem.num_writes::cpu0.data              852                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data              924                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1776                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst            50545000                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data            11399019                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst            50138089                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data            12278828                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               124360936                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst       50545000                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst       50138089                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          100683089                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu0.data            9246238                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu1.data           10029817                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               19276055                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst           50545000                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data           20645257                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst           50138089                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data           22308645                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              143636991                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.cpu0.numCycles                          727386                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                       4565                       # Number of instructions committed
system.cpu0.committedOps                         5595                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                 4879                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    16                       # Number of float alu accesses
system.cpu0.num_func_calls                        193                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts          778                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                        4879                       # number of integer instructions
system.cpu0.num_fp_insts                           16                       # number of float instructions
system.cpu0.num_int_register_reads              27985                       # number of times the integer registers were read
system.cpu0.num_int_register_writes              5326                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  16                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                         1988                       # number of memory refs
system.cpu0.num_load_insts                       1123                       # Number of load instructions
system.cpu0.num_store_insts                       865                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                    727386                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.cpu1.numCycles                          727431                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                       4520                       # Number of instructions committed
system.cpu1.committedOps                         5627                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                 4937                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    16                       # Number of float alu accesses
system.cpu1.num_func_calls                        203                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts          770                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                        4937                       # number of integer instructions
system.cpu1.num_fp_insts                           16                       # number of float instructions
system.cpu1.num_int_register_reads              28441                       # number of times the integer registers were read
system.cpu1.num_int_register_writes              5287                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  16                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                         2131                       # number of memory refs
system.cpu1.num_load_insts                       1193                       # Number of load instructions
system.cpu1.num_store_insts                       938                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                    727431                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles

---------- End Simulation Statistics   ----------
