/*
  erapi.h -- Definitions for Micro-Research Event Receiver
             Application Programming Interface

  Author: Jukka Pietarinen (MRF)
  Date:   08.12.2006

*/

/*
  Note: Byte ordering is big-endian.
 */

#define EVR_CPCI230_MEM_WINDOW      0x00008000
#define EVR_CPCI300TG_MEM_WINDOW    0x00040000
#define EVR_MEM_WINDOW              0x00010000

#ifndef u16
#define u16 unsigned short
#endif
#ifndef u32
#define u32 uint32_t
#endif

#ifndef be16_to_cpu
#if __BYTE_ORDER == __LITTLE_ENDIAN
#define be16_to_cpu(x) bswap_16(x)
#else
#define be16_to_cpu(x) ((unsigned short)(x))
#endif
#endif

#ifndef be32_to_cpu
#if __BYTE_ORDER == __LITTLE_ENDIAN
#define be32_to_cpu(x) bswap_32(x)
#else
#define be32_to_cpu(x) ((uint32_t)(x))
#endif
#endif

#define EVR_MAX_FPOUT_MAP   16
#define EVR_MAX_CMLOUT_MAP  16
#define EVR_MAX_UNIVOUT_MAP 32
#define EVR_MAX_TBOUT_MAP   32
#define EVR_MAX_BPOUT_MAP   32
#define EVR_MAX_EXTIN_MAP   32
#define EVR_MAX_FPIN_MAP    4
#define EVR_MAX_UNIVIN_MAP  20
#define EVR_MAX_BPIN_MAP    8
#define EVR_MAX_BUFFER      2048
#define EVR_MIN_BUF_SEGMENT 0
#define EVR_MAX_BUF_SEGMENT 127
#define EVR_MAX_SEQRAMEV    2048
#define EVR_MAX_SEQRAMS     4
#define EVR_SEQRAMS         1
#define C_EVR_SEQRAM_MAX_TRIG_BITS 6
#define EVR_MAPRAMS         2
#define EVR_MAX_PRESCALERS  8
#define EVR_MAX_PULSES      32
#define EVR_MAX_CML_OUTPUTS 8
#define EVR_MAX_EVENT_CODE  255
#define EVR_DIAG_MAX_COUNTERS 32
#define EVR_LOG_SIZE        512
#define EVR_MAX_GPIOS       32
#define EVR_GTXS            8

#ifndef SEQRAMITEMSTRUCT
#define SEQRAMITEMSTRUCT
struct SeqRamItemStruct {
  u32  Timestamp;
  u32  EventCode;
};
#endif

struct PulseStruct {
  u32  Control;
  u32  Prescaler;
  u32  Delay;
  u32  Width;
};

struct CMLStruct {
  /* Bit patterns contain pattern bits in the 20 lowest bit locations */
  u32  Pattern00; /* bit pattern for low state */
  u32  Pattern01; /* bit pattern for rising edge */
  u32  Pattern10; /* bit pattern for falling edge */
  u32  Pattern11; /* bit pattern for high state */
  u16  TrigPos;    /* Frequency mode trigger position */
  u16  Control;    /* CML Control Register */
  u16  HighPeriod; /* Frequency mode high period in 1/20th event clock steps
		      for VME-EVR-230RF, 1/40th event clock steps for
		      cPCI-EVRTG-300 */
  u16  LowPeriod;  /* Frequency mode low period in 1/20th event clock steps
		      for VME-EVR-230RF, 1/40th event clock steps for
		      cPCI-EVRTG-300 */
  u32  SamplePos;  /* Pattern output sample lenght in event clock
		      cycles */
  u32  PhaseOffset; /* Phase offset in event clock/2560 steps */
};

struct MapRamItemStruct {
  u32  IntEvent;
  u32  PulseTrigger;
  u32  PulseSet;
  u32  PulseClear;
};

struct FIFOEvent {
  u32 TimestampHigh;
  u32 TimestampLow;
  u32 EventCode;
  u32 reserved;
};

struct MrfErRegs {
  u32  Status;                              /* 0000: Status Register */
  u32  Control;                             /* 0004: Main Control Register */
  u32  IrqFlag;                             /* 0008: Interrupt Flags */
  u32  IrqEnable;                           /* 000C: Interrupt Enable */
  u32  PulseIrqMap;                         /* 0010:  */
  u32  Resv0x0014;                          /* 0014: Reserved */
  u32  SWEvent;                             /* 0018: Software Event */
  u32  PCIIrqEnable;                        /* 001C: PCI Interrupt Enable */
  u32  DataBufControl;                      /* 0020: Data Buffer Control */
  u32  TxDataBufControl;                    /* 0024: TX Data Buffer Control */
  u32  TxSegBufControl;                     /* 0028: TX Segmented Data Buffer Control */
  u32  FPGAVersion;                         /* 002C: FPGA version */
  u32  Resv0x0030[(0x040-0x030)/4];         /* 0030-003F: Reserved */
  u32  EvCntPresc;                          /* 0040: Event Counter Prescaler */
  u32  EvCntControl;                        /* 0044: Event Counter Control */
  u32  Resv0x0048;                          /* 0048: Reserved */
  u32  UsecDiv;                             /* 004C: round(Event clock/1 MHz) */
  u32  ClockControl;                        /* 0050: Clock Control */
  u32  Resv0x0054[(0x05C-0x054)/4];         /* 0054-005B: Reserved */
  u32  SecondsShift;                        /* 005C: Seconds Counter Shift Register */
  u32  SecondsCounter;                      /* 0060: Seconds Counter */
  u32  TimestampEventCounter;               /* 0064: Timestamp Event counter */
  u32  SecondsLatch;                        /* 0068: Seconds Latch Register */
  u32  TimestampLatch;                      /* 006C: Timestamp Latch Register */
  u32  FIFOSeconds;                         /* 0070: Event FIFO Seconds Register */
  u32  FIFOTimestamp;                       /* 0074: Event FIFO Timestamp Register */
  u32  FIFOEvent;                           /* 0078: Event FIFO Event Code Register */
  u32  LogStatus;                           /* 007C: Event Log Status Register */
  u32  FracDiv;                             /* 0080: Fractional Synthesizer SY87739L Control Word */
  u32  Resv0x0084;                          /* 0084: Reserved */
  u32  RxInitPS;                            /* 0088: Initial value for RF Recovery DCM phase */
  u32  Resv0x008C;
  u32  GPIODir;                             /* 0090: GPIO signal direction */
  u32  GPIOIn;                              /* 0094: GPIO input register */
  u32  GPIOOut;                             /* 0098: GPIO output register */
  u32  Resv0x009C;                          /* 009C: Reserved */
  u32  spi_data;                            /* 00A0: SPI flash control register */
  u32  spi_control;                         /* 00A4: SPI flash control register */
  u32  Resv0x00A8to0x00AC[(0x0B0-0x0A8)/4]; /* 00A8-00AF: Reserved */
  u32  dc_target;
  u32  dc_value;
  u32  dc_int_value;
  u32  dc_status;
  u32  TopologyID;                          /* 00C0: Timing node Topology ID */
  u32  ECP3delay_control;                   /* 00C4: cPCI-EVR-300 fifo delay control */
  u32  Resv0x00C8to0x00DC[(0x0E0-0x0C8)/4]; /* 00C8-00DF: Reserved */
  u32  SeqRamControl[EVR_MAX_SEQRAMS];      /* 00E0-00EF: Sequence RAM Control */
  u32  Resv0x00F0to0x00FC[(0x100-0x0F0)/4]; /* 00F0-00FF: Reserved */
  u32  Prescaler[EVR_MAX_PRESCALERS];       /* 0100-011F: Prescaler Registers */
  u32  PrescalerPhase[EVR_MAX_PRESCALERS];  /* 0120-013F: Prescaler Phase Registers */
  u32  PrescalerTrig[EVR_MAX_PRESCALERS];   /* 0140-015F: Prescaler Triggers */
  u32  Resv0x160[8];                        /* 0160-017F: Reserved */
  u32  DBusTrig[8];                         /* 0180-019F: DBus Triggers */
  u32  Resv0x01C0[24];                      /* 01A0-01FF: Reserved */
  struct PulseStruct Pulse[EVR_MAX_PULSES]; /* 0200-03FF: Pulse Output Registers */
  u16  FPOutMap[EVR_MAX_FPOUT_MAP+
		EVR_MAX_CMLOUT_MAP];        /* 0400-043F: Front panel output mapping */
  u16  UnivOutMap[EVR_MAX_UNIVOUT_MAP];     /* 0440-047F: Universal I/O output mapping */
  u16  TBOutMap[EVR_MAX_TBOUT_MAP];         /* 0480-04BF: TB output mapping */
  u16  BPOutMap[EVR_MAX_BPOUT_MAP];         /* 04C0-04FF: Backplane output mapping */
  u32  ExtinMap[EVR_MAX_EXTIN_MAP];         /* 0500-057F: Front panel/Univ/BP input mapping */
  u32  FineDelay[EVR_MAX_CML_OUTPUTS];      /* 0580-059F: Fine delay for GTX Outputs */
  u32  Resv0x05A0[(0x600-0x5A0)/4];         /* 05A0-05FF: Reserved */
  struct CMLStruct CML[EVR_MAX_CML_OUTPUTS];/* 0600-06FF: CML Output Structures */
  u32  Resv0x0700[(0x800-0x700)/4];         /* 0700-07FF: Reserved */
  u32  Databuf[EVR_MAX_BUFFER/4];           /* 0800-0FFF: Data Buffer */
  u32  DiagIn;                              /* 1000:      Diagnostics input bits */
  u32  DiagCE;                              /* 1004:      Diagnostics count enable */
  u32  DiagReset;                           /* 1008:      Diagnostics count reset */
  u32  Resv0x100C[(0x1080-0x100C)/4];       /* 100C-1080: Reserved */
  u32  DiagCounter[EVR_DIAG_MAX_COUNTERS];  /* 1080-10FF: Diagnostics counters */
  u32  Resv0x1100[(0x1800-0x1100)/4];       /* 1100-17FF: Reserved */
  u32  TxDatabuf[EVR_MAX_BUFFER/4];         /* 1800-1FFF: TX Data Buffer */
  struct FIFOEvent Log[EVR_LOG_SIZE];       /* 2000-3FFF: Event Log */
  struct MapRamItemStruct MapRam[EVR_MAPRAMS][EVR_MAX_EVENT_CODE+1];
                                            /* 4000-4FFF: Map RAM 1 */
                                            /* 5000-5FFF: Map RAM 2 */
  u32  EventCounters[EVR_MAX_EVENT_CODE+1]; /* 6000-63FF: 32-bit counter for each event */
  u32  PulseCounters[EVR_MAX_PULSES];       /* 6400-647F: 32-bit counter for each Pulse Generator */
  u32  Resv0x6400[(0x8000-0x6480)/4];       /* 6480-7FFF: Reserved */
  u32  ConfigROM[(0x8100-0x8000)/4];        /* 8000-80FF: Reserved */
  u32  ConfigRAM[(0x8200-0x8100)/4];        /* 8100-81FF: Reserved */
  u32  SFPEEPROM[(0x8300-0x8200)/4];        /* 8200-82FF: Reserved */
  u32  SFPDiag[(0x8400-0x8300)/4];          /* 8300-83FF: Reserved */
  u32  RTMDelay[(0x8440-0x8400)/4];         /* 8400-843F: RTM Universal Delay */
  u32  Resv0x8000[(0x8800-0x8440)/4];       /* 8440-87FF: Reserved */
  u32  SegBufSize[256];                     /* 8800-8BFF: Segment size registers */
  u32  Resv0x8C00[(0x8F80-0x8C00)/4];       /* 8C00-8F7F: Reserved */
  u32  SegIrqReg[8];                        /* 8F80-8F9F: Segment IRQ enable */
  u32  SegCSReg[8];                         /* 8FA0-8F9F: Segment checksum flag */
  u32  SegOVReg[8];                         /* 8FC0-8F9F: Segment Overflow flag */
  u32  SegRXReg[8];                         /* 8FE0-8F9F: Segment Receive flag */
  u32  SegBuf[1024];                        /* 9000-9FFF: Segment data buffers */
  u32  TxSegBuf[EVR_MAX_BUFFER/4];          /* A000-A7FF: Reserved */
  u32  Resv0xA000[(0xC000-0xA800)/4];       /* A800-BFFF: Reserved */
  struct SeqRamItemStruct SeqRam[EVR_SEQRAMS][EVR_MAX_SEQRAMEV];
                                            /* C000-FFFF: Sequence RAM */ 
  u32  Resv0x10000[(0x20000-0x10000)/4];    /* 10000-1FFFF: Reserved */
  char GTXMem[EVR_GTXS][0x4000];            /* 20000-3FFFF: GTX Pattern Memory */ 
};


/* -- Control Register bit mappings */
#define C_EVR_CTRL_MASTER_ENABLE    31
#define C_EVR_CTRL_EVENT_FWD_ENA    30
#define C_EVR_CTRL_TXLOOPBACK       29
#define C_EVR_CTRL_RXLOOPBACK       28
#define C_EVR_CTRL_OUTEN            27
#define C_EVR_CTRL_GUNTX_INH_OVRDE  24
#define C_EVR_CTRL_DC_ENABLE        22
#define C_EVR_CTRL_PRESC_POLARITY   15
#define C_EVR_CTRL_TS_CLOCK_DBUS    14
#define C_EVR_CTRL_RESET_TIMESTAMP  13
#define C_EVR_CTRL_LATCH_TIMESTAMP  10
#define C_EVR_CTRL_MAP_RAM_ENABLE   9
#define C_EVR_CTRL_MAP_RAM_SELECT   8
#define C_EVR_CTRL_LOG_RESET        7
#define C_EVR_CTRL_LOG_ENABLE       6
#define C_EVR_CTRL_LOG_DISABLE      5
#define C_EVR_CTRL_LOG_STOP_EV_EN   4
#define C_EVR_CTRL_RESET_EVENTFIFO  3
/* -- Status Register bit mappings */
#define C_EVR_STATUS_DBUS_HIGH      31
#define C_EVR_STATUS_LEGACY_VIO     16
#define C_EVR_STATUS_LOG_STOPPED    5
/* -- Interrupt Flag/Enable Register bit mappings */
#define C_EVR_IRQ_MASTER_ENABLE   31
#define C_EVR_IRQ_PCICORE_ENABLE  30
#define C_EVR_NUM_IRQ             8
#define C_EVR_IRQFLAG_SEGBUF      7
#define C_EVR_IRQFLAG_LINKCHG     6
#define C_EVR_IRQFLAG_DATABUF     5
#define C_EVR_IRQFLAG_PULSE       4
#define C_EVR_IRQFLAG_EVENT       3
#define C_EVR_IRQFLAG_HEARTBEAT   2
#define C_EVR_IRQFLAG_FIFOFULL    1
#define C_EVR_IRQFLAG_VIOLATION   0
#define EVR_IRQ_MASTER_ENABLE     (1 << C_EVR_IRQ_MASTER_ENABLE)
#define EVR_IRQ_PCICORE_ENABLE    (1 << C_EVR_IRQ_PCICORE_ENABLE)
#define EVR_IRQFLAG_SEGBUF        (1 << C_EVR_IRQFLAG_SEGBUF)
#define EVR_IRQFLAG_LINKCHG       (1 << C_EVR_IRQFLAG_LINKCHG)
#define EVR_IRQFLAG_DATABUF       (1 << C_EVR_IRQFLAG_DATABUF)
#define EVR_IRQFLAG_PULSE         (1 << C_EVR_IRQFLAG_PULSE)
#define EVR_IRQFLAG_EVENT         (1 << C_EVR_IRQFLAG_EVENT)
#define EVR_IRQFLAG_HEARTBEAT     (1 << C_EVR_IRQFLAG_HEARTBEAT)
#define EVR_IRQFLAG_FIFOFULL      (1 << C_EVR_IRQFLAG_FIFOFULL)
#define EVR_IRQFLAG_VIOLATION     (1 << C_EVR_IRQFLAG_VIOLATION)
/* -- SW Event Register bit mappings */
#define C_EVR_SWEVENT_PENDING    9
#define C_EVR_SWEVENT_ENABLE     8
#define C_EVR_SWEVENT_CODE_HIGH  7
#define C_EVR_SWEVENT_CODE_LOW   0
/* -- Databuffer Control Register bit mappings */
#define C_EVR_DATABUF_LOAD        15
#define C_EVR_DATABUF_RECEIVING   15
#define C_EVR_DATABUF_STOP        14
#define C_EVR_DATABUF_RXREADY     14
#define C_EVR_DATABUF_CHECKSUM    13
#define C_EVR_DATABUF_MODE        12
#define C_EVR_DATABUF_SIZEHIGH    11
#define C_EVR_DATABUF_SIZELOW     2
/* -- Databuffer Control Register bit mappings */
#define C_EVR_TXDATABUF_SEGSHIFT   24
#define C_EVR_TXDATABUF_COMPLETE   20
#define C_EVR_TXDATABUF_RUNNING    19
#define C_EVR_TXDATABUF_TRIGGER    18
#define C_EVR_TXDATABUF_ENA        17
#define C_EVR_TXDATABUF_MODE       16
#define C_EVR_TXDATABUF_SIZEHIGH   11
#define C_EVR_TXDATABUF_SIZELOW    2
/* -- Clock Control Register bit mapppings */
#define C_EVR_CLKCTRL_PLLL          31
#define C_EVR_CLKCTRL_BWSEL         28
#define C_EVR_CLKCTRL_INT_CLK_MODE  25
#define C_EVR_CLKCTRL_RECDCM_RUN    15
#define C_EVR_CLKCTRL_RECDCM_INITD  14
#define C_EVR_CLKCTRL_RECDCM_PSDONE 13
#define C_EVR_CLKCTRL_EVDCM_STOPPED 12
#define C_EVR_CLKCTRL_EVDCM_LOCKED  11
#define C_EVR_CLKCTRL_EVDCM_PSDONE  10
#define C_EVR_CLKCTRL_CGLOCK        9
#define C_EVR_CLKCTRL_RECDCM_PSDEC  8
#define C_EVR_CLKCTRL_RECDCM_PSINC  7
#define C_EVR_CLKCTRL_RECDCM_RESET  6
#define C_EVR_CLKCTRL_EVDCM_PSDEC   5
#define C_EVR_CLKCTRL_EVDCM_PSINC   4
#define C_EVR_CLKCTRL_EVDCM_SRUN    3
#define C_EVR_CLKCTRL_EVDCM_SRES    2
#define C_EVR_CLKCTRL_EVDCM_RES     1
#define C_EVR_CLKCTRL_USE_RXRECCLK  0
/* -- Sequence RAM Control Register bit mappings */
#define C_EVR_SQRC_RUNNING         25
#define C_EVR_SQRC_ENABLED         24
#define C_EVR_SQRC_SWTRIGGER       21
#define C_EVR_SQRC_SINGLE          20
#define C_EVR_SQRC_RECYCLE         19
#define C_EVR_SQRC_RESET           18
#define C_EVR_SQRC_DISABLE         17
#define C_EVR_SQRC_ENABLE          16
#define C_EVR_SQRC_TRIGSEL_LOW     0
/* -- Sequence RAM Triggers */
#define C_EVR_SEQTRIG_MAX          63
/* -- ECP3 delay adjust register bit mappings */
#define C_EVR_ECP3_DELAY_INC      31
#define C_EVR_ECP3_DELAY_DEC      30
#define C_EVR_ECP3_FINEDELA       0
#define C_EVR_ECP3_FINEDELB       1
#define C_EVR_ECP3_FINEDELB_MASK  15
#define C_EVR_ECP3_DPHASE         8
#define C_EVR_ECP3_DPHASE_MASK    15
#define C_EVR_ECP3_DELAY_STATUS   0
/* -- CML Control Register bit mappings */#
#define C_EVR_CMLCTRL_MODE_RXPOLARITY (0x2000)
#define C_EVR_CMLCTRL_MODE_TXPOLARITY (0x1000)
#define C_EVR_CMLCTRL_MODE_GUNTX200 (0x0400)
#define C_EVR_CMLCTRL_MODE_GUNTX300 (0x0800)
#define C_EVR_CMLCTRL_MODE_PATTERN  (0x0020)
#define C_EVR_CMLCTRL_REFCLKSEL     3
#define C_EVR_CMLCTRL_RESET         2
#define C_EVR_CMLCTRL_POWERDOWN     1
#define C_EVR_CMLCTRL_ENABLE        0
/* -- Pulse Control Register bit mappings */
#define C_EVR_PULSE_OUT             7
#define C_EVR_PULSE_SW_SET          6
#define C_EVR_PULSE_SW_RESET        5
#define C_EVR_PULSE_POLARITY        4
#define C_EVR_PULSE_MAP_RESET_ENA   3
#define C_EVR_PULSE_MAP_SET_ENA     2
#define C_EVR_PULSE_MAP_TRIG_ENA    1
#define C_EVR_PULSE_ENA             0
/* -- Map RAM Internal event mappings */
#define C_EVR_MAP_SAVE_EVENT        31
#define C_EVR_MAP_LATCH_TIMESTAMP   30
#define C_EVR_MAP_LED_EVENT         29
#define C_EVR_MAP_FORWARD_EVENT     28
#define C_EVR_MAP_STOP_LOG          27
#define C_EVR_MAP_LOG_EVENT         26
#define C_EVR_MAP_HEARTBEAT_EVENT   5
#define C_EVR_MAP_RESETPRESC_EVENT  4
#define C_EVR_MAP_TIMESTAMP_RESET   3
#define C_EVR_MAP_TIMESTAMP_CLK     2
#define C_EVR_MAP_SECONDS_1         1
#define C_EVR_MAP_SECONDS_0         0
/* -- Output Mappings */
#define C_EVR_SIGNAL_MAP_BITS       6
#define C_EVR_SIGNAL_MAP_PULSE      0
#define C_EVR_SIGNAL_MAP_DBUS       32
#define C_EVR_SIGNAL_MAP_PRESC      40
#define C_EVR_SIGNAL_MAP_Z          0x3d3d
#define C_EVR_SIGNAL_MAP_HIGH       0x3f3e
#define C_EVR_SIGNAL_MAP_LOW        0x3f3f
/* GPIO mapping for delay module */
#define EVR_UNIV_DLY_DIN    0x01
#define EVR_UNIV_DLY_SCLK   0x02
#define EVR_UNIV_DLY_LCLK   0x04
#define EVR_UNIV_DLY_DIS    0x08
/* -- External Input Mapping bits */
#define C_EVR_EXTIN_EXTEVENT_BASE   0
#define C_EVR_EXTIN_BACKEVENT_BASE  8
#define C_EVR_EXTIN_BACKDBUS_BASE   16
#define C_EVR_EXTIN_EXT_ENABLE      24
#define C_EVR_EXTIN_BACKEV_ENABLE   25
#define C_EVR_EXTIN_EXT_EDGE        26
#define C_EVR_EXTIN_EXTLEV_ENABLE   27
#define C_EVR_EXTIN_BACKLEV_ENABLE  28
#define C_EVR_EXTIN_EXTLEV_ACT      29
#define C_EVR_EXTIN_STATUS          31

/* ioctl commands */
#define EV_IOC_MAGIC 220
#define EV_IOCRESET  _IO(EV_IOC_MAGIC, 0)
#define EV_IOCIRQEN  _IO(EV_IOC_MAGIC, 1)
#define EV_IOCIRQDIS _IO(EV_IOC_MAGIC, 2)

/* Function prototypes */
int EvrOpen(struct MrfErRegs **pEr, char *device_name);
int EvrTgOpen(struct MrfErRegs **pEr, char *device_name);
int EvrOpenWindow(struct MrfErRegs **pEr, char *device_name, int mem_window);
int EvrClose(int fd);
int EvrTgClose(int fd);
int EvrCloseWindow(int fd, int mem_window);
u32 EvrFWVersion(volatile struct MrfErRegs *pEr);
int EvrEnable(volatile struct MrfErRegs *pEr, int state);
int EvrDCEnable(volatile struct MrfErRegs *pEr, int state);
int EvrOutputEnable(volatile struct MrfErRegs *pEr, int state);
int EvrGetEnable(volatile struct MrfErRegs *pEr);
int EvrGetDCEnable(volatile struct MrfErRegs *pEr);
void EvrDumpStatus(volatile struct MrfErRegs *pEr);
int EvrGetViolation(volatile struct MrfErRegs *pEr, int clear);
int EvrDumpMapRam(volatile struct MrfErRegs *pEr, int ram);
int EvrMapRamEnable(volatile struct MrfErRegs *pEr, int ram, int enable);
int EvrSetForwardEvent(volatile struct MrfErRegs *pEr, int ram, int code, int enable);
int EvrEnableEventForwarding(volatile struct MrfErRegs *pEr, int enable);
int EvrGetEventForwarding(volatile struct MrfErRegs *pEr);
int EvrSetLedEvent(volatile struct MrfErRegs *pEr, int ram, int code, int enable);
int EvrSetFIFOEvent(volatile struct MrfErRegs *pEr, int ram, int code, int enable);
int EvrSetLatchEvent(volatile struct MrfErRegs *pEr, int ram, int code, int enable);
int EvrSetLogEvent(volatile struct MrfErRegs *pEr, int ram, int code, int enable);
int EvrSetLogStopEvent(volatile struct MrfErRegs *pEr, int ram, int code, int enable);
int EvrClearFIFO(volatile struct MrfErRegs *pEr);
int EvrGetFIFOEvent(volatile struct MrfErRegs *pEr, struct FIFOEvent *fe);
int EvrEnableLogStopEvent(volatile struct MrfErRegs *pEr, int enable);
int EvrGetLogStopEvent(volatile struct MrfErRegs *pEr);
int EvrEnableLog(volatile struct MrfErRegs *pEr, int enable);
int EvrGetLogState(volatile struct MrfErRegs *pEr);
int EvrGetLogStart(volatile struct MrfErRegs *pEr);
int EvrGetLogEntries(volatile struct MrfErRegs *pEr);
int EvrDumpFIFO(volatile struct MrfErRegs *pEr);
int EvrClearLog(volatile struct MrfErRegs *pEr);
int EvrDumpLog(volatile struct MrfErRegs *pEr);
int EvrSetPulseMap(volatile struct MrfErRegs *pEr, int ram, int code, int trig,
		   int set, int clear);
int EvrClearPulseMap(volatile struct MrfErRegs *pEr, int ram, int code, int trig,
		   int set, int clear);
int EvrSetPulseParams(volatile struct MrfErRegs *pEr, int pulse, int presc,
		      int delay, int width);
int EvrGetPulsePresc(volatile struct MrfErRegs *pEr, int pulse);
int EvrGetPulseDelay(volatile struct MrfErRegs *pEr, int pulse);
int EvrGetPulseWidth(volatile struct MrfErRegs *pEr, int pulse);
void EvrDumpPulses(volatile struct MrfErRegs *pEr, int pulses);
int EvrSetPulseProperties(volatile struct MrfErRegs *pEr, int pulse, int polarity,
			  int map_reset_ena, int map_set_ena, int map_trigger_ena,
			  int enable);
int EvrSetPulseMask(volatile struct MrfErRegs *pEr, int pulse, int mask, int enable);
int EvrSetPrescalerTrig(volatile struct MrfErRegs *pEr, int prescaler, int trigs);
int EvrSetDBusTrig(volatile struct MrfErRegs *pEr, int dbus, int trigs);
int EvrSetUnivOutMap(volatile struct MrfErRegs *pEr, int output, int map);
int EvrGetUnivOutMap(volatile struct MrfErRegs *pEr, int output);
void EvrDumpUnivOutMap(volatile struct MrfErRegs *pEr, int outputs);
int EvrSetFPOutMap(volatile struct MrfErRegs *pEr, int output, int map);
int EvrGetFPOutMap(volatile struct MrfErRegs *pEr, int output);
void EvrDumpFPOutMap(volatile struct MrfErRegs *pEr, int outputs);
int EvrSetTBOutMap(volatile struct MrfErRegs *pEr, int output, int map);
int EvrGetTBOutMap(volatile struct MrfErRegs *pEr, int output);
void EvrDumpTBOutMap(volatile struct MrfErRegs *pEr, int outputs);
int EvrSetBPOutMap(volatile struct MrfErRegs *pEr, int output, int map);
int EvrGetBPOutMap(volatile struct MrfErRegs *pEr, int output);
void EvrDumpBPOutMap(volatile struct MrfErRegs *pEr, int outputs);
void EvrIrqAssignHandler(volatile struct MrfErRegs *pEr, int fd, void (*handler)(int));
void EvrIrqUnassignHandler(int vector, void (*handler)(int));
int EvrIrqEnable(volatile struct MrfErRegs *pEr, int mask);
int EvrGetIrqEnable(volatile struct MrfErRegs *pEr);
int EvrGetIrqFlags(volatile struct MrfErRegs *pEr);
int EvrClearIrqFlags(volatile struct MrfErRegs *pEr, int mask);
void EvrIrqHandled(int fd);
int EvrSetPulseIrqMap(volatile struct MrfErRegs *pEr, int map);
void EvrClearDiagCounters(volatile struct MrfErRegs *pEr);
int EvrEnableDiagCounters(volatile struct MrfErRegs *pEr, int enable);
u32 EvrGetDiagCounter(volatile struct MrfErRegs *pEr, int idx);
int EvrSetGPIODir(volatile struct MrfErRegs *pEr, int dir);
/* dir bit 1 = out, 0 = in */ 
int EvrSetGPIOOut(volatile struct MrfErRegs *pEr, int dout);
int EvrGetGPIOIn(volatile struct MrfErRegs *pEr);
int EvrUnivDlyEnable(volatile struct MrfErRegs *pEr, int dlymod, int enable);
int EvrUnivDlySetDelay(volatile struct MrfErRegs *pEr, int dlymod, int dly0, int dly1);
void EvrDumpHex(volatile struct MrfErRegs *pEr);
int EvrSetFracDiv(volatile struct MrfErRegs *pEr, int fracdiv);
int EvrGetFracDiv(volatile struct MrfErRegs *pEr);
int EvrSetDBufMode(volatile struct MrfErRegs *pEr, int enable);
int EvrGetDBufStatus(volatile struct MrfErRegs *pEr);
int EvrReceiveDBuf(volatile struct MrfErRegs *pEr, int enable);
int EvrGetDBuf(volatile struct MrfErRegs *pEr, char *dbuf, int size);
int EvrGetSegRx(volatile struct MrfErRegs *pEr, int segment);
int EvrGetSegOv(volatile struct MrfErRegs *pEr, int segment);
int EvrGetSegCs(volatile struct MrfErRegs *pEr, int segment);
void EvrClearSegFlag(volatile struct MrfErRegs *pEr, int segment);
int EvrGetSegBuf(volatile struct MrfErRegs *pEr, char *dbuf, int segment);
int EvrSetTimestampDivider(volatile struct MrfErRegs *pEr, int div);
int EvrGetTimestampCounter(volatile struct MrfErRegs *pEr);
int EvrGetSecondsCounter(volatile struct MrfErRegs *pEr);
int EvrGetTimestampLatch(volatile struct MrfErRegs *pEr);
int EvrGetSecondsLatch(volatile struct MrfErRegs *pEr);
int EvrSetTimestampDBus(volatile struct MrfErRegs *pEr, int enable);
int EvrSetPrescaler(volatile struct MrfErRegs *pEr, int presc, int div);
int EvrSetPrescalerPhase(volatile struct MrfErRegs *pEr, int presc, int phase);
int EvrGetPrescaler(volatile struct MrfErRegs *pEr, int presc);
int EvrSetPrescalerPolarity(volatile struct MrfErRegs *pEr, int polarity);
int EvrSetExtEvent(volatile struct MrfErRegs *pEr, int input, int code, int edge_enable, int level_enable);
int EvrGetExtEventCode(volatile struct MrfErRegs *pEr, int input);
int EvrSetBackEvent(volatile struct MrfErRegs *pEr, int input, int code, int edge_enable, int level_enable);
int EvrSetExtEdgeSensitivity(volatile struct MrfErRegs *pEr, int input, int edge);
int EvrSetExtLevelSensitivity(volatile struct MrfErRegs *pEr, int input, int level);
int EvrGetExtInStatus(volatile struct MrfErRegs *pEr, int extin);
int EvrSetBackDBus(volatile struct MrfErRegs *pEr, int input, int dbus);
int EvrSetTxDBufMode(volatile struct MrfErRegs *pEr, int enable);
int EvrGetTxDBufStatus(volatile struct MrfErRegs *pEr);
int EvrSendTxDBuf(volatile struct MrfErRegs *pEr, char *dbuf, int size);
int EvrGetTxSegBufStatus(volatile struct MrfErRegs *pEr);
int EvrSendTxSegBuf(volatile struct MrfErRegs *pEr, char *dbuf, int segment, int size);
int EvrGetFormFactor(volatile struct MrfErRegs *pEr);
int EvrSetFineDelay(volatile struct MrfErRegs *pEr, int channel, int delay);
int EvrGetCMLEnable(volatile struct MrfErRegs *pEr, int channel);
int EvrCMLEnable(volatile struct MrfErRegs *pEr, int channel, int state);
int EvrSetCMLMode(volatile struct MrfErRegs *pEr, int channel, int mode);
int EvrSetCMLPhaseOffset(volatile struct MrfErRegs *pEr, int channel, int offset);
int EvrGetGunTxInhibitOverride(volatile struct MrfErRegs *pEr);
int EvrSetGunTxInhibitOverride(volatile struct MrfErRegs *pEr, int override);
int EvrSetIntClkMode(volatile struct MrfErRegs *pEr, int enable);
void EvrDumpClockControl(volatile struct MrfErRegs *pEr);
int EvrSetTargetDelay(volatile struct MrfErRegs *pEr, int delay);
int EvrGetTargetDelay(volatile struct MrfErRegs *pEr);
int EvrSWEventEnable(volatile struct MrfErRegs *pEr, int state);
int EvrGetSWEventEnable(volatile struct MrfErRegs *pEr);
int EvrSendSWEvent(volatile struct MrfErRegs *pEr, int code);
int EvrSetSeqRamEvent(volatile struct MrfErRegs *pEr, int ram, int pos, unsigned int timestamp, int code);
unsigned int EvrGetSeqRamTimestamp(volatile struct MrfErRegs *pEr, int ram, int pos);
int EvrGetSeqRamEvent(volatile struct MrfErRegs *pEr, int ram, int pos);
void EvrSeqRamDump(volatile struct MrfErRegs *pEr, int ram);
int EvrSeqRamControl(volatile struct MrfErRegs *pEr, int ram, int enable, int single, int recycle, int reset, int trigsel);
int EvrSeqRamSWTrig(volatile struct MrfErRegs *pEr, int ram);
void EvrSeqRamStatus(volatile struct MrfErRegs *pEr, int ram);
int EvrGetTopologyID(volatile struct MrfErRegs *pEr);
int EvrGetDCStatus(volatile struct MrfErRegs *pEr);
int EvrGetDCDelay(volatile struct MrfErRegs *pEr);
int EvrGetDCIntDelay(volatile struct MrfErRegs *pEr);
int EvrGetDCPathValue(volatile struct MrfErRegs *pEr);
int EvrRTMUnivSetDelay(volatile struct MrfErRegs *pEr, int dlymod, int dly);
unsigned int EvrGetEventCount(volatile struct MrfErRegs *pEr, int code);
unsigned int EvrGetPulseCount(volatile struct MrfErRegs *pEr, int pulse);
