// Seed: 1019143833
module module_0 (
    output wire id_0,
    input wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wand id_4,
    input tri id_5,
    input uwire id_6,
    output uwire id_7,
    input wor id_8,
    input wor id_9,
    output uwire id_10,
    output uwire id_11,
    output uwire id_12,
    input supply0 id_13
    , id_18,
    input tri id_14,
    input wand id_15,
    output supply1 id_16
);
  assign id_11 = 1;
  supply0 id_19;
  supply1 id_20 = id_3;
  assign id_0 = id_19;
  id_21(
      .id_0(id_7 <-> 1)
  ); id_22 :
  assert property (@(posedge id_4) 1)
  else;
  tri id_23 = 1 | id_1, id_24, id_25;
  assign id_24 = 1 / 1;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output uwire id_2
    , id_33,
    output wor id_3,
    input uwire id_4,
    output tri1 id_5,
    output wor id_6,
    input supply0 id_7,
    output wire id_8,
    input uwire id_9,
    output tri0 id_10,
    output tri1 id_11
    , id_34,
    output tri0 id_12,
    input uwire id_13,
    input wire id_14,
    output tri0 id_15
    , id_35,
    output uwire id_16,
    input tri0 id_17,
    input wand id_18,
    output tri0 id_19,
    output wor id_20,
    input tri0 id_21,
    output uwire id_22,
    input tri id_23
    , id_36,
    input tri0 id_24,
    input wand id_25,
    output wire id_26,
    output uwire id_27,
    input tri1 id_28
    , id_37,
    input tri id_29,
    input supply0 id_30,
    input wire id_31
);
  wire id_38;
  module_0(
      id_6,
      id_9,
      id_17,
      id_18,
      id_14,
      id_21,
      id_23,
      id_26,
      id_30,
      id_9,
      id_16,
      id_19,
      id_2,
      id_1,
      id_29,
      id_23,
      id_26
  );
endmodule
