$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module error_code_processor_testbench $end
  $var wire 1 & clk $end
  $var wire 1 ' reset_n $end
  $var wire 3 ( operation [2:0] $end
  $var wire 8 ) data_a [7:0] $end
  $var wire 8 * data_b [7:0] $end
  $var wire 8 # result [7:0] $end
  $var wire 4 $ error_code [3:0] $end
  $scope module DUT $end
   $var wire 1 & clk $end
   $var wire 1 ' reset_n $end
   $var wire 3 ( operation [2:0] $end
   $var wire 8 ) data_a [7:0] $end
   $var wire 8 * data_b [7:0] $end
   $var wire 8 # result [7:0] $end
   $var wire 4 $ error_code [3:0] $end
   $var wire 4 $ current_error [3:0] $end
   $var wire 16 % temp_result [15:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
b0000 $
b0000000000000000 %
0&
0'
b000 (
b00000000 )
b00000000 *
#5
1&
#10
0&
1'
#15
1&
#20
0&
b00010000 )
b00000101 *
#25
b00010101 #
b0000000000010101 %
1&
#30
0&
b11111111 )
b00000001 *
#35
b11111111 #
b0010 $
b0000000100000000 %
1&
#40
0&
b001 (
b00000101 )
b00010000 *
#45
b00000000 #
b0011 $
1&
#50
0&
b011 (
b00100000 )
b00000000 *
#55
b0001 $
1&
#60
0&
b010 (
b00010000 *
#65
b11111111 #
b0010 $
b0000001000000000 %
1&
#70
0&
b111 (
b00010000 )
b00000101 *
#75
b00000000 #
b0100 $
1&
#80
0&
b101 (
b11111111 )
b00000000 *
#85
b0101 $
1&
#90
0&
#95
1&
#100
0&
#105
1&
#110
0&
