-rw-r--r--  1 aj alice 109898 Nov  7  2006 int_a4.rbf
Tue Mar 11 07:54:43 CET 2008
+ CTP inputs readout
Tue Apr 8 16:26:07 CEST 2008
delaying L2a messages for Klaus
Mon Jul 21 15:04:34 CEST 2008
int_a7.rbf
recompiled with Normal PLLmode (till now was: no_compensation)
Mon Aug  4 20:39:18 CEST 2008
int_logic_a7_1.rbf
recompiled without CRC option, same fpga code
Wed Aug 27 2008
phase measurement included
30.6.2011
int_logic_a9.rbf 
IR are pushed ot from buffer every 2 seconds (before: 20s)
2.9.2011
int_logic_aa.rbf 
Synchronisation of Orbit counters on INT board cahnged to fit
longer L2a time (TL2 = 4208).
5.9.2011
int_logic_aa.rbf. Now only 1024-2047 BCids are used for INT/L2 sync.
13.11.2013
int_logic_verAB.rbf   -first version for run2 (100 classes, new readout)
1.4.2014 int_logic_verAC.rbf
CTP readout -> word 4 bit 11 is always 1 in run2 (was 0 in run1)
9.4.2014 int_logic_verAC.rbf
another AC version word4/bit12 is run2-flag, ctp readout is ok now
10.2.2014
AD timing introduced

