/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_proc_7.H $       */
/*                                                                        */
/* OpenPOWER sbe Project                                                  */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019                             */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_proc_7_H_
#define __p10_scom_proc_7_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace proc
{
#endif


static const uint64_t INT_CQ_PBI_CTL = 0x02010815ull;

static const uint32_t INT_CQ_PBI_CTL_DIS_ECCCHK_PBI = 0;
static const uint32_t INT_CQ_PBI_CTL_DIS_ECCCHK_PBDI = 1;
static const uint32_t INT_CQ_PBI_CTL_EN_TUNNEL_THR = 2;
static const uint32_t INT_CQ_PBI_CTL_EN_TUNNEL_NXC = 3;
static const uint32_t INT_CQ_PBI_CTL_RESERVED_4_7 = 4;
static const uint32_t INT_CQ_PBI_CTL_RESERVED_4_7_LEN = 4;
static const uint32_t INT_CQ_PBI_CTL_TRACE_BUS_SEL_0_1 = 8;
static const uint32_t INT_CQ_PBI_CTL_TRACE_BUS_SEL_0_1_LEN = 2;
static const uint32_t INT_CQ_PBI_CTL_CQ_TRACE_SEL_0_1 = 10;
static const uint32_t INT_CQ_PBI_CTL_CQ_TRACE_SEL_0_1_LEN = 2;
static const uint32_t INT_CQ_PBI_CTL_DIS_DMA_W = 12;
static const uint32_t INT_CQ_PBI_CTL_DMA_W_CRESP = 13;
static const uint32_t INT_CQ_PBI_CTL_FORCE_ECC_CE = 14;
static const uint32_t INT_CQ_PBI_CTL_FORCE_ECC_UE = 15;
static const uint32_t INT_CQ_PBI_CTL_REG_ORDER_ALL = 16;
static const uint32_t INT_CQ_PBI_CTL_RESERVED_17_21 = 17;
static const uint32_t INT_CQ_PBI_CTL_RESERVED_17_21_LEN = 5;
static const uint32_t INT_CQ_PBI_CTL_FORCE_TM_LOCAL = 22;
static const uint32_t INT_CQ_PBI_CTL_RESERVED_23_31 = 23;
static const uint32_t INT_CQ_PBI_CTL_RESERVED_23_31_LEN = 9;
// proc/reg00033.H

static const uint64_t INT_CQ_PBO_CTL = 0x02010816ull;

static const uint32_t INT_CQ_PBO_CTL_DIS_ECCCHK_PBDO = 0;
static const uint32_t INT_CQ_PBO_CTL_RESERVED_1 = 1;
static const uint32_t INT_CQ_PBO_CTL_FORCE_P9_GRP_INTRP = 2;
static const uint32_t INT_CQ_PBO_CTL_FORCE_VH_LS_INTRP = 3;
static const uint32_t INT_CQ_PBO_CTL_FORCE_VH_VP_INTRP = 4;
static const uint32_t INT_CQ_PBO_CTL_FORCE_MAX_SCOPE_INTRP = 5;
static const uint32_t INT_CQ_PBO_CTL_RESERVED_6 = 6;
static const uint32_t INT_CQ_PBO_CTL_DROP_PRI_INTRP = 7;
static const uint32_t INT_CQ_PBO_CTL_RESERVED_8 = 8;
static const uint32_t INT_CQ_PBO_CTL_DROP_PRI_DMA = 9;
static const uint32_t INT_CQ_PBO_CTL_DROP_MASK_0_5 = 10;
static const uint32_t INT_CQ_PBO_CTL_DROP_MASK_0_5_LEN = 6;
static const uint32_t INT_CQ_PBO_CTL_SLOW_CMD_RATE = 16;
static const uint32_t INT_CQ_PBO_CTL_EN_RANDOM_BACKOFF = 17;
static const uint32_t INT_CQ_PBO_CTL_RESERVED_18 = 18;
static const uint32_t INT_CQ_PBO_CTL_EN_CILD_BACKOFF = 19;
static const uint32_t INT_CQ_PBO_CTL_FORCE_ECC_CE = 20;
static const uint32_t INT_CQ_PBO_CTL_FORCE_ECC_UE = 21;
static const uint32_t INT_CQ_PBO_CTL_INJ_DIST = 22;
static const uint32_t INT_CQ_PBO_CTL_RESERVED_23 = 23;
static const uint32_t INT_CQ_PBO_CTL_DISABLE_INJECT = 24;
static const uint32_t INT_CQ_PBO_CTL_FORCE_CL_INJECT = 25;
static const uint32_t INT_CQ_PBO_CTL_FORCE_PR_INJECT = 26;
static const uint32_t INT_CQ_PBO_CTL_HANG_ON_ADDR_ERROR = 27;
static const uint32_t INT_CQ_PBO_CTL_HISTCNT_MAX = 28;
static const uint32_t INT_CQ_PBO_CTL_HISTCNT_MAX_LEN = 3;
static const uint32_t INT_CQ_PBO_CTL_POLLCNT_MAX = 31;
static const uint32_t INT_CQ_PBO_CTL_POLLCNT_MAX_LEN = 3;
static const uint32_t INT_CQ_PBO_CTL_POLLCNT_RTY_VP = 34;
static const uint32_t INT_CQ_PBO_CTL_POLLCNT_RTY_GRP = 35;
static const uint32_t INT_CQ_PBO_CTL_POLLCNT_BCASTN = 36;
static const uint32_t INT_CQ_PBO_CTL_RESERVED_37_44 = 37;
static const uint32_t INT_CQ_PBO_CTL_RESERVED_37_44_LEN = 8;
static const uint32_t INT_CQ_PBO_CTL_DISABLE_NN_RN = 45;
static const uint32_t INT_CQ_PBO_CTL_DISABLE_VG_NOT_SYS = 46;
static const uint32_t INT_CQ_PBO_CTL_DISABLE_G = 47;
static const uint32_t INT_CQ_PBO_CTL_DISABLE_LN = 48;
static const uint32_t INT_CQ_PBO_CTL_SKIP_G = 49;
static const uint32_t INT_CQ_PBO_CTL_WRQ_CMD_REJ_DISABLE = 50;
static const uint32_t INT_CQ_PBO_CTL_RDQ_CMD_REJ_DISABLE = 51;
static const uint32_t INT_CQ_PBO_CTL_INTQ_CMD_REJ_DISABLE = 52;
static const uint32_t INT_CQ_PBO_CTL_REDUCE_ORDER_EQPOST = 53;
static const uint32_t INT_CQ_PBO_CTL_REDUCE_ORDER_DMA = 54;
static const uint32_t INT_CQ_PBO_CTL_DROP_PRI_CI_WR = 55;
static const uint32_t INT_CQ_PBO_CTL_DROP_PRI_CI_RD = 56;
static const uint32_t INT_CQ_PBO_CTL_DISABLE_EARLY_HIST = 57;
static const uint32_t INT_CQ_PBO_CTL_ALTER_EARLY_HIST = 58;
static const uint32_t INT_CQ_PBO_CTL_RESERVED_59_63 = 59;
static const uint32_t INT_CQ_PBO_CTL_RESERVED_59_63_LEN = 5;
// proc/reg00033.H

static const uint64_t INT_CQ_PMC_6 = 0x0201082eull;

static const uint32_t INT_CQ_PMC_6_INT_CQ_PMC_6_COUNT_0_47 = 16;
static const uint32_t INT_CQ_PMC_6_INT_CQ_PMC_6_COUNT_0_47_LEN = 48;
// proc/reg00033.H

static const uint64_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2 = 0x02010a9cull;

static const uint32_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2_RESERVED_0_1 = 0;
static const uint32_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2_RESERVED_0_1_LEN = 2;
static const uint32_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2_MAX_OUTSTANDING_NXC_FETCH = 2;
static const uint32_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2_MAX_OUTSTANDING_NXC_FETCH_LEN = 6;
static const uint32_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2_RESERVED_8_9 = 8;
static const uint32_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2_RESERVED_8_9_LEN = 2;
static const uint32_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2_MAX_OUTSTANDING_LD_RMT_PC = 10;
static const uint32_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2_MAX_OUTSTANDING_LD_RMT_PC_LEN = 6;
static const uint32_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2_RESERVED_16_17 = 16;
static const uint32_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2_RESERVED_16_17_LEN = 2;
static const uint32_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2_MAX_OUTSTANDING_ST_RMT_PC = 18;
static const uint32_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2_MAX_OUTSTANDING_ST_RMT_PC_LEN = 6;
static const uint32_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2_RESERVED_24_25 = 24;
static const uint32_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2_RESERVED_24_25_LEN = 2;
static const uint32_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2_MAX_OUTSTANDING_ST_RMT_VC = 26;
static const uint32_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2_MAX_OUTSTANDING_ST_RMT_VC_LEN = 6;
static const uint32_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2_RESERVED_32_33 = 32;
static const uint32_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2_RESERVED_32_33_LEN = 2;
static const uint32_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2_MAX_OUTSTANDING_LD_LCL_VC = 34;
static const uint32_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2_MAX_OUTSTANDING_LD_LCL_VC_LEN = 6;
static const uint32_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2_RESERVED_40_41 = 40;
static const uint32_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2_RESERVED_40_41_LEN = 2;
static const uint32_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2_MAX_OUTSTANDING_LD_RMT_VC = 42;
static const uint32_t INT_PC_NXC_REGS_ADDITIONAL_PERF_2_MAX_OUTSTANDING_LD_RMT_VC_LEN = 6;
// proc/reg00033.H

static const uint64_t INT_PC_NXC_REGS_FLUSH_INJECT = 0x02010a82ull;

static const uint32_t INT_PC_NXC_REGS_FLUSH_INJECT_RESERVED_0_1 = 0;
static const uint32_t INT_PC_NXC_REGS_FLUSH_INJECT_RESERVED_0_1_LEN = 2;
static const uint32_t INT_PC_NXC_REGS_FLUSH_INJECT_NXC_TYPE = 2;
static const uint32_t INT_PC_NXC_REGS_FLUSH_INJECT_NXC_TYPE_LEN = 2;
static const uint32_t INT_PC_NXC_REGS_FLUSH_INJECT_BLOCKID = 4;
static const uint32_t INT_PC_NXC_REGS_FLUSH_INJECT_BLOCKID_LEN = 4;
static const uint32_t INT_PC_NXC_REGS_FLUSH_INJECT_OFFSET = 8;
static const uint32_t INT_PC_NXC_REGS_FLUSH_INJECT_OFFSET_LEN = 24;
static const uint32_t INT_PC_NXC_REGS_FLUSH_INJECT_RESERVED_32_33 = 32;
static const uint32_t INT_PC_NXC_REGS_FLUSH_INJECT_RESERVED_32_33_LEN = 2;
static const uint32_t INT_PC_NXC_REGS_FLUSH_INJECT_NXC_TYPE_MASK = 34;
static const uint32_t INT_PC_NXC_REGS_FLUSH_INJECT_NXC_TYPE_MASK_LEN = 2;
static const uint32_t INT_PC_NXC_REGS_FLUSH_INJECT_BLOCKID_MASK = 36;
static const uint32_t INT_PC_NXC_REGS_FLUSH_INJECT_BLOCKID_MASK_LEN = 4;
static const uint32_t INT_PC_NXC_REGS_FLUSH_INJECT_OFFSET_MASK = 40;
static const uint32_t INT_PC_NXC_REGS_FLUSH_INJECT_OFFSET_MASK_LEN = 24;
// proc/reg00033.H

static const uint64_t INT_PC_NXC_REGS_WATCH2_DATA2 = 0x02010ab6ull;
// proc/reg00033.H

static const uint64_t INT_PC_REGS_AIB_TX_ORDER = 0x02010a16ull;

static const uint32_t INT_PC_REGS_AIB_TX_ORDER_NO_ORDERING_DMA_RD_WR = 12;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_NO_ORDERING_ST_RMT_PC_CHKI = 13;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_NO_ORDERING_ST_RMT_PC_NCKI = 14;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_NO_ORDERING_ST_RMT_VC = 15;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_RESERVED_16_18 = 16;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_RESERVED_16_18_LEN = 3;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_REGS_ORDERING_TAG = 19;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_REGS_ORDERING_TAG_LEN = 5;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_RESERVED_24_26 = 24;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_RESERVED_24_26_LEN = 3;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_NXC_ST_RMT_PC_CHKI_ORDERING_TAG = 27;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_NXC_ST_RMT_PC_CHKI_ORDERING_TAG_LEN = 5;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_RESERVED_32_34 = 32;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_RESERVED_32_34_LEN = 3;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_NXC_LD_RSP_ORDERING_TAG = 35;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_NXC_LD_RSP_ORDERING_TAG_LEN = 5;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_RESERVED_40_42 = 40;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_RESERVED_40_42_LEN = 3;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_NXC_LD_RMT_ORDERING_TAG = 43;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_NXC_LD_RMT_ORDERING_TAG_LEN = 5;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_RESERVED_48_50 = 48;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_RESERVED_48_50_LEN = 3;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_NXC_ST_RMT_PC_NCKI_ORDERING_TAG = 51;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_NXC_ST_RMT_PC_NCKI_ORDERING_TAG_LEN = 5;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_RESERVED_56_58 = 56;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_RESERVED_56_58_LEN = 3;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_NXC_ST_RMT_VC_ORDERING_TAG = 59;
static const uint32_t INT_PC_REGS_AIB_TX_ORDER_NXC_ST_RMT_VC_ORDERING_TAG_LEN = 5;
// proc/reg00033.H

static const uint64_t INT_PC_REGS_DBG_ATX_ORDER_1 = 0x02010a38ull;
// proc/reg00033.H

static const uint64_t INT_PC_REGS_END_BLOCK_MODE = 0x02010a0aull;

static const uint32_t INT_PC_REGS_END_BLOCK_MODE_INT_PC_END_BLOCK_MODE = 0;
static const uint32_t INT_PC_REGS_END_BLOCK_MODE_INT_PC_END_BLOCK_MODE_LEN = 32;
// proc/reg00033.H

static const uint64_t INT_PC_REGS_ERR1_WOF_DETAIL = 0x02010acbull;

static const uint32_t INT_PC_REGS_ERR1_WOF_DETAIL_INT_PC_ERR1_WOF_DETAIL = 0;
static const uint32_t INT_PC_REGS_ERR1_WOF_DETAIL_INT_PC_ERR1_WOF_DETAIL_LEN = 64;
// proc/reg00033.H

static const uint64_t INT_PC_REGS_TCTXT_EN1 = 0x02010b04ull;

static const uint32_t INT_PC_REGS_TCTXT_EN1_8_EN = 0;
static const uint32_t INT_PC_REGS_TCTXT_EN1_8_EN_LEN = 8;
static const uint32_t INT_PC_REGS_TCTXT_EN1_9_EN = 8;
static const uint32_t INT_PC_REGS_TCTXT_EN1_9_EN_LEN = 8;
static const uint32_t INT_PC_REGS_TCTXT_EN1_10_EN = 16;
static const uint32_t INT_PC_REGS_TCTXT_EN1_10_EN_LEN = 8;
static const uint32_t INT_PC_REGS_TCTXT_EN1_11_EN = 24;
static const uint32_t INT_PC_REGS_TCTXT_EN1_11_EN_LEN = 8;
static const uint32_t INT_PC_REGS_TCTXT_EN1_12_EN = 32;
static const uint32_t INT_PC_REGS_TCTXT_EN1_12_EN_LEN = 8;
static const uint32_t INT_PC_REGS_TCTXT_EN1_13_EN = 40;
static const uint32_t INT_PC_REGS_TCTXT_EN1_13_EN_LEN = 8;
static const uint32_t INT_PC_REGS_TCTXT_EN1_14_EN = 48;
static const uint32_t INT_PC_REGS_TCTXT_EN1_14_EN_LEN = 8;
static const uint32_t INT_PC_REGS_TCTXT_EN1_15_EN = 56;
static const uint32_t INT_PC_REGS_TCTXT_EN1_15_EN_LEN = 8;
// proc/reg00033.H

static const uint64_t INT_VC_AIB_TIMEOUT = 0x02010923ull;

static const uint32_t INT_VC_AIB_TIMEOUT_INT_VC_AIB_TIMEOUT_DELAY = 58;
static const uint32_t INT_VC_AIB_TIMEOUT_INT_VC_AIB_TIMEOUT_DELAY_LEN = 6;
// proc/reg00033.H

static const uint64_t INT_VC_ENDC_WATCH1_DATA0 = 0x020109acull;
// proc/reg00033.H

static const uint64_t INT_VC_ERR_CFG_G0R1 = 0x020109c1ull;

static const uint32_t INT_VC_ERR_CFG_G0R1_INT_VC_ERR_CFG_G0R1_ERROR_CONFIG = 0;
static const uint32_t INT_VC_ERR_CFG_G0R1_INT_VC_ERR_CFG_G0R1_ERROR_CONFIG_LEN = 64;
// proc/reg00033.H

static const uint64_t INT_VC_QUEUES_CFG_REM_1 = 0x02010918ull;

static const uint32_t INT_VC_QUEUES_CFG_REM_1_IRQ_DISABLE = 0;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_IRQ_DROP_EQ_INJECT_FROM_CORE = 1;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_IRQ_PREFETCH_DISTANCE = 2;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_IRQ_PREFETCH_DISTANCE_LEN = 6;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_RESERVED_8_10 = 8;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_RESERVED_8_10_LEN = 3;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_IRQ_MAX_CRD_TO_CQ = 11;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_IRQ_MAX_CRD_TO_CQ_LEN = 5;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_RESERVED_16_18 = 16;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_RESERVED_16_18_LEN = 3;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_IRQ_MAX_CRD_TO_PC = 19;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_IRQ_MAX_CRD_TO_PC_LEN = 5;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_IRQ_MAX_NB_OUTSTANDING_DEM = 24;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_IRQ_MAX_NB_OUTSTANDING_DEM_LEN = 4;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_IRQ_MIN_NB_OUTSTANDING_DEM = 28;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_IRQ_MIN_NB_OUTSTANDING_DEM_LEN = 4;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_RESERVED_32_33 = 32;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_RESERVED_32_33_LEN = 2;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_IRQ_FULL = 34;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_IRQ_IDLE = 35;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_RESERVED_36_37 = 36;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_RESERVED_36_37_LEN = 2;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_ERQ_ENABLE_MEMORY_BACKING = 38;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_ERQ_FULL_WRITEBACK_ENABLE = 39;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_RESERVED_40_41 = 40;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_RESERVED_40_41_LEN = 2;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_ERQ_MEM_SIZE = 42;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_ERQ_MEM_SIZE_LEN = 6;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_RESERVED_48_49 = 48;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_RESERVED_48_49_LEN = 2;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_ERQ_FULL = 50;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_ERQ_IDLE = 51;
static const uint32_t INT_VC_QUEUES_CFG_REM_1_ERQ_CFG_UPD_PND = 52;
// proc/reg00033.H

static const uint64_t INT_VC_QUEUES_PERF_EVENT_SEL_2 = 0x02010928ull;

static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_2_FROM_AIB = 0;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_2_FROM_AIB_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_2_IRQ_TO_IQA = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_2_IRQ_TO_IQA_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_2_IQA_TO_DPS = 8;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_2_IQA_TO_DPS_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_2_IQA_TO_IQS = 12;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_2_IQA_TO_IQS_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_2_IQS_TO_EQA = 16;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_2_IQS_TO_EQA_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_2_EQA_TO_ERQ = 20;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_2_EQA_TO_ERQ_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_2_EQA_TO_ATX = 24;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_2_EQA_TO_ATX_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_2_EQA_TO_ENDC = 28;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_2_EQA_TO_ENDC_LEN = 4;
// proc/reg00033.H

static const uint64_t INT_VC_RECOV_ERR_G1 = 0x020109cdull;

static const uint32_t INT_VC_RECOV_ERR_G1_INT_VC_RECOV_ERR_G1_ERROR = 0;
static const uint32_t INT_VC_RECOV_ERR_G1_INT_VC_RECOV_ERR_G1_ERROR_LEN = 48;
// proc/reg00033.H

static const uint64_t NX_CH4_ADDR_3_HASH_FUNCTION_REG = 0x02011144ull;

static const uint32_t NX_CH4_ADDR_3_HASH_FUNCTION_REG_ADDRESS_3_HASH_FUNCTION = 0;
static const uint32_t NX_CH4_ADDR_3_HASH_FUNCTION_REG_ADDRESS_3_HASH_FUNCTION_LEN = 64;
// proc/reg00033.H

static const uint64_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_RW = 0x02011080ull;
static const uint64_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_WO_AND = 0x02011081ull;
static const uint64_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_WO_OR = 0x02011082ull;

static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_PBI_PE_FIR = 0;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_PBUS_ECC_CE_FIR = 1;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_PBUS_ECC_UE_FIR = 2;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_PBUS_ECC_SUE_FIR = 3;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_INBD_ARRAY_ECC_CE_FIR = 4;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_INBD_ARRAY_ECC_UE_FIR = 5;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_PASTE_REJECT_FIR = 6;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_PBUS_CMD_HANG_FIR = 7;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_PBUS_READ_ARE_FIR = 8;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_PBUS_WRITE_ARE_FIR = 9;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_PBUS_MISC_HW_FIR = 10;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_MMIO_BAR_PE_FIR = 11;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_UMAC_WC_INT_ADDR_UE_FIR = 12;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_PBUS_LOAD_LINK_ERR_FIR = 13;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_PBUS_STORE_LINK_ERR_FIR = 14;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_RESERVED_15_FIR = 15;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_PBI_INTERNAL_HANG_FIR = 16;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_ERAT_ARRAY_PE_FIR = 17;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_ERAT_ARRAY_CE_FIR = 18;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_ERAT_ARRAY_UE_FIR = 19;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_ERAT_ARRAY_SUE_FIR = 20;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_ERAT_CICO_HANG_FIR = 21;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_ERAT_CNTRL_ERR_FIR = 22;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_PB_XLAT_DATA_UE_FIR = 23;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_PB_XLAT_DATA_SUE_FIR = 24;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_UMAC_LD_LINK_ERR_FIR = 25;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_UMAC_LINK_ABORT_FIR = 26;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_UMAC_CRB_UE_FIR = 27;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_UMAC_CRB_SUE_FIR = 28;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_ERAT_LOCAL_CSTOP_FIR = 29;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_OTHER_SCOM_PE_FIR = 30;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_RNG_SCOM_WRITE_FIR = 31;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_RNG_FIRST_FAIL_FIR = 32;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_RNG_SECOND_FAIL_FIR = 33;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_RNG_CNTRL_LOGIC_ERR_FIR = 34;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_NMMU_LOCAL_XSTOP_FIR = 35;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_VAS_LOCAL_XSTOP_FIR = 36;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_PBCQ_CNTRL_LOGIC_ERR_FIR = 37;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_FAILED_LINK_ON_INTERRUPT_FIR = 38;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_UMAC_WC_INT_ADDR_SUE_FIR = 39;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_SMF_ERROR_FIR = 40;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_REG_PBUS_NX_TOPOLOGY_INDEX_ERROR_FIR = 41;
// proc/reg00033.H

static const uint64_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG = 0x020110a9ull;

static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_ENABLE = 0;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_FREEZE = 1;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_RESET = 2;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_DIS_GLOB_SCOM = 3;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_PRESCALAR_SEL0 = 4;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_PRESCALAR_SEL0_LEN = 2;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_PRESCALAR_SEL1 = 6;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_PRESCALAR_SEL1_LEN = 2;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_PRESCALAR_SEL2 = 8;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_PRESCALAR_SEL2_LEN = 2;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_PRESCALAR_SEL3 = 10;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_PRESCALAR_SEL3_LEN = 2;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_CNT0_PAIR_OP = 12;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_CNT0_PAIR_OP_LEN = 2;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_CNT1_PAIR_OP = 14;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_CNT1_PAIR_OP_LEN = 2;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_CNT2_PAIR_OP = 16;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_CNT2_PAIR_OP_LEN = 2;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_CNT3_PAIR_OP = 18;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_CNT3_PAIR_OP_LEN = 2;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_CNT0_MUX_SEL = 20;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_CNT0_MUX_SEL_LEN = 3;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_CNT1_MUX_SEL = 23;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_CNT1_MUX_SEL_LEN = 3;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_CNT2_MUX_SEL = 26;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_CNT2_MUX_SEL_LEN = 3;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_CNT3_MUX_SEL = 29;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_CNT3_MUX_SEL_LEN = 3;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_FREEZE_ON_OVERFLOW = 32;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_CASCADE = 33;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_CONTROL_REG_CASCADE_LEN = 3;
// proc/reg00033.H

static const uint64_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_COUNTER_REG = 0x020110aaull;

static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_COUNTER_REG_0 = 0;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_COUNTER_REG_0_LEN = 16;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_COUNTER_REG_1 = 16;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_COUNTER_REG_1_LEN = 16;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_COUNTER_REG_2 = 32;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_COUNTER_REG_2_LEN = 16;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_COUNTER_REG_3 = 48;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_PMU1_COUNTER_REG_3_LEN = 16;
// proc/reg00033.H

static const uint64_t NX_PBI_RNG_BYPASS = 0x020110e4ull;

static const uint32_t NX_PBI_RNG_BYPASS_RRN_BYPASS_DATA = 0;
static const uint32_t NX_PBI_RNG_BYPASS_RRN_BYPASS_DATA_LEN = 64;
// proc/reg00033.H

static const uint64_t NX_PBI_RNG_ST0 = 0x020110e1ull;

static const uint32_t NX_PBI_RNG_ST0_REPTEST_MATCH_TH = 0;
static const uint32_t NX_PBI_RNG_ST0_REPTEST_MATCH_TH_LEN = 2;
static const uint32_t NX_PBI_RNG_ST0_REPTEST_SOFT_FAIL_TH = 2;
static const uint32_t NX_PBI_RNG_ST0_REPTEST_SOFT_FAIL_TH_LEN = 5;
static const uint32_t NX_PBI_RNG_ST0_ADAPTEST_SAMPLE_SIZE = 7;
static const uint32_t NX_PBI_RNG_ST0_ADAPTEST_SAMPLE_SIZE_LEN = 2;
static const uint32_t NX_PBI_RNG_ST0_ADAPTEST_WINDOW_SIZE = 9;
static const uint32_t NX_PBI_RNG_ST0_ADAPTEST_WINDOW_SIZE_LEN = 3;
static const uint32_t NX_PBI_RNG_ST0_ADAPTEST_RRN_RNG0_MATCH_TH = 12;
static const uint32_t NX_PBI_RNG_ST0_ADAPTEST_RRN_RNG0_MATCH_TH_LEN = 12;
static const uint32_t NX_PBI_RNG_ST0_ADAPTEST_RRN_RNG1_MATCH_TH = 24;
static const uint32_t NX_PBI_RNG_ST0_ADAPTEST_RRN_RNG1_MATCH_TH_LEN = 12;
static const uint32_t NX_PBI_RNG_ST0_ADAPTEST_CRN_RNG0_MATCH_TH = 36;
static const uint32_t NX_PBI_RNG_ST0_ADAPTEST_CRN_RNG0_MATCH_TH_LEN = 12;
static const uint32_t NX_PBI_RNG_ST0_ADAPTEST_CRN_RNG1_MATCH_TH = 48;
static const uint32_t NX_PBI_RNG_ST0_ADAPTEST_CRN_RNG1_MATCH_TH_LEN = 12;
// proc/reg00033.H

static const uint64_t NX_PBI_UMAC_SYM_HI_PRIOR_RCV_FIFO_BAR = 0x020110c1ull;

static const uint32_t NX_PBI_UMAC_SYM_HI_PRIOR_RCV_FIFO_BAR_SYM_HI_PRIORITY_RCV_FIFO_BAR = 8;
static const uint32_t NX_PBI_UMAC_SYM_HI_PRIOR_RCV_FIFO_BAR_SYM_HI_PRIORITY_RCV_FIFO_BAR_LEN = 46;
static const uint32_t NX_PBI_UMAC_SYM_HI_PRIOR_RCV_FIFO_BAR_SYM_HI_PRIORITY_RCV_FIFO_BAR_SIZE = 54;
static const uint32_t NX_PBI_UMAC_SYM_HI_PRIOR_RCV_FIFO_BAR_SYM_HI_PRIORITY_RCV_FIFO_BAR_SIZE_LEN = 3;
// proc/reg00033.H

static const uint64_t NX_PBI_UMAC_SYM_HI_PRIOR_RCV_FIFO_CNTL = 0x020110c4ull;

static const uint32_t NX_PBI_UMAC_SYM_HI_PRIOR_RCV_FIFO_CNTL_READ_OFFSET = 4;
static const uint32_t NX_PBI_UMAC_SYM_HI_PRIOR_RCV_FIFO_CNTL_READ_OFFSET_LEN = 8;
static const uint32_t NX_PBI_UMAC_SYM_HI_PRIOR_RCV_FIFO_CNTL_QUEUED = 15;
static const uint32_t NX_PBI_UMAC_SYM_HI_PRIOR_RCV_FIFO_CNTL_QUEUED_LEN = 9;
static const uint32_t NX_PBI_UMAC_SYM_HI_PRIOR_RCV_FIFO_CNTL_HI_PRIMAX = 27;
static const uint32_t NX_PBI_UMAC_SYM_HI_PRIOR_RCV_FIFO_CNTL_HI_PRIMAX_LEN = 9;
// proc/reg00033.H

static const uint64_t NX_PBI_UMAC_SYM_LO_PRIOR_RCV_FIFO_ASB = 0x020110d0ull;

static const uint32_t NX_PBI_UMAC_SYM_LO_PRIOR_RCV_FIFO_ASB_LPID = 4;
static const uint32_t NX_PBI_UMAC_SYM_LO_PRIOR_RCV_FIFO_ASB_LPID_LEN = 12;
static const uint32_t NX_PBI_UMAC_SYM_LO_PRIOR_RCV_FIFO_ASB_PID = 20;
static const uint32_t NX_PBI_UMAC_SYM_LO_PRIOR_RCV_FIFO_ASB_PID_LEN = 20;
static const uint32_t NX_PBI_UMAC_SYM_LO_PRIOR_RCV_FIFO_ASB_TID = 44;
static const uint32_t NX_PBI_UMAC_SYM_LO_PRIOR_RCV_FIFO_ASB_TID_LEN = 16;
static const uint32_t NX_PBI_UMAC_SYM_LO_PRIOR_RCV_FIFO_ASB_ENABLE = 63;
// proc/reg00033.H

static const uint64_t NX_PBI_UMAC_STATUS_CONTROL = 0x020110d5ull;

static const uint32_t NX_PBI_UMAC_STATUS_CONTROL_CRB_READS_ENBL = 1;
static const uint32_t NX_PBI_UMAC_STATUS_CONTROL_CRB_READS_HALTED = 2;
static const uint32_t NX_PBI_UMAC_STATUS_CONTROL_UMAC_IDLE = 3;
static const uint32_t NX_PBI_UMAC_STATUS_CONTROL_QUIESCE_REQUEST = 4;
static const uint32_t NX_PBI_UMAC_STATUS_CONTROL_QUIESCE_ACHEIVED = 5;
static const uint32_t NX_PBI_UMAC_STATUS_CONTROL_QUIESCE_FAILED = 6;
static const uint32_t NX_PBI_UMAC_STATUS_CONTROL_UMAC_QUIESCED = 7;
static const uint32_t NX_PBI_UMAC_STATUS_CONTROL_PASTE_ADDR_ALIGN = 8;
// proc/reg00033.H

static const uint64_t NX_PBI_UMAC_VAS_RMA_WRITE_BASE_ADDR = 0x020110d9ull;

static const uint32_t NX_PBI_UMAC_VAS_RMA_WRITE_BASE_ADDR_VAS_RMA_WRITE_BAR = 8;
static const uint32_t NX_PBI_UMAC_VAS_RMA_WRITE_BASE_ADDR_VAS_RMA_WRITE_BAR_LEN = 24;
// proc/reg00033.H

static const uint64_t PB_COM_SCOM_EN1_STATION_EVENT_SEL = 0x0301121aull;

static const uint32_t PB_COM_SCOM_EN1_STATION_EVENT_SEL_EAST_BITWISE_ENABLE_EN1 = 24;
static const uint32_t PB_COM_SCOM_EN1_STATION_EVENT_SEL_EAST_BITWISE_ENABLE_EN1_LEN = 16;
static const uint32_t PB_COM_SCOM_EN1_STATION_EVENT_SEL_WEST_BITWISE_ENABLE_EN1 = 40;
static const uint32_t PB_COM_SCOM_EN1_STATION_EVENT_SEL_WEST_BITWISE_ENABLE_EN1_LEN = 16;
// proc/reg00033.H

static const uint64_t PB_COM_SCOM_EN2_STATION_EVENT_SEL = 0x0301125aull;

static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_SEL_EAST_BITWISE_ENABLE_EN2 = 24;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_SEL_EAST_BITWISE_ENABLE_EN2_LEN = 16;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_SEL_WEST_BITWISE_ENABLE_EN2 = 40;
static const uint32_t PB_COM_SCOM_EN2_STATION_EVENT_SEL_WEST_BITWISE_ENABLE_EN2_LEN = 16;
// proc/reg00033.H

static const uint64_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_RW = 0x03011243ull;
static const uint64_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_WO_AND = 0x03011244ull;
static const uint64_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_WO_OR = 0x03011245ull;

static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_PROTOCOL_ERROR_MASK = 0;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_OVERFLOW_ERROR_MASK = 1;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_HW_PARITY_ERROR_MASK = 2;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_FIR_SPARE_3_MASK = 3;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_COHERENCY_ERROR_MASK = 4;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_CRESP_ADDR_ERROR_MASK = 5;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_CRESP_ERROR_MASK = 6;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_HANG_RECOVERY_LIMIT_ERROR_MASK = 7;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_FIR_SPARE_8_MASK = 8;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_HANG_RECOVERY_GTE_LEVEL1_MASK = 9;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_FORCE_MP_IPL_MASK = 10;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_PB_CMD_SNOOPER_ERROR_MASK = 11;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_DATA_OVERFLOW_ERROR_MASK = 12;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_DATA_PROTOCOL_ERROR_MASK = 13;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_DATA_ROUTE_ERROR_MASK = 14;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_FIR_SPARE_15_MASK = 15;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_LINK0_PROTOCOL_ERROR_MASK = 16;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_LINK0_OVERFLOW_ERROR_MASK = 17;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_LINK0_HW_PARITY_ERROR_MASK = 18;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_LINK1_PROTOCOL_ERROR_MASK = 19;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_LINK1_OVERFLOW_ERROR_MASK = 20;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_MASK_REG_LINK1_HW_PARITY_ERROR_MASK = 21;
// proc/reg00033.H

static const uint64_t PB_COM_SCOM_EN2_STATION_GP_CMD_RATE = 0x0301126aull;

static const uint32_t PB_COM_SCOM_EN2_STATION_GP_CMD_RATE_0_EN2 = 0;
static const uint32_t PB_COM_SCOM_EN2_STATION_GP_CMD_RATE_0_EN2_LEN = 8;
static const uint32_t PB_COM_SCOM_EN2_STATION_GP_CMD_RATE_1_EN2 = 8;
static const uint32_t PB_COM_SCOM_EN2_STATION_GP_CMD_RATE_1_EN2_LEN = 8;
static const uint32_t PB_COM_SCOM_EN2_STATION_GP_CMD_RATE_2_EN2 = 16;
static const uint32_t PB_COM_SCOM_EN2_STATION_GP_CMD_RATE_2_EN2_LEN = 8;
static const uint32_t PB_COM_SCOM_EN2_STATION_GP_CMD_RATE_3_EN2 = 24;
static const uint32_t PB_COM_SCOM_EN2_STATION_GP_CMD_RATE_3_EN2_LEN = 8;
static const uint32_t PB_COM_SCOM_EN2_STATION_GP_CMD_RATE_4_EN2 = 32;
static const uint32_t PB_COM_SCOM_EN2_STATION_GP_CMD_RATE_4_EN2_LEN = 8;
static const uint32_t PB_COM_SCOM_EN2_STATION_GP_CMD_RATE_5_EN2 = 40;
static const uint32_t PB_COM_SCOM_EN2_STATION_GP_CMD_RATE_5_EN2_LEN = 8;
static const uint32_t PB_COM_SCOM_EN2_STATION_GP_CMD_RATE_6_EN2 = 48;
static const uint32_t PB_COM_SCOM_EN2_STATION_GP_CMD_RATE_6_EN2_LEN = 8;
static const uint32_t PB_COM_SCOM_EN2_STATION_GP_CMD_RATE_7_EN2 = 56;
static const uint32_t PB_COM_SCOM_EN2_STATION_GP_CMD_RATE_7_EN2_LEN = 8;
// proc/reg00033.H

static const uint64_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT = 0x0301124dull;

static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_0_EN_NEXT_EN2 = 0;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_1_EN_NEXT_EN2 = 1;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_2_EN_NEXT_EN2 = 2;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_3_EN_NEXT_EN2 = 3;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_4_EN_NEXT_EN2 = 4;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_5_EN_NEXT_EN2 = 5;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_6_EN_NEXT_EN2 = 6;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_7_EN_NEXT_EN2 = 7;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_0_ADDR_DIS_NEXT_EN2 = 8;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_1_ADDR_DIS_NEXT_EN2 = 9;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_2_ADDR_DIS_NEXT_EN2 = 10;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_3_ADDR_DIS_NEXT_EN2 = 11;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_4_ADDR_DIS_NEXT_EN2 = 12;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_5_ADDR_DIS_NEXT_EN2 = 13;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_6_ADDR_DIS_NEXT_EN2 = 14;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_7_ADDR_DIS_NEXT_EN2 = 15;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_0_MODE_NEXT_EN2 = 16;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_0_ID_NEXT_EN2 = 17;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_0_ID_NEXT_EN2_LEN = 3;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_1_MODE_NEXT_EN2 = 20;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_1_ID_NEXT_EN2 = 21;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_1_ID_NEXT_EN2_LEN = 3;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_2_MODE_NEXT_EN2 = 24;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_2_ID_NEXT_EN2 = 25;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_2_ID_NEXT_EN2_LEN = 3;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_3_MODE_NEXT_EN2 = 28;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_3_ID_NEXT_EN2 = 29;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_3_ID_NEXT_EN2_LEN = 3;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_4_MODE_NEXT_EN2 = 32;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_4_ID_NEXT_EN2 = 33;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_4_ID_NEXT_EN2_LEN = 3;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_5_MODE_NEXT_EN2 = 36;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_5_ID_NEXT_EN2 = 37;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_5_ID_NEXT_EN2_LEN = 3;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_6_MODE_NEXT_EN2 = 40;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_6_ID_NEXT_EN2 = 41;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_6_ID_NEXT_EN2_LEN = 3;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_7_MODE_NEXT_EN2 = 44;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_7_ID_NEXT_EN2 = 45;
static const uint32_t PB_COM_SCOM_EN2_STATION_HP_MODE2_NEXT_7_ID_NEXT_EN2_LEN = 3;
// proc/reg00033.H

static const uint64_t PB_COM_SCOM_EN3_STATION_EVENT_SEL = 0x0301129aull;

static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_PBN_EVENT_SEL0 = 0;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_PBN_EVENT_SEL0_LEN = 3;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_PBN_EVENT_SEL1 = 3;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_PBN_EVENT_SEL1_LEN = 3;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_PBN_EVENT_SEL2 = 6;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_PBN_EVENT_SEL2_LEN = 3;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_PBN_EVENT_SEL3 = 9;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_PBN_EVENT_SEL3_LEN = 3;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_PBN_EVENT_SEL4 = 12;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_PBN_EVENT_SEL4_LEN = 3;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_PBN_EVENT_SEL5 = 15;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_PBN_EVENT_SEL5_LEN = 3;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_PBN_EVENT_SEL6 = 18;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_PBN_EVENT_SEL6_LEN = 3;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_PBN_EVENT_SEL7 = 21;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_PBN_EVENT_SEL7_LEN = 3;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_EVENT_EAST_BITWISE_ENABLE_EN3 = 24;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_EVENT_EAST_BITWISE_ENABLE_EN3_LEN = 16;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_EVENT_WEST_BITWISE_ENABLE_EN3 = 40;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_EVENT_WEST_BITWISE_ENABLE_EN3_LEN = 16;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_PBN_EVENT_PORT_SEL = 56;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_PBN_EVENT_PORT_SEL2 = 57;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_CNPMN_PBN_MASK = 58;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_CNPMN_MC2_MASK = 59;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_CNPMN_MC3_MASK = 60;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_CNPMN_VAS_MASK = 61;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_CNPMN_INT_MASK = 62;
static const uint32_t PB_COM_SCOM_EN3_STATION_EVENT_SEL_CNPMN_PE1_MASK = 63;
// proc/reg00033.H

static const uint64_t PB_COM_SCOM_EN4_STATION_EVENT_SEL = 0x030112daull;

static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_SEL_EAST_BITWISE_ENABLE_EN4 = 24;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_SEL_EAST_BITWISE_ENABLE_EN4_LEN = 16;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_SEL_WEST_BITWISE_ENABLE_EN4 = 40;
static const uint32_t PB_COM_SCOM_EN4_STATION_EVENT_SEL_WEST_BITWISE_ENABLE_EN4_LEN = 16;
// proc/reg00033.H

static const uint64_t PB_COM_SCOM_EN4_STATION_GP_CMD_RATE = 0x030112eaull;

static const uint32_t PB_COM_SCOM_EN4_STATION_GP_CMD_RATE_0_EN4 = 0;
static const uint32_t PB_COM_SCOM_EN4_STATION_GP_CMD_RATE_0_EN4_LEN = 8;
static const uint32_t PB_COM_SCOM_EN4_STATION_GP_CMD_RATE_1_EN4 = 8;
static const uint32_t PB_COM_SCOM_EN4_STATION_GP_CMD_RATE_1_EN4_LEN = 8;
static const uint32_t PB_COM_SCOM_EN4_STATION_GP_CMD_RATE_2_EN4 = 16;
static const uint32_t PB_COM_SCOM_EN4_STATION_GP_CMD_RATE_2_EN4_LEN = 8;
static const uint32_t PB_COM_SCOM_EN4_STATION_GP_CMD_RATE_3_EN4 = 24;
static const uint32_t PB_COM_SCOM_EN4_STATION_GP_CMD_RATE_3_EN4_LEN = 8;
static const uint32_t PB_COM_SCOM_EN4_STATION_GP_CMD_RATE_4_EN4 = 32;
static const uint32_t PB_COM_SCOM_EN4_STATION_GP_CMD_RATE_4_EN4_LEN = 8;
static const uint32_t PB_COM_SCOM_EN4_STATION_GP_CMD_RATE_5_EN4 = 40;
static const uint32_t PB_COM_SCOM_EN4_STATION_GP_CMD_RATE_5_EN4_LEN = 8;
static const uint32_t PB_COM_SCOM_EN4_STATION_GP_CMD_RATE_6_EN4 = 48;
static const uint32_t PB_COM_SCOM_EN4_STATION_GP_CMD_RATE_6_EN4_LEN = 8;
static const uint32_t PB_COM_SCOM_EN4_STATION_GP_CMD_RATE_7_EN4 = 56;
static const uint32_t PB_COM_SCOM_EN4_STATION_GP_CMD_RATE_7_EN4_LEN = 8;
// proc/reg00033.H

static const uint64_t PB_COM_SCOM_EQ1_EXTFIR_ACTION0_REG = 0x03011074ull;

static const uint32_t PB_COM_SCOM_EQ1_EXTFIR_ACTION0_REG_EXTFIR_ACTION0 = 0;
static const uint32_t PB_COM_SCOM_EQ1_EXTFIR_ACTION0_REG_EXTFIR_ACTION0_LEN = 8;
// proc/reg00033.H

static const uint64_t PB_COM_SCOM_EQ1_EXTFIR_ACTION1_REG = 0x03011075ull;

static const uint32_t PB_COM_SCOM_EQ1_EXTFIR_ACTION1_REG_EXTFIR_ACTION1 = 0;
static const uint32_t PB_COM_SCOM_EQ1_EXTFIR_ACTION1_REG_EXTFIR_ACTION1_LEN = 8;
// proc/reg00033.H

static const uint64_t PB_COM_SCOM_EQ1_STATION_SP_CMD_RATE = 0x0301106bull;

static const uint32_t PB_COM_SCOM_EQ1_STATION_SP_CMD_RATE_0_EQ1 = 0;
static const uint32_t PB_COM_SCOM_EQ1_STATION_SP_CMD_RATE_0_EQ1_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ1_STATION_SP_CMD_RATE_1_EQ1 = 8;
static const uint32_t PB_COM_SCOM_EQ1_STATION_SP_CMD_RATE_1_EQ1_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ1_STATION_SP_CMD_RATE_2_EQ1 = 16;
static const uint32_t PB_COM_SCOM_EQ1_STATION_SP_CMD_RATE_2_EQ1_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ1_STATION_SP_CMD_RATE_3_EQ1 = 24;
static const uint32_t PB_COM_SCOM_EQ1_STATION_SP_CMD_RATE_3_EQ1_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ1_STATION_SP_CMD_RATE_4_EQ1 = 32;
static const uint32_t PB_COM_SCOM_EQ1_STATION_SP_CMD_RATE_4_EQ1_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ1_STATION_SP_CMD_RATE_5_EQ1 = 40;
static const uint32_t PB_COM_SCOM_EQ1_STATION_SP_CMD_RATE_5_EQ1_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ1_STATION_SP_CMD_RATE_6_EQ1 = 48;
static const uint32_t PB_COM_SCOM_EQ1_STATION_SP_CMD_RATE_6_EQ1_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ1_STATION_SP_CMD_RATE_7_EQ1 = 56;
static const uint32_t PB_COM_SCOM_EQ1_STATION_SP_CMD_RATE_7_EQ1_LEN = 8;
// proc/reg00033.H

static const uint64_t PB_COM_SCOM_EQ2_STATION_FIR_ACTION0_REG = 0x03011086ull;

static const uint32_t PB_COM_SCOM_EQ2_STATION_FIR_ACTION0_REG_PB_STATION_FIR_ACTION0 = 0;
static const uint32_t PB_COM_SCOM_EQ2_STATION_FIR_ACTION0_REG_PB_STATION_FIR_ACTION0_LEN = 22;
// proc/reg00033.H

static const uint64_t PB_COM_SCOM_EQ2_STATION_FIR_ACTION1_REG = 0x03011087ull;

static const uint32_t PB_COM_SCOM_EQ2_STATION_FIR_ACTION1_REG_PB_STATION_FIR_ACTION1 = 0;
static const uint32_t PB_COM_SCOM_EQ2_STATION_FIR_ACTION1_REG_PB_STATION_FIR_ACTION1_LEN = 22;
// proc/reg00033.H

static const uint64_t PB_COM_SCOM_EQ3_STATION_CR_ERROR = 0x030110ecull;
// proc/reg00033.H

static const uint64_t PB_COM_SCOM_EQ3_STATION_HP_MODE1_NEXT = 0x030110cbull;

static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE1_NEXT_MASTER_CHIP_NEXT_EQ3 = 0;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE1_NEXT_TM_MASTER_NEXT_EQ3 = 1;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE1_NEXT_CHG_RATE_GP_MASTER_NEXT_EQ3 = 2;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE1_NEXT_CHG_RATE_SP_MASTER_NEXT_EQ3 = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE1_NEXT_NP_CMD_RATE_NEXT_EQ3 = 8;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE1_NEXT_NP_CMD_RATE_NEXT_EQ3_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE1_NEXT_G_AGGREGATE_NEXT_EQ3 = 16;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE1_NEXT_G_INDIRECT_EN_NEXT_EQ3 = 17;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE1_NEXT_G_GATHER_ENABLE_NEXT_EQ3 = 18;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE1_NEXT_MIN_G_CMD_RATE_NEXT_EQ3 = 24;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE1_NEXT_MIN_G_CMD_RATE_NEXT_EQ3_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE1_NEXT_R_AGGREGATE_NEXT_EQ3 = 32;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE1_NEXT_R_INDIRECT_EN_NEXT_EQ3 = 33;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE1_NEXT_R_GATHER_ENABLE_NEXT_EQ3 = 34;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE1_NEXT_MIN_R_CMD_RATE_NEXT_EQ3 = 40;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE1_NEXT_MIN_R_CMD_RATE_NEXT_EQ3_LEN = 8;
// proc/reg00033.H

static const uint64_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT = 0x030111cdull;

static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_0_EN_NEXT_EQ7 = 0;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_1_EN_NEXT_EQ7 = 1;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_2_EN_NEXT_EQ7 = 2;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_3_EN_NEXT_EQ7 = 3;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_4_EN_NEXT_EQ7 = 4;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_5_EN_NEXT_EQ7 = 5;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_6_EN_NEXT_EQ7 = 6;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_7_EN_NEXT_EQ7 = 7;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_0_ADDR_DIS_NEXT_EQ7 = 8;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_1_ADDR_DIS_NEXT_EQ7 = 9;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_2_ADDR_DIS_NEXT_EQ7 = 10;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_3_ADDR_DIS_NEXT_EQ7 = 11;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_4_ADDR_DIS_NEXT_EQ7 = 12;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_5_ADDR_DIS_NEXT_EQ7 = 13;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_6_ADDR_DIS_NEXT_EQ7 = 14;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_7_ADDR_DIS_NEXT_EQ7 = 15;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_0_MODE_NEXT_EQ7 = 16;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_0_ID_NEXT_EQ7 = 17;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_0_ID_NEXT_EQ7_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_1_MODE_NEXT_EQ7 = 20;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_1_ID_NEXT_EQ7 = 21;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_1_ID_NEXT_EQ7_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_2_MODE_NEXT_EQ7 = 24;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_2_ID_NEXT_EQ7 = 25;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_2_ID_NEXT_EQ7_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_3_MODE_NEXT_EQ7 = 28;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_3_ID_NEXT_EQ7 = 29;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_3_ID_NEXT_EQ7_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_4_MODE_NEXT_EQ7 = 32;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_4_ID_NEXT_EQ7 = 33;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_4_ID_NEXT_EQ7_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_5_MODE_NEXT_EQ7 = 36;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_5_ID_NEXT_EQ7 = 37;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_5_ID_NEXT_EQ7_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_6_MODE_NEXT_EQ7 = 40;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_6_ID_NEXT_EQ7 = 41;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_6_ID_NEXT_EQ7_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_7_MODE_NEXT_EQ7 = 44;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_7_ID_NEXT_EQ7 = 45;
static const uint32_t PB_COM_SCOM_EQ7_STATION_HP_MODE2_NEXT_7_ID_NEXT_EQ7_LEN = 3;
// proc/reg00033.H

static const uint64_t PB_COM_SCOM_EQ7_STATION_SP_CMD_RATE = 0x030111ebull;

static const uint32_t PB_COM_SCOM_EQ7_STATION_SP_CMD_RATE_0_EQ7 = 0;
static const uint32_t PB_COM_SCOM_EQ7_STATION_SP_CMD_RATE_0_EQ7_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ7_STATION_SP_CMD_RATE_1_EQ7 = 8;
static const uint32_t PB_COM_SCOM_EQ7_STATION_SP_CMD_RATE_1_EQ7_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ7_STATION_SP_CMD_RATE_2_EQ7 = 16;
static const uint32_t PB_COM_SCOM_EQ7_STATION_SP_CMD_RATE_2_EQ7_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ7_STATION_SP_CMD_RATE_3_EQ7 = 24;
static const uint32_t PB_COM_SCOM_EQ7_STATION_SP_CMD_RATE_3_EQ7_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ7_STATION_SP_CMD_RATE_4_EQ7 = 32;
static const uint32_t PB_COM_SCOM_EQ7_STATION_SP_CMD_RATE_4_EQ7_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ7_STATION_SP_CMD_RATE_5_EQ7 = 40;
static const uint32_t PB_COM_SCOM_EQ7_STATION_SP_CMD_RATE_5_EQ7_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ7_STATION_SP_CMD_RATE_6_EQ7 = 48;
static const uint32_t PB_COM_SCOM_EQ7_STATION_SP_CMD_RATE_6_EQ7_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ7_STATION_SP_CMD_RATE_7_EQ7 = 56;
static const uint32_t PB_COM_SCOM_EQ7_STATION_SP_CMD_RATE_7_EQ7_LEN = 8;
// proc/reg00033.H

static const uint64_t PB_COM_SCOM_ES3_STATION_CR_ERROR = 0x030113acull;
// proc/reg00033.H

static const uint64_t PB_COM_SCOM_ES3_STATION_FIR_REG_RW = 0x03011380ull;
static const uint64_t PB_COM_SCOM_ES3_STATION_FIR_REG_WO_AND = 0x03011381ull;
static const uint64_t PB_COM_SCOM_ES3_STATION_FIR_REG_WO_OR = 0x03011382ull;

static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_REG_PROTOCOL_ERROR = 0;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_REG_OVERFLOW_ERROR = 1;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_REG_HW_PARITY_ERROR = 2;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_REG_FIR_SPARE_3 = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_REG_COHERENCY_ERROR = 4;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_REG_CRESP_ADDR_ERROR = 5;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_REG_CRESP_ERROR = 6;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_REG_HANG_RECOVERY_LIMIT_ERROR = 7;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_REG_FIR_SPARE_8 = 8;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_REG_HANG_RECOVERY_GTE_LEVEL1 = 9;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_REG_FORCE_MP_IPL = 10;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_REG_PB_CMD_SNOOPER_ERROR = 11;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_REG_DATA_OVERFLOW_ERROR = 12;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_REG_DATA_PROTOCOL_ERROR = 13;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_REG_DATA_ROUTE_ERROR = 14;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_REG_FIR_SPARE_15 = 15;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_REG_LINK0_PROTOCOL_ERROR = 16;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_REG_LINK0_OVERFLOW_ERROR = 17;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_REG_LINK0_HW_PARITY_ERROR = 18;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_REG_LINK1_PROTOCOL_ERROR = 19;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_REG_LINK1_OVERFLOW_ERROR = 20;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_REG_LINK1_HW_PARITY_ERROR = 21;
// proc/reg00033.H

static const uint64_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR = 0x0301138cull;

static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_MASTER_CHIP_CURR_ES3 = 0;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_TM_MASTER_CURR_ES3 = 1;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_CHG_RATE_GP_MASTER_CURR_ES3 = 2;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_CHG_RATE_SP_MASTER_CURR_ES3 = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_NP_CMD_RATE_CURR_ES3 = 8;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_NP_CMD_RATE_CURR_ES3_LEN = 8;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_G_AGGREGATE_CURR_ES3 = 16;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_G_INDIRECT_EN_CURR_ES3 = 17;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_G_GATHER_ENABLE_CURR_ES3 = 18;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_MIN_G_CMD_RATE_CURR_ES3 = 24;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_MIN_G_CMD_RATE_CURR_ES3_LEN = 8;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_R_AGGREGATE_CURR_ES3 = 32;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_R_INDIRECT_EN_CURR_ES3 = 33;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_R_GATHER_ENABLE_CURR_ES3 = 34;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_MIN_R_CMD_RATE_CURR_ES3 = 40;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_MIN_R_CMD_RATE_CURR_ES3_LEN = 8;
// proc/reg00033.H

static const uint64_t PB_PTLSCOM10_CNPM_PMU_PRESCALER = 0x10011820ull;

static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C0 = 0;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C0_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C1 = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C1_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C2 = 4;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C2_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C3 = 6;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C3_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C0 = 8;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C0_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C1 = 10;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C1_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C2 = 12;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C2_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C3 = 14;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C3_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C0 = 16;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C0_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C1 = 18;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C1_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C2 = 20;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C2_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C3 = 22;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C3_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C0 = 24;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C0_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C1 = 26;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C1_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C2 = 28;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C2_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C3 = 30;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C3_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C0 = 32;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C0_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C1 = 34;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C1_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C2 = 36;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C2_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C3 = 38;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C3_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C0 = 40;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C0_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C1 = 42;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C1_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C2 = 44;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C2_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C3 = 46;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C3_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C0 = 48;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C0_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C1 = 50;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C1_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C2 = 52;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C2_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C3 = 54;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C3_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C0 = 56;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C0_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C1 = 58;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C1_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C2 = 60;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C2_LEN = 2;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C3 = 62;
static const uint32_t PB_PTLSCOM10_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C3_LEN = 2;
// proc/reg00033.H

static const uint64_t PB_PTLSCOM23_PR0123_ERR = 0x11011829ull;
// proc/reg00033.H

static const uint64_t PB_PTLSCOM23_PSAVE23_MISC_CFG = 0x11011817ull;

static const uint32_t PB_PTLSCOM23_PSAVE23_MISC_CFG_HALF_LUC = 0;
static const uint32_t PB_PTLSCOM23_PSAVE23_MISC_CFG_HALF_LUC_LEN = 8;
static const uint32_t PB_PTLSCOM23_PSAVE23_MISC_CFG_HALF_HUC = 8;
static const uint32_t PB_PTLSCOM23_PSAVE23_MISC_CFG_HALF_HUC_LEN = 8;
static const uint32_t PB_PTLSCOM23_PSAVE23_MISC_CFG_HALF_LUT = 16;
static const uint32_t PB_PTLSCOM23_PSAVE23_MISC_CFG_HALF_LUT_LEN = 5;
static const uint32_t PB_PTLSCOM23_PSAVE23_MISC_CFG_HALF_HUT = 21;
static const uint32_t PB_PTLSCOM23_PSAVE23_MISC_CFG_HALF_HUT_LEN = 5;
static const uint32_t PB_PTLSCOM23_PSAVE23_MISC_CFG_HALF_SPARE = 26;
static const uint32_t PB_PTLSCOM23_PSAVE23_MISC_CFG_HALF_SPARE_LEN = 2;
static const uint32_t PB_PTLSCOM23_PSAVE23_MISC_CFG_QTR_LUC = 28;
static const uint32_t PB_PTLSCOM23_PSAVE23_MISC_CFG_QTR_LUC_LEN = 8;
static const uint32_t PB_PTLSCOM23_PSAVE23_MISC_CFG_QTR_HUC = 36;
static const uint32_t PB_PTLSCOM23_PSAVE23_MISC_CFG_QTR_HUC_LEN = 8;
static const uint32_t PB_PTLSCOM23_PSAVE23_MISC_CFG_QTR_LUT = 44;
static const uint32_t PB_PTLSCOM23_PSAVE23_MISC_CFG_QTR_LUT_LEN = 5;
static const uint32_t PB_PTLSCOM23_PSAVE23_MISC_CFG_QTR_HUT = 49;
static const uint32_t PB_PTLSCOM23_PSAVE23_MISC_CFG_QTR_HUT_LEN = 5;
static const uint32_t PB_PTLSCOM23_PSAVE23_MISC_CFG_QTR_SPARE = 54;
static const uint32_t PB_PTLSCOM23_PSAVE23_MISC_CFG_QTR_SPARE_LEN = 2;
static const uint32_t PB_PTLSCOM23_PSAVE23_MISC_CFG_WSIZE = 56;
static const uint32_t PB_PTLSCOM23_PSAVE23_MISC_CFG_WSIZE_LEN = 3;
// proc/reg00034.H

static const uint64_t PB_PTLSCOM23_TRACE_CFG = 0x11011826ull;

static const uint32_t PB_PTLSCOM23_TRACE_CFG_0L_SEL = 0;
static const uint32_t PB_PTLSCOM23_TRACE_CFG_0L_SEL_LEN = 8;
static const uint32_t PB_PTLSCOM23_TRACE_CFG_0R_SEL = 8;
static const uint32_t PB_PTLSCOM23_TRACE_CFG_0R_SEL_LEN = 8;
static const uint32_t PB_PTLSCOM23_TRACE_CFG_1L_SEL = 16;
static const uint32_t PB_PTLSCOM23_TRACE_CFG_1L_SEL_LEN = 8;
static const uint32_t PB_PTLSCOM23_TRACE_CFG_1R_SEL = 24;
static const uint32_t PB_PTLSCOM23_TRACE_CFG_1R_SEL_LEN = 8;
// proc/reg00034.H

static const uint64_t PB_PTLSCOM45_MAILBOX_CTL_REG = 0x1201182eull;

static const uint32_t PB_PTLSCOM45_MAILBOX_CTL_REG_B_VALID = 0;
static const uint32_t PB_PTLSCOM45_MAILBOX_CTL_REG_B_WR_NOT_RD = 1;
static const uint32_t PB_PTLSCOM45_MAILBOX_CTL_REG_B_BAD_ADDR = 2;
static const uint32_t PB_PTLSCOM45_MAILBOX_CTL_REG_B_LINK_DOWN = 3;
static const uint32_t PB_PTLSCOM45_MAILBOX_CTL_REG_B_CORRUPT = 4;
static const uint32_t PB_PTLSCOM45_MAILBOX_CTL_REG_B_SENT = 5;
static const uint32_t PB_PTLSCOM45_MAILBOX_CTL_REG_B_BAD_WRITE = 6;
static const uint32_t PB_PTLSCOM45_MAILBOX_CTL_REG_B_RESET = 7;
static const uint32_t PB_PTLSCOM45_MAILBOX_CTL_REG_AILBOX_ID = 8;
static const uint32_t PB_PTLSCOM45_MAILBOX_CTL_REG_B_LINK_ID = 9;
static const uint32_t PB_PTLSCOM45_MAILBOX_CTL_REG_B_LINK_ID_LEN = 3;
static const uint32_t PB_PTLSCOM45_MAILBOX_CTL_REG_B_SPARE = 12;
static const uint32_t PB_PTLSCOM45_MAILBOX_CTL_REG_B_SPARE_LEN = 4;
// proc/reg00034.H

static const uint64_t PB_PTLSCOM45_PMU1_CNPM_COUNTER = 0x12011822ull;
// proc/reg00034.H

static const uint64_t PB_PTLSCOM45_TL_LINK_DATA_23_CFG_REG = 0x12011811ull;

static const uint32_t PB_PTLSCOM45_TL_LINK_DATA_23_CFG_REG_DIBDOB23_SP_0 = 0;
static const uint32_t PB_PTLSCOM45_TL_LINK_DATA_23_CFG_REG_LINK23_DOB_VC0_LIMIT = 1;
static const uint32_t PB_PTLSCOM45_TL_LINK_DATA_23_CFG_REG_LINK23_DOB_VC0_LIMIT_LEN = 7;
static const uint32_t PB_PTLSCOM45_TL_LINK_DATA_23_CFG_REG_DIBDOB23_SP_1 = 8;
static const uint32_t PB_PTLSCOM45_TL_LINK_DATA_23_CFG_REG_LINK23_DOB_VC1_LIMIT = 9;
static const uint32_t PB_PTLSCOM45_TL_LINK_DATA_23_CFG_REG_LINK23_DOB_VC1_LIMIT_LEN = 7;
static const uint32_t PB_PTLSCOM45_TL_LINK_DATA_23_CFG_REG_LINK23_HI_BACKOFF_LIMIT = 16;
static const uint32_t PB_PTLSCOM45_TL_LINK_DATA_23_CFG_REG_LINK23_HI_BACKOFF_LIMIT_LEN = 8;
static const uint32_t PB_PTLSCOM45_TL_LINK_DATA_23_CFG_REG_LINK23_LO_BACKOFF_LIMIT = 24;
static const uint32_t PB_PTLSCOM45_TL_LINK_DATA_23_CFG_REG_LINK23_LO_BACKOFF_LIMIT_LEN = 8;
static const uint32_t PB_PTLSCOM45_TL_LINK_DATA_23_CFG_REG_LINK23_DIB_VC_LIMIT = 32;
static const uint32_t PB_PTLSCOM45_TL_LINK_DATA_23_CFG_REG_LINK23_DIB_VC_LIMIT_LEN = 5;
static const uint32_t PB_PTLSCOM45_TL_LINK_DATA_23_CFG_REG_LINK23_DIB_RTAG_DATA_ASY_LIMIT = 37;
static const uint32_t PB_PTLSCOM45_TL_LINK_DATA_23_CFG_REG_DIBDOB23_SP_2 = 38;
static const uint32_t PB_PTLSCOM45_TL_LINK_DATA_23_CFG_REG_DIBDOB23_SP_2_LEN = 2;
// proc/reg00034.H

static const uint64_t PB_PTLSCOM67_FP01_CFG = 0x1301180aull;

static const uint32_t PB_PTLSCOM67_FP01_CFG_0_CREDIT_PRIORITY_4_NOT_8 = 0;
static const uint32_t PB_PTLSCOM67_FP01_CFG_0_DISABLE_GATHERING = 1;
static const uint32_t PB_PTLSCOM67_FP01_CFG_0_DISABLE_CMD_COMPRESSION = 2;
static const uint32_t PB_PTLSCOM67_FP01_CFG_0_DISABLE_PRSP_COMPRESSION = 3;
static const uint32_t PB_PTLSCOM67_FP01_CFG_0_LL_CREDIT_LO_LIMIT = 4;
static const uint32_t PB_PTLSCOM67_FP01_CFG_0_LL_CREDIT_LO_LIMIT_LEN = 8;
static const uint32_t PB_PTLSCOM67_FP01_CFG_0_LL_CREDIT_PS_LIMIT = 12;
static const uint32_t PB_PTLSCOM67_FP01_CFG_0_LL_CREDIT_PS_LIMIT_LEN = 8;
static const uint32_t PB_PTLSCOM67_FP01_CFG_0_FMR_ENABLE_1PER4_PRESP = 20;
static const uint32_t PB_PTLSCOM67_FP01_CFG_01_CMD_EXP_TIME = 21;
static const uint32_t PB_PTLSCOM67_FP01_CFG_01_CMD_EXP_TIME_LEN = 3;
static const uint32_t PB_PTLSCOM67_FP01_CFG_0_RUN_AFTER_FRAME_ERROR = 24;
static const uint32_t PB_PTLSCOM67_FP01_CFG_0_BRICKWALL_CREDITS_TO_NEST = 25;
static const uint32_t PB_PTLSCOM67_FP01_CFG_0_PRS_SPARE = 26;
static const uint32_t PB_PTLSCOM67_FP01_CFG_0_PRS_SPARE_LEN = 6;
static const uint32_t PB_PTLSCOM67_FP01_CFG_1_CREDIT_PRIORITY_4_NOT_8 = 32;
static const uint32_t PB_PTLSCOM67_FP01_CFG_1_DISABLE_GATHERING = 33;
static const uint32_t PB_PTLSCOM67_FP01_CFG_1_DISABLE_CMD_COMPRESSION = 34;
static const uint32_t PB_PTLSCOM67_FP01_CFG_1_DISABLE_PRSP_COMPRESSION = 35;
static const uint32_t PB_PTLSCOM67_FP01_CFG_1_LL_CREDIT_LO_LIMIT = 36;
static const uint32_t PB_PTLSCOM67_FP01_CFG_1_LL_CREDIT_LO_LIMIT_LEN = 8;
static const uint32_t PB_PTLSCOM67_FP01_CFG_1_LL_CREDIT_PS_LIMIT = 44;
static const uint32_t PB_PTLSCOM67_FP01_CFG_1_LL_CREDIT_PS_LIMIT_LEN = 8;
static const uint32_t PB_PTLSCOM67_FP01_CFG_1_FMR_ENABLE_1PER4_PRESP = 52;
static const uint32_t PB_PTLSCOM67_FP01_CFG_1_FMR_SPARE = 53;
static const uint32_t PB_PTLSCOM67_FP01_CFG_1_FMR_SPARE_LEN = 3;
static const uint32_t PB_PTLSCOM67_FP01_CFG_1_RUN_AFTER_FRAME_ERROR = 56;
static const uint32_t PB_PTLSCOM67_FP01_CFG_1_BRICKWALL_CREDITS_TO_NEST = 57;
static const uint32_t PB_PTLSCOM67_FP01_CFG_1_PRS_SPARE = 58;
static const uint32_t PB_PTLSCOM67_FP01_CFG_1_PRS_SPARE_LEN = 6;
// proc/reg00034.H

static const uint64_t PB_PTLSCOM67_MISC_CFG = 0x13011825ull;

static const uint32_t PB_PTLSCOM67_MISC_CFG_SCOM_PTLX0_ENABLE = 0;
static const uint32_t PB_PTLSCOM67_MISC_CFG_SCOM_PTLX1_ENABLE = 1;
static const uint32_t PB_PTLSCOM67_MISC_CFG_SCOM_PTLY0_ENABLE = 2;
static const uint32_t PB_PTLSCOM67_MISC_CFG_SCOM_PTLY1_ENABLE = 3;
static const uint32_t PB_PTLSCOM67_MISC_CFG_SCOM_PTLX_IS_LOGICAL_PAIR = 4;
static const uint32_t PB_PTLSCOM67_MISC_CFG_SCOM_PTLY_IS_LOGICAL_PAIR = 5;
static const uint32_t PB_PTLSCOM67_MISC_CFG_SCOM_PTLX_RESET_KEEPER = 6;
static const uint32_t PB_PTLSCOM67_MISC_CFG_SCOM_PTLY_RESET_KEEPER = 7;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_0_ENABLE = 8;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_1_ENABLE = 9;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_2_ENABLE = 10;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_3_ENABLE = 11;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_0_IB_MUX_CTL0 = 12;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_PAU0_EVN_IB_MUX_EN = 13;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_1_IB_MUX_CTL0 = 14;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_PAU0_ODD_IB_MUX_EN = 15;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_2_IB_MUX_CTL0 = 16;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_PAU1_EVN_IB_MUX_EN = 17;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_3_IB_MUX_CTL0 = 18;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_PAU1_ODD_IB_MUX_EN = 19;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_0_OB_MUX_CTL0 = 20;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_0_OB_MUX_CTL1 = 21;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_0_OB_MUX_CTL2 = 22;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_0_OB_MUX_CTL3 = 23;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_1_OB_MUX_CTL0 = 24;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_1_OB_MUX_CTL1 = 25;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_1_OB_MUX_CTL2 = 26;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_1_OB_MUX_CTL3 = 27;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_2_OB_MUX_CTL0 = 28;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_2_OB_MUX_CTL1 = 29;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_2_OB_MUX_CTL2 = 30;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_2_OB_MUX_CTL3 = 31;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_3_OB_MUX_CTL0 = 32;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_3_OB_MUX_CTL1 = 33;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_3_OB_MUX_CTL2 = 34;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_3_OB_MUX_CTL3 = 35;
static const uint32_t PB_PTLSCOM67_MISC_CFG_SCOM_PTLX_EMULATION_MODE = 36;
static const uint32_t PB_PTLSCOM67_MISC_CFG_SCOM_PTLY_EMULATION_MODE = 37;
static const uint32_t PB_PTLSCOM67_MISC_CFG_TRANSPORT_PRI_BUS_CTL = 38;
static const uint32_t PB_PTLSCOM67_MISC_CFG_MISC_SPARE = 39;
static const uint32_t PB_PTLSCOM67_MISC_CFG_MISC_SPARE_LEN = 13;
// proc/reg00034.H

static const uint64_t PB_PTLSCOM67_PMU2_TLPM_COUNTER = 0x1301181dull;
// proc/reg00034.H

static const uint64_t PB_PTLSCOM67_PTL_FIR_ACTION0_REG = 0x13011806ull;

static const uint32_t PB_PTLSCOM67_PTL_FIR_ACTION0_REG_PB_PTL_FIR_ACTION0 = 0;
static const uint32_t PB_PTLSCOM67_PTL_FIR_ACTION0_REG_PB_PTL_FIR_ACTION0_LEN = 40;
// proc/reg00034.H

static const uint64_t PB_PTLSCOM67_PTL_FIR_ACTION1_REG = 0x13011807ull;

static const uint32_t PB_PTLSCOM67_PTL_FIR_ACTION1_REG_PB_PTL_FIR_ACTION1 = 0;
static const uint32_t PB_PTLSCOM67_PTL_FIR_ACTION1_REG_PB_PTL_FIR_ACTION1_LEN = 40;
// proc/reg00034.H

static const uint64_t PB_PTLSCOM67_TL_LINK_DLY_0123_REG = 0x1301180eull;
// proc/reg00034.H

static const uint64_t PB_BRIDGE_HCA_ERRRPT_HOLD_REG = 0x03011d56ull;

static const uint32_t PB_BRIDGE_HCA_ERRRPT_HOLD_REG_ERRRPT_HOLD = 0;
static const uint32_t PB_BRIDGE_HCA_ERRRPT_HOLD_REG_ERRRPT_HOLD_LEN = 44;
// proc/reg00034.H

static const uint64_t PB_BRIDGE_NHTM_NHTM0_SC_HTM_STAT = 0x03011c82ull;

static const uint32_t PB_BRIDGE_NHTM_NHTM0_SC_HTM_STAT_HTMCO_STATUS_SPARE = 0;
static const uint32_t PB_BRIDGE_NHTM_NHTM0_SC_HTM_STAT_HTMCO_STATUS_SPARE_LEN = 2;
static const uint32_t PB_BRIDGE_NHTM_NHTM0_SC_HTM_STAT_HTMCO_STATUS_CRESP_OV = 2;
static const uint32_t PB_BRIDGE_NHTM_NHTM0_SC_HTM_STAT_HTMCO_STATUS_REPAIR = 3;
static const uint32_t PB_BRIDGE_NHTM_NHTM0_SC_HTM_STAT_HTMCO_STATUS_BUF_WAIT = 4;
static const uint32_t PB_BRIDGE_NHTM_NHTM0_SC_HTM_STAT_STATUS_TRIG_DROPPED_Q = 5;
static const uint32_t PB_BRIDGE_NHTM_NHTM0_SC_HTM_STAT_HTMCO_STATUS_ADDR_ERROR = 6;
static const uint32_t PB_BRIDGE_NHTM_NHTM0_SC_HTM_STAT_STATUS_REC_DROPPED_Q = 7;
static const uint32_t PB_BRIDGE_NHTM_NHTM0_SC_HTM_STAT_HTMCO_STATUS_INIT = 8;
static const uint32_t PB_BRIDGE_NHTM_NHTM0_SC_HTM_STAT_HTMCO_STATUS_PREREQ = 9;
static const uint32_t PB_BRIDGE_NHTM_NHTM0_SC_HTM_STAT_HTMCO_STATUS_READY = 10;
static const uint32_t PB_BRIDGE_NHTM_NHTM0_SC_HTM_STAT_HTMCO_STATUS_TRACING = 11;
static const uint32_t PB_BRIDGE_NHTM_NHTM0_SC_HTM_STAT_HTMCO_STATUS_PAUSED = 12;
static const uint32_t PB_BRIDGE_NHTM_NHTM0_SC_HTM_STAT_HTMCO_STATUS_FLUSH = 13;
static const uint32_t PB_BRIDGE_NHTM_NHTM0_SC_HTM_STAT_HTMCO_STATUS_COMPLETE = 14;
static const uint32_t PB_BRIDGE_NHTM_NHTM0_SC_HTM_STAT_HTMCO_STATUS_ENABLE = 15;
static const uint32_t PB_BRIDGE_NHTM_NHTM0_SC_HTM_STAT_HTMCO_STATUS_STAMP = 16;
static const uint32_t PB_BRIDGE_NHTM_NHTM0_SC_HTM_STAT_STATUS_SCOM_ERROR = 17;
static const uint32_t PB_BRIDGE_NHTM_NHTM0_SC_HTM_STAT_STATUS_PARITY_ERROR = 18;
static const uint32_t PB_BRIDGE_NHTM_NHTM0_SC_HTM_STAT_STATUS_INVALID_CRESP = 19;
// proc/reg00034.H

static const uint64_t TP_LPC_SYNC_FIR_REG_RW = 0x03012000ull;
static const uint64_t TP_LPC_SYNC_FIR_REG_WO_AND = 0x03012001ull;
static const uint64_t TP_LPC_SYNC_FIR_REG_WO_OR = 0x03012002ull;

static const uint32_t TP_LPC_SYNC_FIR_REG_INVALID_TRANSFER_SIZE = 0;
static const uint32_t TP_LPC_SYNC_FIR_REG_INVALID_COMMAND = 1;
static const uint32_t TP_LPC_SYNC_FIR_REG_INVALID_ADDRESS_ALIGNMENT = 2;
static const uint32_t TP_LPC_SYNC_FIR_REG_OPB_ERROR = 3;
static const uint32_t TP_LPC_SYNC_FIR_REG_OPB_TIMEOUT = 4;
static const uint32_t TP_LPC_SYNC_FIR_REG_OPB_MASTER_HANG_TIMEOUT = 5;
static const uint32_t TP_LPC_SYNC_FIR_REG_CMD_BUFFER_PAR_ERR = 6;
static const uint32_t TP_LPC_SYNC_FIR_REG_DAT_BUFFER_PAR_ERR = 7;
static const uint32_t TP_LPC_SYNC_FIR_REG_RETURNQ_ERR = 8;
static const uint32_t TP_LPC_SYNC_FIR_REG_RESERVED = 9;
// proc/reg00034.H

static const uint64_t TP_TCN0_N0_EPS_DBG_TRACE_MODE_REG_2 = 0x020107cfull;

static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_MODE_REG_2_RUNN_COUNT_COMPARE_VALUE = 0;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_MODE_REG_2_RUNN_COUNT_COMPARE_VALUE_LEN = 16;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_MODE_REG_2_IMM_FREEZE_MODE = 16;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_MODE_REG_2_STOP_ON_ERR = 17;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_MODE_REG_2_BANK_ON_RUNN_MATCH = 18;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_MODE_REG_2_FORCE_TEST_MODE = 19;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_MODE_REG_2_ACCUM_HIST_MODE = 20;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_MODE_REG_2_FRZ_COUNT_ON = 21;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_MODE_REG_2_EXTEND_BANK = 22;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_MODE_REG_2_EXTEND_BANK_LEN = 2;
// proc/reg00034.H

static const uint64_t TP_TCN0_N0_EPS_PSC_ADDR_TRAP_REG = 0x02010003ull;

static const uint32_t TP_TCN0_N0_EPS_PSC_ADDR_TRAP_REG_PCB_ADDRESS_OF_LAST_TRANSACTION_WITH_ERROR = 0;
static const uint32_t TP_TCN0_N0_EPS_PSC_ADDR_TRAP_REG_PCB_ADDRESS_OF_LAST_TRANSACTION_WITH_ERROR_LEN = 16;
static const uint32_t TP_TCN0_N0_EPS_PSC_ADDR_TRAP_REG_PCB_READ_NOTWRITE_OF_LAST_TRANSACTION_WITH_ERROR = 16;
static const uint32_t TP_TCN0_N0_EPS_PSC_ADDR_TRAP_REG_RESERVED_ADDR_LAST_TRAP_LT = 17;
static const uint32_t TP_TCN0_N0_EPS_PSC_ADDR_TRAP_REG_SERIAL2PARALLEL_STATE_MACHINE_AT_TIME_OF_ERROR = 18;
static const uint32_t TP_TCN0_N0_EPS_PSC_ADDR_TRAP_REG_SERIAL2PARALLEL_STATE_MACHINE_AT_TIME_OF_ERROR_LEN = 13;
static const uint32_t TP_TCN0_N0_EPS_PSC_ADDR_TRAP_REG_SATELLITE_ACKNOWLEDGE_BIT_RETURN_PARITY = 31;
static const uint32_t TP_TCN0_N0_EPS_PSC_ADDR_TRAP_REG_SATELLITE_ACKNOWLEDGE_BIT_WRITE_PARITY_ERROR = 32;
static const uint32_t TP_TCN0_N0_EPS_PSC_ADDR_TRAP_REG_SATELLITE_ACKNOWLEDGE_BIT_ACCESS_VIOLATION = 33;
static const uint32_t TP_TCN0_N0_EPS_PSC_ADDR_TRAP_REG_SATELLITE_ACKNOWLEDGE_BIT_INVALID_REGISTER = 34;
static const uint32_t TP_TCN0_N0_EPS_PSC_ADDR_TRAP_REG_LAST_MASTERID = 35;
static const uint32_t TP_TCN0_N0_EPS_PSC_ADDR_TRAP_REG_LAST_MASTERID_LEN = 4;
// proc/reg00034.H

static const uint64_t TP_TCN0_N0_RECOV_UNMASKED = 0x02040011ull;

static const uint32_t TP_TCN0_N0_RECOV_UNMASKED_RECOV_UNMASKED_IN = 1;
static const uint32_t TP_TCN0_N0_RECOV_UNMASKED_RECOV_UNMASKED_IN_LEN = 53;
// proc/reg00034.H

static const uint64_t TP_TCN0_N0_SCAN_CAPTUREDR_LONG = 0x0203d000ull;
// proc/reg00034.H

static const uint64_t TP_TCN0_N0_TRA0_TR1_CONFIG_4 = 0x02010447ull;

static const uint32_t TP_TCN0_N0_TRA0_TR1_CONFIG_4_A = 0;
static const uint32_t TP_TCN0_N0_TRA0_TR1_CONFIG_4_A_LEN = 24;
static const uint32_t TP_TCN0_N0_TRA0_TR1_CONFIG_4_B = 24;
static const uint32_t TP_TCN0_N0_TRA0_TR1_CONFIG_4_B_LEN = 24;
// proc/reg00034.H

static const uint64_t TP_TCN0_N0_TRA1_TR0_TRACE_LO_DATA_REG = 0x02010481ull;

static const uint32_t TP_TCN0_N0_TRA1_TR0_TRACE_LO_DATA_REG_LO_DATA = 0;
static const uint32_t TP_TCN0_N0_TRA1_TR0_TRACE_LO_DATA_REG_LO_DATA_LEN = 32;
static const uint32_t TP_TCN0_N0_TRA1_TR0_TRACE_LO_DATA_REG_ADDRESS = 32;
static const uint32_t TP_TCN0_N0_TRA1_TR0_TRACE_LO_DATA_REG_ADDRESS_LEN = 10;
static const uint32_t TP_TCN0_N0_TRA1_TR0_TRACE_LO_DATA_REG_LAST_BANK = 42;
static const uint32_t TP_TCN0_N0_TRA1_TR0_TRACE_LO_DATA_REG_LAST_BANK_LEN = 9;
static const uint32_t TP_TCN0_N0_TRA1_TR0_TRACE_LO_DATA_REG_LAST_BANK_VALID = 51;
static const uint32_t TP_TCN0_N0_TRA1_TR0_TRACE_LO_DATA_REG_WRITE_ON_RUN = 52;
static const uint32_t TP_TCN0_N0_TRA1_TR0_TRACE_LO_DATA_REG_RUNNING = 53;
static const uint32_t TP_TCN0_N0_TRA1_TR0_TRACE_LO_DATA_REG_HOLD_ADDRESS = 54;
static const uint32_t TP_TCN0_N0_TRA1_TR0_TRACE_LO_DATA_REG_HOLD_ADDRESS_LEN = 10;
// proc/reg00034.H

static const uint64_t TP_TCN0_N0_TRA1_TR0_CONFIG_2 = 0x02010485ull;

static const uint32_t TP_TCN0_N0_TRA1_TR0_CONFIG_2_A = 0;
static const uint32_t TP_TCN0_N0_TRA1_TR0_CONFIG_2_A_LEN = 24;
static const uint32_t TP_TCN0_N0_TRA1_TR0_CONFIG_2_B = 24;
static const uint32_t TP_TCN0_N0_TRA1_TR0_CONFIG_2_B_LEN = 24;
// proc/reg00034.H

static const uint64_t TP_TCN0_N0_XSTOP4 = 0x02030014ull;

static const uint32_t TP_TCN0_N0_XSTOP4_XSTOP4_MASK_B = 0;
static const uint32_t TP_TCN0_N0_XSTOP4_ALIGNED_XSTOP4 = 1;
static const uint32_t TP_TCN0_N0_XSTOP4_TRIGGER_OPCG_ON_XSTOP4 = 2;
static const uint32_t TP_TCN0_N0_XSTOP4_XSTOP4_WAIT_ALLWAYS = 3;
static const uint32_t TP_TCN0_N0_XSTOP4_XSTOP4_PERV = 4;
static const uint32_t TP_TCN0_N0_XSTOP4_XSTOP4_UNIT1 = 5;
static const uint32_t TP_TCN0_N0_XSTOP4_XSTOP4_UNIT2 = 6;
static const uint32_t TP_TCN0_N0_XSTOP4_XSTOP4_UNIT3 = 7;
static const uint32_t TP_TCN0_N0_XSTOP4_XSTOP4_UNIT4 = 8;
static const uint32_t TP_TCN0_N0_XSTOP4_XSTOP4_UNIT5 = 9;
static const uint32_t TP_TCN0_N0_XSTOP4_XSTOP4_UNIT6 = 10;
static const uint32_t TP_TCN0_N0_XSTOP4_XSTOP4_UNIT7 = 11;
static const uint32_t TP_TCN0_N0_XSTOP4_XSTOP4_UNIT8 = 12;
static const uint32_t TP_TCN0_N0_XSTOP4_XSTOP4_UNIT9 = 13;
static const uint32_t TP_TCN0_N0_XSTOP4_XSTOP4_UNIT10 = 14;
static const uint32_t TP_TCN0_N0_XSTOP4_XSTOP4_UNIT11 = 15;
static const uint32_t TP_TCN0_N0_XSTOP4_XSTOP4_UNIT12 = 16;
static const uint32_t TP_TCN0_N0_XSTOP4_XSTOP4_UNIT13 = 17;
static const uint32_t TP_TCN0_N0_XSTOP4_XSTOP4_UNIT14 = 18;
static const uint32_t TP_TCN0_N0_XSTOP4_XSTOP4_WAIT_CYCLES = 48;
static const uint32_t TP_TCN0_N0_XSTOP4_XSTOP4_WAIT_CYCLES_LEN = 12;
// proc/reg00034.H

static const uint64_t TP_TCN1_N1_CPLT_STAT0 = 0x03000100ull;

static const uint32_t TP_TCN1_N1_CPLT_STAT0_ABIST_DONE_DC = 0;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_RESERVED_2I = 2;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_RESERVED_3I = 3;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_TC_DIAG_PORT0_OUT = 4;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_TC_DIAG_PORT1_OUT = 5;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_RESERVED_6I = 6;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_PLL_DESTOUT = 7;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_CC_CTRL_OPCG_DONE_DC = 8;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_CC_CTRL_CHIPLET_IS_ALIGNED_DC = 9;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_FREE_USAGE_10I = 10;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_FREE_USAGE_11I = 11;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_FREE_USAGE_12I = 12;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_FREE_USAGE_13I = 13;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_FREE_USAGE_14I = 14;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_FREE_USAGE_15I = 15;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_FREE_USAGE_16I = 16;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_FREE_USAGE_17I = 17;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_FREE_USAGE_18I = 18;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_FREE_USAGE_19I = 19;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_FREE_USAGE_20I = 20;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_FREE_USAGE_21I = 21;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_FREE_USAGE_22I = 22;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_FREE_USAGE_23I = 23;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_FREE_USAGE_24I = 24;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_FREE_USAGE_25I = 25;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_FREE_USAGE_26I = 26;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_FREE_USAGE_27I = 27;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_FREE_USAGE_28I = 28;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_FREE_USAGE_29I = 29;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_FREE_USAGE_30I = 30;
static const uint32_t TP_TCN1_N1_CPLT_STAT0_FREE_USAGE_31I = 31;
// proc/reg00034.H

static const uint64_t TP_TCN1_N1_EPS_DBG_INST1_COND_REG_2 = 0x030107c2ull;

static const uint32_t TP_TCN1_N1_EPS_DBG_INST1_COND_REG_2_CROSS_COUPLE_SELECT_1_A = 0;
static const uint32_t TP_TCN1_N1_EPS_DBG_INST1_COND_REG_2_CROSS_COUPLE_SELECT_1_A_LEN = 5;
static const uint32_t TP_TCN1_N1_EPS_DBG_INST1_COND_REG_2_CROSS_COUPLE_SELECT_1_B = 5;
static const uint32_t TP_TCN1_N1_EPS_DBG_INST1_COND_REG_2_CROSS_COUPLE_SELECT_1_B_LEN = 5;
static const uint32_t TP_TCN1_N1_EPS_DBG_INST1_COND_REG_2_CROSS_COUPLE_SELECT_2_A = 10;
static const uint32_t TP_TCN1_N1_EPS_DBG_INST1_COND_REG_2_CROSS_COUPLE_SELECT_2_A_LEN = 5;
static const uint32_t TP_TCN1_N1_EPS_DBG_INST1_COND_REG_2_CROSS_COUPLE_SELECT_2_B = 15;
static const uint32_t TP_TCN1_N1_EPS_DBG_INST1_COND_REG_2_CROSS_COUPLE_SELECT_2_B_LEN = 5;
static const uint32_t TP_TCN1_N1_EPS_DBG_INST1_COND_REG_2_TO_CMP_LT = 20;
static const uint32_t TP_TCN1_N1_EPS_DBG_INST1_COND_REG_2_TO_CMP_LT_LEN = 24;
// proc/reg00034.H

static const uint64_t TP_TCN1_N1_EPS_DBG_INST2_COND_REG_2 = 0x030107c5ull;

static const uint32_t TP_TCN1_N1_EPS_DBG_INST2_COND_REG_2_CROSS_COUPLE_SELECT_1_A = 0;
static const uint32_t TP_TCN1_N1_EPS_DBG_INST2_COND_REG_2_CROSS_COUPLE_SELECT_1_A_LEN = 5;
static const uint32_t TP_TCN1_N1_EPS_DBG_INST2_COND_REG_2_CROSS_COUPLE_SELECT_1_B = 5;
static const uint32_t TP_TCN1_N1_EPS_DBG_INST2_COND_REG_2_CROSS_COUPLE_SELECT_1_B_LEN = 5;
static const uint32_t TP_TCN1_N1_EPS_DBG_INST2_COND_REG_2_CROSS_COUPLE_SELECT_2_A = 10;
static const uint32_t TP_TCN1_N1_EPS_DBG_INST2_COND_REG_2_CROSS_COUPLE_SELECT_2_A_LEN = 5;
static const uint32_t TP_TCN1_N1_EPS_DBG_INST2_COND_REG_2_CROSS_COUPLE_SELECT_2_B = 15;
static const uint32_t TP_TCN1_N1_EPS_DBG_INST2_COND_REG_2_CROSS_COUPLE_SELECT_2_B_LEN = 5;
static const uint32_t TP_TCN1_N1_EPS_DBG_INST2_COND_REG_2_TO_CMP_LT = 20;
static const uint32_t TP_TCN1_N1_EPS_DBG_INST2_COND_REG_2_TO_CMP_LT_LEN = 24;
// proc/reg00034.H

static const uint64_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0 = 0x030107cdull;

static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_INST1_COND3_ENABLE = 0;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_INST2_COND3_ENABLE = 1;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_INST3_COND3_ENABLE = 2;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_INST4_COND3_ENABLE = 3;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_INST1_SLOW_LFSR_MODE = 4;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_INST2_SLOW_LFSR_MODE = 5;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_INST3_SLOW_LFSR_MODE = 6;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_INST4_SLOW_LFSR_MODE = 7;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_INST1_CONDITION1_TRIG_SEL = 8;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_INST1_CONDITION1_TRIG_SEL_LEN = 2;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_INST1_CONDITION2_TRIG_SEL = 10;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_INST1_CONDITION2_TRIG_SEL_LEN = 2;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_INST1_C2_TIMEOUT_TRIG_SEL = 12;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_INST1_C2_TIMEOUT_TRIG_SEL_LEN = 2;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_INST2_CONDITION1_TRIG_SEL = 14;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_INST2_CONDITION1_TRIG_SEL_LEN = 2;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_INST2_CONDITION2_TRIG_SEL = 16;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_INST2_CONDITION2_TRIG_SEL_LEN = 2;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_INST2_C2_TIMEOUT_TRIG_SEL = 18;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_INST2_C2_TIMEOUT_TRIG_SEL_LEN = 2;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_EXT_TRIG_ON_STOP = 32;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_EXT_TRIG_ON_FREEZE = 33;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_CORE_RAS0_TRIG_SEL = 34;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_CORE_RAS0_TRIG_SEL_LEN = 5;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_CORE_RAS1_TRIG_SEL = 39;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_CORE_RAS1_TRIG_SEL_LEN = 5;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_PC_TP_TRIG_SEL = 44;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_PC_TP_TRIG_SEL_LEN = 2;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_DBG_ARM_SEL = 46;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_DBG_ARM_SEL_LEN = 4;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_TRIG0_LEVEL_SEL = 50;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_TRIG0_LEVEL_SEL_LEN = 4;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_TRIG1_LEVEL_SEL = 54;
static const uint32_t TP_TCN1_N1_EPS_DBG_TRACE_REG_0_TRIG1_LEVEL_SEL_LEN = 4;
// proc/reg00034.H

static const uint64_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0 = 0x03040106ull;

static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_00 = 0;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_01 = 1;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_02 = 2;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_03 = 3;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_04 = 4;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_05 = 5;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_06 = 6;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_07 = 7;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_08 = 8;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_09 = 9;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_10 = 10;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_11 = 11;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_12 = 12;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_13 = 13;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_14 = 14;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_15 = 15;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_16 = 16;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_17 = 17;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_18 = 18;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_19 = 19;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_20 = 20;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_21 = 21;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_22 = 22;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_23 = 23;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_24 = 24;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_25 = 25;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_26 = 26;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_27 = 27;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_28 = 28;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_29 = 29;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_30 = 30;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_31 = 31;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_32 = 32;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_33 = 33;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_34 = 34;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_35 = 35;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_36 = 36;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_37 = 37;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_38 = 38;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_39 = 39;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_40 = 40;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_41 = 41;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_42 = 42;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_43 = 43;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_44 = 44;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_45 = 45;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_46 = 46;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_47 = 47;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_48 = 48;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_49 = 49;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_50 = 50;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_51 = 51;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_52 = 52;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_53 = 53;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_54 = 54;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_55 = 55;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_56 = 56;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_57 = 57;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_58 = 58;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_59 = 59;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_60 = 60;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_61 = 61;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_62 = 62;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_ACTION0_63 = 63;
// proc/reg00034.H

static const uint64_t TP_TCN1_N1_PCB_OPCG_STOP = 0x03030030ull;

static const uint32_t TP_TCN1_N1_PCB_OPCG_STOP_PCB_OPCGSTOP = 0;
// proc/reg00034.H

static const uint64_t TP_TCN1_N1_TRA0_TR0_CONFIG_5 = 0x03010408ull;

static const uint32_t TP_TCN1_N1_TRA0_TR0_CONFIG_5_C = 0;
static const uint32_t TP_TCN1_N1_TRA0_TR0_CONFIG_5_C_LEN = 24;
static const uint32_t TP_TCN1_N1_TRA0_TR0_CONFIG_5_D = 24;
static const uint32_t TP_TCN1_N1_TRA0_TR0_CONFIG_5_D_LEN = 24;
// proc/reg00034.H

static const uint64_t TP_TCN1_N1_TRA0_TR1_TRACE_LO_DATA_REG = 0x03010441ull;

static const uint32_t TP_TCN1_N1_TRA0_TR1_TRACE_LO_DATA_REG_LO_DATA = 0;
static const uint32_t TP_TCN1_N1_TRA0_TR1_TRACE_LO_DATA_REG_LO_DATA_LEN = 32;
static const uint32_t TP_TCN1_N1_TRA0_TR1_TRACE_LO_DATA_REG_ADDRESS = 32;
static const uint32_t TP_TCN1_N1_TRA0_TR1_TRACE_LO_DATA_REG_ADDRESS_LEN = 10;
static const uint32_t TP_TCN1_N1_TRA0_TR1_TRACE_LO_DATA_REG_LAST_BANK = 42;
static const uint32_t TP_TCN1_N1_TRA0_TR1_TRACE_LO_DATA_REG_LAST_BANK_LEN = 9;
static const uint32_t TP_TCN1_N1_TRA0_TR1_TRACE_LO_DATA_REG_LAST_BANK_VALID = 51;
static const uint32_t TP_TCN1_N1_TRA0_TR1_TRACE_LO_DATA_REG_WRITE_ON_RUN = 52;
static const uint32_t TP_TCN1_N1_TRA0_TR1_TRACE_LO_DATA_REG_RUNNING = 53;
static const uint32_t TP_TCN1_N1_TRA0_TR1_TRACE_LO_DATA_REG_HOLD_ADDRESS = 54;
static const uint32_t TP_TCN1_N1_TRA0_TR1_TRACE_LO_DATA_REG_HOLD_ADDRESS_LEN = 10;
// proc/reg00034.H

static const uint64_t TP_TCN1_N1_TRA1_TR1_CONFIG_3 = 0x030104c6ull;

static const uint32_t TP_TCN1_N1_TRA1_TR1_CONFIG_3_C = 0;
static const uint32_t TP_TCN1_N1_TRA1_TR1_CONFIG_3_C_LEN = 24;
static const uint32_t TP_TCN1_N1_TRA1_TR1_CONFIG_3_D = 24;
static const uint32_t TP_TCN1_N1_TRA1_TR1_CONFIG_3_D_LEN = 24;
// proc/reg00034.H

static const uint64_t TP_TCN1_N1_TRA2_TR1_CONFIG_4 = 0x03010547ull;

static const uint32_t TP_TCN1_N1_TRA2_TR1_CONFIG_4_A = 0;
static const uint32_t TP_TCN1_N1_TRA2_TR1_CONFIG_4_A_LEN = 24;
static const uint32_t TP_TCN1_N1_TRA2_TR1_CONFIG_4_B = 24;
static const uint32_t TP_TCN1_N1_TRA2_TR1_CONFIG_4_B_LEN = 24;
// proc/reg00034.H

static const uint64_t TP_TCN1_N1_TRA3_TR0_TRACE_HI_DATA_REG = 0x03010580ull;

static const uint32_t TP_TCN1_N1_TRA3_TR0_TRACE_HI_DATA_REG_TRACE_HI_DATA = 0;
static const uint32_t TP_TCN1_N1_TRA3_TR0_TRACE_HI_DATA_REG_TRACE_HI_DATA_LEN = 64;
// proc/reg00034.H

static const uint64_t TP_TCN1_N1_TRA3_TR0_CONFIG_2 = 0x03010585ull;

static const uint32_t TP_TCN1_N1_TRA3_TR0_CONFIG_2_A = 0;
static const uint32_t TP_TCN1_N1_TRA3_TR0_CONFIG_2_A_LEN = 24;
static const uint32_t TP_TCN1_N1_TRA3_TR0_CONFIG_2_B = 24;
static const uint32_t TP_TCN1_N1_TRA3_TR0_CONFIG_2_B_LEN = 24;
// proc/reg00034.H

static const uint64_t TP_TCN1_N1_TRA4_TR0_CONFIG_3 = 0x03010606ull;

static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_3_C = 0;
static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_3_C_LEN = 24;
static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_3_D = 24;
static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_3_D_LEN = 24;
// proc/reg00034.H

static const uint64_t TP_TCN1_N1_TRA5_TR1_CONFIG_5 = 0x030106c8ull;

static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_5_C = 0;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_5_C_LEN = 24;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_5_D = 24;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_5_D_LEN = 24;
// proc/reg00034.H

static const uint64_t TP_TCN1_N1_TRA6_TR1_CONFIG = 0x03010742ull;

static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_STORE_ON_TRIG_MODE = 0;
static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_WRITE_ON_RUN_MODE = 1;
static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_EXTEND_TRIG_MODE = 2;
static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_EXTEND_TRIG_MODE_LEN = 8;
static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_BANK_MODE = 10;
static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_ENH_TRACE_MODE = 11;
static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_LOCAL_CLOCK_GATE_CONTROL = 12;
static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_LOCAL_CLOCK_GATE_CONTROL_LEN = 2;
static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_TRACE_SELECT_CONTROL = 14;
static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_TRACE_SELECT_CONTROL_LEN = 4;
static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_TRACE_RUN_HOLD_OFF = 18;
static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_TRACE_RUN_STATUS = 19;
static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_TRACE_RUN_STICKY = 20;
static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_DISABLE_BANK_EDGE_DETECT = 21;
static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_DISABLE_SCOM_TRCTRL_TRARR_RD_ACT = 22;
static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_MASTER_CLOCK_ENABLE_INT = 23;
// proc/reg00034.H

static const uint64_t TP_TCN1_N1_TRA6_TR1_CONFIG_2 = 0x03010745ull;

static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_2_A = 0;
static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_2_A_LEN = 24;
static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_2_B = 24;
static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_2_B_LEN = 24;
// proc/reg00034.H

static const uint64_t TP_TCN1_N1_TRA7_TR0_CONFIG = 0x03010782ull;

static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_STORE_ON_TRIG_MODE = 0;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_WRITE_ON_RUN_MODE = 1;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_EXTEND_TRIG_MODE = 2;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_EXTEND_TRIG_MODE_LEN = 8;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_BANK_MODE = 10;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_ENH_TRACE_MODE = 11;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_LOCAL_CLOCK_GATE_CONTROL = 12;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_LOCAL_CLOCK_GATE_CONTROL_LEN = 2;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_TRACE_SELECT_CONTROL = 14;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_TRACE_SELECT_CONTROL_LEN = 4;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_TRACE_RUN_HOLD_OFF = 18;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_TRACE_RUN_STATUS = 19;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_TRACE_RUN_STICKY = 20;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_DISABLE_BANK_EDGE_DETECT = 21;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_DISABLE_SCOM_TRCTRL_TRARR_RD_ACT = 22;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_MASTER_CLOCK_ENABLE_INT = 23;
// proc/reg00034.H

static const uint64_t TP_TCN1_N1_TRA7_TR0_CONFIG_4 = 0x03010787ull;

static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_4_A = 0;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_4_A_LEN = 24;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_4_B = 24;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_4_B_LEN = 24;
// proc/reg00034.H

static const uint64_t TP_TPBR_AD_IO_DATA_REG = 0x00090030ull;

static const uint32_t TP_TPBR_AD_IO_DATA_REG_PCB_IO_TMP_DATA = 0;
static const uint32_t TP_TPBR_AD_IO_DATA_REG_PCB_IO_TMP_DATA_LEN = 64;
// proc/reg00034.H

static const uint64_t TP_TPBR_AD_XSCOM_ERR_REG = 0x00090013ull;

static const uint32_t TP_TPBR_AD_XSCOM_ERR_REG_XSCOM_ADDRESS_ERR = 0;
static const uint32_t TP_TPBR_AD_XSCOM_ERR_REG_XSCOM_TSIZE_ERR = 1;
static const uint32_t TP_TPBR_AD_XSCOM_ERR_REG_XSCOM_RC_TTAG_PAR_ERR = 2;
static const uint32_t TP_TPBR_AD_XSCOM_ERR_REG_XSCOM_CR_TTAG_PAR_ERR = 3;
static const uint32_t TP_TPBR_AD_XSCOM_ERR_REG_XSCOM_CR_ATAG_PAR_ERR = 4;
static const uint32_t TP_TPBR_AD_XSCOM_ERR_REG_XSCOM_RC_ADDR_PAR_ERR = 5;
static const uint32_t TP_TPBR_AD_XSCOM_ERR_REG_PB_ECC_CE_ERR = 8;
static const uint32_t TP_TPBR_AD_XSCOM_ERR_REG_PB_ECC_UE_ERR = 9;
static const uint32_t TP_TPBR_AD_XSCOM_ERR_REG_PB_ECC_SUE_ERR = 10;
static const uint32_t TP_TPBR_AD_XSCOM_ERR_REG_RTAG_PARITY_ERR = 11;
static const uint32_t TP_TPBR_AD_XSCOM_ERR_REG_CRESP_HANG_ERR = 12;
static const uint32_t TP_TPBR_AD_XSCOM_ERR_REG_PIB_HANG_ERR = 13;
static const uint32_t TP_TPBR_AD_XSCOM_ERR_REG_PBDATA_HANG_ERR = 14;
static const uint32_t TP_TPBR_AD_XSCOM_ERR_REG_ADS_HANG_ERR = 15;
static const uint32_t TP_TPBR_AD_XSCOM_ERR_REG_XSCOM_FSM_PERR = 16;
static const uint32_t TP_TPBR_AD_XSCOM_ERR_REG_SPARE0_ERR = 17;
static const uint32_t TP_TPBR_AD_XSCOM_ERR_REG_SPARE1_ERR = 18;
static const uint32_t TP_TPBR_AD_XSCOM_ERR_REG_UNEXPECT_DATA_ERR = 19;
static const uint32_t TP_TPBR_AD_XSCOM_ERR_REG_ILL_CRESP_ERR = 20;
// proc/reg00034.H

static const uint64_t TP_TPBR_PBA_PBAF_PBAERRRPT0 = 0x03011dccull;

static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_RDDATATO_FW = 0;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_RDDATATO_FW_LEN = 6;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_RDADRERR_FW = 6;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_RDADRERR_FW_LEN = 6;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_WRADRERR_FW = 12;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_WRADRERR_FW_LEN = 6;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_ACKDEAD_FW_RD = 18;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_ACKDEAD_FW_RD_LEN = 6;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_ACKDEAD_FW_WR = 24;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_ACKDEAD_FW_WR_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_UNEXPCRESP = 26;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_UNEXPCRESP_LEN = 12;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_UNEXPDATA = 38;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_UNEXPDATA_LEN = 6;
// proc/reg00034.H

static const uint64_t TP_TPBR_PBA_PBAF_PBAPBOCR0 = 0x03011dd0ull;

static const uint32_t TP_TPBR_PBA_PBAF_PBAPBOCR0_EVENT = 16;
static const uint32_t TP_TPBR_PBA_PBAF_PBAPBOCR0_EVENT_LEN = 16;
static const uint32_t TP_TPBR_PBA_PBAF_PBAPBOCR0_ACCUM = 44;
static const uint32_t TP_TPBR_PBA_PBAF_PBAPBOCR0_ACCUM_LEN = 20;
// proc/reg00034.H

static const uint64_t TP_TPBR_PBA_PBAO_BCDE_PBADR = 0x00068013ull;

static const uint32_t TP_TPBR_PBA_PBAO_BCDE_PBADR_RESERVED_0_1 = 0;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_PBADR_RESERVED_0_1_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_PBADR_PB_OFFSET = 2;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_PBADR_PB_OFFSET_LEN = 23;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_PBADR_RESERVED_25_26 = 25;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_PBADR_RESERVED_25_26_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_PBADR_EXTADDR = 27;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_PBADR_EXTADDR_LEN = 14;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_PBADR_RESERVED_41_42 = 41;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_PBADR_RESERVED_41_42_LEN = 2;
// proc/reg00034.H

static const uint64_t TP_TPBR_PBA_PBAO_PBAPBTXT2 = 0x01010ce4ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2__VALID = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2__VALID_LEN = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_0 = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_0_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_1 = 12;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_1_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_2 = 16;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_2_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_3 = 20;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_3_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_4 = 24;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_4_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_5 = 28;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_5_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_6 = 32;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_6_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_7 = 36;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_7_LEN = 4;
// proc/reg00034.H

static const uint64_t TP_TPBR_PBA_PBAO_PBAWBUFVAL1 = 0x01010cd9ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBAWBUFVAL1_WR_SLVNUM = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBAWBUFVAL1_WR_SLVNUM_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBAWBUFVAL1_START_WR_ADDR = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBAWBUFVAL1_START_WR_ADDR_LEN = 30;
static const uint32_t TP_TPBR_PBA_PBAO_PBAWBUFVAL1_WR_BUFFER_STATUS = 35;
static const uint32_t TP_TPBR_PBA_PBAO_PBAWBUFVAL1_WR_BUFFER_STATUS_LEN = 5;
static const uint32_t TP_TPBR_PBA_PBAO_PBAWBUFVAL1_WR_BYTE_COUNT = 41;
static const uint32_t TP_TPBR_PBA_PBAO_PBAWBUFVAL1_WR_BYTE_COUNT_LEN = 7;
// proc/reg00034.H

static const uint64_t TP_TPBR_PBA_PBAO_PBAXISNDSTAT = 0x00068032ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBAXISNDSTAT_IN_PROGRESS = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXISNDSTAT_ERROR = 1;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXISNDSTAT_PHASE_STATUS = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXISNDSTAT_PHASE_STATUS_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXISNDSTAT_CNT_STATUS = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXISNDSTAT_CNT_STATUS_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXISNDSTAT_RETRY_COUNT = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXISNDSTAT_RETRY_COUNT_LEN = 8;
// proc/reg00034.H

static const uint64_t TP_TPBR_PSI_WRAP_RX_DBFF_REG1 = 0x03011c1aull;
// proc/reg00034.H

static const uint64_t TP_TPBR_PSI_WRAP_TX_DBFF_REG1 = 0x03011c12ull;
// proc/reg00034.H

static const uint64_t TP_TPBR_PSIHB_ERROR_MASK_REG = 0x03011d0full;

static const uint32_t TP_TPBR_PSIHB_ERROR_MASK_REG_ERROR_DISABLE_1 = 16;
static const uint32_t TP_TPBR_PSIHB_ERROR_MASK_REG_ERROR_DISABLE_1_LEN = 12;
static const uint32_t TP_TPBR_PSIHB_ERROR_MASK_REG_INTERRUPT_DISABLE = 32;
static const uint32_t TP_TPBR_PSIHB_ERROR_MASK_REG_INTERRUPT_DISABLE_LEN = 12;
static const uint32_t TP_TPBR_PSIHB_ERROR_MASK_REG_ERROR_DISABLE_2 = 48;
static const uint32_t TP_TPBR_PSIHB_ERROR_MASK_REG_ERROR_DISABLE_2_LEN = 5;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_NET_PCBSLN0_HEARTBEAT_REG = 0x020f0018ull;

static const uint32_t TP_TPCHIP_NET_PCBSLN0_HEARTBEAT_REG_HEARTBEAT_DEAD = 0;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_NET_PCBSLN0_TIMEOUT_REG = 0x020f0010ull;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_NET_PCBSLN1_MULTICAST_GROUP_1 = 0x030f0001ull;

static const uint32_t TP_TPCHIP_NET_PCBSLN1_MULTICAST_GROUP_1_MULTICAST1_GROUP = 3;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_MULTICAST_GROUP_1_MULTICAST1_GROUP_LEN = 3;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_NET_PCBSLN1_PRIMARY_ADDRESS_REG = 0x030f0000ull;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_NET_PCBSLPERV_TIMEOUT_REG = 0x010f0010ull;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDCAC = 0x0006001aull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDCAC_TAG_ADDR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDCAC_TAG_ADDR_LEN = 27;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDCAC_ERR = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDCAC_POPULATE_PENDING = 35;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDCAC_VALID = 36;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDCAC_VALID_LEN = 4;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR10 = 0x0006004aull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR10_OCB_OCI_GPEXIVDRX_GPR10 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR10_OCB_OCI_GPEXIVDRX_GPR10_LEN = 32;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR7 = 0x00060047ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR7_OCB_OCI_GPEXIVDR6_GPR7 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR7_OCB_OCI_GPEXIVDR6_GPR7_LEN = 32;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISIB = 0x00060016ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISIB_ADDR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISIB_ADDR_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISIB_R_NW = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISIB_BUSY = 33;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISIB_IMPRECISE_ERROR_PENDING = 34;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISIB_RSP_INFO = 49;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISIB_RSP_INFO_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISIB_RESET_PENDING = 61;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISIB_IFETCH_PENDING = 62;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISIB_DATAOP_PENDING = 63;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR6 = 0x00060083ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR6_6 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR6_6_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR6_7 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR6_7_LEN = 32;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPETSEL = 0x00062000ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPETSEL_WATCHDOG_SEL = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPETSEL_WATCHDOG_SEL_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPETSEL_FIT_SEL = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPETSEL_FIT_SEL_LEN = 4;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISGBL = 0x0006202bull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISGBL_OCB_OCI_GPEXIMEM_MEM_IMPRECISE_ERROR_PENDING = 3;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISGBU = 0x0006202aull;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIGPR8 = 0x00064048ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIGPR8_OCB_OCI_GPEXIVDR8_GPR8 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIGPR8_OCB_OCI_GPEXIVDR8_GPR8_LEN = 32;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXILR = 0x00064031ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXILR_OCB_OCI_GPEXIDBGINF_LR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXILR_OCB_OCI_GPEXIDBGINF_LR_LEN = 32;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR13 = 0x0006604bull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR13_OCB_OCI_GPEXIVDRX_GPR13 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR13_OCB_OCI_GPEXIVDRX_GPR13_LEN = 32;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR3 = 0x00066043ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR3_OCB_OCI_GPEXIVDR2_GPR3 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR3_OCB_OCI_GPEXIVDR2_GPR3_LEN = 32;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIICACL = 0x0006602dull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIICACL_SIB_PIB_IFETCH_PENDING = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIICACL_MEM_IFETCH_PENDING = 3;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIICACU = 0x0006602cull;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR2 = 0x00066081ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR2_2 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR2_2_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR2_3 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR2_3_LEN = 32;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA2 = 0x0006c822ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA2_8 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA2_8_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA2_9 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA2_9_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA2_10 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA2_10_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA2_11 = 48;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA2_11_LEN = 16;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10 = 0x0006c702ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_O2S_BRIDGE_ENABLE_0_A = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_O2S_BRIDGE_ENABLE_0_B = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_RESERVED_2_3 = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_RESERVED_2_3_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_O2S_CLOCK_DIVIDER_0 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_O2S_CLOCK_DIVIDER_0_LEN = 10;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_O2SCTRL10_RESERVED_14_16 = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_O2SCTRL10_RESERVED_14_16_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_O2S_NR_OF_FRAMES_0 = 17;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_RESERVED_18_19 = 18;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_RESERVED_18_19_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_SLAVE_DATA_SAMPLE_DELAY = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_SLAVE_DATA_SAMPLE_DELAY_LEN = 7;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SRD1A = 0x0006c729ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SRD1A_OCB_OCI_O2SRD1A_O2S_RDATA_1A = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SRD1A_OCB_OCI_O2SRD1A_O2S_RDATA_1A_LEN = 32;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR3 = 0x0006c23cull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR3_REGION = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR3_REGION_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR3_BASE = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR3_BASE_LEN = 7;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG2_RW = 0x0006c0b2ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG2_WO_CLEAR = 0x0006c0b3ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG2_WO_OR = 0x0006c0b4ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG2_OCB_OCI_OCCFLG2_OCC_FLAGS = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG2_OCB_OCI_OCCFLG2_OCC_FLAGS_LEN = 32;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ONISR0 = 0x0006c060ull;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q5 = 0x0006c405ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q5_OCB_OCI_OPIT0Q5RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q5_OCB_OCI_OPIT0Q5RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q6RR = 0x0006c506ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q6RR_OCB_OCI_OPIT0Q6RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q6RR_OCB_OCI_OPIT0Q6RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q6RR = 0x0006c50eull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q6RR_OCB_OCI_OPIT1Q6RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q6RR_OCB_OCI_OPIT1Q6RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q6RR = 0x0006c516ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q6RR_OCB_OCI_OPIT2Q6RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q6RR_OCB_OCI_OPIT2Q6RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q1 = 0x0006c419ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q1_OCB_OCI_OPIT3Q1RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q1_OCB_OCI_OPIT3Q1RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q6RR = 0x0006c51eull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q6RR_OCB_OCI_OPIT3Q6RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q6RR_OCB_OCI_OPIT3Q6RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q6RR = 0x0006c526ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q6RR_OCB_OCI_OPIT4Q6RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q6RR_OCB_OCI_OPIT4Q6RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q7 = 0x0006c427ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q7_OCB_OCI_OPIT4Q7RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q7_OCB_OCI_OPIT4Q7RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT5Q6RR = 0x0006c52eull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5Q6RR_OCB_OCI_OPIT5Q6RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5Q6RR_OCB_OCI_OPIT5Q6RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT6Q6RR = 0x0006c536ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT6Q6RR_OCB_OCI_OPIT6Q6RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT6Q6RR_OCB_OCI_OPIT6Q6RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q3 = 0x0006c43bull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q3_OCB_OCI_OPIT7Q3RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q3_OCB_OCI_OPIT7Q3RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q6RR = 0x0006c53eull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q6RR_OCB_OCI_OPIT7Q6RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q6RR_OCB_OCI_OPIT7Q6RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C10 = 0x0006c44aull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C10_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C10_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C10_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C10_PAYLOAD_LEN = 17;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C1RR = 0x0006c541ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C1RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C1RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C1RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C1RR_PAYLOAD_LEN = 17;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C27 = 0x0006c45bull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C27_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C27_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C27_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C27_PAYLOAD_LEN = 17;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C9 = 0x0006c449ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C9_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C9_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C9_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C9_PAYLOAD_LEN = 17;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C16 = 0x0006c470ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C16_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C16_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C16_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C16_PAYLOAD_LEN = 17;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C19RR = 0x0006c573ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C19RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C19RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C19RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C19RR_PAYLOAD_LEN = 17;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C1RR = 0x0006c561ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C1RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C1RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C1RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C1RR_PAYLOAD_LEN = 17;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C21 = 0x0006c475ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C21_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C21_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C21_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C21_PAYLOAD_LEN = 17;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C7 = 0x0006c467ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C7_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C7_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C7_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C7_PAYLOAD_LEN = 17;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1 = 0x0006c481ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_0_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_1_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_2 = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_2_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_3 = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_3_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_4 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_4_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_5 = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_5_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_6 = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_6_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_7 = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_7_LEN = 4;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJSTAT = 0x0006d00bull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJSTAT_JTAG_INPROG = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJSTAT_SRC_SEL_EQ1_ERR = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJSTAT_RUN_TCK_EQ0_ERR = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJSTAT_TRST_B_EQ0_ERR = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJSTAT_IR_DR_EQ0_ERR = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJSTAT_INPROG_WR_ERR = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJSTAT_FSM_ERROR = 6;
// proc/reg00035.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OPPCINJ = 0x0006d111ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OPPCINJ_DCU = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OPPCINJ_ICU = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OPPCINJ_CE_UE = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OPPCINJ_SINGL_CONT = 3;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_OCC_OCI_SCOM_OCCERRRPT = 0x0101080aull;

static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCERRRPT_SRAM_CERRRPT = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCERRRPT_SRAM_CERRRPT_LEN = 10;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCERRRPT_JTAGACC_CERRPT = 10;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCERRRPT_JTAGACC_CERRPT_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCERRRPT_C405_DCU_ECC_UE = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCERRRPT_C405_DCU_ECC_CE = 17;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCERRRPT_C405_ICU_ECC_UE = 18;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCERRRPT_C405_ICU_ECC_CE = 19;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCERRRPT_GPE0_OCISLV_ERR = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCERRRPT_GPE0_OCISLV_ERR_LEN = 7;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCERRRPT_GPE1_OCISLV_ERR = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCERRRPT_GPE1_OCISLV_ERR_LEN = 7;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCERRRPT_GPE2_OCISLV_ERR = 36;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCERRRPT_GPE2_OCISLV_ERR_LEN = 7;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCERRRPT_GPE3_OCISLV_ERR = 44;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCERRRPT_GPE3_OCISLV_ERR_LEN = 7;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCERRRPT_OCB_OCISLV_ERR = 52;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCERRRPT_OCB_OCISLV_ERR_LEN = 6;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_OCC_SRAM_CTL_SRCHSW = 0x0006a008ull;

static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRCHSW_WRFSM_DLY_DIS = 0;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRCHSW_ALLOW1_RD = 1;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRCHSW_ALLOW1_WR = 2;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRCHSW_ALLOW1_RDWR = 3;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRCHSW_OCI_PARCHK_DIS = 4;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRCHSW_TANK_RDDATA_PARCHK_DIS = 5;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRCHSW_SPARE_6 = 6;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRCHSW_VAL_BE_ADDR_CHK_DIS = 7;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRCHSW_SO_SPARE = 8;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRCHSW_SO_SPARE_LEN = 2;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG101 = 0x00008065ull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG101_REGISTER101 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG101_REGISTER101_LEN = 64;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG29 = 0x0000801dull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG29_REGISTER29 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG29_REGISTER29_LEN = 64;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG36 = 0x00008024ull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG36_REGISTER36 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG36_REGISTER36_LEN = 64;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG48 = 0x00008030ull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG48_REGISTER48 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG48_REGISTER48_LEN = 64;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG57 = 0x00008039ull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG57_REGISTER57 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG57_REGISTER57_LEN = 64;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG60 = 0x0000803cull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG60_REGISTER60 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG60_REGISTER60_LEN = 64;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG95 = 0x0000805full;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG95_REGISTER95 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG95_REGISTER95_LEN = 64;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_TPC_BIST = 0x0103000bull;

static const uint32_t TP_TPCHIP_TPC_BIST_TC_BIST_START_TEST_DC = 0;
static const uint32_t TP_TPCHIP_TPC_BIST_TC_SRAM_ABIST_MODE_DC = 1;
static const uint32_t TP_TPCHIP_TPC_BIST_TC_IOBIST_MODE_DC = 3;
static const uint32_t TP_TPCHIP_TPC_BIST_BIST_PERV = 4;
static const uint32_t TP_TPCHIP_TPC_BIST_BIST_UNIT1 = 5;
static const uint32_t TP_TPCHIP_TPC_BIST_BIST_UNIT2 = 6;
static const uint32_t TP_TPCHIP_TPC_BIST_BIST_UNIT3 = 7;
static const uint32_t TP_TPCHIP_TPC_BIST_BIST_UNIT4 = 8;
static const uint32_t TP_TPCHIP_TPC_BIST_BIST_UNIT5 = 9;
static const uint32_t TP_TPCHIP_TPC_BIST_BIST_UNIT6 = 10;
static const uint32_t TP_TPCHIP_TPC_BIST_BIST_UNIT7 = 11;
static const uint32_t TP_TPCHIP_TPC_BIST_BIST_UNIT8 = 12;
static const uint32_t TP_TPCHIP_TPC_BIST_BIST_UNIT9 = 13;
static const uint32_t TP_TPCHIP_TPC_BIST_BIST_UNIT10 = 14;
static const uint32_t TP_TPCHIP_TPC_BIST_BIST_UNIT11 = 15;
static const uint32_t TP_TPCHIP_TPC_BIST_BIST_UNIT12 = 16;
static const uint32_t TP_TPCHIP_TPC_BIST_BIST_UNIT13 = 17;
static const uint32_t TP_TPCHIP_TPC_BIST_BIST_UNIT14 = 18;
static const uint32_t TP_TPCHIP_TPC_BIST_BIST_STROBE_WINDOW_EN = 48;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_TPC_CLOCK_STAT_NSL = 0x01030009ull;

static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_NSL_PERV_NSL = 4;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_NSL_UNIT1_NSL = 5;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_NSL_UNIT2_NSL = 6;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_NSL_UNIT3_NSL = 7;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_NSL_UNIT4_NSL = 8;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_NSL_UNIT5_NSL = 9;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_NSL_UNIT6_NSL = 10;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_NSL_UNIT7_NSL = 11;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_NSL_UNIT8_NSL = 12;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_NSL_UNIT9_NSL = 13;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_NSL_UNIT10_NSL = 14;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_NSL_UNIT11_NSL = 15;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_NSL_UNIT12_NSL = 16;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_NSL_UNIT13_NSL = 17;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_NSL_UNIT14_NSL = 18;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_TPC_DBG_CBS_CC = 0x01030013ull;

static const uint32_t TP_TPCHIP_TPC_DBG_CBS_CC_DBG_RESET_EP = 0;
static const uint32_t TP_TPCHIP_TPC_DBG_CBS_CC_DBG_OPCG_IP = 1;
static const uint32_t TP_TPCHIP_TPC_DBG_CBS_CC_DBG_VITL_CLKOFF = 2;
static const uint32_t TP_TPCHIP_TPC_DBG_CBS_CC_DBG_TEST_ENABLE = 3;
static const uint32_t TP_TPCHIP_TPC_DBG_CBS_CC_DBG_CBS_REQ = 4;
static const uint32_t TP_TPCHIP_TPC_DBG_CBS_CC_DBG_CBS_CMD = 5;
static const uint32_t TP_TPCHIP_TPC_DBG_CBS_CC_DBG_CBS_CMD_LEN = 3;
static const uint32_t TP_TPCHIP_TPC_DBG_CBS_CC_DBG_CBS_STATE = 8;
static const uint32_t TP_TPCHIP_TPC_DBG_CBS_CC_DBG_CBS_STATE_LEN = 5;
static const uint32_t TP_TPCHIP_TPC_DBG_CBS_CC_DBG_SECURITY_DEBUG_MODE = 13;
static const uint32_t TP_TPCHIP_TPC_DBG_CBS_CC_DBG_CBS_PROTOCOL_ERROR = 14;
static const uint32_t TP_TPCHIP_TPC_DBG_CBS_CC_DBG_PCB_IDLE = 15;
static const uint32_t TP_TPCHIP_TPC_DBG_CBS_CC_DBG_CURRENT_OPCG_MODE = 16;
static const uint32_t TP_TPCHIP_TPC_DBG_CBS_CC_DBG_CURRENT_OPCG_MODE_LEN = 4;
static const uint32_t TP_TPCHIP_TPC_DBG_CBS_CC_DBG_LAST_OPCG_MODE = 20;
static const uint32_t TP_TPCHIP_TPC_DBG_CBS_CC_DBG_LAST_OPCG_MODE_LEN = 4;
static const uint32_t TP_TPCHIP_TPC_DBG_CBS_CC_DBG_PCB_ERROR = 24;
static const uint32_t TP_TPCHIP_TPC_DBG_CBS_CC_DBG_PARITY_ERROR = 25;
static const uint32_t TP_TPCHIP_TPC_DBG_CBS_CC_DBG_CC_ERROR = 26;
static const uint32_t TP_TPCHIP_TPC_DBG_CBS_CC_DBG_CHIPLET_IS_ALIGNED = 27;
static const uint32_t TP_TPCHIP_TPC_DBG_CBS_CC_DBG_PCB_REQUEST_SINCE_RESET = 28;
static const uint32_t TP_TPCHIP_TPC_DBG_CBS_CC_DBG_PARANOIA_TEST_ENABLE_CHANGE = 29;
static const uint32_t TP_TPCHIP_TPC_DBG_CBS_CC_DBG_PARANOIA_VITL_CLKOFF_CHANGE = 30;
static const uint32_t TP_TPCHIP_TPC_DBG_CBS_CC_TP_TPFSI_CBS_ACK = 31;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_TESTSEL = 0x01060159ull;

static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_TESTSEL_DPLL_TESTSEL_TEST_SEL = 0;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_TESTSEL_DPLL_TESTSEL_TEST_SEL_LEN = 8;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_TPC_EPS_DBG_INST1_COND_REG_3 = 0x010107c3ull;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_TPC_EPS_DBG_INST2_COND_REG_3 = 0x010107c6ull;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG = 0x01010001ull;

static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_PCB_WDATA_PARITY_ERROR = 0;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_PCB_ADDRESS_PARITY_ERROR = 1;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_DL_RETURN_WDATA_PARITY_ERROR = 2;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_DL_RETURN_P0_ERROR = 3;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_UL_RDATA_PARITY_ERROR = 4;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_UL_P0_ERROR = 5;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_PARITY_ERROR_ON_INTERFACE_MACHINE = 6;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_PARITY_ERROR_ON_P2S_MACHINE = 7;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_TIMEOUT_WHILE_WAITING_FOR_ULCCH = 8;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_TIMEOUT_WHILE_WAITING_FOR_DLDCH_RETURN =
    9;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_TIMEOUT_WHILE_WAITING_FOR_ULDCH = 10;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_PSCOM_PARALLEL_WRITE_NVLD = 11;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_PSCOM_PARALLEL_READ_NVLD = 12;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_PSCOM_PARALLEL_ADDR_INVALID = 13;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_PCB_COMMAND_PARITY_ERROR = 14;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_GENERAL_TIMEOUT = 15;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_SATELLITE_ACKNOWLEDGE_ACCESS_VIOLATION =
    16;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_SATELLITE_ACKNOWLEDGE_INVALID_REGISTER =
    17;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_PCB_WDATA_PARITY_ERROR = 18;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_PCB_ADDRESS_PARITY_ERROR = 19;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_DL_RETURN_WDATA_PARITY_ERROR = 20;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_DL_RETURN_P0_ERROR = 21;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_UL_RDATA_PARITY_ERROR = 22;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_UL_P0_ERROR = 23;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_PARITY_ERROR_ON_INTERFACE_MACHINE = 24;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_PARITY_ERROR_ON_P2S_MACHINE = 25;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_TIMEOUT_WHILE_WAITING_FOR_ULCCH = 26;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_TIMEOUT_WHILE_WAITING_FOR_DLDCH_RETURN = 27;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_TIMEOUT_WHILE_WAITING_FOR_ULDCH = 28;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_PSCOM_PARALLEL_WRITE_NVLD = 29;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_PSCOM_PARALLEL_READ_NVLD = 30;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_PSCOM_PARALLEL_ADDR_INVALID = 31;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_PCB_COMMAND_PARITY_ERROR = 32;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_GENERAL_TIMEOUT = 33;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_SATELLITE_ACKNOWLEDGE_ACCESS_VIOLATION = 34;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_SATELLITE_ACKNOWLEDGE_INVALID_REGISTER = 35;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_TPC_EPS_THERM_WSUB_DTS_RESULT1 = 0x01050001ull;

static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_DTS_RESULT1_4_RESULT = 0;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_DTS_RESULT1_4_RESULT_LEN = 16;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_DTS_RESULT1_5_RESULT = 16;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_DTS_RESULT1_5_RESULT_LEN = 16;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_DTS_RESULT1_6_RESULT = 32;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_DTS_RESULT1_6_RESULT_LEN = 16;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_TPC_EPS_THERM_WSUB_DTS_TRC_RESULT = 0x01050003ull;

static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_DTS_TRC_RESULT_TIMESTAMP_COUNTER_VALUE = 0;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_DTS_TRC_RESULT_TIMESTAMP_COUNTER_VALUE_LEN = 44;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_DTS_TRC_RESULT_TIMESTAMP_COUNTER_OVERFLOW_ERR = 44;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_DTS_TRC_RESULT_DTS_1_RESULT = 48;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_DTS_TRC_RESULT_DTS_1_RESULT_LEN = 16;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_TPC_EPS_THERM_WSUB_ERR_STATUS_REG = 0x01050013ull;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_TPC_LOCAL_XSTOP = 0x01040003ull;

static const uint32_t TP_TPCHIP_TPC_LOCAL_XSTOP_ANY_LOCAL_XSTOP = 0;
static const uint32_t TP_TPCHIP_TPC_LOCAL_XSTOP_RESERVED1L = 1;
static const uint32_t TP_TPCHIP_TPC_LOCAL_XSTOP_RESERVED2L = 2;
static const uint32_t TP_TPCHIP_TPC_LOCAL_XSTOP_RESERVED3L = 3;
static const uint32_t TP_TPCHIP_TPC_LOCAL_XSTOP_LOCAL_XSTOP_PERV = 4;
static const uint32_t TP_TPCHIP_TPC_LOCAL_XSTOP_LOCAL_XSTOP_IN05 = 5;
static const uint32_t TP_TPCHIP_TPC_LOCAL_XSTOP_LOCAL_XSTOP_IN06 = 6;
static const uint32_t TP_TPCHIP_TPC_LOCAL_XSTOP_LOCAL_XSTOP_IN07 = 7;
static const uint32_t TP_TPCHIP_TPC_LOCAL_XSTOP_LOCAL_XSTOP_IN08 = 8;
static const uint32_t TP_TPCHIP_TPC_LOCAL_XSTOP_LOCAL_XSTOP_IN09 = 9;
static const uint32_t TP_TPCHIP_TPC_LOCAL_XSTOP_LOCAL_XSTOP_IN10 = 10;
static const uint32_t TP_TPCHIP_TPC_LOCAL_XSTOP_LOCAL_XSTOP_IN11 = 11;
static const uint32_t TP_TPCHIP_TPC_LOCAL_XSTOP_LOCAL_XSTOP_IN12 = 12;
static const uint32_t TP_TPCHIP_TPC_LOCAL_XSTOP_LOCAL_XSTOP_IN13 = 13;
static const uint32_t TP_TPCHIP_TPC_LOCAL_XSTOP_LOCAL_XSTOP_IN14 = 14;
static const uint32_t TP_TPCHIP_TPC_LOCAL_XSTOP_LOCAL_XSTOP_IN15 = 15;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_TPC_OPCG_CAPT3 = 0x01030012ull;

static const uint32_t TP_TPCHIP_TPC_OPCG_CAPT3_07EVEN = 4;
static const uint32_t TP_TPCHIP_TPC_OPCG_CAPT3_07EVEN_LEN = 5;
static const uint32_t TP_TPCHIP_TPC_OPCG_CAPT3_07ODD = 9;
static const uint32_t TP_TPCHIP_TPC_OPCG_CAPT3_07ODD_LEN = 5;
static const uint32_t TP_TPCHIP_TPC_OPCG_CAPT3_08EVEN = 14;
static const uint32_t TP_TPCHIP_TPC_OPCG_CAPT3_08EVEN_LEN = 5;
static const uint32_t TP_TPCHIP_TPC_OPCG_CAPT3_08ODD = 19;
static const uint32_t TP_TPCHIP_TPC_OPCG_CAPT3_08ODD_LEN = 5;
static const uint32_t TP_TPCHIP_TPC_OPCG_CAPT3_09EVEN = 24;
static const uint32_t TP_TPCHIP_TPC_OPCG_CAPT3_09EVEN_LEN = 5;
static const uint32_t TP_TPCHIP_TPC_OPCG_CAPT3_09ODD = 29;
static const uint32_t TP_TPCHIP_TPC_OPCG_CAPT3_09ODD_LEN = 5;
static const uint32_t TP_TPCHIP_TPC_OPCG_CAPT3_10EVEN = 34;
static const uint32_t TP_TPCHIP_TPC_OPCG_CAPT3_10EVEN_LEN = 5;
static const uint32_t TP_TPCHIP_TPC_OPCG_CAPT3_10ODD = 39;
static const uint32_t TP_TPCHIP_TPC_OPCG_CAPT3_10ODD_LEN = 5;
static const uint32_t TP_TPCHIP_TPC_OPCG_CAPT3_11EVEN = 44;
static const uint32_t TP_TPCHIP_TPC_OPCG_CAPT3_11EVEN_LEN = 5;
static const uint32_t TP_TPCHIP_TPC_OPCG_CAPT3_11ODD = 49;
static const uint32_t TP_TPCHIP_TPC_OPCG_CAPT3_11ODD_LEN = 5;
static const uint32_t TP_TPCHIP_TPC_OPCG_CAPT3_12EVEN = 54;
static const uint32_t TP_TPCHIP_TPC_OPCG_CAPT3_12EVEN_LEN = 5;
static const uint32_t TP_TPCHIP_TPC_OPCG_CAPT3_12ODD = 59;
static const uint32_t TP_TPCHIP_TPC_OPCG_CAPT3_12ODD_LEN = 5;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_TPC_OPCG_REG2 = 0x01030004ull;

static const uint32_t TP_TPCHIP_TPC_OPCG_REG2_OPCG_GO2 = 0;
static const uint32_t TP_TPCHIP_TPC_OPCG_REG2_PRPG_WEIGHTING = 1;
static const uint32_t TP_TPCHIP_TPC_OPCG_REG2_PRPG_WEIGHTING_LEN = 3;
static const uint32_t TP_TPCHIP_TPC_OPCG_REG2_PRPG_VALUE = 4;
static const uint32_t TP_TPCHIP_TPC_OPCG_REG2_PRPG_VALUE_LEN = 12;
static const uint32_t TP_TPCHIP_TPC_OPCG_REG2_PRPG_A_VAL = 16;
static const uint32_t TP_TPCHIP_TPC_OPCG_REG2_PRPG_A_VAL_LEN = 12;
static const uint32_t TP_TPCHIP_TPC_OPCG_REG2_PRPG_B_VAL = 28;
static const uint32_t TP_TPCHIP_TPC_OPCG_REG2_PRPG_B_VAL_LEN = 12;
static const uint32_t TP_TPCHIP_TPC_OPCG_REG2_PRPG_MODE = 40;
static const uint32_t TP_TPCHIP_TPC_OPCG_REG2_SM_LBIST_CNTRL = 48;
static const uint32_t TP_TPCHIP_TPC_OPCG_REG2_SM_LBIST_CNTRL_LEN = 16;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_TPC_REGION_CCFLUSH_STATUS = 0x01030016ull;

static const uint32_t TP_TPCHIP_TPC_REGION_CCFLUSH_STATUS_REGION_CCFLUSH = 4;
static const uint32_t TP_TPCHIP_TPC_REGION_CCFLUSH_STATUS_REGION_CCFLUSH_LEN = 15;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_TPC_SPATTN_MASK_RW = 0x01040042ull;
static const uint64_t TP_TPCHIP_TPC_SPATTN_MASK_WO_CLEAR = 0x01040062ull;
static const uint64_t TP_TPCHIP_TPC_SPATTN_MASK_WO_OR = 0x01040052ull;

static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_01 = 1;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_02 = 2;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_03 = 3;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_04 = 4;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_05 = 5;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_06 = 6;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_07 = 7;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_08 = 8;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_09 = 9;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_10 = 10;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_11 = 11;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_12 = 12;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_13 = 13;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_14 = 14;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_15 = 15;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_16 = 16;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_17 = 17;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_18 = 18;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_19 = 19;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_20 = 20;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_21 = 21;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_22 = 22;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_23 = 23;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_24 = 24;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_25 = 25;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_26 = 26;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_27 = 27;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_28 = 28;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_29 = 29;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_30 = 30;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_31 = 31;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_32 = 32;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_33 = 33;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_34 = 34;
static const uint32_t TP_TPCHIP_TPC_SPATTN_MASK_35 = 35;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_TPC_TRA0_TR0_CONFIG_3 = 0x01010406ull;

static const uint32_t TP_TPCHIP_TPC_TRA0_TR0_CONFIG_3_C = 0;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR0_CONFIG_3_C_LEN = 24;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR0_CONFIG_3_D = 24;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR0_CONFIG_3_D_LEN = 24;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_TPC_TRA0_TR1_TRACE_HI_DATA_REG = 0x01010440ull;

static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_TRACE_HI_DATA_REG_TRACE_HI_DATA = 0;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_TRACE_HI_DATA_REG_TRACE_HI_DATA_LEN = 64;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_TPC_TRA0_TR1_CONFIG = 0x01010442ull;

static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_CONFIG_STORE_ON_TRIG_MODE = 0;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_CONFIG_WRITE_ON_RUN_MODE = 1;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_CONFIG_EXTEND_TRIG_MODE = 2;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_CONFIG_EXTEND_TRIG_MODE_LEN = 8;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_CONFIG_BANK_MODE = 10;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_CONFIG_ENH_TRACE_MODE = 11;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_CONFIG_LOCAL_CLOCK_GATE_CONTROL = 12;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_CONFIG_LOCAL_CLOCK_GATE_CONTROL_LEN = 2;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_CONFIG_TRACE_SELECT_CONTROL = 14;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_CONFIG_TRACE_SELECT_CONTROL_LEN = 4;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_CONFIG_TRACE_RUN_HOLD_OFF = 18;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_CONFIG_TRACE_RUN_STATUS = 19;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_CONFIG_TRACE_RUN_STICKY = 20;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_CONFIG_DISABLE_BANK_EDGE_DETECT = 21;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_CONFIG_DISABLE_SCOM_TRCTRL_TRARR_RD_ACT = 22;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR1_CONFIG_MASTER_CLOCK_ENABLE_INT = 23;
// proc/reg00036.H

static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_INTERRUPT_FSI = 0x0000100bull;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_INTERRUPT_FSI_BYTE = 0x0000102cull;

static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_INTERRUPT_INTERRUPT_STATUS_REG = 0;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_INTERRUPT_INTERRUPT_STATUS_REG_LEN = 32;
// proc/reg00036.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_1_FSI = 0x00002841ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_1_FSI_BYTE = 0x00002904ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_1_RW = 0x00050041ull;
// proc/reg00036.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_13_FSI = 0x0000284dull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_13_FSI_BYTE = 0x00002934ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_13_RW = 0x0005004dull;
// proc/reg00036.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_7_FSI = 0x00002907ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_7_FSI_BYTE = 0x00002c1cull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_7_RW = 0x00050107ull;
// proc/reg00036.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_FSI = 0x00002934ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_FSI_BYTE = 0x00002cd0ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_WO_CLEAR = 0x00050134ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_TP_AN_REFCLK_CLKMUX0A_CLKIN_SEL_DC = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_TP_AN_REFCLK_CLKMUX0B_CLKIN_SEL_DC = 1;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_TP_AN_REFCLK_CLKMUX0C_CLKIN_SEL_DC = 2;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_TP_AN_REFCLK_CLKMUX0C_CLKIN_SEL_DC_LEN = 2;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_TP_AN_REFCLK_CLKMUX0D_CLKIN_SEL_DC = 4;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_ROOT_CTRL4_5_SPARE = 5;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_TP_AN_REFCLK_CLKMUX10_CLKIN_SEL_DC = 6;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_TP_AN_REFCLK_CLKMUX11_CLKIN_SEL_DC = 7;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_TP_AN_REFCLK_CLKMUX12_CLKIN_SEL_DC = 8;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_TP_AN_REFCLK_CLKMUX12_CLKIN_SEL_DC_LEN = 2;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_TP_AN_REFCLK_CLKMUX13_CLKIN_SEL_DC = 10;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_TP_AN_REFCLK_CLKMUX13_CLKIN_SEL_DC_LEN = 2;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_TP_AN_REFCLK_CLKMUX14_CLKIN_SEL_DC = 12;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_ROOT_CTRL4_13_SPARE = 13;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_TP_AN_REFCLK_CLKMUX23_CLKIN_SEL_DC = 14;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_TP_AN_REFCLK_CLKMUX23_CLKIN_SEL_DC_LEN = 2;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_TP_AN_TOD_LPC_MUX_SEL_DC = 16;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_ROOT_CTRL4_17_SPARE = 17;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_ROOT_CTRL4_18_SPARE = 18;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_ROOT_CTRL4_19_SPARE = 19;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_TP_MUX1_CLKIN_SEL_DC = 20;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_TP_MUX2A_CLKIN_SEL_DC = 21;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_TP_MUX2B_CLKIN_SEL_DC = 22;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_TP_MUX3_CLKIN_SEL_DC = 23;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_TP_MUX4A_CLKIN_SEL_DC = 24;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_TP_AN_CLKGLM_NEST_ASYNC_RESET_DC = 25;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_ROOT_CTRL4_26_SPARE = 26;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_TPFSI_ALTREFCLK_SEL = 27;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_ROOT_CTRL4_28_SPARE = 28;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_TP_PLL_FORCE_OUT_EN_DC = 29;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_ROOT_CTRL4_30_SPARE = 30;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_CLEAR_ROOT_CTRL4_31_SPARE = 31;
// proc/reg00036.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_COPY_FSI = 0x00002914ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_COPY_FSI_BYTE = 0x00002c50ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_COPY_RW = 0x00050114ull;
// proc/reg00036.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_FSI = 0x00002818ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_FSI_BYTE = 0x00002860ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_RW = 0x00050018ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TPFSI_SPIMST0_PORT_MUX_SEL_DC = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TPFSI_SPIMST1_PORT_MUX_SEL_DC = 1;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TPFSI_SPIMST2_PORT_MUX_SEL_DC = 2;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TPFSI_SPIMST3_PORT_MUX_SEL_DC = 3;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_ROOT_CTRL8_4_15 = 4;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_ROOT_CTRL8_4_15_LEN = 12;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TP_FSI_FENCE_DC = 16;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TCFSI_VITL_FENCE_DC = 17;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TCFSI_FSI0_FENCE_DC = 18;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TCFSI_FSI0LL_FENCE_DC = 19;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TCFSI_FSI0INV_FENCE_DC = 20;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TCFSI_FSI1_FENCE_DC = 21;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TCFSI_FSI1LL_FENCE_DC = 22;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TCFSI_FSIA_FENCE_DC = 23;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_ROOT_CTRL8_24_31 = 24;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_ROOT_CTRL8_24_31_LEN = 8;
// proc/reg00036.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_13_FSI = 0x00002984ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_13_FSI_BYTE = 0x00002e10ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_13_RW = 0x00050184ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_13_SR_SCRATCH_REGISTER_13 = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_13_SR_SCRATCH_REGISTER_13_LEN = 32;
// proc/reg00036.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_5_FSI = 0x0000283cull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_5_FSI_BYTE = 0x000028f0ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_5_RW = 0x0005003cull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_5_SR_SCRATCH_REGISTER_5 = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_5_SR_SCRATCH_REGISTER_5_LEN = 32;
// proc/reg00036.H

static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_FSI = 0x00002431ull;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_FSI_BYTE = 0x000024c4ull;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_RO = 0x000b0031ull;

static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_REQ_RESET_FR_SBE = 6;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_REQ_RESET_FR_SP = 7;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_DEQUEUED_EOT_FLAG = 8;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_FIFO_FULL = 10;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_FIFO_EMPTY = 11;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_FIFO_ENTRY_COUNT = 12;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_FIFO_ENTRY_COUNT_LEN = 4;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_FIFO_VALID_FLAGS = 16;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_FIFO_VALID_FLAGS_LEN = 8;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_FIFO_EOT_FLAGS = 24;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS_FIFO_EOT_FLAGS_LEN = 8;
// proc/reg00036.H

static const uint64_t TP_TPVSB_FSI_W_SBE_FIFO_GPIO_INT_STATUS = 0x000b0057ull;

static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_GPIO_INT_STATUS_0 = 0;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_GPIO_INT_STATUS_1 = 1;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_GPIO_INT_STATUS_2 = 2;
// proc/reg00036.H

static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_OP_BLOCKSIZE_REGISTER_FSI = 0x00000c1bull;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_OP_BLOCKSIZE_REGISTER_FSI_BYTE = 0x00000c6cull;

static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_OP_BLOCKSIZE_REGISTER_OPCODE = 0;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_OP_BLOCKSIZE_REGISTER_OPCODE_LEN = 8;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_OP_BLOCKSIZE_REGISTER_SIZE = 8;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_OP_BLOCKSIZE_REGISTER_SIZE_LEN = 24;
// proc/reg00036.H

static const uint64_t TP_TPVSB_FSI_W_SLAVE_CMFSI_INCLUDE_MFSI_A_PIB2OPB_COMP_P_1_RESET = 0x00020014ull;
// proc/reg00036.H

static const uint64_t TP_TPVSB_FSI_W_SLAVE_CMFSI_INCLUDE_MFSI_B_PIB2OPB_COMP_P_0_CRSIS = 0x00030007ull;
// proc/reg00036.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MCSIEP0_FSI0 = 0x00003070ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MCSIEP0_SCOMFSI0 = 0x00000c1cull;
// proc/reg00036.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MRESP5_FSI0 = 0x000030e4ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MRESP5_WO = 0x00000c39ull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MRESP5_GENERAL_RESET_5 = 0;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MRESP5_ERROR_RESET_5 = 1;
// proc/reg00036.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MSCSB0_FSI0 = 0x000031d4ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MSCSB0_SCOMFSI0 = 0x00000c75ull;
// proc/reg00036.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MSIEP6_FSI0 = 0x00003048ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MSIEP6_SCOMFSI0 = 0x00000c12ull;
// proc/reg00036.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MAESP7_FSI0 = 0x0000346cull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MAESP7_SCOMFSI0 = 0x00000d1bull;
// proc/reg00036.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MCENP0_FSI0 = 0x00003420ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MCENP0_WO_CLEAR = 0x00000d08ull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MCENP0_0_ENABLE = 0;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MCENP0_1_ENABLE = 1;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MCENP0_2_ENABLE = 2;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MCENP0_3_ENABLE = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MCENP0_4_ENABLE = 4;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MCENP0_5_ENABLE = 5;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MCENP0_6_ENABLE = 6;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MCENP0_7_ENABLE = 7;
// proc/reg00036.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP6_FSI0 = 0x000034e8ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP6_RO = 0x00000d3aull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP6_0 = 1;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP6_0_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP6_1 = 5;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP6_1_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP6_2 = 9;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP6_2_LEN = 3;
// proc/reg00036.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MVER_FSI0 = 0x00003474ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MVER_SCOMFSI0 = 0x00000d1dull;
// proc/reg00036.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SCMBL = 0x00000840ull;
// proc/reg00037.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SCMDT = 0x0000082cull;
// proc/reg00037.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SMBL = 0x00000838ull;
// proc/reg00037.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SRSIS4 = 0x0000087cull;
// proc/reg00037.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SSI1M = 0x0000081cull;
// proc/reg00037.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MAESP1_FSI1 = 0x00003054ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MAESP1_SCOMFSI1 = 0x00000c15ull;
// proc/reg00037.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MCRSP0_FSI1 = 0x00003008ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MCRSP0_SCOMFSI1 = 0x00000c02ull;
// proc/reg00037.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP0_FSI1 = 0x000030d0ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP0_RO = 0x00000c34ull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP0_0 = 1;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP0_0_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP0_1 = 5;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP0_1_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP0_2 = 9;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP0_2_LEN = 3;
// proc/reg00037.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_SCISC = 0x00000808ull;
// proc/reg00037.H

static const uint64_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST0_MEMORY_MAPPING = 0x00070004ull;

static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST0_MEMORY_MAPPING_BASE = 0;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST0_MEMORY_MAPPING_BASE_LEN = 16;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST0_MEMORY_MAPPING_MASK = 16;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST0_MEMORY_MAPPING_MASK_LEN = 16;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST0_MEMORY_MAPPING_RESERVED = 32;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST0_MEMORY_MAPPING_RESERVED_LEN = 32;
// proc/reg00037.H

static const uint64_t VAS_VA_EG_SCF_PGMIG7 = 0x02011447ull;
// proc/reg00037.H

static const uint64_t VAS_VA_RG_SCF_WRMON3BAR = 0x02011413ull;
// proc/reg00037.H

static const uint64_t VAS_VA_RG_SCF_WRMON6WID = 0x0201141eull;
// proc/reg00037.H

static const uint64_t VAS_VA_RG_SCF_WRMON7CMP = 0x02011427ull;
// proc/reg00037.H

#ifndef __PPE_HCODE__
}
}
#include "proc/reg00033.H"
#include "proc/reg00034.H"
#include "proc/reg00035.H"
#include "proc/reg00036.H"
#include "proc/reg00037.H"
#endif
#endif
