%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%
% Welcome to Overleaf --- just edit your LaTeX on the left,
% and we'll compile it for you on the right. If you open the
% 'Share' menu, you can invite other users to edit at the same
% time. See www.overleaf.com/learn for more info. Enjoy!
%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\documentclass[letterpaper,11pt]{article}

\usepackage{latexsym}
\usepackage[empty]{fullpage}
\usepackage{titlesec}
\usepackage{marvosym}
\usepackage[usenames,dvipsnames]{color}
\usepackage{verbatim}
\usepackage{enumitem}
% \usepackage[hidelinks]{hyperref}
\usepackage{fancyhdr}
\usepackage[english]{babel}
\usepackage{tabularx}
\input{glyphtounicode}
\usepackage{xcolor}
\definecolor{linkblue}{RGB}{0, 50, 175} % subtle navy blue
\usepackage[colorlinks=true, urlcolor=linkblue]{hyperref}

%----------FONT OPTIONS----------
% sans-serif
% \usepackage[sfdefault]{FiraSans}
% \usepackage[sfdefault]{roboto}
% \usepackage[sfdefault]{noto-sans}
% \usepackage[default]{sourcesanspro}

% serif
% \usepackage{CormorantGaramond}
% \usepackage{charter}


\pagestyle{fancy}
\fancyhf{} % clear all header and footer fields
\fancyfoot{}
\renewcommand{\headrulewidth}{0pt}
\renewcommand{\footrulewidth}{0pt}

% Adjust margins
\addtolength{\oddsidemargin}{-0.5in}
\addtolength{\evensidemargin}{-0.5in}
\addtolength{\textwidth}{1in}
\addtolength{\topmargin}{-.5in}
\addtolength{\textheight}{1.0in}

\urlstyle{same}

\raggedbottom
\raggedright
\setlength{\tabcolsep}{0in}

% Sections formatting
\titleformat{\section}{
  \vspace{-4pt}\scshape\raggedright\large
}{}{0em}{}[\color{black}\titlerule \vspace{-5pt}]

% Ensure that generate pdf is machine readable/ATS parsable
\pdfgentounicode=1

%-------------------------
% Custom commands
\newcommand{\resumeItem}[1]{
  \item\small{
    {#1 \vspace{-2pt}}
  }
}

\newcommand{\resumeSubheading}[4]{
  \vspace{-2pt}\item
    \begin{tabular*}{0.97\textwidth}[t]{l@{\extracolsep{\fill}}r}
      \textbf{#1} & #2 \\
      \textit{\small#3} & \textit{\small #4} \\
    \end{tabular*}\vspace{-7pt}
}

\newcommand{\resumeSubSubheading}[2]{
    \item
    \begin{tabular*}{0.97\textwidth}{l@{\extracolsep{\fill}}r}
      \textit{\small#1} & \textit{\small #2} \\
    \end{tabular*}\vspace{-7pt}
}

\newcommand{\resumeProjectHeading}[2]{
    \item
    \begin{tabular*}{0.97\textwidth}{l@{\extracolsep{\fill}}r}
      \small#1 & #2 \\
    \end{tabular*}\vspace{-7pt}
}

\newcommand{\resumeSubItem}[1]{\resumeItem{#1}\vspace{-4pt}}

\renewcommand\labelitemii{$\vcenter{\hbox{\tiny$\bullet$}}$}

\newcommand{\resumeSubHeadingListStart}{\begin{itemize}[leftmargin=0.15in, label={}]}
\newcommand{\resumeSubHeadingListEnd}{\end{itemize}}
\newcommand{\resumeItemListStart}{\begin{itemize}}
\newcommand{\resumeItemListEnd}{\end{itemize}\vspace{-5pt}}

%-------------------------------------------
%%%%%%  RESUME STARTS HERE  %%%%%%%%%%%%%%%%%%%%%%%%%%%%


\begin{document}

%----------HEADING----------
\begin{center}
    \textbf{\Huge \scshape Nathan Abebe} \\ \vspace{5pt}
    \small +1 (203) 994-2951 $|$ \href{mailto:nathan.abebe@yale.edu}{nathan.abebe@yale.edu} $|$ \href{https://nathanabebe.com}{nathanabebe.com} $|$ 
    \href{https://linkedin.com/in/nathan5563}{linkedin.com/in/nathan5563} $|$
    \href{https://github.com/Nathan5563}{github.com/Nathan5563}
\end{center}


%-----------EDUCATION-----------
\section{Education}
  \resumeSubHeadingListStart
    \resumeSubheading
      {Yale University}{New Haven, CT}
      {B.S. Computer Science, B.S. Electrical Engineering (ABET)}{May 2028}
      \resumeItemListStart
        \resumeItem{Relevant Coursework: VLSI System Design, FPGA-Based Acceleration, Computer Architecture, Operating Systems, Systems Programming, Data Structures, Algorithms, Microelectronics }
      \resumeItemListEnd
  \resumeSubHeadingListEnd


%-----------EXPERIENCE-----------
\section{Experience}
  \resumeSubHeadingListStart
    \resumeSubheading
      {Undergraduate Research Assistant}{Jun 2025 -- Present}
      {Yale University (Efficient Computing Lab, advised by Prof. Lin Zhong)}{New Haven, CT}
      \resumeItemListStart
        \resumeItem{Engineered virtual file system (VFS) for remote multi-FPGA control, replacing prior FUSE-based abstraction.}
        \resumeItem{Boosted bitstream throughput by 17× (1.95 → 33.2 MB/s) with $<$10 ms jitter across 5 VMK180 boards via VFS.}
        \resumeItem{Validated correctness and determinism by integrating DecoNet/Helios quantum error correction (QEC) software.}
        \resumeItem{Ported Micro Blossom QEC software for distributed execution on FPGA-attached ARM cores; this was the first such distributed implementation, achieving 14× latency reduction from similar algorithms and order-of-magnitude lower physical error rates ($\approx$0.05\% vs. $\approx$1–1.5\% for Helios), with mathematical optimality guarantees.}
      \resumeItemListEnd
  \resumeSubHeadingListEnd


%-----------PROJECTS-----------
\section{Projects}
    \resumeSubHeadingListStart
        \resumeProjectHeading
          {\textbf{FPGA Control Stack} $|$ \emph{Linux Kernel, PetaLinux, Vivado, File Systems, Distributed Systems}}{Jun 2025 -- Present}
          \resumeItemListStart
            \resumeItem{Developed distributed VFS abstraction to manage remote \& runtime configuration of FPGA nodes over Ethernet.}
            \resumeItem{Demonstrated sublinear latency scaling across 5+ nodes via parallel file-based access.}
            \resumeItem{Automated per-board kernel module injection ({\tt reboot}, {\tt configure}, {\tt fpga-client}) with custom PetaLinux scripts.}
            \resumeItem{Enabled secure, permission-aware access with automatic registration via 128-bit hardware DNA identifiers.}
          \resumeItemListEnd
        \resumeProjectHeading
          {\textbf{Flight Computer (Liquid Rocket)} $|$ \emph{Rust, Real-Time Systems, Radio Protocols}}{Aug 2025 -- Present}
          \resumeItemListStart
            \resumeItem{Designed PCB with Teensy 4.1, inertial \& analog sensors, and RFD900x modem for onboard sequencing.}
            \resumeItem{Programmed real-time logic incl. fueling, arming, apogee detection, chute deploy, and bi-directional comms.}
            \resumeItem{Built CSMA-based radio protocol with CRC and ACKs, achieving $<$100ms end-to-end latency under load.}
            \resumeItem{Offloaded non-critical compute to secondary processor, reducing latency by 30\% via hardware task delegation.}
          \resumeItemListEnd
        \resumeProjectHeading
          {\textbf{EGSE (Liquid Rocket Ground Support)} $|$ \emph{C++, Analog Sensors, LTspice, HIL Testing}}{Oct 2024 -- Present}
          \resumeItemListStart
            \resumeItem{Programmed Teensy 4.1 firmware for high-speed GPIO control of 10+ ethane \& nitrous valves.}
            \resumeItem{Developed modular C++ drivers for NAT 8252 pressure transducers, achieving $\pm$1\% measurement accuracy.}
            \resumeItem{Simulated 20+ circuits in LTspice to verify signal integrity, power stability, and fail-safe logic.}
            \resumeItem{Executed full HIL validation \& recovery tests, achieving 99.9\% uptime across integrated hotfire test campaigns.}
          \resumeItemListEnd
        \resumeProjectHeading
          {\textbf{\href{https://github.com/Nathan5563/mesh-lib}{Wavefront (.obj) Parser}} $|$ \emph{C++, Parsing, Performance Optimization, Multithreading}}{Jul 2025 -- Present}
          \resumeItemListStart
            \resumeItem{Implemented fast obj parser in C++ with support for vertices, textures, normals, and faces.}
            \resumeItem{Recorded $<$0.2s parse time for 100+ MB files and $<$3s for 3+ GB meshes using thread pool acceleration.}
            \resumeItem{Optimized with Linux perf and callgrind profiling to achieve $>$7x speedup over industry-standard {\tt tinyobjloader}.}
          \resumeItemListEnd
        \resumeProjectHeading
          {\textbf{\href{https://github.com/Nathan5563/nnes}{NES Emulator}} $|$ \emph{Rust, Computer Architecture, Debugging}}{Mar 2025 -- Present}
          \resumeItemListStart
            \resumeItem{Built a 5K+ LoC cycle-accurate NES emulator with full 2A03 CPU coverage and precise PPU timing.}
            \resumeItem{Crafted an egui debugger with live stepping, memory/register views, and PPU visualization to accelerate dev.}
          \resumeItemListEnd
    \resumeSubHeadingListEnd

%-----------PROGRAMMING SKILLS-----------
\section{Technical Skills}
 \begin{itemize}[leftmargin=0.15in, label={}]
    \small{\item{
     \textbf{Languages}{: Rust, C, C++, Python, D, SystemVerilog, Go, x86 Assembly, TypeScript, JavaScript, C\#} \\
     \textbf{Embedded}{: FPGA design, ARM Cortex-M, Linux, RTOS, Yocto, bare-metal, PCB design} \\
     \textbf{Tools}{: Git, GDB, Valgrind, VS Code, Vivado, Altium Designer, LTspice} \\
     \textbf{Protocols}{: CSMA, CRC, TCP, UDP, UART, SPI, I$^2$C} \\
    }}
 \end{itemize}


\end{document}----------
