{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480810620396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480810620402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 03 19:17:00 2016 " "Processing started: Sat Dec 03 19:17:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480810620402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480810620402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Minesweeper -c Minesweeper " "Command: quartus_map --read_settings_files=on --write_settings_files=off Minesweeper -c Minesweeper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480810620402 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480810620779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480810620779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "Main.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480810634245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480810634245 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "minesweeper.v(402) " "Verilog HDL information at minesweeper.v(402): always construct contains both blocking and non-blocking assignments" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 402 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1480810634292 ""}
{ "Warning" "WSGN_SEARCH_FILE" "minesweeper.v 6 6 " "Using design file minesweeper.v, which is not specified as a design file for the current project, but contains definitions for 6 design units and 6 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Minesweeper " "Found entity 1: Minesweeper" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480810634295 ""} { "Info" "ISGN_ENTITY_NAME" "2 countingRefresh " "Found entity 2: countingRefresh" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 1992 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480810634295 ""} { "Info" "ISGN_ENTITY_NAME" "3 color " "Found entity 3: color" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 2015 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480810634295 ""} { "Info" "ISGN_ENTITY_NAME" "4 H_SYNC " "Found entity 4: H_SYNC" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 2236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480810634295 ""} { "Info" "ISGN_ENTITY_NAME" "5 V_SYNC " "Found entity 5: V_SYNC" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 2287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480810634295 ""} { "Info" "ISGN_ENTITY_NAME" "6 clock108 " "Found entity 6: clock108" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 2331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480810634295 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480810634295 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object1 minesweeper.v(124) " "Verilog HDL Implicit Net warning at minesweeper.v(124): created implicit net for \"Object1\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634296 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object2 minesweeper.v(132) " "Verilog HDL Implicit Net warning at minesweeper.v(132): created implicit net for \"Object2\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634296 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object3 minesweeper.v(140) " "Verilog HDL Implicit Net warning at minesweeper.v(140): created implicit net for \"Object3\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634296 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object4 minesweeper.v(147) " "Verilog HDL Implicit Net warning at minesweeper.v(147): created implicit net for \"Object4\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634296 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object5 minesweeper.v(154) " "Verilog HDL Implicit Net warning at minesweeper.v(154): created implicit net for \"Object5\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634296 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object6 minesweeper.v(161) " "Verilog HDL Implicit Net warning at minesweeper.v(161): created implicit net for \"Object6\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634296 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object7 minesweeper.v(168) " "Verilog HDL Implicit Net warning at minesweeper.v(168): created implicit net for \"Object7\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634296 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object8 minesweeper.v(175) " "Verilog HDL Implicit Net warning at minesweeper.v(175): created implicit net for \"Object8\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634296 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object9 minesweeper.v(182) " "Verilog HDL Implicit Net warning at minesweeper.v(182): created implicit net for \"Object9\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object10 minesweeper.v(189) " "Verilog HDL Implicit Net warning at minesweeper.v(189): created implicit net for \"Object10\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object11 minesweeper.v(196) " "Verilog HDL Implicit Net warning at minesweeper.v(196): created implicit net for \"Object11\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 196 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object12 minesweeper.v(203) " "Verilog HDL Implicit Net warning at minesweeper.v(203): created implicit net for \"Object12\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object13 minesweeper.v(210) " "Verilog HDL Implicit Net warning at minesweeper.v(210): created implicit net for \"Object13\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 210 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object14 minesweeper.v(217) " "Verilog HDL Implicit Net warning at minesweeper.v(217): created implicit net for \"Object14\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 217 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object15 minesweeper.v(224) " "Verilog HDL Implicit Net warning at minesweeper.v(224): created implicit net for \"Object15\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 224 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object16 minesweeper.v(231) " "Verilog HDL Implicit Net warning at minesweeper.v(231): created implicit net for \"Object16\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 231 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object17 minesweeper.v(238) " "Verilog HDL Implicit Net warning at minesweeper.v(238): created implicit net for \"Object17\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 238 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object18 minesweeper.v(245) " "Verilog HDL Implicit Net warning at minesweeper.v(245): created implicit net for \"Object18\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 245 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object19 minesweeper.v(252) " "Verilog HDL Implicit Net warning at minesweeper.v(252): created implicit net for \"Object19\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 252 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object20 minesweeper.v(259) " "Verilog HDL Implicit Net warning at minesweeper.v(259): created implicit net for \"Object20\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 259 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object21 minesweeper.v(266) " "Verilog HDL Implicit Net warning at minesweeper.v(266): created implicit net for \"Object21\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 266 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object22 minesweeper.v(273) " "Verilog HDL Implicit Net warning at minesweeper.v(273): created implicit net for \"Object22\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 273 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634298 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object23 minesweeper.v(280) " "Verilog HDL Implicit Net warning at minesweeper.v(280): created implicit net for \"Object23\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 280 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634298 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object24 minesweeper.v(287) " "Verilog HDL Implicit Net warning at minesweeper.v(287): created implicit net for \"Object24\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 287 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634298 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object25 minesweeper.v(294) " "Verilog HDL Implicit Net warning at minesweeper.v(294): created implicit net for \"Object25\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 294 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634298 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object26 minesweeper.v(301) " "Verilog HDL Implicit Net warning at minesweeper.v(301): created implicit net for \"Object26\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 301 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634298 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object27 minesweeper.v(308) " "Verilog HDL Implicit Net warning at minesweeper.v(308): created implicit net for \"Object27\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 308 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634298 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object28 minesweeper.v(315) " "Verilog HDL Implicit Net warning at minesweeper.v(315): created implicit net for \"Object28\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 315 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634298 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object29 minesweeper.v(322) " "Verilog HDL Implicit Net warning at minesweeper.v(322): created implicit net for \"Object29\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 322 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634298 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object30 minesweeper.v(329) " "Verilog HDL Implicit Net warning at minesweeper.v(329): created implicit net for \"Object30\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 329 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634298 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object31 minesweeper.v(336) " "Verilog HDL Implicit Net warning at minesweeper.v(336): created implicit net for \"Object31\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 336 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634298 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object32 minesweeper.v(343) " "Verilog HDL Implicit Net warning at minesweeper.v(343): created implicit net for \"Object32\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 343 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634298 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object33 minesweeper.v(350) " "Verilog HDL Implicit Net warning at minesweeper.v(350): created implicit net for \"Object33\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 350 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634298 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object34 minesweeper.v(357) " "Verilog HDL Implicit Net warning at minesweeper.v(357): created implicit net for \"Object34\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 357 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634298 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object35 minesweeper.v(364) " "Verilog HDL Implicit Net warning at minesweeper.v(364): created implicit net for \"Object35\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 364 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object36 minesweeper.v(371) " "Verilog HDL Implicit Net warning at minesweeper.v(371): created implicit net for \"Object36\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 371 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object37 minesweeper.v(378) " "Verilog HDL Implicit Net warning at minesweeper.v(378): created implicit net for \"Object37\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 378 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object38 minesweeper.v(396) " "Verilog HDL Implicit Net warning at minesweeper.v(396): created implicit net for \"Object38\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 396 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_108 minesweeper.v(423) " "Verilog HDL Implicit Net warning at minesweeper.v(423): created implicit net for \"CLK_108\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 423 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked minesweeper.v(423) " "Verilog HDL Implicit Net warning at minesweeper.v(423): created implicit net for \"locked\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 423 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634299 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "minesweeper.v(422) " "Verilog HDL Instantiation warning at minesweeper.v(422): instance has no name" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 422 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480810634303 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "minesweeper.v(423) " "Verilog HDL Instantiation warning at minesweeper.v(423): instance has no name" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 423 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480810634303 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "minesweeper.v(428) " "Verilog HDL Instantiation warning at minesweeper.v(428): instance has no name" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 428 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480810634303 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "minesweeper.v(429) " "Verilog HDL Instantiation warning at minesweeper.v(429): instance has no name" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 429 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480810634303 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "minesweeper.v(1981) " "Verilog HDL Instantiation warning at minesweeper.v(1981): instance has no name" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 1981 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480810634325 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Minesweeper " "Elaborating entity \"Minesweeper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480810634326 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "box38 minesweeper.v(437) " "Verilog HDL or VHDL warning at minesweeper.v(437): object \"box38\" assigned a value but never read" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 437 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480810634338 "|Minesweeper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 minesweeper.v(404) " "Verilog HDL assignment warning at minesweeper.v(404): truncated value with size 32 to match size of target (20)" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480810634338 "|Minesweeper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countingRefresh countingRefresh:comb_831 " "Elaborating entity \"countingRefresh\" for hierarchy \"countingRefresh:comb_831\"" {  } { { "minesweeper.v" "comb_831" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634349 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 minesweeper.v(2000) " "Verilog HDL assignment warning at minesweeper.v(2000): truncated value with size 32 to match size of target (8)" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 2000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480810634350 "|Minesweeper|countingRefresh:comb_831"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock108 clock108:comb_832 " "Elaborating entity \"clock108\" for hierarchy \"clock108:comb_832\"" {  } { { "minesweeper.v" "comb_832" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock108:comb_832\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock108:comb_832\|altpll:altpll_component\"" {  } { { "minesweeper.v" "altpll_component" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 2394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock108:comb_832\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock108:comb_832\|altpll:altpll_component\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 2394 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock108:comb_832\|altpll:altpll_component " "Instantiated megafunction \"clock108:comb_832\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 54 " "Parameter \"clk0_multiply_by\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock108 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock108\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480810634386 ""}  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 2394 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480810634386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock108_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock108_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock108_altpll " "Found entity 1: clock108_altpll" {  } { { "db/clock108_altpll.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/db/clock108_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480810634452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480810634452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock108_altpll clock108:comb_832\|altpll:altpll_component\|clock108_altpll:auto_generated " "Elaborating entity \"clock108_altpll\" for hierarchy \"clock108:comb_832\|altpll:altpll_component\|clock108_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H_SYNC H_SYNC:comb_833 " "Elaborating entity \"H_SYNC\" for hierarchy \"H_SYNC:comb_833\"" {  } { { "minesweeper.v" "comb_833" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V_SYNC V_SYNC:comb_834 " "Elaborating entity \"V_SYNC\" for hierarchy \"V_SYNC:comb_834\"" {  } { { "minesweeper.v" "comb_834" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color color:comb_1577 " "Elaborating entity \"color\" for hierarchy \"color:comb_1577\"" {  } { { "minesweeper.v" "comb_1577" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 1981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480810634457 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "kbIn kbInput " "Node instance \"kbIn\" instantiates undefined entity \"kbInput\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "minesweeper.v" "kbIn" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 44 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1480810634458 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/output_files/Minesweeper.map.smsg " "Generated suppressed messages file C:/Users/Ben/Documents/GitHub/ECE287FinalProject/output_files/Minesweeper.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480810634506 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 50 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "611 " "Peak virtual memory: 611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480810634587 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 03 19:17:14 2016 " "Processing ended: Sat Dec 03 19:17:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480810634587 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480810634587 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480810634587 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480810634587 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 50 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 50 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480810635221 ""}
