;redcode
;assert 1
	SPL 0, <-52
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @120, 6
	SUB @0, @2
	SUB @127, 100
	SUB #130, 9
	MOV -7, <-20
	MOV 0, <-20
	SUB @0, @2
	SUB @0, @2
	SUB #130, 9
	CMP -7, <-420
	MOV 0, <-20
	SUB @127, 100
	MOV 0, <-20
	MOV 0, <-20
	SUB #130, 9
	SPL 0, <-10
	SUB #130, 9
	SUB @120, 6
	SUB #130, 19
	MOV -7, <-20
	SUB #130, 9
	MOV 0, <-20
	SUB #130, 9
	ADD 270, 0
	SUB #230, 9
	MOV 0, <-20
	SUB @0, @2
	SUB -7, <-420
	MOV -7, <-20
	SLT 300, 90
	SUB @127, 106
	CMP -7, <-420
	SPL 0, <-10
	SUB @127, 106
	ADD 270, 60
	CMP -7, <-420
	SUB @127, 106
	ADD 210, 60
	ADD 210, 60
	ADD 210, 60
	SUB #130, 9
	ADD 210, 60
	CMP -7, <-420
	SUB @127, 100
	MOV -7, <-20
