{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620893751158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620893751164 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 18:15:51 2021 " "Processing started: Thu May 13 18:15:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620893751164 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620893751164 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off S8 -c S8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off S8 -c S8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620893751164 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620893751640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620893751640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncROM " "Found entity 1: AsyncROM" {  } { { "ROM.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/ROM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620893759431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620893759431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycomputer.v 1 1 " "Found 1 design units, including 1 entities, in source file mycomputer.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyComputer " "Found entity 1: MyComputer" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/MyComputer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620893759440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620893759440 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CPU.v(81) " "Verilog HDL information at CPU.v(81): always construct contains both blocking and non-blocking assignments" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/CPU.v" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1620893759450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/CPU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620893759452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620893759452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auxmod.v 7 7 " "Found 7 design units, including 7 entities, in source file auxmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 Synchroniser " "Found entity 1: Synchroniser" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/AuxMod.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620893759465 ""} { "Info" "ISGN_ENTITY_NAME" "2 Debounce " "Found entity 2: Debounce" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/AuxMod.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620893759465 ""} { "Info" "ISGN_ENTITY_NAME" "3 Disp2cNum " "Found entity 3: Disp2cNum" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/AuxMod.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620893759465 ""} { "Info" "ISGN_ENTITY_NAME" "4 DispDec " "Found entity 4: DispDec" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/AuxMod.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620893759465 ""} { "Info" "ISGN_ENTITY_NAME" "5 DispHex " "Found entity 5: DispHex" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/AuxMod.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620893759465 ""} { "Info" "ISGN_ENTITY_NAME" "6 SSeg " "Found entity 6: SSeg" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/AuxMod.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620893759465 ""} { "Info" "ISGN_ENTITY_NAME" "7 DetectFallingEdge " "Found entity 7: DetectFallingEdge" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/AuxMod.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620893759465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620893759465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset MyComputer.v(52) " "Verilog HDL Implicit Net warning at MyComputer.v(52): created implicit net for \"Reset\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/MyComputer.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620893759466 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cloc CPU.v(104) " "Verilog HDL error at CPU.v(104): object \"cloc\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/CPU.v" 104 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620893759466 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "word CPU.v(106) " "Verilog HDL error at CPU.v(106): object \"word\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/CPU.v" 106 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620893759466 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cloc CPU.v(106) " "Verilog HDL error at CPU.v(106): object \"cloc\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/CPU.v" 106 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620893759467 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "s_word CPU.v(107) " "Verilog HDL error at CPU.v(107): object \"s_word\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/CPU.v" 107 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620893759467 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cloc CPU.v(107) " "Verilog HDL error at CPU.v(107): object \"cloc\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/CPU.v" 107 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620893759467 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "word CPU.v(108) " "Verilog HDL error at CPU.v(108): object \"word\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/CPU.v" 108 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620893759467 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cloc CPU.v(108) " "Verilog HDL error at CPU.v(108): object \"cloc\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/CPU.v" 108 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620893759467 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "s_word CPU.v(109) " "Verilog HDL error at CPU.v(109): object \"s_word\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/CPU.v" 109 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620893759467 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cloc CPU.v(109) " "Verilog HDL error at CPU.v(109): object \"cloc\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/CPU.v" 109 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620893759467 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cloc CPU.v(110) " "Verilog HDL error at CPU.v(110): object \"cloc\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/CPU.v" 110 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620893759467 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cloc CPU.v(111) " "Verilog HDL error at CPU.v(111): object \"cloc\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/CPU.v" 111 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620893759467 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cloc CPU.v(112) " "Verilog HDL error at CPU.v(112): object \"cloc\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/CPU.v" 112 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620893759467 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "word CPU.v(117) " "Verilog HDL error at CPU.v(117): object \"word\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/CPU.v" 117 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620893759467 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "word CPU.v(118) " "Verilog HDL error at CPU.v(118): object \"word\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/CPU.v" 118 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620893759467 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "s_word CPU.v(121) " "Verilog HDL error at CPU.v(121): object \"s_word\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/CPU.v" 121 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620893759467 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "s_word CPU.v(122) " "Verilog HDL error at CPU.v(122): object \"s_word\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/CPU.v" 122 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620893759467 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cloc CPU.v(124) " "Verilog HDL error at CPU.v(124): object \"cloc\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/CPU.v" 124 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620893759467 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/output_files/S8.map.smsg " "Generated suppressed messages file C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage8/output_files/S8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620893759487 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620893759537 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 13 18:15:59 2021 " "Processing ended: Thu May 13 18:15:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620893759537 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620893759537 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620893759537 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620893759537 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 19 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 19 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620893760100 ""}
