design_1_patmos_top_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_patmos_top_0_0/sim/design_1_patmos_top_0_0.vhd,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_axi_ethernetlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_ethernetlite_0_0/sim/design_1_axi_ethernetlite_0_0.vhd,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_rst_clk_wiz_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_mii2rgmii_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mii2rgmii_0_0/sim/design_1_mii2rgmii_0_0.vhd,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_1_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_clk_wiz.v,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.v,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
glbl.v,Verilog,xil_defaultlib,glbl.v
