<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/ARM/ARMBaseRegisterInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_4394675d1fa84070817ace1e93b57e8a.html">ARM</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ARMBaseRegisterInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ARMBaseRegisterInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- ARMBaseRegisterInfo.cpp - ARM Register Information ----------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the base ARM implementation of TargetRegisterInfo class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMBaseRegisterInfo_8h.html">ARMBaseRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARM_8h.html">ARM.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMBaseInstrInfo_8h.html">ARMBaseInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMFrameLowering_8h.html">ARMFrameLowering.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMMachineFunctionInfo_8h.html">ARMMachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMSubtarget_8h.html">ARMSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMAddressingModes_8h.html">MCTargetDesc/ARMAddressingModes.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCTargetDesc_2ARMBaseInfo_8h.html">MCTargetDesc/ARMBaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineConstantPool_8h.html">llvm/CodeGen/MachineConstantPool.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterScavenging_8h.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="VirtRegMap_8h.html">llvm/CodeGen/VirtRegMap.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Attributes_8h.html">llvm/IR/Attributes.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Constants_8h.html">llvm/IR/Constants.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DebugLoc_8h.html">llvm/IR/DebugLoc.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Type_8h.html">llvm/IR/Type.h</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Target_2TargetMachine_8h.html">llvm/Target/TargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetOptions_8h.html">llvm/Target/TargetOptions.h</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="ARMBaseRegisterInfo_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   50</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;arm-register-info&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="ARMBaseRegisterInfo_8cpp.html#a13b7359d3501128c4c130fd13756facc">   52</a></span>&#160;<span class="preprocessor">#define GET_REGINFO_TARGET_DESC</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;ARMGenRegisterInfo.inc&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a2ab05262ecfea64a231a017677192927">   57</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a2ab05262ecfea64a231a017677192927">ARMBaseRegisterInfo::ARMBaseRegisterInfo</a>()</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    : <a class="code" href="classARMGenRegisterInfo.html">ARMGenRegisterInfo</a>(ARM::LR, 0, 0, ARM::PC) {}</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="ARMBaseRegisterInfo_8cpp.html#aa4c74abaf8ed4086bb6230ec52378e98">   60</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="ARMBaseRegisterInfo_8cpp.html#aa4c74abaf8ed4086bb6230ec52378e98">getFramePointerReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;STI) {</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1ARMSubtarget.html#a39a300c7e698705a1f82b44d4ac686d1">useR7AsFramePointer</a>() ? ARM::R7 : ARM::R11;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;}</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>*</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a8ae827683289cd88fddbe641f8608b9b">   65</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a8ae827683289cd88fddbe641f8608b9b">ARMBaseRegisterInfo::getCalleeSavedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;STI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a>&gt;();</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keywordtype">bool</span> UseSplitPush = STI.<a class="code" href="classllvm_1_1ARMSubtarget.html#a7df5487d0b13fc4895852e5799bc98ef">splitFramePushPop</a>(*MF);</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *RegList =</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;      STI.<a class="code" href="classllvm_1_1ARMSubtarget.html#a60b8559634130214660d6f0270369838">isTargetDarwin</a>()</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;          ? CSR_iOS_SaveList</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;          : (UseSplitPush ? CSR_AAPCS_SplitPush_SaveList : CSR_AAPCS_SaveList);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keywordflow">if</span> (F.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>() == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a8e8dc64aad833bd23d07d3384522575e">CallingConv::GHC</a>) {</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="comment">// GHC set of callee saved regs is empty as all those regs are</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="comment">// used for passing STG regs around</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordflow">return</span> CSR_NoRegs_SaveList;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (F.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>() == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a3f8227288993442d6f4a0bb234c9bc5b">CallingConv::CFGuard_Check</a>) {</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordflow">return</span> CSR_Win_AAPCS_CFGuard_Check_SaveList;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (F.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;interrupt&quot;</span>)) {</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1ARMSubtarget.html#ae477aca96efeb96f5ad038393073a70c">isMClass</a>()) {</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;      <span class="comment">// M-class CPUs have hardware which saves the registers needed to allow a</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      <span class="comment">// function conforming to the AAPCS to function as a handler.</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;      <span class="keywordflow">return</span> UseSplitPush ? CSR_AAPCS_SplitPush_SaveList : CSR_AAPCS_SaveList;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (F.<a class="code" href="classllvm_1_1Function.html#a3fe81bf8ec280aadc0e37a4b11408fa6">getFnAttribute</a>(<span class="stringliteral">&quot;interrupt&quot;</span>).<a class="code" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>() == <span class="stringliteral">&quot;FIQ&quot;</span>) {</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;      <span class="comment">// Fast interrupt mode gives the handler a private copy of R8-R14, so less</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;      <span class="comment">// need to be saved to restore user-mode state.</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;      <span class="keywordflow">return</span> CSR_FIQ_SaveList;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;      <span class="comment">// Generally only R13-R14 (i.e. SP, LR) are automatically preserved by</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;      <span class="comment">// exception handling.</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      <span class="keywordflow">return</span> CSR_GenericInt_SaveList;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    }</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  }</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1ARMSubtarget.html#a859d3c4c875106913786abb95ff3351c">getTargetLowering</a>()-&gt;<a class="code" href="classllvm_1_1ARMTargetLowering.html#a2f59b975114229e04efb87bbc8662224">supportSwiftError</a>() &amp;&amp;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      F.<a class="code" href="classllvm_1_1Function.html#a7477aafbbe989ad35b96fac186d8e9fd">getAttributes</a>().<a class="code" href="classllvm_1_1AttributeList.html#a75d6c6f22bf21c4725e3f9be5ec0b07e">hasAttrSomewhere</a>(Attribute::SwiftError)) {</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1ARMSubtarget.html#a60b8559634130214660d6f0270369838">isTargetDarwin</a>())</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      <span class="keywordflow">return</span> CSR_iOS_SwiftError_SaveList;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">return</span> UseSplitPush ? CSR_AAPCS_SplitPush_SwiftError_SaveList :</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      CSR_AAPCS_SwiftError_SaveList;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  }</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1ARMSubtarget.html#a60b8559634130214660d6f0270369838">isTargetDarwin</a>() &amp;&amp; F.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>() == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a75c7c151466ad7e041e9ed8aa4d5a4bf">CallingConv::CXX_FAST_TLS</a>)</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keywordflow">return</span> MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a>&gt;()-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a2ae65435011d908ef30c57b5ad9cb479">isSplitCSR</a>()</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;               ? CSR_iOS_CXX_TLS_PE_SaveList</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;               : CSR_iOS_CXX_TLS_SaveList;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordflow">return</span> RegList;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;}</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#ae538c50015c12adeb2477f4ee4b6d2f8">  112</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ae538c50015c12adeb2477f4ee4b6d2f8">ARMBaseRegisterInfo::getCalleeSavedRegsViaCopy</a>(</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MF &amp;&amp; <span class="stringliteral">&quot;Invalid MachineFunction pointer.&quot;</span>);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordflow">if</span> (MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>() == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a75c7c151466ad7e041e9ed8aa4d5a4bf">CallingConv::CXX_FAST_TLS</a> &amp;&amp;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;      MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a>&gt;()-&gt;isSplitCSR())</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keywordflow">return</span> CSR_iOS_CXX_TLS_ViaCopy_SaveList;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;}</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#abb9d03a862069b7f3c4f446e0be8b826">  122</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#abb9d03a862069b7f3c4f446e0be8b826">ARMBaseRegisterInfo::getCallPreservedMask</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                          <a class="code" href="classunsigned.html">CallingConv::ID</a> CC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;STI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a>&gt;();</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordflow">if</span> (CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a8e8dc64aad833bd23d07d3384522575e">CallingConv::GHC</a>)</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="comment">// This is academic because all GHC calls are (supposed to be) tail calls</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordflow">return</span> CSR_NoRegs_RegMask;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keywordflow">if</span> (CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a3f8227288993442d6f4a0bb234c9bc5b">CallingConv::CFGuard_Check</a>)</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">return</span> CSR_Win_AAPCS_CFGuard_Check_RegMask;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1ARMSubtarget.html#a859d3c4c875106913786abb95ff3351c">getTargetLowering</a>()-&gt;<a class="code" href="classllvm_1_1ARMTargetLowering.html#a2f59b975114229e04efb87bbc8662224">supportSwiftError</a>() &amp;&amp;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a7477aafbbe989ad35b96fac186d8e9fd">getAttributes</a>().<a class="code" href="classllvm_1_1AttributeList.html#a75d6c6f22bf21c4725e3f9be5ec0b07e">hasAttrSomewhere</a>(Attribute::SwiftError))</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1ARMSubtarget.html#a60b8559634130214660d6f0270369838">isTargetDarwin</a>() ? CSR_iOS_SwiftError_RegMask</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                : CSR_AAPCS_SwiftError_RegMask;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1ARMSubtarget.html#a60b8559634130214660d6f0270369838">isTargetDarwin</a>() &amp;&amp; CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a75c7c151466ad7e041e9ed8aa4d5a4bf">CallingConv::CXX_FAST_TLS</a>)</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordflow">return</span> CSR_iOS_CXX_TLS_RegMask;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1ARMSubtarget.html#a60b8559634130214660d6f0270369838">isTargetDarwin</a>() ? CSR_iOS_RegMask : CSR_AAPCS_RegMask;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;}</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a>*</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a2ff75e03dd1389eb5ee642d134e15caf">  141</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a2ff75e03dd1389eb5ee642d134e15caf">ARMBaseRegisterInfo::getNoPreservedMask</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keywordflow">return</span> CSR_NoRegs_RegMask;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;}</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#ac429f32d6cfbb8ea856855221d7b0324">  146</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ac429f32d6cfbb8ea856855221d7b0324">ARMBaseRegisterInfo::getTLSCallPreservedMask</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a>&gt;().<a class="code" href="classllvm_1_1ARMSubtarget.html#a60b8559634130214660d6f0270369838">isTargetDarwin</a>() &amp;&amp;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;         <span class="stringliteral">&quot;only know about special TLS call on Darwin&quot;</span>);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keywordflow">return</span> CSR_iOS_TLSCall_RegMask;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;}</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a5e55ddeb12d25d6b87b3237661967c62">  153</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a5e55ddeb12d25d6b87b3237661967c62">ARMBaseRegisterInfo::getSjLjDispatchPreservedMask</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;STI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a>&gt;();</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keywordflow">if</span> (!STI.<a class="code" href="classllvm_1_1ARMSubtarget.html#adac6371cf357d8ff5fd91d32dfe3c223">useSoftFloat</a>() &amp;&amp; STI.<a class="code" href="classllvm_1_1ARMSubtarget.html#a6a8b4e2c26c2c0aad751c5bf296858c6">hasVFP2Base</a>() &amp;&amp; !STI.<a class="code" href="classllvm_1_1ARMSubtarget.html#a2dc8447e2cf1376dbeebf919c0cddc9a">isThumb1Only</a>())</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordflow">return</span> CSR_NoRegs_RegMask;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="keywordflow">return</span> CSR_FPRegs_RegMask;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;}</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#aee22c8e9e9eb4ac9413ce2adf676379c">  162</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aee22c8e9e9eb4ac9413ce2adf676379c">ARMBaseRegisterInfo::getThisReturnPreservedMask</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                                <a class="code" href="classunsigned.html">CallingConv::ID</a> CC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;STI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a>&gt;();</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="comment">// This should return a register mask that is the same as that returned by</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="comment">// getCallPreservedMask but that additionally preserves the register used for</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">// the first i32 argument (which must also be the register used to return a</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="comment">// single i32 return value)</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="comment">// In case that the calling convention does not use the same register for</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="comment">// both or otherwise does not want to enable this optimization, the function</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="comment">// should return NULL</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordflow">if</span> (CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a8e8dc64aad833bd23d07d3384522575e">CallingConv::GHC</a>)</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="comment">// This is academic because all GHC calls are (supposed to be) tail calls</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1ARMSubtarget.html#a60b8559634130214660d6f0270369838">isTargetDarwin</a>() ? CSR_iOS_ThisReturn_RegMask</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                              : CSR_AAPCS_ThisReturn_RegMask;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;}</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#adfe29209cd2ac4c05d0f3739ec62d4fe">  180</a></span>&#160;<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#adfe29209cd2ac4c05d0f3739ec62d4fe">ARMBaseRegisterInfo::getIntraCallClobberedRegs</a>(</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> IntraCallClobberedRegs[] = {ARM::R12};</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a>(IntraCallClobberedRegs);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;}</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a185c9e3a52cfad64d466568e38c70308">ARMBaseRegisterInfo::</a></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a185c9e3a52cfad64d466568e38c70308">  187</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a185c9e3a52cfad64d466568e38c70308">getReservedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;STI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a>&gt;();</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMFrameLowering.html">ARMFrameLowering</a> *TFI = getFrameLowering(MF);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="comment">// FIXME: avoid re-calculating this every time.</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Reserved(getNumRegs());</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  markSuperRegs(Reserved, ARM::SP);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  markSuperRegs(Reserved, ARM::PC);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  markSuperRegs(Reserved, ARM::FPSCR);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  markSuperRegs(Reserved, ARM::APSR_NZCV);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordflow">if</span> (TFI-&gt;hasFP(MF))</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    markSuperRegs(Reserved, <a class="code" href="ARMBaseRegisterInfo_8cpp.html#aa4c74abaf8ed4086bb6230ec52378e98">getFramePointerReg</a>(STI));</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a0e2ca33d941092c36d88209114f6fa8f">hasBasePointer</a>(MF))</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    markSuperRegs(Reserved, <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ad7d3d20d0e64bd376f5dd31b1ffc716f">BasePtr</a>);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="comment">// Some targets reserve R9.</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1ARMSubtarget.html#a90763d262e1a8ae31f254f901a105c06">isR9Reserved</a>())</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    markSuperRegs(Reserved, ARM::R9);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="comment">// Reserve D16-D31 if the subtarget doesn&#39;t support them.</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keywordflow">if</span> (!STI.<a class="code" href="classllvm_1_1ARMSubtarget.html#ae2671d30140be6bb3420148057af2a7c">hasD32</a>()) {</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    static_assert(ARM::D31 == ARM::D16 + 15, <span class="stringliteral">&quot;Register list not consecutive!&quot;</span>);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> R = 0; R &lt; 16; ++R)</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;      markSuperRegs(Reserved, ARM::D16 + R);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  }</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC = ARM::GPRPairRegClass;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : RC)</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">this</span>); <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>.isValid(); ++<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>)</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;      <span class="keywordflow">if</span> (Reserved.<a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(*<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>))</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        markSuperRegs(Reserved, <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="comment">// For v8.1m architecture</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  markSuperRegs(Reserved, ARM::ZR);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(checkAllSuperRegsMarked(Reserved));</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordflow">return</span> Reserved;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;}</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#af5dbaa0b01d96c3c1920b7dd813ad62f">ARMBaseRegisterInfo::</a></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#af5dbaa0b01d96c3c1920b7dd813ad62f">  223</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#af5dbaa0b01d96c3c1920b7dd813ad62f">isAsmClobberable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> PhysReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="keywordflow">return</span> !<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a185c9e3a52cfad64d466568e38c70308">getReservedRegs</a>(MF).<a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(PhysReg);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;}</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a7d9301f2db70078a258c683a1046f569">  228</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a7d9301f2db70078a258c683a1046f569">ARMBaseRegisterInfo::getLargestLegalSuperClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Super = RC;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <a class="code" href="classllvm_1_1TargetRegisterClass.html#a0ffdaac072d45ad155d59dab129d2311">TargetRegisterClass::sc_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#abeafc6368d78fec23ce328e7ecad4316">getSuperClasses</a>();</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="keywordflow">do</span> {</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="keywordflow">switch</span> (Super-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()) {</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keywordflow">case</span> ARM::GPRRegClassID:</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="keywordflow">case</span> ARM::SPRRegClassID:</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="keywordflow">case</span> ARM::DPRRegClassID:</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keywordflow">case</span> ARM::GPRPairRegClassID:</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;      <span class="keywordflow">return</span> Super;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordflow">case</span> ARM::QPRRegClassID:</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="keywordflow">case</span> ARM::QQPRRegClassID:</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordflow">case</span> ARM::QQQQPRRegClassID:</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;      <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a>&gt;().<a class="code" href="classllvm_1_1ARMSubtarget.html#a0b3f18c7aa591a280c1b599a8360ff19">hasNEON</a>())</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        <span class="keywordflow">return</span> Super;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    }</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    Super = *I++;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  } <span class="keywordflow">while</span> (Super);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;}</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#ac941eb7de76a190c2cf9c3957f716e46">  251</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ac941eb7de76a190c2cf9c3957f716e46">ARMBaseRegisterInfo::getPointerRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a>)<span class="keyword"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="keyword">                                                                         const </span>{</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keywordflow">return</span> &amp;ARM::GPRRegClass;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;}</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#ae0f82d201deb3b2ab7fc56508761c752">  257</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ae0f82d201deb3b2ab7fc56508761c752">ARMBaseRegisterInfo::getCrossCopyRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="keywordflow">if</span> (RC == &amp;ARM::CCRRegClass)</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="keywordflow">return</span> &amp;ARM::rGPRRegClass;  <span class="comment">// Can&#39;t copy CCR registers.</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;}</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="keywordtype">unsigned</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#afe522c5b4605ba12fa3167e7959b6645">  264</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#afe522c5b4605ba12fa3167e7959b6645">ARMBaseRegisterInfo::getRegPressureLimit</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                                         <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;STI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a>&gt;();</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMFrameLowering.html">ARMFrameLowering</a> *TFI = getFrameLowering(MF);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="keywordflow">switch</span> (RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()) {</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keywordflow">case</span> ARM::tGPRRegClassID: {</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="comment">// hasFP ends up calling getMaxCallFrameComputed() which may not be</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="comment">// available when getPressureLimit() is called as part of</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="comment">// ScheduleDAGRRList.</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="keywordtype">bool</span> HasFP = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>().<a class="code" href="classllvm_1_1MachineFrameInfo.html#a99cdf1b99c0f1b7e1bf2111aa7d2eaa3">isMaxCallFrameSizeComputed</a>()</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                 ? TFI-&gt;hasFP(MF) : <span class="keyword">true</span>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="keywordflow">return</span> 5 - HasFP;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  }</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordflow">case</span> ARM::GPRRegClassID: {</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="keywordtype">bool</span> HasFP = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>().<a class="code" href="classllvm_1_1MachineFrameInfo.html#a99cdf1b99c0f1b7e1bf2111aa7d2eaa3">isMaxCallFrameSizeComputed</a>()</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                 ? TFI-&gt;hasFP(MF) : <span class="keyword">true</span>;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="keywordflow">return</span> 10 - HasFP - (STI.<a class="code" href="classllvm_1_1ARMSubtarget.html#a90763d262e1a8ae31f254f901a105c06">isR9Reserved</a>() ? 1 : 0);</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  }</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keywordflow">case</span> ARM::SPRRegClassID:  <span class="comment">// Currently not used as &#39;rep&#39; register class.</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keywordflow">case</span> ARM::DPRRegClassID:</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keywordflow">return</span> 32 - 10;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  }</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;}</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">// Get the other register in a GPRPair.</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="ARMBaseRegisterInfo_8cpp.html#a3b7ecb95edea1bdbc6f8516567730824">  292</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="ARMBaseRegisterInfo_8cpp.html#a3b7ecb95edea1bdbc6f8516567730824">getPairedGPR</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">bool</span> Odd, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *RI) {</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> Supers(Reg, RI); Supers.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++Supers)</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="keywordflow">if</span> (ARM::GPRPairRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(*Supers))</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;      <span class="keywordflow">return</span> RI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ae3ba9f77f723402ff1e1f6d8ac0e3b36">getSubReg</a>(*Supers, Odd ? ARM::gsub_1 : ARM::gsub_0);</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;}</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">// Resolve the RegPairEven / RegPairOdd register allocator hints.</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a7b7c6157a16097df4f0582eaa23b3d08">  301</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a7b7c6157a16097df4f0582eaa23b3d08">ARMBaseRegisterInfo::getRegAllocationHints</a>(<span class="keywordtype">unsigned</span> VirtReg,</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                                           <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> Order,</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                                           <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCPhysReg&gt;</a> &amp;Hints,</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM,</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> *<a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  std::pair&lt;unsigned, unsigned&gt; Hint = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5721f23077cefcde736c7e4d5e87990a">getRegAllocationHint</a>(VirtReg);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="keywordtype">unsigned</span> Odd;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordflow">switch</span> (Hint.first) {</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMRI.html#aa68777ebc05fb9f06ad5af92c53cd082a2ae32bcb4cedddc631c44e40903546ec">ARMRI::RegPairEven</a>:</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    Odd = 0;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMRI.html#aa68777ebc05fb9f06ad5af92c53cd082af83bd18d3419478667dd162f113dabb5">ARMRI::RegPairOdd</a>:</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    Odd = 1;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa1d0e01ad3a77df8c35479ba3e38dd6a">TargetRegisterInfo::getRegAllocationHints</a>(VirtReg, Order, Hints, MF, VRM);</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  }</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <span class="comment">// This register should preferably be even (Odd == 0) or odd (Odd == 1).</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="comment">// Check if the other part of the pair has already been assigned, and provide</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="comment">// the paired register as the first hint.</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="keywordtype">unsigned</span> Paired = Hint.second;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="keywordflow">if</span> (Paired == 0)</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordtype">unsigned</span> PairedPhys = 0;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Paired)) {</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    PairedPhys = Paired;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VRM &amp;&amp; VRM-&gt;<a class="code" href="classllvm_1_1VirtRegMap.html#ab28bf4ffd3e2223dab0527c9d7e18288">hasPhys</a>(Paired)) {</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    PairedPhys = <a class="code" href="ARMBaseRegisterInfo_8cpp.html#a3b7ecb95edea1bdbc6f8516567730824">getPairedGPR</a>(VRM-&gt;<a class="code" href="classllvm_1_1VirtRegMap.html#a99b72068d51bf50508eaa8ca8695bda5">getPhys</a>(Paired), Odd, <span class="keyword">this</span>);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  }</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="comment">// First prefer the paired physreg.</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="keywordflow">if</span> (PairedPhys &amp;&amp; <a class="code" href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">is_contained</a>(Order, PairedPhys))</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    Hints.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(PairedPhys);</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="comment">// Then prefer even or odd registers.</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : Order) {</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> == PairedPhys || (getEncodingValue(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) &amp; 1) != Odd)</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <span class="comment">// Don&#39;t provide hints that are paired to a reserved register.</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keywordtype">unsigned</span> Paired = <a class="code" href="ARMBaseRegisterInfo_8cpp.html#a3b7ecb95edea1bdbc6f8516567730824">getPairedGPR</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, !Odd, <span class="keyword">this</span>);</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keywordflow">if</span> (!Paired || MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7e932ae6f5e4f886aac63b679f94f305">isReserved</a>(Paired))</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    Hints.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  }</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;}</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a5dfa63dfd6cc0dcd3de682528ef9fda4">  355</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a5dfa63dfd6cc0dcd3de682528ef9fda4">ARMBaseRegisterInfo::updateRegAllocHint</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">unsigned</span> NewReg,</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                                        <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = &amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  std::pair&lt;unsigned, unsigned&gt; Hint = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5721f23077cefcde736c7e4d5e87990a">getRegAllocationHint</a>(Reg);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="keywordflow">if</span> ((Hint.first == (<span class="keywordtype">unsigned</span>)<a class="code" href="namespacellvm_1_1ARMRI.html#aa68777ebc05fb9f06ad5af92c53cd082af83bd18d3419478667dd162f113dabb5">ARMRI::RegPairOdd</a> ||</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;       Hint.first == (<span class="keywordtype">unsigned</span>)<a class="code" href="namespacellvm_1_1ARMRI.html#aa68777ebc05fb9f06ad5af92c53cd082a2ae32bcb4cedddc631c44e40903546ec">ARMRI::RegPairEven</a>) &amp;&amp;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;      <a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Hint.second)) {</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="comment">// If &#39;Reg&#39; is one of the even / odd register pair and it&#39;s now changed</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <span class="comment">// (e.g. coalesced) into a different register. The other register of the</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="comment">// pair allocation hint must be updated to reflect the relationship</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="comment">// change.</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="keywordtype">unsigned</span> OtherReg = Hint.second;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    Hint = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5721f23077cefcde736c7e4d5e87990a">getRegAllocationHint</a>(OtherReg);</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="comment">// Make sure the pair has not already divorced.</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="keywordflow">if</span> (Hint.second == Reg) {</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;      MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a60b5a4a9be5a9b436a0be6edf036bbe3">setRegAllocationHint</a>(OtherReg, Hint.first, NewReg);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(NewReg))</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a60b5a4a9be5a9b436a0be6edf036bbe3">setRegAllocationHint</a>(NewReg,</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;            Hint.first == (<span class="keywordtype">unsigned</span>)<a class="code" href="namespacellvm_1_1ARMRI.html#aa68777ebc05fb9f06ad5af92c53cd082af83bd18d3419478667dd162f113dabb5">ARMRI::RegPairOdd</a> ? ARMRI::RegPairEven</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;            : <a class="code" href="namespacellvm_1_1ARMRI.html#aa68777ebc05fb9f06ad5af92c53cd082af83bd18d3419478667dd162f113dabb5">ARMRI::RegPairOdd</a>, OtherReg);</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    }</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  }</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;}</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a0e2ca33d941092c36d88209114f6fa8f">  379</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a0e2ca33d941092c36d88209114f6fa8f">ARMBaseRegisterInfo::hasBasePointer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a> *AFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a>&gt;();</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMFrameLowering.html">ARMFrameLowering</a> *TFI = getFrameLowering(MF);</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="comment">// If we have stack realignment and VLAs, we have no pointer to use to</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="comment">// access the stack. If we have stack realignment, and a large call frame,</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <span class="comment">// we have no place to allocate the emergency spill slot.</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keywordflow">if</span> (needsStackRealignment(MF) &amp;&amp; !TFI-&gt;hasReservedCallFrame(MF))</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="comment">// Thumb has trouble with negative offsets from the FP. Thumb2 has a limited</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="comment">// negative range for ldr/str (255), and Thumb1 is positive offsets only.</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="comment">// It&#39;s going to be better to use the SP or Base Pointer instead. When there</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="comment">// are variable sized objects, we can&#39;t reference off of the SP, so we</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="comment">// reserve a Base Pointer.</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="comment">// For Thumb2, estimate whether a negative offset from the frame pointer</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="comment">// will be sufficient to reach the whole stack frame. If a function has a</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="comment">// smallish frame, it&#39;s less likely to have lots of spills and callee saved</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="comment">// space, so it&#39;s all more likely to be within range of the frame pointer.</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <span class="comment">// If it&#39;s wrong, the scavenger will still enable access to work, it just</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="comment">// won&#39;t be optimal.  (We should always be able to reach the emergency</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="comment">// spill slot from the frame pointer.)</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="keywordflow">if</span> (AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a0ca923fe17988bbe7dc155452c4b8253">isThumb2Function</a>() &amp;&amp; MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a0509430713d587eba74220a8375948a8">hasVarSizedObjects</a>() &amp;&amp;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;      MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#aa306e1d00f65a9bb1030e66e9d195a69">getLocalFrameSize</a>() &gt;= 128)</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="comment">// For Thumb1, if sp moves, nothing is in range, so force a base pointer.</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="comment">// This is necessary for correctness in cases where we need an emergency</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="comment">// spill slot. (In Thumb1, we can&#39;t use a negative offset from the frame</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="comment">// pointer.)</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="keywordflow">if</span> (AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a5638ad10fa6d78adda170a382dc7f75a">isThumb1OnlyFunction</a>() &amp;&amp; !TFI-&gt;hasReservedCallFrame(MF))</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;}</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#aee75d3e9f0900bee26680be79a90f9a3">  416</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aee75d3e9f0900bee26680be79a90f9a3">ARMBaseRegisterInfo::canRealignStack</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = &amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMFrameLowering.html">ARMFrameLowering</a> *TFI = getFrameLowering(MF);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="comment">// We can&#39;t realign the stack if:</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="comment">// 1. Dynamic stack realignment is explicitly disabled,</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="comment">// 2. There are VLAs in the function and the base pointer is disabled.</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a242c8591b53ef3b0846119dc1a70df2c">TargetRegisterInfo::canRealignStack</a>(MF))</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="comment">// Stack realignment requires a frame pointer.  If we already started</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="comment">// register allocation with frame pointer elimination, it is too late now.</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keywordflow">if</span> (!MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ad98fe80b4fa4b8dd783fe5c5f398afc2">canReserveReg</a>(<a class="code" href="ARMBaseRegisterInfo_8cpp.html#aa4c74abaf8ed4086bb6230ec52378e98">getFramePointerReg</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a>&gt;())))</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="comment">// We may also need a base pointer if there are dynamic allocas or stack</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="comment">// pointer adjustments around calls.</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="keywordflow">if</span> (TFI-&gt;<a class="code" href="classllvm_1_1ARMFrameLowering.html#a7d1c91b20625d31982210d6fc381104d">hasReservedCallFrame</a>(MF))</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="comment">// A base pointer is required and allowed.  Check that it isn&#39;t too late to</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="comment">// reserve it.</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="keywordflow">return</span> MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ad98fe80b4fa4b8dd783fe5c5f398afc2">canReserveReg</a>(<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ad7d3d20d0e64bd376f5dd31b1ffc716f">BasePtr</a>);</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;}</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aa0eb9ad617a055468d105965502662c5">ARMBaseRegisterInfo::</a></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#aa0eb9ad617a055468d105965502662c5">  438</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aa0eb9ad617a055468d105965502662c5">cannotEliminateFrame</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#aad0fc1de8197ddf2c49346c5d92a2bec">DisableFramePointerElim</a>(MF) &amp;&amp; MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a19e260b3bbf8fad8480d151e11919836">adjustsStack</a>())</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keywordflow">return</span> MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a0509430713d587eba74220a8375948a8">hasVarSizedObjects</a>() || MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a32125253541ab2e7ec5bbe550ecc2d0c">isFrameAddressTaken</a>()</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    || needsStackRealignment(MF);</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;}</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#ab064b648d7048dcfa869dc4021c54859">  447</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ab064b648d7048dcfa869dc4021c54859">ARMBaseRegisterInfo::getFrameRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;STI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a>&gt;();</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMFrameLowering.html">ARMFrameLowering</a> *TFI = getFrameLowering(MF);</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="keywordflow">if</span> (TFI-&gt;hasFP(MF))</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="ARMBaseRegisterInfo_8cpp.html#aa4c74abaf8ed4086bb6230ec52378e98">getFramePointerReg</a>(STI);</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="keywordflow">return</span> ARM::SP;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;}</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/// emitLoadConstPool - Emits a load from constpool to materialize the</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/// specified immediate.</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a3c331b138032d3bd427730603cc038a7">  458</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a3c331b138032d3bd427730603cc038a7">ARMBaseRegisterInfo::emitLoadConstPool</a>(</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MBBI,</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;dl, <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SubIdx, <span class="keywordtype">int</span> Val,</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred, <span class="keywordtype">unsigned</span> PredReg, <span class="keywordtype">unsigned</span> MIFlags)<span class="keyword"> const </span>{</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = *MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a>();</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <a class="code" href="classllvm_1_1MachineConstantPool.html">MachineConstantPool</a> *<a class="code" href="classllvm_1_1ConstantPool.html">ConstantPool</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aa460158a4019a4043faf6ea76344cbd5">getConstantPool</a>();</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> =</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        <a class="code" href="classllvm_1_1ConstantInt.html#a9105541412dab869e18b3cceebfff07d">ConstantInt::get</a>(<a class="code" href="classllvm_1_1Type.html#a30dd396c5b40cd86c1591872e574ccdf">Type::getInt32Ty</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>()), Val);</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="keywordtype">unsigned</span> Idx = ConstantPool-&gt;<a class="code" href="classllvm_1_1MachineConstantPool.html#ad9e4b5817af07b8be3f3ccf9d08df771">getConstantPoolIndex</a>(C, 4);</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, dl, TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(ARM::LDRcp))</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;      .addReg(DestReg, <a class="code" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(<span class="keyword">true</span>), SubIdx)</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;      .addConstantPoolIndex(Idx)</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(Pred, PredReg))</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a860467662b17cef898ece774ab400235">setMIFlags</a>(MIFlags);</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;}</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ac25ab1983ee8331e6281acb26981712a">ARMBaseRegisterInfo::</a></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#ac25ab1983ee8331e6281acb26981712a">  478</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ac25ab1983ee8331e6281acb26981712a">requiresRegisterScavenging</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;}</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a1ed534a5a0a5ffd519b403d95c9e212b">ARMBaseRegisterInfo::</a></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a1ed534a5a0a5ffd519b403d95c9e212b">  483</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a1ed534a5a0a5ffd519b403d95c9e212b">trackLivenessAfterRegAlloc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;}</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aff38ab5d18db335f91dd3fe93ff4014d">ARMBaseRegisterInfo::</a></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#aff38ab5d18db335f91dd3fe93ff4014d">  488</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aff38ab5d18db335f91dd3fe93ff4014d">requiresFrameIndexScavenging</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;}</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a4ab4194265d15e3af4f75a6630321156">ARMBaseRegisterInfo::</a></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a4ab4194265d15e3af4f75a6630321156">  493</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a4ab4194265d15e3af4f75a6630321156">requiresVirtualBaseRegisters</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;}</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;int64_t <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a235a0e236caca418542d097c0f0fca9c">ARMBaseRegisterInfo::</a></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a235a0e236caca418542d097c0f0fca9c">  498</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a235a0e236caca418542d097c0f0fca9c">getFrameIndexInstrOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> Idx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>();</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a> = (Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1ARMII.html#a21776434ecdfaabe268361d930e7abb5aeda154c828d692cd52ca6cce8765f9ae">ARMII::AddrModeMask</a>);</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  int64_t InstrOffs = 0;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="keywordtype">int</span> Scale = 1;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="keywordtype">unsigned</span> ImmIdx = 0;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="keywordflow">switch</span> (AddrMode) {</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a976ddbecac99af6819d058790e33e137">ARMII::AddrModeT2_i8</a>:</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a4f27c00983ba7efdb7177e52c27584b9">ARMII::AddrModeT2_i12</a>:</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a44874e651b75b372574cc861fee08896">ARMII::AddrMode_i12</a>:</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    InstrOffs = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx+1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    Scale = 1;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a0209ae669364c237e24dbc0c4df6036e">ARMII::AddrMode5</a>: {</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <span class="comment">// VFP address mode.</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OffOp = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx+1);</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    InstrOffs = <a class="code" href="namespacellvm_1_1ARM__AM.html#abba23061634d5885171053eadb065aab">ARM_AM::getAM5Offset</a>(OffOp.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1ARM__AM.html#a55a750d304cec7fccaa832e298b0ea23">ARM_AM::getAM5Op</a>(OffOp.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()) == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>)</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;      InstrOffs = -InstrOffs;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    Scale = 4;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  }</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a7d9742a01ea175053d76a714474d88a6">ARMII::AddrMode2</a>:</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    ImmIdx = Idx+2;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    InstrOffs = <a class="code" href="namespacellvm_1_1ARM__AM.html#a29a2545f60f5e7f7cffd5e66b0d4cf87">ARM_AM::getAM2Offset</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(ImmIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1ARM__AM.html#acda0e957b0c23c9beaa0d98238e140f3">ARM_AM::getAM2Op</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(ImmIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()) == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>)</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;      InstrOffs = -InstrOffs;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a3e943d975799a4c55333c54eac1a7991">ARMII::AddrMode3</a>:</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    ImmIdx = Idx+2;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    InstrOffs = <a class="code" href="namespacellvm_1_1ARM__AM.html#a05a5f8eaf559ab55d1c8f7f9a7826a87">ARM_AM::getAM3Offset</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(ImmIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1ARM__AM.html#acf54dffc0ef46cbffcaace8bcf2a3758">ARM_AM::getAM3Op</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(ImmIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()) == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>)</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;      InstrOffs = -InstrOffs;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a147ee44cd2b5425325839f5f0fa897ad">ARMII::AddrModeT1_s</a>:</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    ImmIdx = Idx+1;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    InstrOffs = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(ImmIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    Scale = 4;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unsupported addressing mode!&quot;</span>);</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  }</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <span class="keywordflow">return</span> InstrOffs * Scale;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;}</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">/// needsFrameBaseReg - Returns true if the instruction&#39;s frame index</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">/// reference would be better served by a base register other than FP</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">/// or SP. Used by LocalStackFrameAllocation to determine which frame index</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">/// references it should create new base registers for.</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ae7508374329448fb4210c15d9cc79ad7">ARMBaseRegisterInfo::</a></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#ae7508374329448fb4210c15d9cc79ad7">  549</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ae7508374329448fb4210c15d9cc79ad7">needsFrameBaseReg</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; !MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>(); ++i) {</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(i &lt; MI-&gt;getNumOperands() &amp;&amp;<span class="stringliteral">&quot;Instr doesn&#39;t have FrameIndex operand!&quot;</span>);</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  }</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <span class="comment">// It&#39;s the load/store FI references that cause issues, as it can be difficult</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <span class="comment">// to materialize the offset if it won&#39;t fit in the literal field. Estimate</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="comment">// based on the size of the local frame and some conservative assumptions</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="comment">// about the rest of the stack frame (note, this is pre-regalloc, so</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="comment">// we don&#39;t know everything for certain yet) whether this offset is likely</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  <span class="comment">// to be out of range of the immediate. Return true if so.</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <span class="comment">// We only generate virtual base registers for loads and stores, so</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <span class="comment">// return false for everything else.</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <span class="keywordflow">case</span> ARM::LDRi12: <span class="keywordflow">case</span> ARM::LDRH: <span class="keywordflow">case</span> ARM::LDRBi12:</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <span class="keywordflow">case</span> ARM::STRi12: <span class="keywordflow">case</span> ARM::STRH: <span class="keywordflow">case</span> ARM::STRBi12:</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRi12: <span class="keywordflow">case</span> ARM::t2LDRi8:</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <span class="keywordflow">case</span> ARM::t2STRi12: <span class="keywordflow">case</span> ARM::t2STRi8:</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <span class="keywordflow">case</span> ARM::VLDRS: <span class="keywordflow">case</span> ARM::VLDRD:</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <span class="keywordflow">case</span> ARM::VSTRS: <span class="keywordflow">case</span> ARM::VSTRD:</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <span class="keywordflow">case</span> ARM::tSTRspi: <span class="keywordflow">case</span> ARM::tLDRspi:</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  }</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <span class="comment">// Without a virtual base register, if the function has variable sized</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  <span class="comment">// objects, all fixed-size local references will be via the frame pointer,</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <span class="comment">// Approximate the offset and see if it&#39;s legal for the instruction.</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <span class="comment">// Note that the incoming offset is based on the SP value at function entry,</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <span class="comment">// so it&#39;ll be negative.</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMFrameLowering.html">ARMFrameLowering</a> *TFI = getFrameLowering(MF);</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a> *AFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a>&gt;();</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="comment">// Estimate an offset from the frame pointer.</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <span class="comment">// Conservatively assume all callee-saved registers get pushed. R4-R6</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="comment">// will be earlier than the FP, so we ignore those.</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <span class="comment">// R7, LR</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  int64_t FPOffset = Offset - 8;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <span class="comment">// ARM and Thumb2 functions also need to consider R8-R11 and D8-D15</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <span class="keywordflow">if</span> (!AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a6c02973966a15241aedb2a1016de4ff3">isThumbFunction</a>() || !AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a5638ad10fa6d78adda170a382dc7f75a">isThumb1OnlyFunction</a>())</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    FPOffset -= 80;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <span class="comment">// Estimate an offset from the stack pointer.</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <span class="comment">// The incoming offset is relating to the SP at the start of the function,</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="comment">// but when we access the local it&#39;ll be relative to the SP after local</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="comment">// allocation, so adjust our SP-relative offset by that allocation size.</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  Offset += MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#aa306e1d00f65a9bb1030e66e9d195a69">getLocalFrameSize</a>();</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="comment">// Assume that we&#39;ll have at least some spill slots allocated.</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <span class="comment">// FIXME: This is a total SWAG number. We should run some statistics</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <span class="comment">//        and pick a real one.</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  Offset += 128; <span class="comment">// 128 bytes of spill slots</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <span class="comment">// If there&#39;s a frame pointer and the addressing mode allows it, try using it.</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <span class="comment">// The FP is only available if there is no dynamic realignment. We</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="comment">// don&#39;t know for sure yet whether we&#39;ll need that, so we guess based</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <span class="comment">// on whether there are any local variables that would trigger it.</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="keywordtype">unsigned</span> StackAlign = TFI-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#a07ed686a79bd6b4e4702981c4f85ec19">getStackAlignment</a>();</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keywordflow">if</span> (TFI-&gt;<a class="code" href="classllvm_1_1ARMFrameLowering.html#a04594b436c05fabe64a216233a55c3e6">hasFP</a>(MF) &amp;&amp;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;      !((MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a38a536a09e7b29b14de24d3a0cb6f1b3">getLocalFrameMaxAlign</a>() &gt; StackAlign) &amp;&amp; <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aee75d3e9f0900bee26680be79a90f9a3">canRealignStack</a>(MF))) {</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a80e267991de80609ed54f97fccf1a7ab">isFrameOffsetLegal</a>(MI, <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ab064b648d7048dcfa869dc4021c54859">getFrameRegister</a>(MF), FPOffset))</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  }</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <span class="comment">// If we can reference via the stack pointer, try that.</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <span class="comment">// FIXME: This (and the code that resolves the references) can be improved</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="comment">//        to only disallow SP relative references in the live range of</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <span class="comment">//        the VLA(s). In practice, it&#39;s unclear how much difference that</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <span class="comment">//        would make, but it may be worth doing.</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <span class="keywordflow">if</span> (!MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a0509430713d587eba74220a8375948a8">hasVarSizedObjects</a>() &amp;&amp; <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a80e267991de80609ed54f97fccf1a7ab">isFrameOffsetLegal</a>(MI, ARM::SP, Offset))</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="comment">// The offset likely isn&#39;t legal, we want to allocate a virtual base register.</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;}</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">/// materializeFrameBaseRegister - Insert defining instruction(s) for BaseReg to</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">/// be a pointer to FrameIdx at the beginning of the basic block.</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a865cf53a6f2e44e020a0c08ad3745862">ARMBaseRegisterInfo::</a></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a865cf53a6f2e44e020a0c08ad3745862">  630</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a865cf53a6f2e44e020a0c08ad3745862">materializeFrameBaseRegister</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;                             <span class="keywordtype">unsigned</span> BaseReg, <span class="keywordtype">int</span> FrameIdx,</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;                             int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a> *AFI = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a>&gt;();</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <span class="keywordtype">unsigned</span> ADDriOpc = !AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a6c02973966a15241aedb2a1016de4ff3">isThumbFunction</a>() ? ARM::ADDri :</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    (AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a5638ad10fa6d78adda170a382dc7f75a">isThumb1OnlyFunction</a>() ? ARM::tADDframe : ARM::t2ADDri);</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a> = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;                  <span class="comment">// Defaults to &quot;unknown&quot;</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <span class="keywordflow">if</span> (Ins != MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    DL = Ins-&gt;getDebugLoc();</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = *MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a>();</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(ADDriOpc);</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(BaseReg, TII.<a class="code" href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">getRegClass</a>(MCID, 0, <span class="keyword">this</span>, MF));</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Ins, DL, MCID, BaseReg)</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FrameIdx).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Offset);</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="keywordflow">if</span> (!AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a5638ad10fa6d78adda170a382dc7f75a">isThumb1OnlyFunction</a>())</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad2c3e98260a6eb6daa3ba1da72a45e05">condCodeOp</a>());</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;}</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a71042af2526652b1dda72a24d39bc9ee">  655</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a71042af2526652b1dda72a24d39bc9ee">ARMBaseRegisterInfo::resolveFrameIndex</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> BaseReg,</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;                                            int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> =</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;      *<span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> *<span class="keyword">&gt;</span>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a>());</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a> *AFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a>&gt;();</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <span class="keywordtype">int</span> Off = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>; <span class="comment">// ARM doesn&#39;t need the general 64-bit offsets</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="keywordtype">unsigned</span> i = 0;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a5638ad10fa6d78adda170a382dc7f75a">isThumb1OnlyFunction</a>() &amp;&amp;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;         <span class="stringliteral">&quot;This resolveFrameIndex does not support Thumb1!&quot;</span>);</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="keywordflow">while</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>()) {</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    ++i;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(i &lt; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &amp;&amp; <span class="stringliteral">&quot;Instr doesn&#39;t have FrameIndex operand!&quot;</span>);</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  }</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="keywordtype">bool</span> Done = <span class="keyword">false</span>;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <span class="keywordflow">if</span> (!AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a6c02973966a15241aedb2a1016de4ff3">isThumbFunction</a>())</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    Done = <a class="code" href="namespacellvm.html#aa74e4894fee993892fcd8ce9b66cc6bd">rewriteARMFrameIndex</a>(MI, i, BaseReg, Off, TII);</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a0ca923fe17988bbe7dc155452c4b8253">isThumb2Function</a>());</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    Done = <a class="code" href="namespacellvm.html#abe8df4f8a083c55c90986859a35b43e7">rewriteT2FrameIndex</a>(MI, i, BaseReg, Off, TII, <span class="keyword">this</span>);</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  }</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Done &amp;&amp; <span class="stringliteral">&quot;Unable to resolve frame index!&quot;</span>);</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  (void)Done;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;}</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a80e267991de80609ed54f97fccf1a7ab">  683</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a80e267991de80609ed54f97fccf1a7ab">ARMBaseRegisterInfo::isFrameOffsetLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> BaseReg,</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;                                             int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>();</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a> = (Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1ARMII.html#a21776434ecdfaabe268361d930e7abb5aeda154c828d692cd52ca6cce8765f9ae">ARMII::AddrModeMask</a>);</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <span class="keywordtype">unsigned</span> i = 0;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <span class="keywordflow">for</span> (; !MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>(); ++i)</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(i+1 &lt; MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &amp;&amp; <span class="stringliteral">&quot;Instr doesn&#39;t have FrameIndex operand!&quot;</span>);</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <span class="comment">// AddrMode4 and AddrMode6 cannot handle any offset.</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <span class="keywordflow">if</span> (AddrMode == <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a9dbb177d004cae6c3474b6aadc8ae07e">ARMII::AddrMode4</a> || AddrMode == <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a8388bb748b26edbdb8bb5d5ab6f16853">ARMII::AddrMode6</a>)</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    <span class="keywordflow">return</span> Offset == 0;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <span class="keywordtype">unsigned</span> NumBits = 0;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="keywordtype">unsigned</span> Scale = 1;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <span class="keywordtype">bool</span> isSigned = <span class="keyword">true</span>;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <span class="keywordflow">switch</span> (AddrMode) {</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a976ddbecac99af6819d058790e33e137">ARMII::AddrModeT2_i8</a>:</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a4f27c00983ba7efdb7177e52c27584b9">ARMII::AddrModeT2_i12</a>:</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <span class="comment">// i8 supports only negative, and i12 supports only positive, so</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="comment">// based on Offset sign, consider the appropriate instruction</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    Scale = 1;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <span class="keywordflow">if</span> (Offset &lt; 0) {</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;      NumBits = 8;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;      Offset = -<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;      NumBits = 12;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    }</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a0209ae669364c237e24dbc0c4df6036e">ARMII::AddrMode5</a>:</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <span class="comment">// VFP address mode.</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    NumBits = 8;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    Scale = 4;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a44874e651b75b372574cc861fee08896">ARMII::AddrMode_i12</a>:</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a7d9742a01ea175053d76a714474d88a6">ARMII::AddrMode2</a>:</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    NumBits = 12;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a3e943d975799a4c55333c54eac1a7991">ARMII::AddrMode3</a>:</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    NumBits = 8;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a147ee44cd2b5425325839f5f0fa897ad">ARMII::AddrModeT1_s</a>:</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    NumBits = (BaseReg == ARM::SP ? 8 : 5);</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    Scale = 4;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    isSigned = <span class="keyword">false</span>;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unsupported addressing mode!&quot;</span>);</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  }</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  Offset += <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a235a0e236caca418542d097c0f0fca9c">getFrameIndexInstrOffset</a>(MI, i);</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <span class="comment">// Make sure the offset is encodable for instructions that scale the</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <span class="comment">// immediate.</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <span class="keywordflow">if</span> ((Offset &amp; (Scale-1)) != 0)</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  <span class="keywordflow">if</span> (isSigned &amp;&amp; Offset &lt; 0)</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    Offset = -<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = (1 &lt;&lt; NumBits) - 1;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <span class="keywordflow">if</span> ((<span class="keywordtype">unsigned</span>)Offset &lt;= Mask * Scale)</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;}</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a36111749f76489876893197bee1de121">  749</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a36111749f76489876893197bee1de121">ARMBaseRegisterInfo::eliminateFrameIndex</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> II,</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;                                         <span class="keywordtype">int</span> SPAdj, <span class="keywordtype">unsigned</span> FIOperandNum,</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;                                         <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *II;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> =</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;      *<span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> *<span class="keyword">&gt;</span>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a>());</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMFrameLowering.html">ARMFrameLowering</a> *TFI = getFrameLowering(MF);</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a> *AFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a>&gt;();</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a5638ad10fa6d78adda170a382dc7f75a">isThumb1OnlyFunction</a>() &amp;&amp;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;         <span class="stringliteral">&quot;This eliminateFrameIndex does not support Thumb1!&quot;</span>);</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(FIOperandNum).<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>();</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <span class="keywordtype">unsigned</span> FrameReg;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = TFI-&gt;<a class="code" href="classllvm_1_1ARMFrameLowering.html#a2b51e0ef9688278fb1e1cf76519c2386">ResolveFrameIndexReference</a>(MF, FrameIndex, FrameReg, SPAdj);</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <span class="comment">// PEI::scavengeFrameVirtualRegs() cannot accurately track SPAdj because the</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <span class="comment">// call frame setup/destroy instructions have already been eliminated.  That</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  <span class="comment">// means the stack pointer cannot be used to access the emergency spill slot</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <span class="comment">// when !hasReservedCallFrame().</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <span class="keywordflow">if</span> (RS &amp;&amp; FrameReg == ARM::SP &amp;&amp; RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a82a0ed0e83e8058a1594c9bb6e9678cc">isScavengingFrameIndex</a>(FrameIndex)){</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TFI-&gt;<a class="code" href="classllvm_1_1ARMFrameLowering.html#a7d1c91b20625d31982210d6fc381104d">hasReservedCallFrame</a>(MF) &amp;&amp;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;           <span class="stringliteral">&quot;Cannot use SP to access the emergency spill slot in &quot;</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;           <span class="stringliteral">&quot;functions without a reserved call frame&quot;</span>);</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>().<a class="code" href="classllvm_1_1MachineFrameInfo.html#a0509430713d587eba74220a8375948a8">hasVarSizedObjects</a>() &amp;&amp;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;           <span class="stringliteral">&quot;Cannot use SP to access the emergency spill slot in &quot;</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;           <span class="stringliteral">&quot;functions with variable sized frame objects&quot;</span>);</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  }</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#endif // NDEBUG</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MI.<a class="code" href="classllvm_1_1MachineInstr.html#accb3520c6008297678829eed493b6c68">isDebugValue</a>() &amp;&amp; <span class="stringliteral">&quot;DBG_VALUEs should be handled in target-independent code&quot;</span>);</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <span class="comment">// Modify MI as necessary to handle as much of &#39;Offset&#39; as possible</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="keywordtype">bool</span> Done = <span class="keyword">false</span>;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <span class="keywordflow">if</span> (!AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a6c02973966a15241aedb2a1016de4ff3">isThumbFunction</a>())</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    Done = <a class="code" href="namespacellvm.html#aa74e4894fee993892fcd8ce9b66cc6bd">rewriteARMFrameIndex</a>(MI, FIOperandNum, FrameReg, Offset, TII);</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a0ca923fe17988bbe7dc155452c4b8253">isThumb2Function</a>());</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    Done = <a class="code" href="namespacellvm.html#abe8df4f8a083c55c90986859a35b43e7">rewriteT2FrameIndex</a>(MI, FIOperandNum, FrameReg, Offset, TII, <span class="keyword">this</span>);</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  }</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  <span class="keywordflow">if</span> (Done)</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <span class="comment">// If we get here, the immediate doesn&#39;t fit into the instruction.  We folded</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <span class="comment">// as much as possible above, handle the rest, providing a register that is</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <span class="comment">// SP+LargeImm.</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;      (Offset ||</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;       (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1ARMII.html#a21776434ecdfaabe268361d930e7abb5aeda154c828d692cd52ca6cce8765f9ae">ARMII::AddrModeMask</a>) == <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a9dbb177d004cae6c3474b6aadc8ae07e">ARMII::AddrMode4</a> ||</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;       (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1ARMII.html#a21776434ecdfaabe268361d930e7abb5aeda154c828d692cd52ca6cce8765f9ae">ARMII::AddrModeMask</a>) == <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a8388bb748b26edbdb8bb5d5ab6f16853">ARMII::AddrMode6</a> ||</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;       (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1ARMII.html#a21776434ecdfaabe268361d930e7abb5aeda154c828d692cd52ca6cce8765f9ae">ARMII::AddrModeMask</a>) == <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a987c9c423c608a5f21f3a2c16bf9dff4">ARMII::AddrModeT2_i7</a> ||</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;       (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1ARMII.html#a21776434ecdfaabe268361d930e7abb5aeda154c828d692cd52ca6cce8765f9ae">ARMII::AddrModeMask</a>) == <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a686f044e7ff2a5ff778e03d30e7acacb">ARMII::AddrModeT2_i7s2</a> ||</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;       (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1ARMII.html#a21776434ecdfaabe268361d930e7abb5aeda154c828d692cd52ca6cce8765f9ae">ARMII::AddrModeMask</a>) ==</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;           <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4aac7571d8c1b21260b02bd8b7d3bb637d">ARMII::AddrModeT2_i7s4</a>) &amp;&amp;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;      <span class="stringliteral">&quot;This code isn&#39;t needed if offset already handled!&quot;</span>);</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  <span class="keywordtype">unsigned</span> ScratchReg = 0;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <span class="keywordtype">int</span> PIdx = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a75925d9ebd5a8017581c9d07316be793">findFirstPredOperandIdx</a>();</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred = (PIdx == -1)</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    ? <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a> : (<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a>)MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(PIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> PredReg = (PIdx == -1) ? <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>() : MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(PIdx+1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>();</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegClass =</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;      TII.getRegClass(MCID, FIOperandNum, <span class="keyword">this</span>, *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>());</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  <span class="keywordflow">if</span> (Offset == 0 &amp;&amp;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;      (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(FrameReg) || RegClass-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#abd520c7b7939c6d4c37dff9e30e23fc6">contains</a>(FrameReg)))</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    <span class="comment">// Must be addrmode4/6.</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(FIOperandNum).<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(FrameReg, <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    ScratchReg = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RegClass);</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    <span class="keywordflow">if</span> (!AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a6c02973966a15241aedb2a1016de4ff3">isThumbFunction</a>())</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;      <a class="code" href="namespacellvm.html#a7a773fc6638b01ad5de06ed564abcde4">emitARMRegPlusImmediate</a>(MBB, II, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), ScratchReg, FrameReg,</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;                              <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, Pred, PredReg, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a0ca923fe17988bbe7dc155452c4b8253">isThumb2Function</a>());</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;      <a class="code" href="namespacellvm.html#ab11b48c88bcdaeec5e09e88357665247">emitT2RegPlusImmediate</a>(MBB, II, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), ScratchReg, FrameReg,</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;                             <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, Pred, PredReg, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    }</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    <span class="comment">// Update the original instruction to use the scratch register.</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(FIOperandNum).<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(ScratchReg, <span class="keyword">false</span>, <span class="keyword">false</span>,<span class="keyword">true</span>);</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  }</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;}</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a0dc0ac22a4727eaf94ec9a2fff5fa8b5">  836</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a0dc0ac22a4727eaf94ec9a2fff5fa8b5">ARMBaseRegisterInfo::shouldCoalesce</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC,</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;                                  <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>,</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC,</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;                                  <span class="keywordtype">unsigned</span> DstSubReg,</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC,</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;                                  <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  <span class="keyword">auto</span> MBB = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  <span class="keyword">auto</span> MF = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;getRegInfo();</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  <span class="comment">// If not copying into a sub-register this should be ok because we shouldn&#39;t</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  <span class="comment">// need to split the reg.</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <span class="keywordflow">if</span> (!DstSubReg)</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <span class="comment">// Small registers don&#39;t frequently cause a problem, so we can coalesce them.</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  <span class="keywordflow">if</span> (getRegSizeInBits(*NewRC) &lt; 256 &amp;&amp; getRegSizeInBits(*DstRC) &lt; 256 &amp;&amp;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;      getRegSizeInBits(*SrcRC) &lt; 256)</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  <span class="keyword">auto</span> NewRCWeight =</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;              MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55dc7cf067f4fdc07a902ca0f3e3a87d">getRegClassWeight</a>(NewRC);</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  <span class="keyword">auto</span> SrcRCWeight =</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;              MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55dc7cf067f4fdc07a902ca0f3e3a87d">getRegClassWeight</a>(SrcRC);</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="keyword">auto</span> DstRCWeight =</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;              MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55dc7cf067f4fdc07a902ca0f3e3a87d">getRegClassWeight</a>(DstRC);</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  <span class="comment">// If the source register class is more expensive than the destination, the</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <span class="comment">// coalescing is probably profitable.</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  <span class="keywordflow">if</span> (SrcRCWeight.RegWeight &gt; NewRCWeight.RegWeight)</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <span class="keywordflow">if</span> (DstRCWeight.RegWeight &gt; NewRCWeight.RegWeight)</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  <span class="comment">// If the register allocator isn&#39;t constrained, we can always allow coalescing</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <span class="comment">// unfortunately we don&#39;t know yet if we will be constrained.</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  <span class="comment">// The goal of this heuristic is to restrict how many expensive registers</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <span class="comment">// we allow to coalesce in a given basic block.</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  <span class="keyword">auto</span> AFI = MF-&gt;getInfo&lt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a>&gt;();</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  <span class="keyword">auto</span> It = AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a14e6ecd76a05c7f89b1e51d3e3718bf8">getCoalescedWeight</a>(MBB);</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\tARM::shouldCoalesce - Coalesced Weight: &quot;</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;                    &lt;&lt; It-&gt;second &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\tARM::shouldCoalesce - Reg Weight: &quot;</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;                    &lt;&lt; NewRCWeight.RegWeight &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  <span class="comment">// This number is the largest round number that which meets the criteria:</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  <span class="comment">//  (1) addresses PR18825</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  <span class="comment">//  (2) generates better code in some test cases (like vldm-shed-a9.ll)</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  <span class="comment">//  (3) Doesn&#39;t regress any test cases (in-tree, test-suite, and SPEC)</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;  <span class="comment">// In practice the SizeMultiplier will only factor in for straight line code</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  <span class="comment">// that uses a lot of NEON vectors, which isn&#39;t terribly common.</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  <span class="keywordtype">unsigned</span> SizeMultiplier = MBB-&gt;size()/100;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  SizeMultiplier = SizeMultiplier ? SizeMultiplier : 1;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;  <span class="keywordflow">if</span> (It-&gt;second &lt; NewRCWeight.WeightLimit * SizeMultiplier) {</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    It-&gt;second += NewRCWeight.RegWeight;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  }</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;}</div><div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4aac7571d8c1b21260b02bd8b7d3bb637d"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4aac7571d8c1b21260b02bd8b7d3bb637d">llvm::ARMII::AddrModeT2_i7s4</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00205">ARMBaseInfo.h:205</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aa1d0e01ad3a77df8c35479ba3e38dd6a"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aa1d0e01ad3a77df8c35479ba3e38dd6a">llvm::TargetRegisterInfo::getRegAllocationHints</a></div><div class="ttdeci">virtual bool getRegAllocationHints(unsigned VirtReg, ArrayRef&lt; MCPhysReg &gt; Order, SmallVectorImpl&lt; MCPhysReg &gt; &amp;Hints, const MachineFunction &amp;MF, const VirtRegMap *VRM=nullptr, const LiveRegMatrix *Matrix=nullptr) const</div><div class="ttdoc">Get a list of &amp;#39;hint&amp;#39; registers that the register allocator should try first when allocating a physica...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00383">TargetRegisterInfo.cpp:383</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a1ac8d27532cfd1d1f032ecbff2ba3611"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">llvm::MachineInstrBuilder::add</a></div><div class="ttdeci">const MachineInstrBuilder &amp; add(const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00215">MachineInstrBuilder.h:215</a></div></div>
<div class="ttc" id="classllvm_1_1MachineConstantPool_html"><div class="ttname"><a href="classllvm_1_1MachineConstantPool.html">llvm::MachineConstantPool</a></div><div class="ttdoc">The MachineConstantPool class keeps track of constants referenced by a function which must be spilled...</div><div class="ttdef"><b>Definition:</b> <a href="MachineConstantPool_8h_source.html#l00120">MachineConstantPool.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_ae2671d30140be6bb3420148057af2a7c"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#ae2671d30140be6bb3420148057af2a7c">llvm::ARMSubtarget::hasD32</a></div><div class="ttdeci">bool hasD32() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00689">ARMSubtarget.h:689</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a82a0ed0e83e8058a1594c9bb6e9678cc"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a82a0ed0e83e8058a1594c9bb6e9678cc">llvm::RegScavenger::isScavengingFrameIndex</a></div><div class="ttdeci">bool isScavengingFrameIndex(int FI) const</div><div class="ttdoc">Query whether a frame index is a scavenging frame index. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00137">RegisterScavenging.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a865cf53a6f2e44e020a0c08ad3745862"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a865cf53a6f2e44e020a0c08ad3745862">llvm::ARMBaseRegisterInfo::materializeFrameBaseRegister</a></div><div class="ttdeci">void materializeFrameBaseRegister(MachineBasicBlock *MBB, unsigned BaseReg, int FrameIdx, int64_t Offset) const override</div><div class="ttdoc">materializeFrameBaseRegister - Insert defining instruction(s) for BaseReg to be a pointer to FrameIdx...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00630">ARMBaseRegisterInfo.cpp:630</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_afe522c5b4605ba12fa3167e7959b6645"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#afe522c5b4605ba12fa3167e7959b6645">llvm::ARMBaseRegisterInfo::getRegPressureLimit</a></div><div class="ttdeci">unsigned getRegPressureLimit(const TargetRegisterClass *RC, MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00264">ARMBaseRegisterInfo.cpp:264</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_abd520c7b7939c6d4c37dff9e30e23fc6"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abd520c7b7939c6d4c37dff9e30e23fc6">llvm::TargetRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg) const</div><div class="ttdoc">Return true if the specified register is included in this register class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00089">TargetRegisterInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7e932ae6f5e4f886aac63b679f94f305"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7e932ae6f5e4f886aac63b679f94f305">llvm::MachineRegisterInfo::isReserved</a></div><div class="ttdeci">bool isReserved(Register PhysReg) const</div><div class="ttdoc">isReserved - Returns true when PhysReg is a reserved register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00897">MachineRegisterInfo.h:897</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a75925d9ebd5a8017581c9d07316be793"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a75925d9ebd5a8017581c9d07316be793">llvm::MachineInstr::findFirstPredOperandIdx</a></div><div class="ttdeci">int findFirstPredOperandIdx() const</div><div class="ttdoc">Find the index of the first operand in the operand list that is used to represent the predicate...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01020">MachineInstr.cpp:1020</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4a44874e651b75b372574cc861fee08896"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a44874e651b75b372574cc861fee08896">llvm::ARMII::AddrMode_i12</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00202">ARMBaseInfo.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_ac429f32d6cfbb8ea856855221d7b0324"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ac429f32d6cfbb8ea856855221d7b0324">llvm::ARMBaseRegisterInfo::getTLSCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getTLSCallPreservedMask(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00146">ARMBaseRegisterInfo.cpp:146</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="Type_8h_html"><div class="ttname"><a href="Type_8h.html">Type.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00158">MachineRegisterInfo.cpp:158</a></div></div>
<div class="ttc" id="ARMMachineFunctionInfo_8h_html"><div class="ttname"><a href="ARMMachineFunctionInfo_8h.html">ARMMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4a987c9c423c608a5f21f3a2c16bf9dff4"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a987c9c423c608a5f21f3a2c16bf9dff4">llvm::ARMII::AddrModeT2_i7</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00207">ARMBaseInfo.h:207</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4a3e943d975799a4c55333c54eac1a7991"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a3e943d975799a4c55333c54eac1a7991">llvm::ARMII::AddrMode3</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00189">ARMBaseInfo.h:189</a></div></div>
<div class="ttc" id="classllvm_1_1ARMFrameLowering_html_a04594b436c05fabe64a216233a55c3e6"><div class="ttname"><a href="classllvm_1_1ARMFrameLowering.html#a04594b436c05fabe64a216233a55c3e6">llvm::ARMFrameLowering::hasFP</a></div><div class="ttdeci">bool hasFP(const MachineFunction &amp;MF) const override</div><div class="ttdoc">hasFP - Return true if the specified function should have a dedicated frame pointer register...</div><div class="ttdef"><b>Definition:</b> <a href="ARMFrameLowering_8cpp_source.html#l00104">ARMFrameLowering.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae8ff2acea4fe63e48e8fc6cf0620ff78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdoc">Returns the debug location id of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00400">MachineInstr.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00063">Register.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_aa306e1d00f65a9bb1030e66e9d195a69"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#aa306e1d00f65a9bb1030e66e9d195a69">llvm::MachineFrameInfo::getLocalFrameSize</a></div><div class="ttdeci">int64_t getLocalFrameSize() const</div><div class="ttdoc">Get the size of the local object blob. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00418">MachineFrameInfo.h:418</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a859d3c4c875106913786abb95ff3351c"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a859d3c4c875106913786abb95ff3351c">llvm::ARMSubtarget::getTargetLowering</a></div><div class="ttdeci">const ARMTargetLowering * getTargetLowering() const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00530">ARMSubtarget.h:530</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4a976ddbecac99af6819d058790e33e137"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a976ddbecac99af6819d058790e33e137">llvm::ARMII::AddrModeT2_i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00198">ARMBaseInfo.h:198</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_ab064b648d7048dcfa869dc4021c54859"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ab064b648d7048dcfa869dc4021c54859">llvm::ARMBaseRegisterInfo::getFrameRegister</a></div><div class="ttdeci">Register getFrameRegister(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00447">ARMBaseRegisterInfo.cpp:447</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a15d63c566878e964c19139b2c76c0dab"><div class="ttname"><a href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00501">BitVector.h:501</a></div></div>
<div class="ttc" id="Target_2TargetMachine_8h_html"><div class="ttname"><a href="Target_2TargetMachine_8h.html">TargetMachine.h</a></div></div>
<div class="ttc" id="ARMBaseInstrInfo_8h_html"><div class="ttname"><a href="ARMBaseInstrInfo_8h.html">ARMBaseInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_aa84505c70a7f4ae97082df0b91bd7a9a"><div class="ttname"><a href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">llvm::Function::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return true if the function has the attribute. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00323">Function.h:323</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a19e260b3bbf8fad8480d151e11919836"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a19e260b3bbf8fad8480d151e11919836">llvm::MachineFrameInfo::adjustsStack</a></div><div class="ttdeci">bool adjustsStack() const</div><div class="ttdoc">Return true if this function adjusts the stack – e.g., when calling another function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00578">MachineFrameInfo.h:578</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a2dc8447e2cf1376dbeebf919c0cddc9a"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a2dc8447e2cf1376dbeebf919c0cddc9a">llvm::ARMSubtarget::isThumb1Only</a></div><div class="ttdeci">bool isThumb1Only() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00767">ARMSubtarget.h:767</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_adfe29209cd2ac4c05d0f3739ec62d4fe"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#adfe29209cd2ac4c05d0f3739ec62d4fe">llvm::ARMBaseRegisterInfo::getIntraCallClobberedRegs</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getIntraCallClobberedRegs(const MachineFunction *MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00180">ARMBaseRegisterInfo.cpp:180</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_ab28bf4ffd3e2223dab0527c9d7e18288"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#ab28bf4ffd3e2223dab0527c9d7e18288">llvm::VirtRegMap::hasPhys</a></div><div class="ttdeci">bool hasPhys(Register virtReg) const</div><div class="ttdoc">returns true if the specified virtual register is mapped to a physical register </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00096">VirtRegMap.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a46e0fcca2366f30d5e35b3d7dcb9c65f"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">llvm::MCInstrDesc::TSFlags</a></div><div class="ttdeci">uint64_t TSFlags</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00196">MCInstrDesc.h:196</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">llvm::ARM_AM::sub</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00038">ARMAddressingModes.h:38</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4a9dbb177d004cae6c3474b6aadc8ae07e"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a9dbb177d004cae6c3474b6aadc8ae07e">llvm::ARMII::AddrMode4</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00190">ARMBaseInfo.h:190</a></div></div>
<div class="ttc" id="MSP430Disassembler_8cpp_html_abf132b4ad93f3557cd3956577592ba68"><div class="ttname"><a href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdef"><b>Definition:</b> <a href="MSP430Disassembler_8cpp_source.html#l00142">MSP430Disassembler.cpp:142</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a5dfa63dfd6cc0dcd3de682528ef9fda4"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a5dfa63dfd6cc0dcd3de682528ef9fda4">llvm::ARMBaseRegisterInfo::updateRegAllocHint</a></div><div class="ttdeci">void updateRegAllocHint(unsigned Reg, unsigned NewReg, MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00355">ARMBaseRegisterInfo.cpp:355</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a36111749f76489876893197bee1de121"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a36111749f76489876893197bee1de121">llvm::ARMBaseRegisterInfo::eliminateFrameIndex</a></div><div class="ttdeci">void eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00749">ARMBaseRegisterInfo.cpp:749</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a1112b818386ec01ddfdf3a5d0024eb17"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a></div><div class="ttdeci">return AArch64::GPR64RegClass contains(Reg)</div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_ae7508374329448fb4210c15d9cc79ad7"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ae7508374329448fb4210c15d9cc79ad7">llvm::ARMBaseRegisterInfo::needsFrameBaseReg</a></div><div class="ttdeci">bool needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const override</div><div class="ttdoc">needsFrameBaseReg - Returns true if the instruction&amp;#39;s frame index reference would be better served by...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00549">ARMBaseRegisterInfo.cpp:549</a></div></div>
<div class="ttc" id="LiveRegMatrix_8cpp_html_a8989acb71bd355e02bcf3a930b5e54ea"><div class="ttname"><a href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a></div><div class="ttdeci">Live Register Matrix</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00043">LiveRegMatrix.cpp:43</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a2ff75e03dd1389eb5ee642d134e15caf"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a2ff75e03dd1389eb5ee642d134e15caf">llvm::ARMBaseRegisterInfo::getNoPreservedMask</a></div><div class="ttdeci">const uint32_t * getNoPreservedMask() const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00141">ARMBaseRegisterInfo.cpp:141</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a8ae827683289cd88fddbe641f8608b9b"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a8ae827683289cd88fddbe641f8608b9b">llvm::ARMBaseRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs(const MachineFunction *MF) const override</div><div class="ttdoc">Code Generation virtual methods... </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00065">ARMBaseRegisterInfo.cpp:65</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a32125253541ab2e7ec5bbe550ecc2d0c"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a32125253541ab2e7ec5bbe550ecc2d0c">llvm::MachineFrameInfo::isFrameAddressTaken</a></div><div class="ttdeci">bool isFrameAddressTaken() const</div><div class="ttdoc">This method may be called any time after instruction selection is complete to determine if there is a...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00365">MachineFrameInfo.h:365</a></div></div>
<div class="ttc" id="classllvm_1_1ARMFrameLowering_html"><div class="ttname"><a href="classllvm_1_1ARMFrameLowering.html">llvm::ARMFrameLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFrameLowering_8h_source.html#l00022">ARMFrameLowering.h:22</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="ARMBaseRegisterInfo_8cpp_html_a3b7ecb95edea1bdbc6f8516567730824"><div class="ttname"><a href="ARMBaseRegisterInfo_8cpp.html#a3b7ecb95edea1bdbc6f8516567730824">getPairedGPR</a></div><div class="ttdeci">static unsigned getPairedGPR(unsigned Reg, bool Odd, const MCRegisterInfo *RI)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00292">ARMBaseRegisterInfo.cpp:292</a></div></div>
<div class="ttc" id="classllvm_1_1MCSuperRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSuperRegIterator.html">llvm::MCSuperRegIterator</a></div><div class="ttdoc">MCSuperRegIterator enumerates all super-registers of Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00634">MCRegisterInfo.h:634</a></div></div>
<div class="ttc" id="MachineConstantPool_8h_html"><div class="ttname"><a href="MachineConstantPool_8h.html">MachineConstantPool.h</a></div><div class="ttdoc">This file declares the MachineConstantPool class which is an abstract constant pool to keep track of ...</div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html">llvm::LiveRegMatrix</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00040">LiveRegMatrix.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af81ceec76ff4ca95f29b037c28a54ba7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">llvm::TargetInstrInfo::getRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getRegClass(const MCInstrDesc &amp;MCID, unsigned OpNum, const TargetRegisterInfo *TRI, const MachineFunction &amp;MF) const</div><div class="ttdoc">Given a machine instruction descriptor, returns the register class constraint for OpNum...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00046">TargetInstrInfo.cpp:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4a686f044e7ff2a5ff778e03d30e7acacb"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a686f044e7ff2a5ff778e03d30e7acacb">llvm::ARMII::AddrModeT2_i7s2</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00206">ARMBaseInfo.h:206</a></div></div>
<div class="ttc" id="classllvm_1_1ARMFrameLowering_html_a7d1c91b20625d31982210d6fc381104d"><div class="ttname"><a href="classllvm_1_1ARMFrameLowering.html#a7d1c91b20625d31982210d6fc381104d">llvm::ARMFrameLowering::hasReservedCallFrame</a></div><div class="ttdeci">bool hasReservedCallFrame(const MachineFunction &amp;MF) const override</div><div class="ttdoc">hasReservedCallFrame - Under normal circumstances, when a frame pointer is not required, we reserve argument space for call sites in the function immediately on entry to the current function. </div><div class="ttdef"><b>Definition:</b> <a href="ARMFrameLowering_8cpp_source.html#l00123">ARMFrameLowering.cpp:123</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4a7d9742a01ea175053d76a714474d88a6"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a7d9742a01ea175053d76a714474d88a6">llvm::ARMII::AddrMode2</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00188">ARMBaseInfo.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; MCPhysReg &gt;</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="namespacellvm_html_ab11b48c88bcdaeec5e09e88357665247"><div class="ttname"><a href="namespacellvm.html#ab11b48c88bcdaeec5e09e88357665247">llvm::emitT2RegPlusImmediate</a></div><div class="ttdeci">void emitT2RegPlusImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI, const DebugLoc &amp;dl, unsigned DestReg, unsigned BaseReg, int NumBytes, ARMCC::CondCodes Pred, unsigned PredReg, const ARMBaseInstrInfo &amp;TII, unsigned MIFlags=0)</div><div class="ttdef"><b>Definition:</b> <a href="Thumb2InstrInfo_8cpp_source.html#l00230">Thumb2InstrInfo.cpp:230</a></div></div>
<div class="ttc" id="namespacellvm_html_aa74e4894fee993892fcd8ce9b66cc6bd"><div class="ttname"><a href="namespacellvm.html#aa74e4894fee993892fcd8ce9b66cc6bd">llvm::rewriteARMFrameIndex</a></div><div class="ttdeci">bool rewriteARMFrameIndex(MachineInstr &amp;MI, unsigned FrameRegIdx, unsigned FrameReg, int &amp;Offset, const ARMBaseInstrInfo &amp;TII)</div><div class="ttdoc">rewriteARMFrameIndex / rewriteT2FrameIndex - Rewrite MI to access &amp;#39;Offset&amp;#39; bytes from the FP...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02517">ARMBaseInstrInfo.cpp:2517</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="Attributes_8h_html"><div class="ttname"><a href="Attributes_8h.html">Attributes.h</a></div><div class="ttdoc">This file contains the simple types necessary to represent the attributes associated with functions a...</div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a0509430713d587eba74220a8375948a8"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a0509430713d587eba74220a8375948a8">llvm::MachineFrameInfo::hasVarSizedObjects</a></div><div class="ttdeci">bool hasVarSizedObjects() const</div><div class="ttdoc">This method may be called any time after instruction selection is complete to determine if the stack ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00350">MachineFrameInfo.h:350</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a242c8591b53ef3b0846119dc1a70df2c"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a242c8591b53ef3b0846119dc1a70df2c">llvm::TargetRegisterInfo::canRealignStack</a></div><div class="ttdeci">virtual bool canRealignStack(const MachineFunction &amp;MF) const</div><div class="ttdoc">True if the stack can be realigned for the target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00442">TargetRegisterInfo.cpp:442</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00035">ARMBaseInstrInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a0ffdaac072d45ad155d59dab129d2311"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a0ffdaac072d45ad155d59dab129d2311">llvm::TargetRegisterClass::sc_iterator</a></div><div class="ttdeci">const TargetRegisterClass *const * sc_iterator</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00048">TargetRegisterInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a32a8b65536822d50171455a6baa81da7"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Return the register class ID number. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00067">TargetRegisterInfo.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aaa68daaf8d7b773d012887c92c2023ce"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">llvm::MachineOperand::getIndex</a></div><div class="ttdeci">int getIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00555">MachineOperand.h:555</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a80e267991de80609ed54f97fccf1a7ab"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a80e267991de80609ed54f97fccf1a7ab">llvm::ARMBaseRegisterInfo::isFrameOffsetLegal</a></div><div class="ttdeci">bool isFrameOffsetLegal(const MachineInstr *MI, unsigned BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00683">ARMBaseRegisterInfo.cpp:683</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a185c9e3a52cfad64d466568e38c70308"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a185c9e3a52cfad64d466568e38c70308">llvm::ARMBaseRegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00187">ARMBaseRegisterInfo.cpp:187</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06317">SIInstrInfo.cpp:6317</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a60c8658c657286e8cd084bf2e9c48eda"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const</div><div class="ttdoc">Returns the target instruction descriptor of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00423">MachineInstr.h:423</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a2ab05262ecfea64a231a017677192927"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a2ab05262ecfea64a231a017677192927">llvm::ARMBaseRegisterInfo::ARMBaseRegisterInfo</a></div><div class="ttdeci">ARMBaseRegisterInfo()</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00057">ARMBaseRegisterInfo.cpp:57</a></div></div>
<div class="ttc" id="namespacellvm_html_ad1ad73bdbf4299e0a2a33854fe76c585"><div class="ttname"><a href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">llvm::predOps</a></div><div class="ttdeci">static std::array&lt; MachineOperand, 2 &gt; predOps(ARMCC::CondCodes Pred, unsigned PredReg=0)</div><div class="ttdoc">Get the operands corresponding to the given Pred value. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00465">ARMBaseInstrInfo.h:465</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a05a5f8eaf559ab55d1c8f7f9a7826a87"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a05a5f8eaf559ab55d1c8f7f9a7826a87">llvm::ARM_AM::getAM3Offset</a></div><div class="ttdeci">unsigned char getAM3Offset(unsigned AM3Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00436">ARMAddressingModes.h:436</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_ae0f82d201deb3b2ab7fc56508761c752"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ae0f82d201deb3b2ab7fc56508761c752">llvm::ARMBaseRegisterInfo::getCrossCopyRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getCrossCopyRegClass(const TargetRegisterClass *RC) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00257">ARMBaseRegisterInfo.cpp:257</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a7df5487d0b13fc4895852e5799bc98ef"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a7df5487d0b13fc4895852e5799bc98ef">llvm::ARMSubtarget::splitFramePushPop</a></div><div class="ttdeci">bool splitFramePushPop(const MachineFunction &amp;MF) const</div><div class="ttdoc">Returns true if the frame setup is split into two separate pushes (first r0-r7,lr then r8-r11)...</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00787">ARMSubtarget.h:787</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html_aad0fc1de8197ddf2c49346c5d92a2bec"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#aad0fc1de8197ddf2c49346c5d92a2bec">llvm::TargetOptions::DisableFramePointerElim</a></div><div class="ttdeci">bool DisableFramePointerElim(const MachineFunction &amp;MF) const</div><div class="ttdoc">DisableFramePointerElim - This returns true if frame pointer elimination optimization should be disab...</div><div class="ttdef"><b>Definition:</b> <a href="TargetOptionsImpl_8cpp_source.html#l00024">TargetOptionsImpl.cpp:24</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classARMGenRegisterInfo_html"><div class="ttname"><a href="classARMGenRegisterInfo.html">ARMGenRegisterInfo</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ad98fe80b4fa4b8dd783fe5c5f398afc2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ad98fe80b4fa4b8dd783fe5c5f398afc2">llvm::MachineRegisterInfo::canReserveReg</a></div><div class="ttdeci">bool canReserveReg(unsigned PhysReg) const</div><div class="ttdoc">canReserveReg - Returns true if PhysReg can be used as a reserved register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00879">MachineRegisterInfo.h:879</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a60b8559634130214660d6f0270369838"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a60b8559634130214660d6f0270369838">llvm::ARMSubtarget::isTargetDarwin</a></div><div class="ttdeci">bool isTargetDarwin() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00700">ARMSubtarget.h:700</a></div></div>
<div class="ttc" id="classllvm_1_1ARMFunctionInfo_html_a0ca923fe17988bbe7dc155452c4b8253"><div class="ttname"><a href="classllvm_1_1ARMFunctionInfo.html#a0ca923fe17988bbe7dc155452c4b8253">llvm::ARMFunctionInfo::isThumb2Function</a></div><div class="ttdeci">bool isThumb2Function() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMMachineFunctionInfo_8h_source.html#l00145">ARMMachineFunctionInfo.h:145</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a7477aafbbe989ad35b96fac186d8e9fd"><div class="ttname"><a href="classllvm_1_1Function.html#a7477aafbbe989ad35b96fac186d8e9fd">llvm::Function::getAttributes</a></div><div class="ttdeci">AttributeList getAttributes() const</div><div class="ttdoc">Return the attribute list for this Function. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00223">Function.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ad34f7e3cd7a9add3ab2529e267b48004"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">llvm::TargetSubtargetInfo::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00095">TargetSubtargetInfo.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_ac941eb7de76a190c2cf9c3957f716e46"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ac941eb7de76a190c2cf9c3957f716e46">llvm::ARMBaseRegisterInfo::getPointerRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPointerRegClass(const MachineFunction &amp;MF, unsigned Kind=0) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00251">ARMBaseRegisterInfo.cpp:251</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMRI_html_aa68777ebc05fb9f06ad5af92c53cd082a2ae32bcb4cedddc631c44e40903546ec"><div class="ttname"><a href="namespacellvm_1_1ARMRI.html#aa68777ebc05fb9f06ad5af92c53cd082a2ae32bcb4cedddc631c44e40903546ec">llvm::ARMRI::RegPairEven</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00036">ARMBaseRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4312b4757ac75bf9be905acfeefd6838"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">llvm::MachineRegisterInfo::constrainRegClass</a></div><div class="ttdeci">const TargetRegisterClass * constrainRegClass(unsigned Reg, const TargetRegisterClass *RC, unsigned MinNumRegs=0)</div><div class="ttdoc">constrainRegClass - Constrain the register class of the specified virtual register to be a common sub...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00085">MachineRegisterInfo.cpp:85</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a39a300c7e698705a1f82b44d4ac686d1"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a39a300c7e698705a1f82b44d4ac686d1">llvm::ARMSubtarget::useR7AsFramePointer</a></div><div class="ttdeci">bool useR7AsFramePointer() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00779">ARMSubtarget.h:779</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a90763d262e1a8ae31f254f901a105c06"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a90763d262e1a8ae31f254f901a105c06">llvm::ARMSubtarget::isR9Reserved</a></div><div class="ttdeci">bool isR9Reserved() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00775">ARMSubtarget.h:775</a></div></div>
<div class="ttc" id="classllvm_1_1ARMFunctionInfo_html_a2ae65435011d908ef30c57b5ad9cb479"><div class="ttname"><a href="classllvm_1_1ARMFunctionInfo.html#a2ae65435011d908ef30c57b5ad9cb479">llvm::ARMFunctionInfo::isSplitCSR</a></div><div class="ttdeci">bool isSplitCSR() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMMachineFunctionInfo_8h_source.html#l00213">ARMMachineFunctionInfo.h:213</a></div></div>
<div class="ttc" id="namespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00019">MCRegister.h:19</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html">llvm::ARMSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00044">ARMSubtarget.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00089">TargetInstrInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a0dc0ac22a4727eaf94ec9a2fff5fa8b5"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a0dc0ac22a4727eaf94ec9a2fff5fa8b5">llvm::ARMBaseRegisterInfo::shouldCoalesce</a></div><div class="ttdeci">bool shouldCoalesce(MachineInstr *MI, const TargetRegisterClass *SrcRC, unsigned SubReg, const TargetRegisterClass *DstRC, unsigned DstSubReg, const TargetRegisterClass *NewRC, LiveIntervals &amp;LIS) const override</div><div class="ttdoc">SrcRC and DstRC will be morphed into NewRC if this returns true. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00836">ARMBaseRegisterInfo.cpp:836</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_abb9d03a862069b7f3c4f446e0be8b826"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#abb9d03a862069b7f3c4f446e0be8b826">llvm::ARMBaseRegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00122">ARMBaseRegisterInfo.cpp:122</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_acda0e957b0c23c9beaa0d98238e140f3"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#acda0e957b0c23c9beaa0d98238e140f3">llvm::ARM_AM::getAM2Op</a></div><div class="ttdeci">AddrOpc getAM2Op(unsigned AM2Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00408">ARMAddressingModes.h:408</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4a147ee44cd2b5425325839f5f0fa897ad"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a147ee44cd2b5425325839f5f0fa897ad">llvm::ARMII::AddrModeT1_s</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00196">ARMBaseInfo.h:196</a></div></div>
<div class="ttc" id="namespacellvm_html_aa5e4d7acf58e87826a15b94d37144f2b"><div class="ttname"><a href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">llvm::getDefRegState</a></div><div class="ttdeci">unsigned getDefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00470">MachineInstrBuilder.h:470</a></div></div>
<div class="ttc" id="classllvm_1_1AttributeList_html_a75d6c6f22bf21c4725e3f9be5ec0b07e"><div class="ttname"><a href="classllvm_1_1AttributeList.html#a75d6c6f22bf21c4725e3f9be5ec0b07e">llvm::AttributeList::hasAttrSomewhere</a></div><div class="ttdeci">bool hasAttrSomewhere(Attribute::AttrKind Kind, unsigned *Index=nullptr) const</div><div class="ttdoc">Return true if the specified attribute is set for at least one parameter or for the return value...</div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l01327">Attributes.cpp:1327</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_abeafc6368d78fec23ce328e7ecad4316"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abeafc6368d78fec23ce328e7ecad4316">llvm::TargetRegisterClass::getSuperClasses</a></div><div class="ttdeci">sc_iterator getSuperClasses() const</div><div class="ttdoc">Returns a NULL-terminated list of super-classes. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00173">TargetRegisterInfo.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1ARMFrameLowering_html_a2b51e0ef9688278fb1e1cf76519c2386"><div class="ttname"><a href="classllvm_1_1ARMFrameLowering.html#a2b51e0ef9688278fb1e1cf76519c2386">llvm::ARMFrameLowering::ResolveFrameIndexReference</a></div><div class="ttdeci">int ResolveFrameIndexReference(const MachineFunction &amp;MF, int FI, unsigned &amp;FrameReg, int SPAdj) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMFrameLowering_8cpp_source.html#l00888">ARMFrameLowering.cpp:888</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00159">MipsISelLowering.h:159</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_abba23061634d5885171053eadb065aab"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#abba23061634d5885171053eadb065aab">llvm::ARM_AM::getAM5Offset</a></div><div class="ttdeci">unsigned char getAM5Offset(unsigned AM5Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00479">ARMAddressingModes.h:479</a></div></div>
<div class="ttc" id="RegisterScavenging_8h_html"><div class="ttname"><a href="RegisterScavenging_8h.html">RegisterScavenging.h</a></div><div class="ttdoc">This file declares the machine register scavenger class. </div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aed4562ccf898feaf2eb6cf5555b5084d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00153">MachineRegisterInfo.h:153</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_acf54dffc0ef46cbffcaace8bcf2a3758"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#acf54dffc0ef46cbffcaace8bcf2a3758">llvm::ARM_AM::getAM3Op</a></div><div class="ttdeci">AddrOpc getAM3Op(unsigned AM3Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00437">ARMAddressingModes.h:437</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a1ed534a5a0a5ffd519b403d95c9e212b"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a1ed534a5a0a5ffd519b403d95c9e212b">llvm::ARMBaseRegisterInfo::trackLivenessAfterRegAlloc</a></div><div class="ttdeci">bool trackLivenessAfterRegAlloc(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00483">ARMBaseRegisterInfo.cpp:483</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_ac25ab1983ee8331e6281acb26981712a"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ac25ab1983ee8331e6281acb26981712a">llvm::ARMBaseRegisterInfo::requiresRegisterScavenging</a></div><div class="ttdeci">bool requiresRegisterScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdoc">Code Generation virtual methods... </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00478">ARMBaseRegisterInfo.cpp:478</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_aee22c8e9e9eb4ac9413ce2adf676379c"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#aee22c8e9e9eb4ac9413ce2adf676379c">llvm::ARMBaseRegisterInfo::getThisReturnPreservedMask</a></div><div class="ttdeci">const uint32_t * getThisReturnPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const</div><div class="ttdoc">getThisReturnPreservedMask - Returns a call preserved mask specific to the case that &amp;#39;returned&amp;#39; is on...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00162">ARMBaseRegisterInfo.cpp:162</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a235a0e236caca418542d097c0f0fca9c"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a235a0e236caca418542d097c0f0fca9c">llvm::ARMBaseRegisterInfo::getFrameIndexInstrOffset</a></div><div class="ttdeci">int64_t getFrameIndexInstrOffset(const MachineInstr *MI, int Idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00498">ARMBaseRegisterInfo.cpp:498</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_aa0eb9ad617a055468d105965502662c5"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#aa0eb9ad617a055468d105965502662c5">llvm::ARMBaseRegisterInfo::cannotEliminateFrame</a></div><div class="ttdeci">bool cannotEliminateFrame(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00438">ARMBaseRegisterInfo.cpp:438</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_ae477aca96efeb96f5ad038393073a70c"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#ae477aca96efeb96f5ad038393073a70c">llvm::ARMSubtarget::isMClass</a></div><div class="ttdeci">bool isMClass() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00770">ARMSubtarget.h:770</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMRI_html_aa68777ebc05fb9f06ad5af92c53cd082af83bd18d3419478667dd162f113dabb5"><div class="ttname"><a href="namespacellvm_1_1ARMRI.html#aa68777ebc05fb9f06ad5af92c53cd082af83bd18d3419478667dd162f113dabb5">llvm::ARMRI::RegPairOdd</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00035">ARMBaseRegisterInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="classllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">This is an important base class in LLVM. </div><div class="ttdef"><b>Definition:</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="Constants_8h_html"><div class="ttname"><a href="Constants_8h.html">Constants.h</a></div><div class="ttdoc">This file contains the declarations for the subclasses of Constant, which represent the different fla...</div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="ARMFrameLowering_8h_html"><div class="ttname"><a href="ARMFrameLowering_8h.html">ARMFrameLowering.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a4ab4194265d15e3af4f75a6630321156"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a4ab4194265d15e3af4f75a6630321156">llvm::ARMBaseRegisterInfo::requiresVirtualBaseRegisters</a></div><div class="ttdeci">bool requiresVirtualBaseRegisters(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00493">ARMBaseRegisterInfo.cpp:493</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00567">MachineFunction.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a0e2ca33d941092c36d88209114f6fa8f"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a0e2ca33d941092c36d88209114f6fa8f">llvm::ARMBaseRegisterInfo::hasBasePointer</a></div><div class="ttdeci">bool hasBasePointer(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00379">ARMBaseRegisterInfo.cpp:379</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a6a8b4e2c26c2c0aad751c5bf296858c6"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a6a8b4e2c26c2c0aad751c5bf296858c6">llvm::ARMSubtarget::hasVFP2Base</a></div><div class="ttdeci">bool hasVFP2Base() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00608">ARMSubtarget.h:608</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ae3ba9f77f723402ff1e1f6d8ac0e3b36"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ae3ba9f77f723402ff1e1f6d8ac0e3b36">llvm::MCRegisterInfo::getSubReg</a></div><div class="ttdeci">MCRegister getSubReg(MCRegister Reg, unsigned Idx) const</div><div class="ttdoc">Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00032">MCRegisterInfo.cpp:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aa460158a4019a4043faf6ea76344cbd5"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aa460158a4019a4043faf6ea76344cbd5">llvm::MachineFunction::getConstantPool</a></div><div class="ttdeci">MachineConstantPool * getConstantPool()</div><div class="ttdoc">getConstantPool - Return the constant pool object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00501">MachineFunction.h:501</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a03258ce69ceadb08e189389468f7fd0a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">llvm::MachineInstrBuilder::addFrameIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFrameIndex(int Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00143">MachineInstrBuilder.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1ARMFunctionInfo_html_a5638ad10fa6d78adda170a382dc7f75a"><div class="ttname"><a href="classllvm_1_1ARMFunctionInfo.html#a5638ad10fa6d78adda170a382dc7f75a">llvm::ARMFunctionInfo::isThumb1OnlyFunction</a></div><div class="ttdeci">bool isThumb1OnlyFunction() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMMachineFunctionInfo_8h_source.html#l00144">ARMMachineFunctionInfo.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a9fffac2512fe651f0d5e37e27f5bd51c"><div class="ttname"><a href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">getContext - Return a reference to the LLVMContext associated with this function. ...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00223">Function.cpp:223</a></div></div>
<div class="ttc" id="namespacellvm_html_a7a773fc6638b01ad5de06ed564abcde4"><div class="ttname"><a href="namespacellvm.html#a7a773fc6638b01ad5de06ed564abcde4">llvm::emitARMRegPlusImmediate</a></div><div class="ttdeci">void emitARMRegPlusImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI, const DebugLoc &amp;dl, unsigned DestReg, unsigned BaseReg, int NumBytes, ARMCC::CondCodes Pred, unsigned PredReg, const ARMBaseInstrInfo &amp;TII, unsigned MIFlags=0)</div><div class="ttdoc">emitARMRegPlusImmediate / emitT2RegPlusImmediate - Emits a series of instructions to materializea des...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02354">ARMBaseInstrInfo.cpp:2354</a></div></div>
<div class="ttc" id="ARMBaseRegisterInfo_8cpp_html_aa4c74abaf8ed4086bb6230ec52378e98"><div class="ttname"><a href="ARMBaseRegisterInfo_8cpp.html#aa4c74abaf8ed4086bb6230ec52378e98">getFramePointerReg</a></div><div class="ttdeci">static unsigned getFramePointerReg(const ARMSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00060">ARMBaseRegisterInfo.cpp:60</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSubRegIterator.html">llvm::MCSubRegIterator</a></div><div class="ttdoc">MCSubRegIterator enumerates all sub-registers of Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00587">MCRegisterInfo.h:587</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_a07ed686a79bd6b4e4702981c4f85ec19"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#a07ed686a79bd6b4e4702981c4f85ec19">llvm::TargetFrameLowering::getStackAlignment</a></div><div class="ttdeci">unsigned getStackAlignment() const</div><div class="ttdoc">getStackAlignment - This method returns the number of bytes to which the stack pointer must be aligne...</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00080">TargetFrameLowering.h:80</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_ae538c50015c12adeb2477f4ee4b6d2f8"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ae538c50015c12adeb2477f4ee4b6d2f8">llvm::ARMBaseRegisterInfo::getCalleeSavedRegsViaCopy</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegsViaCopy(const MachineFunction *MF) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00112">ARMBaseRegisterInfo.cpp:112</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantPool_html"><div class="ttname"><a href="classllvm_1_1ConstantPool.html">llvm::ConstantPool</a></div><div class="ttdef"><b>Definition:</b> <a href="ConstantPools_8h_source.html#l00044">ConstantPools.h:44</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="ARMSubtarget_8h_html"><div class="ttname"><a href="ARMSubtarget_8h.html">ARMSubtarget.h</a></div></div>
<div class="ttc" id="namespacellvm_html_abe8df4f8a083c55c90986859a35b43e7"><div class="ttname"><a href="namespacellvm.html#abe8df4f8a083c55c90986859a35b43e7">llvm::rewriteT2FrameIndex</a></div><div class="ttdeci">bool rewriteT2FrameIndex(MachineInstr &amp;MI, unsigned FrameRegIdx, unsigned FrameReg, int &amp;Offset, const ARMBaseInstrInfo &amp;TII, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="Thumb2InstrInfo_8cpp_source.html#l00473">Thumb2InstrInfo.cpp:473</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4a8388bb748b26edbdb8bb5d5ab6f16853"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a8388bb748b26edbdb8bb5d5ab6f16853">llvm::ARMII::AddrMode6</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00192">ARMBaseInfo.h:192</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5721f23077cefcde736c7e4d5e87990a"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5721f23077cefcde736c7e4d5e87990a">llvm::MachineRegisterInfo::getRegAllocationHint</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; getRegAllocationHint(Register VReg) const</div><div class="ttdoc">getRegAllocationHint - Return the register allocation hint for the specified virtual register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00792">MachineRegisterInfo.h:792</a></div></div>
<div class="ttc" id="TargetOptions_8h_html"><div class="ttname"><a href="TargetOptions_8h.html">TargetOptions.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_adac6371cf357d8ff5fd91d32dfe3c223"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#adac6371cf357d8ff5fd91d32dfe3c223">llvm::ARMSubtarget::useSoftFloat</a></div><div class="ttdeci">bool useSoftFloat() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00764">ARMSubtarget.h:764</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4a0209ae669364c237e24dbc0c4df6036e"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a0209ae669364c237e24dbc0c4df6036e">llvm::ARMII::AddrMode5</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00191">ARMBaseInfo.h:191</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">llvm::ARMCC::CondCodes</a></div><div class="ttdeci">CondCodes</div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00030">ARMBaseInfo.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00212">Function.h:212</a></div></div>
<div class="ttc" id="namespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">llvm::EngineKind::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00515">ExecutionEngine.h:515</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_accb3520c6008297678829eed493b6c68"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#accb3520c6008297678829eed493b6c68">llvm::MachineInstr::isDebugValue</a></div><div class="ttdeci">bool isDebugValue() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01057">MachineInstr.h:1057</a></div></div>
<div class="ttc" id="classllvm_1_1ARMTargetLowering_html_a2f59b975114229e04efb87bbc8662224"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a2f59b975114229e04efb87bbc8662224">llvm::ARMTargetLowering::supportSwiftError</a></div><div class="ttdeci">bool supportSwiftError() const override</div><div class="ttdoc">Return true if the target supports swifterror attribute. </div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00593">ARMISelLowering.h:593</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a55dc7cf067f4fdc07a902ca0f3e3a87d"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a55dc7cf067f4fdc07a902ca0f3e3a87d">llvm::TargetRegisterInfo::getRegClassWeight</a></div><div class="ttdeci">virtual const RegClassWeight &amp; getRegClassWeight(const TargetRegisterClass *RC) const =0</div><div class="ttdoc">Get the weight in units of pressure for this register class. </div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a60b5a4a9be5a9b436a0be6edf036bbe3"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a60b5a4a9be5a9b436a0be6edf036bbe3">llvm::MachineRegisterInfo::setRegAllocationHint</a></div><div class="ttdeci">void setRegAllocationHint(unsigned VReg, unsigned Type, unsigned PrefReg)</div><div class="ttdoc">setRegAllocationHint - Specify a register allocation hint for the specified virtual register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00762">MachineRegisterInfo.h:762</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a0b3f18c7aa591a280c1b599a8360ff19"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a0b3f18c7aa591a280c1b599a8360ff19">llvm::ARMSubtarget::hasNEON</a></div><div class="ttdeci">bool hasNEON() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00612">ARMSubtarget.h:612</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="Mem2Reg_8cpp_source.html#l00110">Mem2Reg.cpp:110</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a29a2545f60f5e7f7cffd5e66b0d4cf87"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a29a2545f60f5e7f7cffd5e66b0d4cf87">llvm::ARM_AM::getAM2Offset</a></div><div class="ttdeci">unsigned getAM2Offset(unsigned AM2Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00405">ARMAddressingModes.h:405</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantInt_html_a9105541412dab869e18b3cceebfff07d"><div class="ttname"><a href="classllvm_1_1ConstantInt.html#a9105541412dab869e18b3cceebfff07d">llvm::ConstantInt::get</a></div><div class="ttdeci">static Constant * get(Type *Ty, uint64_t V, bool isSigned=false)</div><div class="ttdoc">If Ty is a vector type, return a Constant with a splat of the given value. </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8cpp_source.html#l00704">Constants.cpp:704</a></div></div>
<div class="ttc" id="ARM_8h_html"><div class="ttname"><a href="ARM_8h.html">ARM.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_aee75d3e9f0900bee26680be79a90f9a3"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#aee75d3e9f0900bee26680be79a90f9a3">llvm::ARMBaseRegisterInfo::canRealignStack</a></div><div class="ttdeci">bool canRealignStack(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00416">ARMBaseRegisterInfo.cpp:416</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_af5dbaa0b01d96c3c1920b7dd813ad62f"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#af5dbaa0b01d96c3c1920b7dd813ad62f">llvm::ARMBaseRegisterInfo::isAsmClobberable</a></div><div class="ttdeci">bool isAsmClobberable(const MachineFunction &amp;MF, unsigned PhysReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00223">ARMBaseRegisterInfo.cpp:223</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a71042af2526652b1dda72a24d39bc9ee"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a71042af2526652b1dda72a24d39bc9ee">llvm::ARMBaseRegisterInfo::resolveFrameIndex</a></div><div class="ttdeci">void resolveFrameIndex(MachineInstr &amp;MI, unsigned BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00655">ARMBaseRegisterInfo.cpp:655</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a8e8dc64aad833bd23d07d3384522575e"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a8e8dc64aad833bd23d07d3384522575e">llvm::CallingConv::GHC</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00051">CallingConv.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a75c7c151466ad7e041e9ed8aa4d5a4bf"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a75c7c151466ad7e041e9ed8aa4d5a4bf">llvm::CallingConv::CXX_FAST_TLS</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00076">CallingConv.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a5e55ddeb12d25d6b87b3237661967c62"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a5e55ddeb12d25d6b87b3237661967c62">llvm::ARMBaseRegisterInfo::getSjLjDispatchPreservedMask</a></div><div class="ttdeci">const uint32_t * getSjLjDispatchPreservedMask(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00153">ARMBaseRegisterInfo.cpp:153</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="namespacellvm_html_ad2c3e98260a6eb6daa3ba1da72a45e05"><div class="ttname"><a href="namespacellvm.html#ad2c3e98260a6eb6daa3ba1da72a45e05">llvm::condCodeOp</a></div><div class="ttdeci">static MachineOperand condCodeOp(unsigned CCReg=0)</div><div class="ttdoc">Get the operand corresponding to the conditional code result. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00473">ARMBaseInstrInfo.h:473</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a30dd396c5b40cd86c1591872e574ccdf"><div class="ttname"><a href="classllvm_1_1Type.html#a30dd396c5b40cd86c1591872e574ccdf">llvm::Type::getInt32Ty</a></div><div class="ttdeci">static IntegerType * getInt32Ty(LLVMContext &amp;C)</div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00180">Type.cpp:180</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a99b72068d51bf50508eaa8ca8695bda5"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a99b72068d51bf50508eaa8ca8695bda5">llvm::VirtRegMap::getPhys</a></div><div class="ttdeci">Register getPhys(Register virtReg) const</div><div class="ttdoc">returns the physical register mapped to the specified virtual register </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00102">VirtRegMap.h:102</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a860467662b17cef898ece774ab400235"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a860467662b17cef898ece774ab400235">llvm::MachineInstrBuilder::setMIFlags</a></div><div class="ttdeci">const MachineInstrBuilder &amp; setMIFlags(unsigned Flags) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00264">MachineInstrBuilder.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1Attribute_html_a968930aea9d9efa8d46dd890fce75643"><div class="ttname"><a href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">llvm::Attribute::getValueAsString</a></div><div class="ttdeci">StringRef getValueAsString() const</div><div class="ttdoc">Return the attribute&amp;#39;s value as a string. </div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l00220">Attributes.cpp:220</a></div></div>
<div class="ttc" id="ARMBaseRegisterInfo_8h_html"><div class="ttname"><a href="ARMBaseRegisterInfo_8h.html">ARMBaseRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1ARMFunctionInfo.html">llvm::ARMFunctionInfo</a></div><div class="ttdoc">ARMFunctionInfo - This class is derived from MachineFunctionInfo and contains private ARM-specific in...</div><div class="ttdef"><b>Definition:</b> <a href="ARMMachineFunctionInfo_8h_source.html#l00027">ARMMachineFunctionInfo.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_a0587abbded61717d8a153b7e5bfdbfed"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const</div><div class="ttdoc">Return the machine instruction descriptor that corresponds to the specified instruction opcode...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00044">MCInstrInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ab1fb67187fc37e569cc5171cbebba873"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">llvm::TargetMachine::Options</a></div><div class="ttdeci">TargetOptions Options</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00103">TargetMachine.h:103</a></div></div>
<div class="ttc" id="DebugLoc_8h_html"><div class="ttname"><a href="DebugLoc_8h.html">DebugLoc.h</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9404d5d9e4be534bb544777aae216691"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">llvm::MachineOperand::ChangeToRegister</a></div><div class="ttdeci">void ChangeToRegister(Register Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isDebug=false)</div><div class="ttdoc">ChangeToRegister - Replace this operand with a new register operand of the specified value...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00234">MachineOperand.cpp:234</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad7213433bd60dc33020246384dc18b9b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">llvm::MachineOperand::isFI</a></div><div class="ttdeci">bool isFI() const</div><div class="ttdoc">isFI - Tests if this is a MO_FrameIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00329">MachineOperand.h:329</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_ad7d3d20d0e64bd376f5dd31b1ffc716f"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ad7d3d20d0e64bd376f5dd31b1ffc716f">llvm::ARMBaseRegisterInfo::BasePtr</a></div><div class="ttdeci">unsigned BasePtr</div><div class="ttdoc">BasePtr - ARM physical register used as a base ptr in complex stack frames. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00102">ARMBaseRegisterInfo.h:102</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">llvm::ARMCC::AL</a></div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00045">ARMBaseInfo.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4a4f27c00983ba7efdb7177e52c27584b9"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a4f27c00983ba7efdb7177e52c27584b9">llvm::ARMII::AddrModeT2_i12</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00197">ARMBaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ae68d159179d37dc7969439d842e2644f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const LLVMTargetMachine &amp; getTarget() const</div><div class="ttdoc">getTarget - Return the target machine this machine code is compiled with </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00465">MachineFunction.h:465</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a38a536a09e7b29b14de24d3a0cb6f1b3"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a38a536a09e7b29b14de24d3a0cb6f1b3">llvm::MachineFrameInfo::getLocalFrameMaxAlign</a></div><div class="ttdeci">Align getLocalFrameMaxAlign() const</div><div class="ttdoc">Return the required alignment of the local object blob. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00427">MachineFrameInfo.h:427</a></div></div>
<div class="ttc" id="VirtRegMap_8h_html"><div class="ttname"><a href="VirtRegMap_8h.html">VirtRegMap.h</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a3f8227288993442d6f4a0bb234c9bc5b"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a3f8227288993442d6f4a0bb234c9bc5b">llvm::CallingConv::CFGuard_Check</a></div><div class="ttdoc">Special calling convention on Windows for calling the Control Guard Check ICall funtion. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00087">CallingConv.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a7d9301f2db70078a258c683a1046f569"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a7d9301f2db70078a258c683a1046f569">llvm::ARMBaseRegisterInfo::getLargestLegalSuperClass</a></div><div class="ttdeci">const TargetRegisterClass * getLargestLegalSuperClass(const TargetRegisterClass *RC, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00228">ARMBaseRegisterInfo.cpp:228</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_a21776434ecdfaabe268361d930e7abb5aeda154c828d692cd52ca6cce8765f9ae"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#a21776434ecdfaabe268361d930e7abb5aeda154c828d692cd52ca6cce8765f9ae">llvm::ARMII::AddrModeMask</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00299">ARMBaseInfo.h:299</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a3fe81bf8ec280aadc0e37a4b11408fa6"><div class="ttname"><a href="classllvm_1_1Function.html#a3fe81bf8ec280aadc0e37a4b11408fa6">llvm::Function::getFnAttribute</a></div><div class="ttdeci">Attribute getFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return the attribute for the given attribute kind. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00333">Function.h:333</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a99cdf1b99c0f1b7e1bf2111aa7d2eaa3"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a99cdf1b99c0f1b7e1bf2111aa7d2eaa3">llvm::MachineFrameInfo::isMaxCallFrameSizeComputed</a></div><div class="ttdeci">bool isMaxCallFrameSizeComputed() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00630">MachineFrameInfo.h:630</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_aff38ab5d18db335f91dd3fe93ff4014d"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#aff38ab5d18db335f91dd3fe93ff4014d">llvm::ARMBaseRegisterInfo::requiresFrameIndexScavenging</a></div><div class="ttdeci">bool requiresFrameIndexScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00488">ARMBaseRegisterInfo.cpp:488</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a7b7c6157a16097df4f0582eaa23b3d08"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a7b7c6157a16097df4f0582eaa23b3d08">llvm::ARMBaseRegisterInfo::getRegAllocationHints</a></div><div class="ttdeci">bool getRegAllocationHints(unsigned VirtReg, ArrayRef&lt; MCPhysReg &gt; Order, SmallVectorImpl&lt; MCPhysReg &gt; &amp;Hints, const MachineFunction &amp;MF, const VirtRegMap *VRM, const LiveRegMatrix *Matrix) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00301">ARMBaseRegisterInfo.cpp:301</a></div></div>
<div class="ttc" id="MCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a55a750d304cec7fccaa832e298b0ea23"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a55a750d304cec7fccaa832e298b0ea23">llvm::ARM_AM::getAM5Op</a></div><div class="ttdeci">AddrOpc getAM5Op(unsigned AM5Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00480">ARMAddressingModes.h:480</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1ARMFunctionInfo_html_a14e6ecd76a05c7f89b1e51d3e3718bf8"><div class="ttname"><a href="classllvm_1_1ARMFunctionInfo.html#a14e6ecd76a05c7f89b1e51d3e3718bf8">llvm::ARMFunctionInfo::getCoalescedWeight</a></div><div class="ttdeci">DenseMap&lt; const MachineBasicBlock *, unsigned &gt;::iterator getCoalescedWeight(MachineBasicBlock *MBB)</div><div class="ttdef"><b>Definition:</b> <a href="ARMMachineFunctionInfo_8h_source.html#l00229">ARMMachineFunctionInfo.h:229</a></div></div>
<div class="ttc" id="classllvm_1_1ARMFunctionInfo_html_a6c02973966a15241aedb2a1016de4ff3"><div class="ttname"><a href="classllvm_1_1ARMFunctionInfo.html#a6c02973966a15241aedb2a1016de4ff3">llvm::ARMFunctionInfo::isThumbFunction</a></div><div class="ttdeci">bool isThumbFunction() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMMachineFunctionInfo_8h_source.html#l00143">ARMMachineFunctionInfo.h:143</a></div></div>
<div class="ttc" id="ARMAddressingModes_8h_html"><div class="ttname"><a href="ARMAddressingModes_8h.html">ARMAddressingModes.h</a></div></div>
<div class="ttc" id="MCTargetDesc_2ARMBaseInfo_8h_html"><div class="ttname"><a href="MCTargetDesc_2ARMBaseInfo_8h.html">ARMBaseInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineConstantPool_html_ad9e4b5817af07b8be3f3ccf9d08df771"><div class="ttname"><a href="classllvm_1_1MachineConstantPool.html#ad9e4b5817af07b8be3f3ccf9d08df771">llvm::MachineConstantPool::getConstantPoolIndex</a></div><div class="ttdeci">unsigned getConstantPoolIndex(const Constant *C, unsigned Alignment)</div><div class="ttdoc">getConstantPoolIndex - Create a new entry in the constant pool or return an existing one...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l01097">MachineFunction.cpp:1097</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a3c331b138032d3bd427730603cc038a7"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a3c331b138032d3bd427730603cc038a7">llvm::ARMBaseRegisterInfo::emitLoadConstPool</a></div><div class="ttdeci">virtual void emitLoadConstPool(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI, const DebugLoc &amp;dl, unsigned DestReg, unsigned SubIdx, int Val, ARMCC::CondCodes Pred=ARMCC::AL, unsigned PredReg=0, unsigned MIFlags=MachineInstr::NoFlags) const</div><div class="ttdoc">emitLoadConstPool - Emits a load from constpool to materialize the specified immediate. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00458">ARMBaseRegisterInfo.cpp:458</a></div></div>
<div class="ttc" id="namespacellvm_html_acd1cd968cb420c82d70926920fcdc7d7"><div class="ttname"><a href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">llvm::is_contained</a></div><div class="ttdeci">bool is_contained(R &amp;&amp;Range, const E &amp;Element)</div><div class="ttdoc">Wrapper function around std::find to detect if an element exists in a container. </div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01241">STLExtras.h:1241</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:44 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
