<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="gyro_bluetooth.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Data_Converter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Data_Converter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Data_Converter.xst"/>
    <file xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="GPIO_demo.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="GPIO_demo.cmd_log"/>
    <file xil_pn:fileType="FILE_LSO" xil_pn:name="GPIO_demo.lso"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="GPIO_demo.ngc"/>
    <file xil_pn:fileType="FILE_NGD" xil_pn:name="GPIO_demo.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="GPIO_demo.ngr"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="GPIO_demo.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="GPIO_demo.stx"/>
    <file xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="GPIO_demo.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="GPIO_demo.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="GPIO_demo.xst"/>
    <file xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="GPIO_demo_map.map"/>
    <file xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="GPIO_demo_map.mrp"/>
    <file xil_pn:fileType="FILE_NGM" xil_pn:name="GPIO_demo_map.ngm"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="GPIO_demo_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="GPIO_demo_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="GPIO_demo_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="GPIO_demo_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PmodGYRO_Demo.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PmodGYRO_Demo.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PmodGYRO_Demo.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_TX_CTRL.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="UART_TX_CTRL.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="UART_TX_CTRL.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="anode_decoder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="anode_decoder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="anode_decoder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_controller.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="data_controller.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="data_controller.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_interpreter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="data_interpreter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="data_interpreter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_select.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="data_select.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="data_select.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="display_controller.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="display_controller.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="display_controller.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="display_controller.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="master_interface.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="master_interface.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="master_interface.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="master_interface.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="master_interface.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="master_interface.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="master_interface.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="master_interface.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="master_interface_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="master_interface_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="master_interface_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="master_interface_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/transmit_controller_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/transmit_controller_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="seven_seg_decoder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="seven_seg_decoder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="seven_seg_decoder.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="transmit_controller.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="transmit_controller.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="transmit_controller.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="transmit_controller.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="transmit_controller.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="transmit_controller.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="transmit_controller.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="transmit_controller.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="transmit_controller.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="transmit_controller.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="transmit_controller.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="transmit_controller.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="transmit_controller.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="transmit_controller.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="transmit_controller.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="transmit_controller.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="transmit_controller.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="transmit_controller.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="transmit_controller.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="transmit_controller.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="transmit_controller.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="transmit_controller.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="transmit_controller.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="transmit_controller_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="transmit_controller_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="transmit_controller_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="transmit_controller_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="transmit_controller_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="transmit_controller_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="transmit_controller_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="transmit_controller_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="transmit_controller_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="transmit_controller_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="transmit_controller_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="transmit_controller_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="transmit_controller_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="transmit_controller_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="transmit_controller_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="transmit_controller_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="two_bit_counter.vhi"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1489185276" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1489185276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489185276" xil_pn:in_ck="-5694038861177068677" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1489185276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1489185276" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-9044832904953873877" xil_pn:start_ts="1489185276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489185276" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2793873426928892759" xil_pn:start_ts="1489185276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489185276" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7547620498700888124" xil_pn:start_ts="1489185276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488931252" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1488931252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488932058" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3028136583385478230" xil_pn:start_ts="1488932058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488932058" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7547620498700888124" xil_pn:start_ts="1488932058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488932058" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1488932058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488932058" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1763290820923817112" xil_pn:start_ts="1488932058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488932058" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1488932058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488932058" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3264023135638137842" xil_pn:start_ts="1488932058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489537837" xil_pn:in_ck="5266111106036388729" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-5696852456454427811" xil_pn:start_ts="1489537822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="GPIO_demo.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="master_interface.ngr"/>
      <outfile xil_pn:name="transmit_controller.lso"/>
      <outfile xil_pn:name="transmit_controller.ngc"/>
      <outfile xil_pn:name="transmit_controller.ngr"/>
      <outfile xil_pn:name="transmit_controller.prj"/>
      <outfile xil_pn:name="transmit_controller.stx"/>
      <outfile xil_pn:name="transmit_controller.syr"/>
      <outfile xil_pn:name="transmit_controller.xst"/>
      <outfile xil_pn:name="transmit_controller_vhdl.prj"/>
      <outfile xil_pn:name="transmit_controller_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1489101416" xil_pn:in_ck="4913312808198" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2235898421410443725" xil_pn:start_ts="1489101416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489537842" xil_pn:in_ck="-9043399816407480349" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="354891745414824047" xil_pn:start_ts="1489537837">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="transmit_controller.bld"/>
      <outfile xil_pn:name="transmit_controller.ngd"/>
      <outfile xil_pn:name="transmit_controller_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1489537852" xil_pn:in_ck="-4432895846186041854" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3180699873896808002" xil_pn:start_ts="1489537842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="transmit_controller.pcf"/>
      <outfile xil_pn:name="transmit_controller_map.map"/>
      <outfile xil_pn:name="transmit_controller_map.mrp"/>
      <outfile xil_pn:name="transmit_controller_map.ncd"/>
      <outfile xil_pn:name="transmit_controller_map.ngm"/>
      <outfile xil_pn:name="transmit_controller_map.xrpt"/>
      <outfile xil_pn:name="transmit_controller_summary.xml"/>
      <outfile xil_pn:name="transmit_controller_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1489537866" xil_pn:in_ck="-468212519871267301" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1489537852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="transmit_controller.ncd"/>
      <outfile xil_pn:name="transmit_controller.pad"/>
      <outfile xil_pn:name="transmit_controller.par"/>
      <outfile xil_pn:name="transmit_controller.ptwx"/>
      <outfile xil_pn:name="transmit_controller.unroutes"/>
      <outfile xil_pn:name="transmit_controller.xpi"/>
      <outfile xil_pn:name="transmit_controller_pad.csv"/>
      <outfile xil_pn:name="transmit_controller_pad.txt"/>
      <outfile xil_pn:name="transmit_controller_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1489537886" xil_pn:in_ck="5834392935871207224" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1489537875">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="transmit_controller.bgn"/>
      <outfile xil_pn:name="transmit_controller.bit"/>
      <outfile xil_pn:name="transmit_controller.drc"/>
      <outfile xil_pn:name="transmit_controller.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1489537891" xil_pn:in_ck="5834392935871194370" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1489537886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489537866" xil_pn:in_ck="-4432895846186041986" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1489537861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="transmit_controller.twr"/>
      <outfile xil_pn:name="transmit_controller.twx"/>
    </transform>
    <transform xil_pn:end_ts="1488932402" xil_pn:in_ck="-1917038039886962787" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-1741507008793748346" xil_pn:start_ts="1488932399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
