START TEST SRL PARSER



 

_________________________________

_________________________________

_________________________________

_________________________________

_________________________________




using the source:
init r0 7 init r1 4 inc r0 inc r0 inc r0

parse it

 parsed, the registers are:


Register[r0 -> 7]Register[r1 -> 4]]

 execute it:



 in the end, the registers are:


Register[r0 -> 10]Register[r1 -> 4]]

 run inverse:



 in the end, the registers are:


Register[r0 -> 7]Register[r1 -> 4]]

 are the same as original? 
true



 

_________________________________

_________________________________

_________________________________

_________________________________

_________________________________




using the source:
init a 5 init b 5 init ancilla 0;for a { inc ancilla} for ancilla {dec a}
for b { inc a} for a {dec b}
for ancilla { inc b} for b {dec ancilla}

parse it

 parsed, the registers are:


Register[a -> 5]Register[ancilla -> 0]Register[b -> 5]]

 execute it:



 in the end, the registers are:


Register[a -> 5]Register[ancilla -> 0]Register[b -> 5]]

 run inverse:



 in the end, the registers are:


Register[a -> 5]Register[ancilla -> 0]Register[b -> 5]]

 are the same as original? 
true



 

_________________________________

_________________________________

_________________________________

_________________________________

_________________________________




using the source:
init r0 5 init r1 1 init r2 0 init r3 1 init r4 0 
inc r2 ;
for r0 {
	for r1 { 
		dec r2;
		swap(r3,r4) 
		for r4 {
			inc r2
		} 
	} 
	for r2 { 
	
swap(r1,r3) 
	} 
} 

parse it

 parsed, the registers are:


Register[r0 -> 5]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 execute it:



 in the end, the registers are:


Register[r0 -> 5]Register[r1 -> 1]Register[r2 -> -1]Register[r3 -> 1]Register[r4 -> 0]]

 run inverse:



 in the end, the registers are:


Register[r0 -> 5]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 are the same as original? 
true



 

_________________________________

_________________________________

_________________________________

_________________________________

_________________________________




using the source:
init r0 -5 init r1 1 init r2 0 init r3 1 init r4 0 
inc r2 ;
for r0 {
	for r1 { 
		dec r2;
		swap(r3,r4) 
		for r4 {
			inc r2
		} 
	} 
	for r2 { 
	
swap(r1,r3) 
	} 
} 

parse it

 parsed, the registers are:


Register[r0 -> -5]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 execute it:



 in the end, the registers are:


Register[r0 -> -5]Register[r1 -> 1]Register[r2 -> 3]Register[r3 -> 1]Register[r4 -> 0]]

 run inverse:



 in the end, the registers are:


Register[r0 -> -5]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 are the same as original? 
true



 

_________________________________

_________________________________

_________________________________

_________________________________

_________________________________




using the source:
init r0 6 init r1 1 init r2 0 init r3 1 init r4 0 
inc r2 ;
for r0 {
	for r1 { 
		dec r2;
		swap(r3,r4) 
		for r4 {
			inc r2
		} 
	} 
	for r2 { 
	
swap(r1,r3) 
	} 
} 

parse it

 parsed, the registers are:


Register[r0 -> 6]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 execute it:



 in the end, the registers are:


Register[r0 -> 6]Register[r1 -> 0]Register[r2 -> -1]Register[r3 -> 1]Register[r4 -> 1]]

 run inverse:



 in the end, the registers are:


Register[r0 -> 6]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 are the same as original? 
true



 

_________________________________

_________________________________

_________________________________

_________________________________

_________________________________




using the source:
init r0 -6 init r1 1 init r2 0 init r3 1 init r4 0 
inc r2 ;
for r0 {
	for r1 { 
		dec r2;
		swap(r3,r4) 
		for r4 {
			inc r2
		} 
	} 
	for r2 { 
	
swap(r1,r3) 
	} 
} 

parse it

 parsed, the registers are:


Register[r0 -> -6]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 execute it:



 in the end, the registers are:


Register[r0 -> -6]Register[r1 -> 1]Register[r2 -> 4]Register[r3 -> 0]Register[r4 -> 1]]

 run inverse:



 in the end, the registers are:


Register[r0 -> -6]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 are the same as original? 
true



 

_________________________________

_________________________________

_________________________________

_________________________________

_________________________________




using the source:
init r0 3 init r1 1 init r2 0 init r3 1 init r4 0 
inc r2 ;
for r0 {
	for r1 { 
		dec r2;
		swap(r3,r4) 
		for r4 {
			inc r2
		} 
	} 
	for r2 { 
	
swap(r1,r3) 
	} 
} 

parse it

 parsed, the registers are:


Register[r0 -> 3]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 execute it:



 in the end, the registers are:


Register[r0 -> 3]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 run inverse:



 in the end, the registers are:


Register[r0 -> 3]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 are the same as original? 
true



 

_________________________________

_________________________________

_________________________________

_________________________________

_________________________________




using the source:
init r0 -3 init r1 1 init r2 0 init r3 1 init r4 0 
inc r2 ;
for r0 {
	for r1 { 
		dec r2;
		swap(r3,r4) 
		for r4 {
			inc r2
		} 
	} 
	for r2 { 
	
swap(r1,r3) 
	} 
} 

parse it

 parsed, the registers are:


Register[r0 -> -3]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 execute it:



 in the end, the registers are:


Register[r0 -> -3]Register[r1 -> 1]Register[r2 -> 3]Register[r3 -> 0]Register[r4 -> 1]]

 run inverse:



 in the end, the registers are:


Register[r0 -> -3]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 are the same as original? 
true



 

_________________________________

_________________________________

_________________________________

_________________________________

_________________________________




using the source:
init r0 4 init r1 1 init r2 0 init r3 1 init r4 0 
inc r2 ;
for r0 {
	for r1 { 
		dec r2;
		swap(r3,r4) 
		for r4 {
			inc r2
		} 
	} 
	for r2 { 
	
swap(r1,r3) 
	} 
} 

parse it

 parsed, the registers are:


Register[r0 -> 4]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 execute it:



 in the end, the registers are:


Register[r0 -> 4]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 0]Register[r4 -> 1]]

 run inverse:



 in the end, the registers are:


Register[r0 -> 4]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 are the same as original? 
true



 

_________________________________

_________________________________

_________________________________

_________________________________

_________________________________




using the source:
init r0 -4 init r1 1 init r2 0 init r3 1 init r4 0 
inc r2 ;
for r0 {
	for r1 { 
		dec r2;
		swap(r3,r4) 
		for r4 {
			inc r2
		} 
	} 
	for r2 { 
	
swap(r1,r3) 
	} 
} 

parse it

 parsed, the registers are:


Register[r0 -> -4]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 execute it:



 in the end, the registers are:


Register[r0 -> -4]Register[r1 -> 0]Register[r2 -> 3]Register[r3 -> 1]Register[r4 -> 1]]

 run inverse:



 in the end, the registers are:


Register[r0 -> -4]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 are the same as original? 
true



 

_________________________________

_________________________________

_________________________________

_________________________________

_________________________________




using the source:
init r0 1 init r1 1 init r2 0 init r3 1 init r4 0 
inc r2 ;
for r0 {
	for r1 { 
		dec r2;
		swap(r3,r4) 
		for r4 {
			inc r2
		} 
	} 
	for r2 { 
	
swap(r1,r3) 
	} 
} 

parse it

 parsed, the registers are:


Register[r0 -> 1]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 execute it:



 in the end, the registers are:


Register[r0 -> 1]Register[r1 -> 0]Register[r2 -> 1]Register[r3 -> 1]Register[r4 -> 1]]

 run inverse:



 in the end, the registers are:


Register[r0 -> 1]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 are the same as original? 
true



 

_________________________________

_________________________________

_________________________________

_________________________________

_________________________________




using the source:
init r0 0 init r1 1 init r2 0 init r3 1 init r4 0 
inc r2 ;
for r0 {
	for r1 { 
		dec r2;
		swap(r3,r4) 
		for r4 {
			inc r2
		} 
	} 
	for r2 { 
	
swap(r1,r3) 
	} 
} 

parse it

 parsed, the registers are:


Register[r0 -> 0]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 execute it:



 in the end, the registers are:


Register[r0 -> 0]Register[r1 -> 1]Register[r2 -> 1]Register[r3 -> 1]Register[r4 -> 0]]

 run inverse:



 in the end, the registers are:


Register[r0 -> 0]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 are the same as original? 
true



 

_________________________________

_________________________________

_________________________________

_________________________________

_________________________________




using the source:
init r0 -1 init r1 1 init r2 0 init r3 1 init r4 0 
inc r2 ;
for r0 {
	for r1 { 
		dec r2;
		swap(r3,r4) 
		for r4 {
			inc r2
		} 
	} 
	for r2 { 
	
swap(r1,r3) 
	} 
} 

parse it

 parsed, the registers are:


Register[r0 -> -1]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 execute it:



 in the end, the registers are:


Register[r0 -> -1]Register[r1 -> 1]Register[r2 -> 2]Register[r3 -> 0]Register[r4 -> 1]]

 run inverse:



 in the end, the registers are:


Register[r0 -> -1]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 are the same as original? 
true



 

_________________________________

_________________________________

_________________________________

_________________________________

_________________________________




using the source:
init r0 2 init r1 1 init r2 0 init r3 1 init r4 0 
inc r2 ;
for r0 {
	for r1 { 
		dec r2;
		swap(r3,r4) 
		for r4 {
			inc r2
		} 
	} 
	for r2 { 
	
swap(r1,r3) 
	} 
} 

parse it

 parsed, the registers are:


Register[r0 -> 2]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 execute it:



 in the end, the registers are:


Register[r0 -> 2]Register[r1 -> 1]Register[r2 -> 1]Register[r3 -> 0]Register[r4 -> 1]]

 run inverse:



 in the end, the registers are:


Register[r0 -> 2]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 are the same as original? 
true



 

_________________________________

_________________________________

_________________________________

_________________________________

_________________________________




using the source:
init r0 -2 init r1 1 init r2 0 init r3 1 init r4 0 
inc r2 ;
for r0 {
	for r1 { 
		dec r2;
		swap(r3,r4) 
		for r4 {
			inc r2
		} 
	} 
	for r2 { 
	
swap(r1,r3) 
	} 
} 

parse it

 parsed, the registers are:


Register[r0 -> -2]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 execute it:



 in the end, the registers are:


Register[r0 -> -2]Register[r1 -> 1]Register[r2 -> 2]Register[r3 -> 1]Register[r4 -> 0]]

 run inverse:



 in the end, the registers are:


Register[r0 -> -2]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 are the same as original? 
true



 

_________________________________

_________________________________

_________________________________

_________________________________

_________________________________




using the source:
init r0 11 init r1 1 init r2 0 init r3 1 init r4 0 
inc r2 ;
for r0 {
	for r1 { 
		dec r2;
		swap(r3,r4) 
		for r4 {
			inc r2
		} 
	} 
	for r2 { 
	
swap(r1,r3) 
	} 
} 

parse it

 parsed, the registers are:


Register[r0 -> 11]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 execute it:



 in the end, the registers are:


Register[r0 -> 11]Register[r1 -> 0]Register[r2 -> -3]Register[r3 -> 1]Register[r4 -> 1]]

 run inverse:



 in the end, the registers are:


Register[r0 -> 11]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 are the same as original? 
true



 

_________________________________

_________________________________

_________________________________

_________________________________

_________________________________




using the source:
init r0 -11 init r1 1 init r2 0 init r3 1 init r4 0 
inc r2 ;
for r0 {
	for r1 { 
		dec r2;
		swap(r3,r4) 
		for r4 {
			inc r2
		} 
	} 
	for r2 { 
	
swap(r1,r3) 
	} 
} 

parse it

 parsed, the registers are:


Register[r0 -> -11]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 execute it:



 in the end, the registers are:


Register[r0 -> -11]Register[r1 -> 1]Register[r2 -> 6]Register[r3 -> 0]Register[r4 -> 1]]

 run inverse:



 in the end, the registers are:


Register[r0 -> -11]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 are the same as original? 
true



 

_________________________________

_________________________________

_________________________________

_________________________________

_________________________________




using the source:
init r0 12 init r1 1 init r2 0 init r3 1 init r4 0 
inc r2 ;
for r0 {
	for r1 { 
		dec r2;
		swap(r3,r4) 
		for r4 {
			inc r2
		} 
	} 
	for r2 { 
	
swap(r1,r3) 
	} 
} 

parse it

 parsed, the registers are:


Register[r0 -> 12]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 execute it:



 in the end, the registers are:


Register[r0 -> 12]Register[r1 -> 1]Register[r2 -> -3]Register[r3 -> 0]Register[r4 -> 1]]

 run inverse:



 in the end, the registers are:


Register[r0 -> 12]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 are the same as original? 
true



 

_________________________________

_________________________________

_________________________________

_________________________________

_________________________________




using the source:
init r0 -12 init r1 1 init r2 0 init r3 1 init r4 0 
inc r2 ;
for r0 {
	for r1 { 
		dec r2;
		swap(r3,r4) 
		for r4 {
			inc r2
		} 
	} 
	for r2 { 
	
swap(r1,r3) 
	} 
} 

parse it

 parsed, the registers are:


Register[r0 -> -12]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 execute it:



 in the end, the registers are:


Register[r0 -> -12]Register[r1 -> 1]Register[r2 -> 6]Register[r3 -> 1]Register[r4 -> 0]]

 run inverse:



 in the end, the registers are:


Register[r0 -> -12]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 are the same as original? 
true



 

_________________________________

_________________________________

_________________________________

_________________________________

_________________________________




using the source:
init r0 31 init r1 1 init r2 0 init r3 1 init r4 0 
inc r2 ;
for r0 {
	for r1 { 
		dec r2;
		swap(r3,r4) 
		for r4 {
			inc r2
		} 
	} 
	for r2 { 
	
swap(r1,r3) 
	} 
} 

parse it

 parsed, the registers are:


Register[r0 -> 31]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 execute it:



 in the end, the registers are:


Register[r0 -> 31]Register[r1 -> 0]Register[r2 -> -11]Register[r3 -> 1]Register[r4 -> 1]]

 run inverse:



 in the end, the registers are:


Register[r0 -> 31]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 are the same as original? 
true



 

_________________________________

_________________________________

_________________________________

_________________________________

_________________________________




using the source:
init r0 -31 init r1 1 init r2 0 init r3 1 init r4 0 
inc r2 ;
for r0 {
	for r1 { 
		dec r2;
		swap(r3,r4) 
		for r4 {
			inc r2
		} 
	} 
	for r2 { 
	
swap(r1,r3) 
	} 
} 

parse it

 parsed, the registers are:


Register[r0 -> -31]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 execute it:



 in the end, the registers are:


Register[r0 -> -31]Register[r1 -> 1]Register[r2 -> 14]Register[r3 -> 0]Register[r4 -> 1]]

 run inverse:



 in the end, the registers are:


Register[r0 -> -31]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 are the same as original? 
true



 

_________________________________

_________________________________

_________________________________

_________________________________

_________________________________




using the source:
init r0 32 init r1 1 init r2 0 init r3 1 init r4 0 
inc r2 ;
for r0 {
	for r1 { 
		dec r2;
		swap(r3,r4) 
		for r4 {
			inc r2
		} 
	} 
	for r2 { 
	
swap(r1,r3) 
	} 
} 

parse it

 parsed, the registers are:


Register[r0 -> 32]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 execute it:



 in the end, the registers are:


Register[r0 -> 32]Register[r1 -> 1]Register[r2 -> -11]Register[r3 -> 0]Register[r4 -> 1]]

 run inverse:



 in the end, the registers are:


Register[r0 -> 32]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 are the same as original? 
true



 

_________________________________

_________________________________

_________________________________

_________________________________

_________________________________




using the source:
init r0 -32 init r1 1 init r2 0 init r3 1 init r4 0 
inc r2 ;
for r0 {
	for r1 { 
		dec r2;
		swap(r3,r4) 
		for r4 {
			inc r2
		} 
	} 
	for r2 { 
	
swap(r1,r3) 
	} 
} 

parse it

 parsed, the registers are:


Register[r0 -> -32]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 execute it:



 in the end, the registers are:


Register[r0 -> -32]Register[r1 -> 1]Register[r2 -> 14]Register[r3 -> 1]Register[r4 -> 0]]

 run inverse:



 in the end, the registers are:


Register[r0 -> -32]Register[r1 -> 1]Register[r2 -> 0]Register[r3 -> 1]Register[r4 -> 0]]

 are the same as original? 
true
