xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../../Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../Xilinx/Vivado/2017.2/data/ip/xpm/xpm_VCOMP.vhd,
DCT.v,verilog,xil_defaultlib,../../../../quantizator.srcs/sources_1/ip/DCT_2D_0/src/DCT.v,
RAM.v,verilog,xil_defaultlib,../../../../quantizator.srcs/sources_1/ip/DCT_2D_0/src/RAM.v,
delay.v,verilog,xil_defaultlib,../../../../quantizator.srcs/sources_1/ip/DCT_2D_0/src/delay.v,
full_adder.v,verilog,xil_defaultlib,../../../../quantizator.srcs/sources_1/ip/DCT_2D_0/src/full_adder.v,
full_subtractor.v,verilog,xil_defaultlib,../../../../quantizator.srcs/sources_1/ip/DCT_2D_0/src/full_subtractor.v,
mux_2i.v,verilog,xil_defaultlib,../../../../quantizator.srcs/sources_1/ip/DCT_2D_0/src/mux_2i.v,
mux_3i.v,verilog,xil_defaultlib,../../../../quantizator.srcs/sources_1/ip/DCT_2D_0/src/mux_3i.v,
reg.v,verilog,xil_defaultlib,../../../../quantizator.srcs/sources_1/ip/DCT_2D_0/src/reg.v,
reg_mult.v,verilog,xil_defaultlib,../../../../quantizator.srcs/sources_1/ip/DCT_2D_0/src/reg_mult.v,
DCT_2D.v,verilog,xil_defaultlib,../../../../quantizator.srcs/sources_1/ip/DCT_2D_0/src/DCT_2D.v,
DCT_2D_0.v,verilog,xil_defaultlib,../../../../quantizator.srcs/sources_1/ip/DCT_2D_0/sim/DCT_2D_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
