Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Dec 20 10:21:34 2018
| Host         : DESKTOP-010DTS5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 103 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1046 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.740        0.000                      0                 1059        0.128        0.000                      0                 1059        3.000        0.000                       0                   225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 10.000}     20.000          50.000          
  clkout1    {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      8.408        0.000                       0                     3  
  clkout0          14.740        0.000                      0                  230        0.128        0.000                      0                  230        9.500        0.000                       0                    95  
  clkout1          31.126        0.000                      0                  812        0.186        0.000                      0                  812       19.500        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1       clkout0            17.157        0.000                      0                   17        0.290        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    your_instance_name/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       14.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.740ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 2.137ns (44.660%)  route 2.648ns (55.340%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.731ns = ( 19.269 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.274    -0.365    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.481 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.850     2.331    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.097     2.428 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.723     3.151    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.097     3.248 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.456     3.704    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.097     3.801 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.620     4.421    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X6Y15          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.195    19.269    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y15          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.346    19.615    
                         clock uncertainty           -0.082    19.534    
    SLICE_X6Y15          FDRE (Setup_fdre_C_R)       -0.373    19.161    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         19.161    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                 14.740    

Slack (MET) :             14.740ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 2.137ns (44.660%)  route 2.648ns (55.340%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.731ns = ( 19.269 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.274    -0.365    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.481 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.850     2.331    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.097     2.428 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.723     3.151    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.097     3.248 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.456     3.704    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.097     3.801 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.620     4.421    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X6Y15          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.195    19.269    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y15          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/C
                         clock pessimism              0.346    19.615    
                         clock uncertainty           -0.082    19.534    
    SLICE_X6Y15          FDRE (Setup_fdre_C_R)       -0.373    19.161    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                         19.161    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                 14.740    

Slack (MET) :             14.740ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 2.137ns (44.660%)  route 2.648ns (55.340%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.731ns = ( 19.269 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.274    -0.365    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.481 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.850     2.331    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.097     2.428 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.723     3.151    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.097     3.248 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.456     3.704    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.097     3.801 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.620     4.421    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X6Y15          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.195    19.269    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y15          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/C
                         clock pessimism              0.346    19.615    
                         clock uncertainty           -0.082    19.534    
    SLICE_X6Y15          FDRE (Setup_fdre_C_R)       -0.373    19.161    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         19.161    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                 14.740    

Slack (MET) :             14.853ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 2.137ns (45.730%)  route 2.536ns (54.270%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.730ns = ( 19.270 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.274    -0.365    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.481 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.850     2.331    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.097     2.428 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.723     3.151    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.097     3.248 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.442     3.690    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X8Y13          LUT6 (Prop_lut6_I0_O)        0.097     3.787 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.522     4.308    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X6Y14          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.196    19.270    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y14          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[18]/C
                         clock pessimism              0.346    19.616    
                         clock uncertainty           -0.082    19.535    
    SLICE_X6Y14          FDSE (Setup_fdse_C_S)       -0.373    19.162    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[18]
  -------------------------------------------------------------------
                         required time                         19.162    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                 14.853    

Slack (MET) :             14.853ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 2.137ns (45.730%)  route 2.536ns (54.270%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.730ns = ( 19.270 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.274    -0.365    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.481 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.850     2.331    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.097     2.428 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.723     3.151    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.097     3.248 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.442     3.690    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X8Y13          LUT6 (Prop_lut6_I0_O)        0.097     3.787 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.522     4.308    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X6Y14          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.196    19.270    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y14          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[19]/C
                         clock pessimism              0.346    19.616    
                         clock uncertainty           -0.082    19.535    
    SLICE_X6Y14          FDSE (Setup_fdse_C_S)       -0.373    19.162    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[19]
  -------------------------------------------------------------------
                         required time                         19.162    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                 14.853    

Slack (MET) :             14.853ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 2.137ns (45.730%)  route 2.536ns (54.270%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.730ns = ( 19.270 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.274    -0.365    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.481 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.850     2.331    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.097     2.428 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.723     3.151    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.097     3.248 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.442     3.690    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X8Y13          LUT6 (Prop_lut6_I0_O)        0.097     3.787 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.522     4.308    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X6Y14          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.196    19.270    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y14          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[20]/C
                         clock pessimism              0.346    19.616    
                         clock uncertainty           -0.082    19.535    
    SLICE_X6Y14          FDSE (Setup_fdse_C_S)       -0.373    19.162    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         19.162    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                 14.853    

Slack (MET) :             14.853ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 2.137ns (45.730%)  route 2.536ns (54.270%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.730ns = ( 19.270 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.274    -0.365    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.481 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.850     2.331    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.097     2.428 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.723     3.151    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.097     3.248 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.442     3.690    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X8Y13          LUT6 (Prop_lut6_I0_O)        0.097     3.787 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.522     4.308    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X6Y14          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.196    19.270    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y14          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[21]/C
                         clock pessimism              0.346    19.616    
                         clock uncertainty           -0.082    19.535    
    SLICE_X6Y14          FDSE (Setup_fdse_C_S)       -0.373    19.162    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         19.162    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                 14.853    

Slack (MET) :             14.853ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 2.137ns (45.730%)  route 2.536ns (54.270%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.730ns = ( 19.270 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.274    -0.365    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.481 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.850     2.331    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.097     2.428 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.723     3.151    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.097     3.248 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.442     3.690    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X8Y13          LUT6 (Prop_lut6_I0_O)        0.097     3.787 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.522     4.308    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X6Y14          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.196    19.270    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y14          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[4]/C
                         clock pessimism              0.346    19.616    
                         clock uncertainty           -0.082    19.535    
    SLICE_X6Y14          FDSE (Setup_fdse_C_S)       -0.373    19.162    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         19.162    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                 14.853    

Slack (MET) :             14.853ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 2.137ns (45.730%)  route 2.536ns (54.270%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.730ns = ( 19.270 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.274    -0.365    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.481 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.850     2.331    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.097     2.428 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.723     3.151    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.097     3.248 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.442     3.690    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X8Y13          LUT6 (Prop_lut6_I0_O)        0.097     3.787 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.522     4.308    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X6Y14          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.196    19.270    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y14          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[5]/C
                         clock pessimism              0.346    19.616    
                         clock uncertainty           -0.082    19.535    
    SLICE_X6Y14          FDSE (Setup_fdse_C_S)       -0.373    19.162    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         19.162    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                 14.853    

Slack (MET) :             14.894ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 2.137ns (45.534%)  route 2.556ns (54.466%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.728ns = ( 19.272 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.274    -0.365    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.481 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.850     2.331    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.097     2.428 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.723     3.151    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.097     3.248 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.456     3.704    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.097     3.801 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.528     4.329    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y12          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.198    19.272    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y12          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.346    19.618    
                         clock uncertainty           -0.082    19.537    
    SLICE_X7Y12          FDRE (Setup_fdre_C_R)       -0.314    19.223    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         19.223    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 14.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.590%)  route 0.196ns (54.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.564    -0.617    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/Q
                         net (fo=1, routed)           0.196    -0.258    Inst_ov7670_controller/Inst_ov7670_registers/address[3]
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.867    -0.823    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.568    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.385    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.835%)  route 0.202ns (55.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.565    -0.616    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y9           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/Q
                         net (fo=1, routed)           0.202    -0.251    Inst_ov7670_controller/Inst_ov7670_registers/address[6]
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.867    -0.823    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.568    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.385    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.748%)  route 0.198ns (57.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.564    -0.617    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.148    -0.469 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/Q
                         net (fo=1, routed)           0.198    -0.271    Inst_ov7670_controller/Inst_ov7670_registers/address[5]
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.867    -0.823    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.568    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.129    -0.439    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.041%)  route 0.204ns (57.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.564    -0.617    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.148    -0.469 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/Q
                         net (fo=1, routed)           0.204    -0.265    Inst_ov7670_controller/Inst_ov7670_registers/address[4]
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.867    -0.823    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.568    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130    -0.438    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.820%)  route 0.248ns (60.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.564    -0.617    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/Q
                         net (fo=1, routed)           0.248    -0.206    Inst_ov7670_controller/Inst_ov7670_registers/address[2]
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.867    -0.823    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.568    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.385    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.562    -0.619    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y15          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/Q
                         net (fo=1, routed)           0.112    -0.366    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[22]
    SLICE_X8Y15          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.830    -0.860    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y15          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.253    -0.606    
    SLICE_X8Y15          FDRE (Hold_fdre_C_D)         0.059    -0.547    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/sioc_reg/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.426%)  route 0.103ns (35.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.589    -0.592    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X5Y13          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/Q
                         net (fo=3, routed)           0.103    -0.349    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[0]
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.045    -0.304 r  Inst_ov7670_controller/Inst_i2c_sender/sioc_i_2/O
                         net (fo=1, routed)           0.000    -0.304    Inst_ov7670_controller/Inst_i2c_sender/sioc
    SLICE_X7Y13          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/sioc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.859    -0.831    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y13          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/sioc_reg/C
                         clock pessimism              0.253    -0.577    
    SLICE_X7Y13          FDSE (Hold_fdse_C_D)         0.092    -0.485    Inst_ov7670_controller/Inst_i2c_sender/sioc_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.563    -0.618    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y12          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.107    -0.347    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X9Y11          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.834    -0.856    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y11          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.254    -0.601    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.070    -0.531    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.217%)  route 0.254ns (60.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.564    -0.617    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/Q
                         net (fo=1, routed)           0.254    -0.199    Inst_ov7670_controller/Inst_ov7670_registers/address[1]
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.867    -0.823    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.568    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.385    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.603%)  route 0.121ns (39.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.564    -0.617    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[2]/Q
                         net (fo=5, routed)           0.121    -0.355    Inst_ov7670_controller/Inst_ov7670_registers/address_reg__0[2]
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.045    -0.310 r  Inst_ov7670_controller/Inst_ov7670_registers/address_rep[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.310    Inst_ov7670_controller/Inst_ov7670_registers/address_rep[5]_i_1_n_0
    SLICE_X9Y9           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.835    -0.855    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y9           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[5]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X9Y9           FDRE (Hold_fdre_C_D)         0.091    -0.509    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         20.000      18.038     RAMB18_X0Y4      Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    your_instance_name/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y13      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X7Y15      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X7Y15      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X7Y15      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X7Y15      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X6Y13      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X6Y13      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X8Y14      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[22]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X8Y14      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[23]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X8Y14      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[24]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X8Y14      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y11      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y11      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y11      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y11      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y15      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y15      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y13      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X6Y13      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X6Y13      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X6Y13      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X6Y13      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[17]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X6Y13      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X6Y13      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X6Y13      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X6Y13      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y15      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       31.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.126ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.132ns  (logic 0.490ns (6.026%)  route 7.642ns (93.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.234    -0.406    Inst_Address_Generator/CLK_25
    SLICE_X34Y38         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.393    -0.013 r  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.845     0.833    Inst_Address_Generator/val_reg[15]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     0.930 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          6.796     7.726    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X0Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.150    39.224    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.091    39.420    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.568    38.852    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.852    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                 31.126    

Slack (MET) :             31.392ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 0.490ns (6.233%)  route 7.372ns (93.767%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 39.220 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.234    -0.406    Inst_Address_Generator/CLK_25
    SLICE_X34Y38         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.393    -0.013 r  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.845     0.833    Inst_Address_Generator/val_reg[15]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     0.930 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          6.526     7.456    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X0Y16         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.146    39.220    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287    39.507    
                         clock uncertainty           -0.091    39.416    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.568    38.848    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.848    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                 31.392    

Slack (MET) :             31.445ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 0.729ns (9.087%)  route 7.294ns (90.913%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 39.214 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.234    -0.406    Inst_Address_Generator/CLK_25
    SLICE_X34Y38         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.393    -0.013 r  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.845     0.833    Inst_Address_Generator/val_reg[15]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     0.930 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          6.214     7.144    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X8Y77          LUT5 (Prop_lut5_I4_O)        0.239     7.383 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__8/O
                         net (fo=1, routed)           0.235     7.617    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.140    39.214    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.501    
                         clock uncertainty           -0.091    39.410    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.062    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.062    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                 31.445    

Slack (MET) :             31.738ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.735ns  (logic 0.729ns (9.425%)  route 7.006ns (90.575%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 39.219 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.234    -0.406    Inst_Address_Generator/CLK_25
    SLICE_X34Y38         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.393    -0.013 r  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.845     0.833    Inst_Address_Generator/val_reg[15]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     0.930 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          5.926     6.856    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X8Y72          LUT5 (Prop_lut5_I1_O)        0.239     7.095 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__13/O
                         net (fo=1, routed)           0.235     7.329    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y14         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.145    39.219    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.506    
                         clock uncertainty           -0.091    39.415    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.067    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.067    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                 31.738    

Slack (MET) :             31.987ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 0.729ns (9.733%)  route 6.761ns (90.267%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 39.223 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.234    -0.406    Inst_Address_Generator/CLK_25
    SLICE_X34Y38         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.393    -0.013 r  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.845     0.833    Inst_Address_Generator/val_reg[15]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     0.930 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          5.582     6.511    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X8Y67          LUT5 (Prop_lut5_I4_O)        0.239     6.750 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__10/O
                         net (fo=1, routed)           0.334     7.084    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y13         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.149    39.223    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.510    
                         clock uncertainty           -0.091    39.419    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.071    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.071    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                 31.987    

Slack (MET) :             32.144ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.337ns  (logic 0.729ns (9.936%)  route 6.608ns (90.064%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 39.227 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.234    -0.406    Inst_Address_Generator/CLK_25
    SLICE_X34Y38         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.393    -0.013 r  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.845     0.833    Inst_Address_Generator/val_reg[15]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     0.930 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          5.409     6.339    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X8Y62          LUT5 (Prop_lut5_I2_O)        0.239     6.578 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__6/O
                         net (fo=1, routed)           0.353     6.931    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y12         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.153    39.227    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.514    
                         clock uncertainty           -0.091    39.423    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.075    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.075    
                         arrival time                          -6.931    
  -------------------------------------------------------------------
                         slack                                 32.144    

Slack (MET) :             32.352ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.121ns  (logic 0.729ns (10.237%)  route 6.392ns (89.763%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 39.220 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.234    -0.406    Inst_Address_Generator/CLK_25
    SLICE_X34Y38         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.393    -0.013 f  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.845     0.833    Inst_Address_Generator/val_reg[15]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     0.930 f  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          3.636     4.565    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.239     4.804 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_79/O
                         net (fo=1, routed)           1.912     6.716    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_63
    RAMB36_X0Y16         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.146    39.220    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287    39.507    
                         clock uncertainty           -0.091    39.416    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.068    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.068    
                         arrival time                          -6.716    
  -------------------------------------------------------------------
                         slack                                 32.352    

Slack (MET) :             32.485ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.997ns  (logic 0.729ns (10.418%)  route 6.268ns (89.582%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.234    -0.406    Inst_Address_Generator/CLK_25
    SLICE_X34Y38         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.393    -0.013 r  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.845     0.833    Inst_Address_Generator/val_reg[15]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     0.930 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          5.087     6.017    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X8Y57          LUT5 (Prop_lut5_I4_O)        0.239     6.256 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__7/O
                         net (fo=1, routed)           0.336     6.592    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y11         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.091    39.425    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.077    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.077    
                         arrival time                          -6.592    
  -------------------------------------------------------------------
                         slack                                 32.485    

Slack (MET) :             32.736ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 0.729ns (10.806%)  route 6.017ns (89.194%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.234    -0.406    Inst_Address_Generator/CLK_25
    SLICE_X34Y38         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.393    -0.013 r  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.845     0.833    Inst_Address_Generator/val_reg[15]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     0.930 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          4.817     5.747    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X8Y52          LUT5 (Prop_lut5_I2_O)        0.239     5.986 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__9/O
                         net (fo=1, routed)           0.355     6.341    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y10         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.091    39.425    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.077    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.077    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                 32.736    

Slack (MET) :             32.784ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 0.587ns (8.769%)  route 6.107ns (91.231%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 39.225 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.234    -0.406    Inst_Address_Generator/CLK_25
    SLICE_X34Y38         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.393    -0.013 r  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.845     0.833    Inst_Address_Generator/val_reg[15]
    SLICE_X35Y38         LUT4 (Prop_lut4_I0_O)        0.097     0.930 r  Inst_Address_Generator/Inst_frame_buffer_i_21/O
                         net (fo=45, routed)          4.842     5.772    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X58Y67         LUT5 (Prop_lut5_I3_O)        0.097     5.869 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=1, routed)           0.420     6.289    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/enb_array[30]
    RAMB36_X2Y13         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.151    39.225    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.512    
                         clock uncertainty           -0.091    39.421    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.073    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.073    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                 32.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Inst_debounce/c_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.848%)  route 0.125ns (40.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.591    -0.590    Inst_debounce/CLK_25
    SLICE_X3Y14          FDRE                                         r  Inst_debounce/c_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  Inst_debounce/c_reg[18]/Q
                         net (fo=2, routed)           0.125    -0.325    Inst_debounce/c_reg[18]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.045    -0.280 r  Inst_debounce/o_i_1/O
                         net (fo=1, routed)           0.000    -0.280    Inst_debounce/o_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  Inst_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.859    -0.831    Inst_debounce/CLK_25
    SLICE_X4Y13          FDRE                                         r  Inst_debounce/o_reg/C
                         clock pessimism              0.274    -0.556    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.091    -0.465    Inst_debounce/o_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.563    -0.618    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y46         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.344    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X39Y46         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X39Y46         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.070    -0.535    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.385%)  route 0.138ns (45.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y48         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          0.138    -0.316    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X38Y46         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y46         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.059    -0.543    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.179%)  route 0.133ns (44.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.563    -0.618    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y46         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          0.133    -0.321    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X38Y46         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y46         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.052    -0.566    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.190ns (53.577%)  route 0.165ns (46.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.560    -0.621    Inst_VGA/CLK_25
    SLICE_X36Y37         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Inst_VGA/Hcnt_reg[2]/Q
                         net (fo=5, routed)           0.165    -0.316    Inst_VGA/Hcnt_reg__0[2]
    SLICE_X36Y37         LUT4 (Prop_lut4_I0_O)        0.049    -0.267 r  Inst_VGA/Hcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    Inst_VGA/plusOp[3]
    SLICE_X36Y37         FDRE                                         r  Inst_VGA/Hcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.828    -0.862    Inst_VGA/CLK_25
    SLICE_X36Y37         FDRE                                         r  Inst_VGA/Hcnt_reg[3]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.107    -0.514    Inst_VGA/Hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.079%)  route 0.116ns (33.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.560    -0.621    Inst_VGA/CLK_25
    SLICE_X36Y37         FDRE                                         r  Inst_VGA/Hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  Inst_VGA/Hcnt_reg[3]/Q
                         net (fo=4, routed)           0.116    -0.377    Inst_VGA/Hcnt_reg__0[3]
    SLICE_X36Y37         LUT6 (Prop_lut6_I3_O)        0.098    -0.279 r  Inst_VGA/Hcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    Inst_VGA/Hcnt[5]_i_1_n_0
    SLICE_X36Y37         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.828    -0.862    Inst_VGA/CLK_25
    SLICE_X36Y37         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.092    -0.529    Inst_VGA/Hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.237%)  route 0.181ns (49.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.560    -0.621    Inst_VGA/CLK_25
    SLICE_X36Y37         FDRE                                         r  Inst_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Inst_VGA/Hcnt_reg[0]/Q
                         net (fo=7, routed)           0.181    -0.299    Inst_VGA/Hcnt_reg__0[0]
    SLICE_X36Y37         LUT2 (Prop_lut2_I0_O)        0.042    -0.257 r  Inst_VGA/Hcnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    Inst_VGA/plusOp[1]
    SLICE_X36Y37         FDRE                                         r  Inst_VGA/Hcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.828    -0.862    Inst_VGA/CLK_25
    SLICE_X36Y37         FDRE                                         r  Inst_VGA/Hcnt_reg[1]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.107    -0.514    Inst_VGA/Hcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Inst_debounce/c_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_debounce/c_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.249ns (68.675%)  route 0.114ns (31.325%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.591    -0.590    Inst_debounce/CLK_25
    SLICE_X3Y14          FDRE                                         r  Inst_debounce/c_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  Inst_debounce/c_reg[19]/Q
                         net (fo=2, routed)           0.114    -0.336    Inst_debounce/c_reg[19]
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.228 r  Inst_debounce/c_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.228    Inst_debounce/c_reg[16]_i_1_n_4
    SLICE_X3Y14          FDRE                                         r  Inst_debounce/c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.861    -0.829    Inst_debounce/CLK_25
    SLICE_X3Y14          FDRE                                         r  Inst_debounce/c_reg[19]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.105    -0.485    Inst_debounce/c_reg[19]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Inst_debounce/c_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_debounce/c_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.249ns (68.675%)  route 0.114ns (31.325%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.591    -0.590    Inst_debounce/CLK_25
    SLICE_X3Y15          FDRE                                         r  Inst_debounce/c_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  Inst_debounce/c_reg[23]/Q
                         net (fo=2, routed)           0.114    -0.336    Inst_debounce/c_reg[23]
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.228 r  Inst_debounce/c_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.228    Inst_debounce/c_reg[20]_i_1_n_4
    SLICE_X3Y15          FDRE                                         r  Inst_debounce/c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.860    -0.830    Inst_debounce/CLK_25
    SLICE_X3Y15          FDRE                                         r  Inst_debounce/c_reg[23]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.105    -0.485    Inst_debounce/c_reg[23]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.048%)  route 0.165ns (46.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.560    -0.621    Inst_VGA/CLK_25
    SLICE_X36Y37         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Inst_VGA/Hcnt_reg[2]/Q
                         net (fo=5, routed)           0.165    -0.316    Inst_VGA/Hcnt_reg__0[2]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.045    -0.271 r  Inst_VGA/Hcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    Inst_VGA/plusOp[2]
    SLICE_X36Y37         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.828    -0.862    Inst_VGA/CLK_25
    SLICE_X36Y37         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.092    -0.529    Inst_VGA/Hcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y1      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y3      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y17     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y5      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y0      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y4      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y13     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y6      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y1      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y14     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y39     Inst_Address_Generator/val_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y39     Inst_Address_Generator/val_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y39     Inst_Address_Generator/val_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y36     Inst_Address_Generator/val_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y36     Inst_Address_Generator/val_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y36     Inst_Address_Generator/val_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y36     Inst_Address_Generator/val_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y37     Inst_VGA/Hcnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y37     Inst_VGA/Hcnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y37     Inst_VGA/Hcnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y35     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y37     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y37     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y38     Inst_Address_Generator/val_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y22     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y22     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y38     Inst_Address_Generator/val_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y38     Inst_Address_Generator/val_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y38     Inst_Address_Generator/val_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y39     Inst_Address_Generator/val_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       17.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.157ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.341ns (16.754%)  route 1.694ns (83.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 19.214 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.343ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.297    -0.343    Inst_debounce/CLK_25
    SLICE_X4Y13          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.341    -0.002 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.694     1.693    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y9           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.140    19.214    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y9           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]/C
                         clock pessimism              0.220    19.434    
                         clock uncertainty           -0.211    19.223    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.373    18.850    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]
  -------------------------------------------------------------------
                         required time                         18.850    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                 17.157    

Slack (MET) :             17.157ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.341ns (16.754%)  route 1.694ns (83.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 19.214 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.343ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.297    -0.343    Inst_debounce/CLK_25
    SLICE_X4Y13          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.341    -0.002 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.694     1.693    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y9           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.140    19.214    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y9           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[7]/C
                         clock pessimism              0.220    19.434    
                         clock uncertainty           -0.211    19.223    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.373    18.850    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[7]
  -------------------------------------------------------------------
                         required time                         18.850    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                 17.157    

Slack (MET) :             17.157ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.341ns (16.754%)  route 1.694ns (83.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 19.214 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.343ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.297    -0.343    Inst_debounce/CLK_25
    SLICE_X4Y13          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.341    -0.002 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.694     1.693    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y9           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.140    19.214    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y9           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.220    19.434    
                         clock uncertainty           -0.211    19.223    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.373    18.850    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         18.850    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                 17.157    

Slack (MET) :             17.216ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.341ns (16.754%)  route 1.694ns (83.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 19.214 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.343ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.297    -0.343    Inst_debounce/CLK_25
    SLICE_X4Y13          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.341    -0.002 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.694     1.693    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y9           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.140    19.214    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y9           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[5]/C
                         clock pessimism              0.220    19.434    
                         clock uncertainty           -0.211    19.223    
    SLICE_X9Y9           FDRE (Setup_fdre_C_R)       -0.314    18.909    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[5]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                 17.216    

Slack (MET) :             17.350ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.341ns (18.515%)  route 1.501ns (81.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 19.213 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.343ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.297    -0.343    Inst_debounce/CLK_25
    SLICE_X4Y13          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.341    -0.002 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.501     1.499    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.139    19.213    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.220    19.433    
                         clock uncertainty           -0.211    19.222    
    SLICE_X8Y10          FDRE (Setup_fdre_C_R)       -0.373    18.849    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         18.849    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                 17.350    

Slack (MET) :             17.350ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.341ns (18.515%)  route 1.501ns (81.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 19.213 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.343ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.297    -0.343    Inst_debounce/CLK_25
    SLICE_X4Y13          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.341    -0.002 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.501     1.499    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.139    19.213    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.220    19.433    
                         clock uncertainty           -0.211    19.222    
    SLICE_X8Y10          FDRE (Setup_fdre_C_R)       -0.373    18.849    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         18.849    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                 17.350    

Slack (MET) :             17.350ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.341ns (18.515%)  route 1.501ns (81.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 19.213 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.343ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.297    -0.343    Inst_debounce/CLK_25
    SLICE_X4Y13          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.341    -0.002 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.501     1.499    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.139    19.213    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.220    19.433    
                         clock uncertainty           -0.211    19.222    
    SLICE_X8Y10          FDRE (Setup_fdre_C_R)       -0.373    18.849    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         18.849    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                 17.350    

Slack (MET) :             17.350ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.341ns (18.515%)  route 1.501ns (81.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 19.213 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.343ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.297    -0.343    Inst_debounce/CLK_25
    SLICE_X4Y13          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.341    -0.002 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.501     1.499    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.139    19.213    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.220    19.433    
                         clock uncertainty           -0.211    19.222    
    SLICE_X8Y10          FDRE (Setup_fdre_C_R)       -0.373    18.849    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         18.849    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                 17.350    

Slack (MET) :             17.350ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.341ns (18.515%)  route 1.501ns (81.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 19.213 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.343ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.297    -0.343    Inst_debounce/CLK_25
    SLICE_X4Y13          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.341    -0.002 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.501     1.499    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.139    19.213    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.220    19.433    
                         clock uncertainty           -0.211    19.222    
    SLICE_X8Y10          FDRE (Setup_fdre_C_R)       -0.373    18.849    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         18.849    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                 17.350    

Slack (MET) :             17.350ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.341ns (18.515%)  route 1.501ns (81.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 19.213 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.343ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.297    -0.343    Inst_debounce/CLK_25
    SLICE_X4Y13          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.341    -0.002 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.501     1.499    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.139    19.213    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.220    19.433    
                         clock uncertainty           -0.211    19.222    
    SLICE_X8Y10          FDRE (Setup_fdre_C_R)       -0.373    18.849    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         18.849    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                 17.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.141ns (16.398%)  route 0.719ns (83.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.589    -0.592    Inst_debounce/CLK_25
    SLICE_X4Y13          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.719     0.268    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y13          FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.831    -0.859    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y13          FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.211    -0.093    
    SLICE_X9Y13          FDCE (Hold_fdce_C_D)         0.070    -0.023    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.141ns (13.587%)  route 0.897ns (86.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.589    -0.592    Inst_debounce/CLK_25
    SLICE_X4Y13          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.897     0.445    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.834    -0.856    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.211    -0.090    
    SLICE_X8Y10          FDRE (Hold_fdre_C_R)         0.009    -0.081    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.141ns (13.587%)  route 0.897ns (86.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.589    -0.592    Inst_debounce/CLK_25
    SLICE_X4Y13          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.897     0.445    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.834    -0.856    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.211    -0.090    
    SLICE_X8Y10          FDRE (Hold_fdre_C_R)         0.009    -0.081    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.141ns (13.587%)  route 0.897ns (86.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.589    -0.592    Inst_debounce/CLK_25
    SLICE_X4Y13          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.897     0.445    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.834    -0.856    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.211    -0.090    
    SLICE_X8Y10          FDRE (Hold_fdre_C_R)         0.009    -0.081    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.141ns (13.587%)  route 0.897ns (86.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.589    -0.592    Inst_debounce/CLK_25
    SLICE_X4Y13          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.897     0.445    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.834    -0.856    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.211    -0.090    
    SLICE_X8Y10          FDRE (Hold_fdre_C_R)         0.009    -0.081    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.141ns (13.587%)  route 0.897ns (86.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.589    -0.592    Inst_debounce/CLK_25
    SLICE_X4Y13          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.897     0.445    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.834    -0.856    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.211    -0.090    
    SLICE_X8Y10          FDRE (Hold_fdre_C_R)         0.009    -0.081    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.141ns (13.587%)  route 0.897ns (86.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.589    -0.592    Inst_debounce/CLK_25
    SLICE_X4Y13          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.897     0.445    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.834    -0.856    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.211    -0.090    
    SLICE_X8Y10          FDRE (Hold_fdre_C_R)         0.009    -0.081    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.141ns (13.587%)  route 0.897ns (86.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.589    -0.592    Inst_debounce/CLK_25
    SLICE_X4Y13          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.897     0.445    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.834    -0.856    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.211    -0.090    
    SLICE_X8Y10          FDRE (Hold_fdre_C_R)         0.009    -0.081    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.141ns (13.587%)  route 0.897ns (86.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.589    -0.592    Inst_debounce/CLK_25
    SLICE_X4Y13          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.897     0.445    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.834    -0.856    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.211    -0.090    
    SLICE_X9Y10          FDRE (Hold_fdre_C_R)        -0.018    -0.108    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.141ns (13.587%)  route 0.897ns (86.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.589    -0.592    Inst_debounce/CLK_25
    SLICE_X4Y13          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.897     0.445    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.834    -0.856    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.211    -0.090    
    SLICE_X9Y10          FDRE (Hold_fdre_C_R)        -0.018    -0.108    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.553    





