Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Mon Jun  9 21:39:55 2025
| Host             : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xcku3p-ffva676-2-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.080        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.625        |
| Device Static (W)        | 0.455        |
| Effective TJA (C/W)      | 1.7          |
| Max Ambient (C)          | 98.1         |
| Junction Temperature (C) | 26.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.144 |        5 |       --- |             --- |
| CLB Logic                |     0.145 |    24424 |       --- |             --- |
|   LUT as Logic           |     0.125 |     9162 |    162720 |            5.63 |
|   Register               |     0.016 |    14106 |    325440 |            4.33 |
|   CARRY8                 |     0.003 |      198 |     27120 |            0.73 |
|   LUT as Shift Register  |    <0.001 |       43 |     99840 |            0.04 |
|   LUT as Distributed RAM |    <0.001 |       24 |     99840 |            0.02 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |      325 |       --- |             --- |
| Signals                  |     0.148 |    19765 |       --- |             --- |
| Block RAM                |     0.011 |        7 |       360 |            1.94 |
| MMCM                     |     0.115 |        0 |       --- |             --- |
| DSPs                     |     0.052 |       39 |      1368 |            2.85 |
| I/O                      |     0.010 |       33 |       256 |           12.89 |
| Static Power             |     0.455 |          |           |                 |
| Total                    |     1.080 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |     0.731 |       0.587 |      0.143 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.036 |       0.001 |      0.035 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.003 |       0.001 |      0.002 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.192 |       0.064 |      0.128 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.035 |       0.004 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.001 |       0.001 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------+-------------------------------------------------+-----------------+
| Clock                 | Domain                                          | Constraint (ns) |
+-----------------------+-------------------------------------------------+-----------------+
| clk_out1_sys_clk_mmcm | clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm |             2.0 |
| ftdi_clk              | ftdi_clk_i                                      |            10.0 |
| sysclk_p              | sysclk_p                                        |             5.0 |
+-----------------------+-------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| top                                          |     0.625 |
|   clocking_gen.sys_clk                       |     0.118 |
|     inst                                     |     0.118 |
|       clkin1_ibufds                          |     0.002 |
|   gen_image_statistics.image_statistics_core |     0.120 |
|     gradient_core                            |     0.022 |
|       sobel_x_dsp1                           |     0.005 |
|       sobel_x_dsp2                           |     0.002 |
|       sobel_y_dsp1                           |     0.005 |
|       sobel_y_dsp2                           |     0.002 |
|     input_sipo                               |     0.003 |
|     laplacian_core                           |     0.012 |
|       dsp_add1_11b                           |     0.004 |
|       dsp_add2_11b                           |     0.004 |
|     statistics_core_gradient                 |     0.042 |
|       dsp_var_msub                           |     0.007 |
|       dsp_vsum_mac                           |     0.014 |
|       hsum_acum_i                            |     0.018 |
|     statistics_core_laplacian                |     0.040 |
|       dsp_var_msub                           |     0.007 |
|       dsp_vsum_mac                           |     0.011 |
|       hsum_acum_i                            |     0.018 |
|   input_memory_fifo                          |     0.011 |
|     input_cdc_fifo                           |     0.007 |
|       U0                                     |     0.007 |
|     pixel_hold_ram                           |     0.003 |
|       U0                                     |     0.003 |
|   lossy_comp_core                            |     0.343 |
|     core_0                                   |     0.115 |
|       col_dct                                |     0.007 |
|       gen_subsample.input_sipo_reg           |     0.003 |
|       gen_zigzag.zigzag_encode               |     0.009 |
|       pixel_divider                          |     0.006 |
|       pixel_transpose                        |     0.073 |
|       quantizer                              |     0.007 |
|       row_dct                                |     0.005 |
|     core_1                                   |     0.116 |
|       col_dct                                |     0.007 |
|       gen_subsample.input_sipo_reg           |     0.002 |
|       gen_zigzag.zigzag_encode               |     0.012 |
|       pixel_divider                          |     0.006 |
|       pixel_transpose                        |     0.073 |
|       quantizer                              |     0.007 |
|       row_dct                                |     0.005 |
|     core_2                                   |     0.112 |
|       col_dct                                |     0.008 |
|       gen_subsample.input_sipo_reg           |     0.003 |
|       gen_zigzag.zigzag_encode               |     0.009 |
|       pixel_divider                          |     0.006 |
|       pixel_transpose                        |     0.071 |
|       quantizer                              |     0.007 |
|       row_dct                                |     0.005 |
|   output_memory                              |     0.004 |
|     output_memory                            |     0.003 |
|       U0                                     |     0.003 |
|   rgb_to_ycrcb                               |     0.018 |
|     dsp_b_madd                               |     0.004 |
|     dsp_cb_presub_mult                       |     0.003 |
|     dsp_cr_presub_mult                       |     0.003 |
|     dsp_g_mult                               |     0.001 |
|     dsp_r_madd                               |     0.003 |
|     y_delay                                  |     0.001 |
+----------------------------------------------+-----------+


