// Seed: 3350799965
module module_0 #(
    parameter id_2 = 32'd77,
    parameter id_3 = 32'd9
) (
    id_1
);
  output wire id_1;
  wire _id_2;
  ;
  wire _id_3;
  wire id_4;
  logic id_5;
  wire [id_2 : id_3] id_6;
  assign id_5 = id_3;
  assign id_2 = id_2;
  logic id_7;
  localparam id_8 = 1 ^ -1;
endmodule
module module_1 #(
    parameter id_8 = 32'd87
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11
);
  output logic [7:0] id_11;
  output wire id_10;
  module_0 modCall_1 (id_10);
  inout wire id_9;
  input wire _id_8;
  inout tri0 id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_12;
  assign id_7 = -1;
  assign id_11[id_8] = id_2;
endmodule
