SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/programmable_interrupt_controller.sv
TOPLEVEL        = interrupt_controller
MODULE          = test_int_controller
PYTHONPATH      = /src
HASH            = 10-design-interrupt-controller-with-prioritization-mechanism-interrupt-masking-and-an-interrupt-vector-table
WAVE            = 1