{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558662886487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558662886487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 22:54:46 2019 " "Processing started: Thu May 23 22:54:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558662886487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662886487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off niosAudio -c niosAudio " "Command: quartus_map --read_settings_files=on --write_settings_files=off niosAudio -c niosAudio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662886487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558662887057 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558662887057 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "InterfaceAvalon.qsys " "Elaborating Platform Designer system entity \"InterfaceAvalon.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558662895517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.23.22:54:59 Progress: Loading niosAudio/InterfaceAvalon.qsys " "2019.05.23.22:54:59 Progress: Loading niosAudio/InterfaceAvalon.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662899253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.23.22:54:59 Progress: Reading input file " "2019.05.23.22:54:59 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662899613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.23.22:54:59 Progress: Adding audioProcessor_0 \[audioProcessor 1.0\] " "2019.05.23.22:54:59 Progress: Adding audioProcessor_0 \[audioProcessor 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662899693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.23.22:55:00 Progress: Parameterizing module audioProcessor_0 " "2019.05.23.22:55:00 Progress: Parameterizing module audioProcessor_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662900683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.23.22:55:00 Progress: Adding clk_0 \[clock_source 17.1\] " "2019.05.23.22:55:00 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662900683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.23.22:55:00 Progress: Parameterizing module clk_0 " "2019.05.23.22:55:00 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662900793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.23.22:55:00 Progress: Adding clk_1 \[clock_source 17.1\] " "2019.05.23.22:55:00 Progress: Adding clk_1 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662900793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.23.22:55:00 Progress: Parameterizing module clk_1 " "2019.05.23.22:55:00 Progress: Parameterizing module clk_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662900793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.23.22:55:00 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 16.1\] " "2019.05.23.22:55:00 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662900793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.23.22:55:00 Progress: Parameterizing module nios2_qsys_0 " "2019.05.23.22:55:00 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662900903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.23.22:55:00 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\] " "2019.05.23.22:55:00 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662900903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.23.22:55:00 Progress: Parameterizing module onchip_memory2_0 " "2019.05.23.22:55:00 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662900923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.23.22:55:00 Progress: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 17.1\] " "2019.05.23.22:55:00 Progress: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662900923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.23.22:55:00 Progress: Parameterizing module onchip_memory2_1 " "2019.05.23.22:55:00 Progress: Parameterizing module onchip_memory2_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662900923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.23.22:55:00 Progress: Building connections " "2019.05.23.22:55:00 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662900923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.23.22:55:00 Progress: Parameterizing connections " "2019.05.23.22:55:00 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662900953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.23.22:55:00 Progress: Validating " "2019.05.23.22:55:00 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662900953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.23.22:55:01 Progress: Done reading input file " "2019.05.23.22:55:01 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662901323 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "InterfaceAvalon.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects " "InterfaceAvalon.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662901743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "InterfaceAvalon: Generating InterfaceAvalon \"InterfaceAvalon\" for QUARTUS_SYNTH " "InterfaceAvalon: Generating InterfaceAvalon \"InterfaceAvalon\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662902213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AudioProcessor_0: \"InterfaceAvalon\" instantiated audioProcessor \"audioProcessor_0\" " "AudioProcessor_0: \"InterfaceAvalon\" instantiated audioProcessor \"audioProcessor_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662904608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'InterfaceAvalon_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'InterfaceAvalon_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662904668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=InterfaceAvalon_nios2_qsys_0 --dir=C:/Users/aluno/AppData/Local/Temp/alt8040_6102571817833346490.dir/0003_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/17.1/quartus/bin64 --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt8040_6102571817833346490.dir/0003_nios2_qsys_0_gen//InterfaceAvalon_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=InterfaceAvalon_nios2_qsys_0 --dir=C:/Users/aluno/AppData/Local/Temp/alt8040_6102571817833346490.dir/0003_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/17.1/quartus/bin64 --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt8040_6102571817833346490.dir/0003_nios2_qsys_0_gen//InterfaceAvalon_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662904668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.23 22:55:05 (*) Starting Nios II generation " "Nios2_qsys_0: # 2019.05.23 22:55:05 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662908368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.23 22:55:05 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2019.05.23 22:55:05 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662908368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.23 22:55:05 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64 " "Nios2_qsys_0: # 2019.05.23 22:55:05 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662908368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.23 22:55:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2019.05.23 22:55:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662908368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.23 22:55:05 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2019.05.23 22:55:05 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662908368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.23 22:55:05 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2019.05.23 22:55:05 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662908368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.23 22:55:05 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_0: # 2019.05.23 22:55:05 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662908368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.23 22:55:05 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2019.05.23 22:55:05 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662908368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.23 22:55:05 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2019.05.23 22:55:05 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662908368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.23 22:55:06 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2019.05.23 22:55:06 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662908368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.23 22:55:06 (*)   Creating plain-text RTL " "Nios2_qsys_0: # 2019.05.23 22:55:06 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662908368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.23 22:55:08 (*) Done Nios II generation " "Nios2_qsys_0: # 2019.05.23 22:55:08 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662908368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'InterfaceAvalon_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'InterfaceAvalon_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662908368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"InterfaceAvalon\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"InterfaceAvalon\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662908378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'InterfaceAvalon_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'InterfaceAvalon_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662908408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=InterfaceAvalon_onchip_memory2_0 --dir=C:/Users/aluno/AppData/Local/Temp/alt8040_6102571817833346490.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt8040_6102571817833346490.dir/0004_onchip_memory2_0_gen//InterfaceAvalon_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=InterfaceAvalon_onchip_memory2_0 --dir=C:/Users/aluno/AppData/Local/Temp/alt8040_6102571817833346490.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt8040_6102571817833346490.dir/0004_onchip_memory2_0_gen//InterfaceAvalon_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662908408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'InterfaceAvalon_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'InterfaceAvalon_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662908618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"InterfaceAvalon\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"InterfaceAvalon\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662908618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1: Starting RTL generation for module 'InterfaceAvalon_onchip_memory2_1' " "Onchip_memory2_1: Starting RTL generation for module 'InterfaceAvalon_onchip_memory2_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662908668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=InterfaceAvalon_onchip_memory2_1 --dir=C:/Users/aluno/AppData/Local/Temp/alt8040_6102571817833346490.dir/0005_onchip_memory2_1_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt8040_6102571817833346490.dir/0005_onchip_memory2_1_gen//InterfaceAvalon_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_1:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=InterfaceAvalon_onchip_memory2_1 --dir=C:/Users/aluno/AppData/Local/Temp/alt8040_6102571817833346490.dir/0005_onchip_memory2_1_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt8040_6102571817833346490.dir/0005_onchip_memory2_1_gen//InterfaceAvalon_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662908668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1: Done RTL generation for module 'InterfaceAvalon_onchip_memory2_1' " "Onchip_memory2_1: Done RTL generation for module 'InterfaceAvalon_onchip_memory2_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662909018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1: \"InterfaceAvalon\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_1\" " "Onchip_memory2_1: \"InterfaceAvalon\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662909018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662910293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662910463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662910623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662910773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"InterfaceAvalon\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"InterfaceAvalon\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"InterfaceAvalon\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"InterfaceAvalon\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"InterfaceAvalon\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"InterfaceAvalon\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\" " "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AudioProcessor_0_avalon_slave_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"audioProcessor_0_avalon_slave_0_translator\" " "AudioProcessor_0_avalon_slave_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"audioProcessor_0_avalon_slave_0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\" " "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AudioProcessor_0_avalon_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"audioProcessor_0_avalon_slave_0_agent\" " "AudioProcessor_0_avalon_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"audioProcessor_0_avalon_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AudioProcessor_0_avalon_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"audioProcessor_0_avalon_slave_0_agent_rsp_fifo\" " "AudioProcessor_0_avalon_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"audioProcessor_0_avalon_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Lab4/niosAudio/db/ip/InterfaceAvalon/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Lab4/niosAudio/db/ip/InterfaceAvalon/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Lab4/niosAudio/db/ip/InterfaceAvalon/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Lab4/niosAudio/db/ip/InterfaceAvalon/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Lab4/niosAudio/db/ip/InterfaceAvalon/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Lab4/niosAudio/db/ip/InterfaceAvalon/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "InterfaceAvalon: Done \"InterfaceAvalon\" with 26 modules, 44 files " "InterfaceAvalon: Done \"InterfaceAvalon\" with 26 modules, 44 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662911987 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "InterfaceAvalon.qsys " "Finished elaborating Platform Designer system entity \"InterfaceAvalon.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558662912804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/interfaceavalon.v 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/interfaceavalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceAvalon " "Found entity 1: InterfaceAvalon" {  } { { "InterfaceAvalon/synthesis/InterfaceAvalon.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/InterfaceAvalon.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662912994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662912994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "InterfaceAvalon/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "InterfaceAvalon/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/interfaceavalon_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceAvalon_irq_mapper " "Found entity 1: InterfaceAvalon_irq_mapper" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_irq_mapper.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceAvalon_mm_interconnect_0 " "Found entity 1: InterfaceAvalon_mm_interconnect_0" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceAvalon_mm_interconnect_0_avalon_st_adapter " "Found entity 1: InterfaceAvalon_mm_interconnect_0_avalon_st_adapter" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceAvalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: InterfaceAvalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceAvalon_mm_interconnect_0_rsp_mux_001 " "Found entity 1: InterfaceAvalon_mm_interconnect_0_rsp_mux_001" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file interfaceavalon/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "InterfaceAvalon/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913024 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "InterfaceAvalon/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceAvalon_mm_interconnect_0_rsp_mux " "Found entity 1: InterfaceAvalon_mm_interconnect_0_rsp_mux" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceAvalon_mm_interconnect_0_rsp_demux " "Found entity 1: InterfaceAvalon_mm_interconnect_0_rsp_demux" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceAvalon_mm_interconnect_0_cmd_mux_001 " "Found entity 1: InterfaceAvalon_mm_interconnect_0_cmd_mux_001" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceAvalon_mm_interconnect_0_cmd_mux " "Found entity 1: InterfaceAvalon_mm_interconnect_0_cmd_mux" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceAvalon_mm_interconnect_0_cmd_demux_001 " "Found entity 1: InterfaceAvalon_mm_interconnect_0_cmd_demux_001" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceAvalon_mm_interconnect_0_cmd_demux " "Found entity 1: InterfaceAvalon_mm_interconnect_0_cmd_demux" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel InterfaceAvalon_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at InterfaceAvalon_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_003.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558662913044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel InterfaceAvalon_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at InterfaceAvalon_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_003.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558662913044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceAvalon_mm_interconnect_0_router_003_default_decode " "Found entity 1: InterfaceAvalon_mm_interconnect_0_router_003_default_decode" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_003.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913044 ""} { "Info" "ISGN_ENTITY_NAME" "2 InterfaceAvalon_mm_interconnect_0_router_003 " "Found entity 2: InterfaceAvalon_mm_interconnect_0_router_003" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_003.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel InterfaceAvalon_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at InterfaceAvalon_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_002.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558662913044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel InterfaceAvalon_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at InterfaceAvalon_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_002.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558662913044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceAvalon_mm_interconnect_0_router_002_default_decode " "Found entity 1: InterfaceAvalon_mm_interconnect_0_router_002_default_decode" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_002.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913044 ""} { "Info" "ISGN_ENTITY_NAME" "2 InterfaceAvalon_mm_interconnect_0_router_002 " "Found entity 2: InterfaceAvalon_mm_interconnect_0_router_002" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_002.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel InterfaceAvalon_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at InterfaceAvalon_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_001.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558662913054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel InterfaceAvalon_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at InterfaceAvalon_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_001.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558662913054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceAvalon_mm_interconnect_0_router_001_default_decode " "Found entity 1: InterfaceAvalon_mm_interconnect_0_router_001_default_decode" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_001.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913054 ""} { "Info" "ISGN_ENTITY_NAME" "2 InterfaceAvalon_mm_interconnect_0_router_001 " "Found entity 2: InterfaceAvalon_mm_interconnect_0_router_001" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_001.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel InterfaceAvalon_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at InterfaceAvalon_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558662913054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel InterfaceAvalon_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at InterfaceAvalon_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558662913054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceAvalon_mm_interconnect_0_router_default_decode " "Found entity 1: InterfaceAvalon_mm_interconnect_0_router_default_decode" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913054 ""} { "Info" "ISGN_ENTITY_NAME" "2 InterfaceAvalon_mm_interconnect_0_router " "Found entity 2: InterfaceAvalon_mm_interconnect_0_router" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "InterfaceAvalon/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "InterfaceAvalon/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "InterfaceAvalon/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "InterfaceAvalon/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "InterfaceAvalon/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "InterfaceAvalon/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/interfaceavalon_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceAvalon_onchip_memory2_1 " "Found entity 1: InterfaceAvalon_onchip_memory2_1" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_onchip_memory2_1.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/interfaceavalon_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceAvalon_onchip_memory2_0 " "Found entity 1: InterfaceAvalon_onchip_memory2_0" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_onchip_memory2_0.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/interfaceavalon_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceAvalon_nios2_qsys_0_register_bank_a_module " "Found entity 1: InterfaceAvalon_nios2_qsys_0_register_bank_a_module" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913104 ""} { "Info" "ISGN_ENTITY_NAME" "2 InterfaceAvalon_nios2_qsys_0_register_bank_b_module " "Found entity 2: InterfaceAvalon_nios2_qsys_0_register_bank_b_module" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913104 ""} { "Info" "ISGN_ENTITY_NAME" "3 InterfaceAvalon_nios2_qsys_0_nios2_oci_debug " "Found entity 3: InterfaceAvalon_nios2_qsys_0_nios2_oci_debug" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913104 ""} { "Info" "ISGN_ENTITY_NAME" "4 InterfaceAvalon_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: InterfaceAvalon_nios2_qsys_0_ociram_sp_ram_module" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913104 ""} { "Info" "ISGN_ENTITY_NAME" "5 InterfaceAvalon_nios2_qsys_0_nios2_ocimem " "Found entity 5: InterfaceAvalon_nios2_qsys_0_nios2_ocimem" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913104 ""} { "Info" "ISGN_ENTITY_NAME" "6 InterfaceAvalon_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: InterfaceAvalon_nios2_qsys_0_nios2_avalon_reg" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913104 ""} { "Info" "ISGN_ENTITY_NAME" "7 InterfaceAvalon_nios2_qsys_0_nios2_oci_break " "Found entity 7: InterfaceAvalon_nios2_qsys_0_nios2_oci_break" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913104 ""} { "Info" "ISGN_ENTITY_NAME" "8 InterfaceAvalon_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: InterfaceAvalon_nios2_qsys_0_nios2_oci_xbrk" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913104 ""} { "Info" "ISGN_ENTITY_NAME" "9 InterfaceAvalon_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: InterfaceAvalon_nios2_qsys_0_nios2_oci_dbrk" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913104 ""} { "Info" "ISGN_ENTITY_NAME" "10 InterfaceAvalon_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: InterfaceAvalon_nios2_qsys_0_nios2_oci_itrace" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913104 ""} { "Info" "ISGN_ENTITY_NAME" "11 InterfaceAvalon_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: InterfaceAvalon_nios2_qsys_0_nios2_oci_td_mode" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913104 ""} { "Info" "ISGN_ENTITY_NAME" "12 InterfaceAvalon_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: InterfaceAvalon_nios2_qsys_0_nios2_oci_dtrace" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913104 ""} { "Info" "ISGN_ENTITY_NAME" "13 InterfaceAvalon_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: InterfaceAvalon_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913104 ""} { "Info" "ISGN_ENTITY_NAME" "14 InterfaceAvalon_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: InterfaceAvalon_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913104 ""} { "Info" "ISGN_ENTITY_NAME" "15 InterfaceAvalon_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: InterfaceAvalon_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913104 ""} { "Info" "ISGN_ENTITY_NAME" "16 InterfaceAvalon_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: InterfaceAvalon_nios2_qsys_0_nios2_oci_fifo" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913104 ""} { "Info" "ISGN_ENTITY_NAME" "17 InterfaceAvalon_nios2_qsys_0_nios2_oci_pib " "Found entity 17: InterfaceAvalon_nios2_qsys_0_nios2_oci_pib" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913104 ""} { "Info" "ISGN_ENTITY_NAME" "18 InterfaceAvalon_nios2_qsys_0_nios2_oci_im " "Found entity 18: InterfaceAvalon_nios2_qsys_0_nios2_oci_im" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913104 ""} { "Info" "ISGN_ENTITY_NAME" "19 InterfaceAvalon_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: InterfaceAvalon_nios2_qsys_0_nios2_performance_monitors" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913104 ""} { "Info" "ISGN_ENTITY_NAME" "20 InterfaceAvalon_nios2_qsys_0_nios2_oci " "Found entity 20: InterfaceAvalon_nios2_qsys_0_nios2_oci" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913104 ""} { "Info" "ISGN_ENTITY_NAME" "21 InterfaceAvalon_nios2_qsys_0 " "Found entity 21: InterfaceAvalon_nios2_qsys_0" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceAvalon_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: InterfaceAvalon_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceAvalon_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: InterfaceAvalon_nios2_qsys_0_jtag_debug_module_tck" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceAvalon_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: InterfaceAvalon_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/interfaceavalon_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceAvalon_nios2_qsys_0_oci_test_bench " "Found entity 1: InterfaceAvalon_nios2_qsys_0_oci_test_bench" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/interfaceavalon_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceAvalon_nios2_qsys_0_test_bench " "Found entity 1: InterfaceAvalon_nios2_qsys_0_test_bench" {  } { { "InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_test_bench.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/audioprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/audioprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioProcessor " "Found entity 1: audioProcessor" {  } { { "InterfaceAvalon/synthesis/submodules/audioprocessor.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/audioprocessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/codecinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/codecinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 codecInterface " "Found entity 1: codecInterface" {  } { { "InterfaceAvalon/synthesis/submodules/codecInterface.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/codecInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/memocontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/memocontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoController " "Found entity 1: memoController" {  } { { "InterfaceAvalon/synthesis/submodules/memoController.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/memoController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceavalon/synthesis/submodules/rommemory.v 1 1 " "Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/rommemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 romMemory " "Found entity 1: romMemory" {  } { { "InterfaceAvalon/synthesis/submodules/romMemory.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/romMemory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosaudio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file niosaudio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 niosAudio " "Found entity 1: niosAudio" {  } { { "niosAudio.bdf" "" { Schematic "C:/Lab4/niosAudio/niosAudio.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558662913144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913144 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/interfaceavalon.v C:/Lab4/niosAudio/InterfaceAvalon/synthesis/InterfaceAvalon.v " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/interfaceavalon.v\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/InterfaceAvalon.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/interfaceavalon.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/interfaceavalon.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913144 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_irq_mapper.sv C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_irq_mapper.sv " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/interfaceavalon_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913144 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0.v C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0.v " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913144 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_avalon_st_adapter.v C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913154 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913154 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_cmd_demux.sv C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_cmd_demux.sv " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913154 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_cmd_demux_001.sv C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913154 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_cmd_mux.sv C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_cmd_mux.sv " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913154 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_cmd_mux_001.sv C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_cmd_mux_001.sv " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913154 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_router.sv C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router.sv " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913164 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_router_001.sv C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_001.sv " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913164 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_router_002.sv C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_002.sv " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913164 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_router_003.sv C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_003.sv " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913164 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_rsp_demux.sv C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_rsp_demux.sv " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913164 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_rsp_mux.sv C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_rsp_mux.sv " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913164 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_rsp_mux_001.sv C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913174 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0.v C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0.v\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913174 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_sysclk.v C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_jtag_debug_module_sysclk.v " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_sysclk.v\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_jtag_debug_module_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913174 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_tck.v C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_jtag_debug_module_tck.v " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_tck.v\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_jtag_debug_module_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913174 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_wrapper.v C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_jtag_debug_module_wrapper.v " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_wrapper.v\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_jtag_debug_module_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913174 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_oci_test_bench.v C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_oci_test_bench.v " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_oci_test_bench.v\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_oci_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_oci_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_oci_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913184 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_test_bench.v C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_test_bench.v " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_test_bench.v\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913184 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_onchip_memory2_0.v C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_onchip_memory2_0.v " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_onchip_memory2_0.v\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_onchip_memory2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/interfaceavalon_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913184 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_onchip_memory2_1.v C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_onchip_memory2_1.v " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_onchip_memory2_1.v\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_onchip_memory2_1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/interfaceavalon_onchip_memory2_1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_onchip_memory2_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913184 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_avalon_sc_fifo.v C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913184 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_merlin_arbitrator.sv C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913194 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_merlin_burst_uncompressor.sv C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913194 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_merlin_master_agent.sv C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913194 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_merlin_master_translator.sv C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913194 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_merlin_slave_agent.sv C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913194 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_merlin_slave_translator.sv C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913194 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_reset_controller.v C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_reset_controller.v " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913204 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_reset_synchronizer.v C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913204 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "audioProcessor audioprocessor.v(1) " "Verilog HDL error at audioprocessor.v(1): module \"audioProcessor\" cannot be declared more than once" {  } { { "db/ip/interfaceavalon/submodules/audioprocessor.v" "" { Text "C:/Lab4/niosAudio/db/ip/interfaceavalon/submodules/audioprocessor.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1558662913204 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "audioProcessor audioprocessor.v(1) " "HDL info at audioprocessor.v(1): see declaration for object \"audioProcessor\"" {  } { { "InterfaceAvalon/synthesis/submodules/audioprocessor.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/audioprocessor.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558662913204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/audioprocessor.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/audioprocessor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913204 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "codecInterface codecinterface.v(1) " "Verilog HDL error at codecinterface.v(1): module \"codecInterface\" cannot be declared more than once" {  } { { "db/ip/interfaceavalon/submodules/codecinterface.v" "" { Text "C:/Lab4/niosAudio/db/ip/interfaceavalon/submodules/codecinterface.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1558662913204 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "codecInterface codecInterface.v(1) " "HDL info at codecInterface.v(1): see declaration for object \"codecInterface\"" {  } { { "InterfaceAvalon/synthesis/submodules/codecInterface.v" "" { Text "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/codecInterface.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558662913204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/codecinterface.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/codecinterface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913204 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/memocontroller.v C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/memoController.v " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/memocontroller.v\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/memoController.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/memocontroller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/memocontroller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913214 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/rommemory.v C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/romMemory.v " "File \"c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/rommemory.v\" is a duplicate of already analyzed file \"C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/romMemory.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1558662913214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/interfaceavalon/submodules/rommemory.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/rommemory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913214 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Lab4/niosAudio/output_files/niosAudio.map.smsg " "Generated suppressed messages file C:/Lab4/niosAudio/output_files/niosAudio.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913264 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558662913334 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 23 22:55:13 2019 " "Processing ended: Thu May 23 22:55:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558662913334 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558662913334 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558662913334 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558662913334 ""}
