TimeQuest Timing Analyzer report for aca_nios_intro
Thu Jul 10 19:56:21 2014
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'altpll_0|sd1|pll|clk[2]'
 13. Slow Model Setup: 'altpll_0|sd1|pll|clk[0]'
 14. Slow Model Setup: 'altpll_1|sd1|pll|clk[0]'
 15. Slow Model Hold: 'altpll_0|sd1|pll|clk[0]'
 16. Slow Model Hold: 'altpll_0|sd1|pll|clk[2]'
 17. Slow Model Hold: 'altpll_1|sd1|pll|clk[0]'
 18. Slow Model Recovery: 'altpll_0|sd1|pll|clk[2]'
 19. Slow Model Recovery: 'altpll_0|sd1|pll|clk[0]'
 20. Slow Model Recovery: 'altpll_1|sd1|pll|clk[0]'
 21. Slow Model Removal: 'altpll_0|sd1|pll|clk[2]'
 22. Slow Model Removal: 'altpll_1|sd1|pll|clk[0]'
 23. Slow Model Removal: 'altpll_0|sd1|pll|clk[0]'
 24. Slow Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[2]'
 25. Slow Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[0]'
 26. Slow Model Minimum Pulse Width: 'altpll_1|sd1|pll|clk[0]'
 27. Slow Model Minimum Pulse Width: 'clock1'
 28. Slow Model Minimum Pulse Width: 'clk_1_clk_in_clk'
 29. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. Fast Model Setup Summary
 39. Fast Model Hold Summary
 40. Fast Model Recovery Summary
 41. Fast Model Removal Summary
 42. Fast Model Minimum Pulse Width Summary
 43. Fast Model Setup: 'altpll_0|sd1|pll|clk[2]'
 44. Fast Model Setup: 'altpll_0|sd1|pll|clk[0]'
 45. Fast Model Setup: 'altpll_1|sd1|pll|clk[0]'
 46. Fast Model Hold: 'altpll_0|sd1|pll|clk[0]'
 47. Fast Model Hold: 'altpll_0|sd1|pll|clk[2]'
 48. Fast Model Hold: 'altpll_1|sd1|pll|clk[0]'
 49. Fast Model Recovery: 'altpll_0|sd1|pll|clk[2]'
 50. Fast Model Recovery: 'altpll_0|sd1|pll|clk[0]'
 51. Fast Model Recovery: 'altpll_1|sd1|pll|clk[0]'
 52. Fast Model Removal: 'altpll_0|sd1|pll|clk[2]'
 53. Fast Model Removal: 'altpll_1|sd1|pll|clk[0]'
 54. Fast Model Removal: 'altpll_0|sd1|pll|clk[0]'
 55. Fast Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[2]'
 56. Fast Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[0]'
 57. Fast Model Minimum Pulse Width: 'clock1'
 58. Fast Model Minimum Pulse Width: 'altpll_1|sd1|pll|clk[0]'
 59. Fast Model Minimum Pulse Width: 'clk_1_clk_in_clk'
 60. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Output Enable Times
 66. Minimum Output Enable Times
 67. Output Disable Times
 68. Minimum Output Disable Times
 69. Multicorner Timing Analysis Summary
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Setup Transfers
 75. Hold Transfers
 76. Recovery Transfers
 77. Removal Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; aca_nios_intro                                   ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F484C8                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; aca_nios_intro.sdc ; OK     ; Thu Jul 10 19:56:17 2014 ;
+--------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------+---------------------------+-----------------------------+
; Clock Name              ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master           ; Source                    ; Targets                     ;
+-------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------+---------------------------+-----------------------------+
; altera_reserved_tck     ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                  ;                           ; { altera_reserved_tck }     ;
; altpll_0|sd1|pll|clk[0] ; Generated ; 5.416   ; 184.64 MHz ; 0.000 ; 2.708  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clock1           ; altpll_0|sd1|pll|inclk[0] ; { altpll_0|sd1|pll|clk[0] } ;
; altpll_0|sd1|pll|clk[1] ; Generated ; 1.805   ; 554.02 MHz ; 0.000 ; 0.902  ; 50.00      ; 1         ; 3           ;       ;        ;           ;            ; false    ; clock1           ; altpll_0|sd1|pll|inclk[0] ; { altpll_0|sd1|pll|clk[1] } ;
; altpll_0|sd1|pll|clk[2] ; Generated ; 1.805   ; 554.02 MHz ; 0.000 ; 0.902  ; 50.00      ; 1         ; 3           ;       ;        ;           ;            ; false    ; clock1           ; altpll_0|sd1|pll|inclk[0] ; { altpll_0|sd1|pll|clk[2] } ;
; altpll_1|sd1|pll|clk[0] ; Generated ; 10.416  ; 96.01 MHz  ; 0.000 ; 5.208  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_1_clk_in_clk ; altpll_1|sd1|pll|inclk[0] ; { altpll_1|sd1|pll|clk[0] } ;
; clk_1_clk_in_clk        ; Base      ; 41.666  ; 24.0 MHz   ; 0.000 ; 20.833 ;            ;           ;             ;       ;        ;           ;            ;          ;                  ;                           ; { clk_1_clk_in_clk }        ;
; clock1                  ; Base      ; 5.416   ; 184.64 MHz ; 0.000 ; 2.708  ;            ;           ;             ;       ;        ;           ;            ;          ;                  ;                           ; { clk_0 }                   ;
+-------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------+---------------------------+-----------------------------+


+---------------------------------------------------------------+
; Slow Model Fmax Summary                                       ;
+------------+-----------------+-------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note ;
+------------+-----------------+-------------------------+------+
; 87.61 MHz  ; 87.61 MHz       ; altpll_0|sd1|pll|clk[2] ;      ;
; 110.39 MHz ; 110.39 MHz      ; altpll_1|sd1|pll|clk[0] ;      ;
; 186.19 MHz ; 186.19 MHz      ; altpll_0|sd1|pll|clk[0] ;      ;
+------------+-----------------+-------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; altpll_0|sd1|pll|clk[2] ; -9.609 ; -19288.324    ;
; altpll_0|sd1|pll|clk[0] ; 0.045  ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 1.357  ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow Model Hold Summary                         ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; altpll_0|sd1|pll|clk[0] ; 0.499 ; 0.000         ;
; altpll_0|sd1|pll|clk[2] ; 0.499 ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 0.499 ; 0.000         ;
+-------------------------+-------+---------------+


+--------------------------------------------------+
; Slow Model Recovery Summary                      ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; altpll_0|sd1|pll|clk[2] ; -1.704 ; -2827.803     ;
; altpll_0|sd1|pll|clk[0] ; 2.305  ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 4.403  ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow Model Removal Summary                      ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; altpll_0|sd1|pll|clk[2] ; 1.340 ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 2.086 ; 0.000         ;
; altpll_0|sd1|pll|clk[0] ; 2.831 ; 0.000         ;
+-------------------------+-------+---------------+


+--------------------------------------------------+
; Slow Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; altpll_0|sd1|pll|clk[2] ; -2.165 ; -7562.183     ;
; altpll_0|sd1|pll|clk[0] ; 1.466  ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 2.439  ; 0.000         ;
; clock1                  ; 2.475  ; 0.000         ;
; clk_1_clk_in_clk        ; 20.833 ; 0.000         ;
; altera_reserved_tck     ; 97.223 ; 0.000         ;
+-------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                                                                        ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                              ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -9.609 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.104      ; 11.472     ;
; -9.606 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.108      ; 11.473     ;
; -9.578 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.112      ; 11.449     ;
; -9.575 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a20~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.094      ; 11.428     ;
; -9.565 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.098      ; 11.422     ;
; -9.436 ; nios_sys_cpu_0:cpu_0|W_alu_result[16] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.104      ; 11.299     ;
; -9.433 ; nios_sys_cpu_0:cpu_0|W_alu_result[16] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.108      ; 11.300     ;
; -9.405 ; nios_sys_cpu_0:cpu_0|W_alu_result[16] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.112      ; 11.276     ;
; -9.402 ; nios_sys_cpu_0:cpu_0|W_alu_result[16] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a20~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.094      ; 11.255     ;
; -9.392 ; nios_sys_cpu_0:cpu_0|W_alu_result[16] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.098      ; 11.249     ;
; -9.389 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg6  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.093      ; 11.241     ;
; -9.382 ; nios_sys_cpu_0:cpu_0|W_alu_result[21] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.104      ; 11.245     ;
; -9.379 ; nios_sys_cpu_0:cpu_0|W_alu_result[21] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.108      ; 11.246     ;
; -9.353 ; nios_sys_cpu_0:cpu_0|W_alu_result[20] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.104      ; 11.216     ;
; -9.351 ; nios_sys_cpu_0:cpu_0|W_alu_result[21] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.112      ; 11.222     ;
; -9.350 ; nios_sys_cpu_0:cpu_0|W_alu_result[20] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.108      ; 11.217     ;
; -9.348 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg7 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.110      ; 11.217     ;
; -9.348 ; nios_sys_cpu_0:cpu_0|W_alu_result[21] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a20~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.094      ; 11.201     ;
; -9.338 ; nios_sys_cpu_0:cpu_0|W_alu_result[21] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.098      ; 11.195     ;
; -9.330 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg6 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.110      ; 11.199     ;
; -9.323 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg6 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.108      ; 11.190     ;
; -9.322 ; nios_sys_cpu_0:cpu_0|W_alu_result[20] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.112      ; 11.193     ;
; -9.319 ; nios_sys_cpu_0:cpu_0|W_alu_result[20] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a20~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.094      ; 11.172     ;
; -9.309 ; nios_sys_cpu_0:cpu_0|W_alu_result[20] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.098      ; 11.166     ;
; -9.306 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg0 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.110      ; 11.175     ;
; -9.288 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a4~porta_bytena_reg0   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.089      ; 11.136     ;
; -9.275 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.110      ; 11.144     ;
; -9.269 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg6 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.105      ; 11.133     ;
; -9.261 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg0 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.098      ; 11.118     ;
; -9.247 ; nios_sys_cpu_0:cpu_0|F_pc[12]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.112      ; 11.118     ;
; -9.244 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_address_reg0 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.104      ; 11.107     ;
; -9.244 ; nios_sys_cpu_0:cpu_0|F_pc[12]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.116      ; 11.119     ;
; -9.241 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a16~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.108      ; 11.108     ;
; -9.228 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a18~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.106      ; 11.093     ;
; -9.216 ; nios_sys_cpu_0:cpu_0|F_pc[12]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.120      ; 11.095     ;
; -9.216 ; nios_sys_cpu_0:cpu_0|W_alu_result[16] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg6  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.093      ; 11.068     ;
; -9.213 ; nios_sys_cpu_0:cpu_0|F_pc[12]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a20~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.102      ; 11.074     ;
; -9.203 ; nios_sys_cpu_0:cpu_0|F_pc[12]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.106      ; 11.068     ;
; -9.198 ; nios_sys_cpu_0:cpu_0|W_alu_result[19] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.104      ; 11.061     ;
; -9.195 ; nios_sys_cpu_0:cpu_0|W_alu_result[19] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.108      ; 11.062     ;
; -9.192 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.093      ; 11.044     ;
; -9.179 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.093      ; 11.031     ;
; -9.175 ; nios_sys_cpu_0:cpu_0|W_alu_result[16] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg7 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.110      ; 11.044     ;
; -9.171 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg5  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.093      ; 11.023     ;
; -9.170 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg7 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.112      ; 11.041     ;
; -9.169 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg5  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.089      ; 11.017     ;
; -9.167 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.089      ; 11.015     ;
; -9.167 ; nios_sys_cpu_0:cpu_0|W_alu_result[19] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.112      ; 11.038     ;
; -9.164 ; nios_sys_cpu_0:cpu_0|W_alu_result[19] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a20~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.094      ; 11.017     ;
; -9.163 ; nios_sys_cpu_0:cpu_0|W_alu_result[23] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.103      ; 11.025     ;
; -9.162 ; nios_sys_cpu_0:cpu_0|W_alu_result[21] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg6  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.093      ; 11.014     ;
; -9.160 ; nios_sys_cpu_0:cpu_0|W_alu_result[23] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.107      ; 11.026     ;
; -9.157 ; nios_sys_cpu_0:cpu_0|W_alu_result[16] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg6 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.110      ; 11.026     ;
; -9.154 ; nios_sys_cpu_0:cpu_0|W_alu_result[19] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.098      ; 11.011     ;
; -9.150 ; nios_sys_cpu_0:cpu_0|W_alu_result[16] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg6 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.108      ; 11.017     ;
; -9.133 ; nios_sys_cpu_0:cpu_0|W_alu_result[16] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg0 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.110      ; 11.002     ;
; -9.133 ; nios_sys_cpu_0:cpu_0|W_alu_result[20] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg6  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.093      ; 10.985     ;
; -9.132 ; nios_sys_cpu_0:cpu_0|W_alu_result[23] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.111      ; 11.002     ;
; -9.129 ; nios_sys_cpu_0:cpu_0|W_alu_result[23] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a20~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.093      ; 10.981     ;
; -9.126 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a16~porta_datain_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.112      ; 10.997     ;
; -9.123 ; nios_sys_cpu_0:cpu_0|W_alu_result[22] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.103      ; 10.985     ;
; -9.121 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg0 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.108      ; 10.988     ;
; -9.121 ; nios_sys_cpu_0:cpu_0|W_alu_result[21] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg7 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.110      ; 10.990     ;
; -9.120 ; nios_sys_cpu_0:cpu_0|W_alu_result[22] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.107      ; 10.986     ;
; -9.119 ; nios_sys_cpu_0:cpu_0|W_alu_result[23] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.097      ; 10.975     ;
; -9.115 ; nios_sys_cpu_0:cpu_0|W_alu_result[16] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a4~porta_bytena_reg0   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.089      ; 10.963     ;
; -9.108 ; nios_sys_cpu_0:cpu_0|F_pc[23]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.112      ; 10.979     ;
; -9.105 ; nios_sys_cpu_0:cpu_0|F_pc[23]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.116      ; 10.980     ;
; -9.103 ; nios_sys_cpu_0:cpu_0|W_alu_result[21] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg6 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.110      ; 10.972     ;
; -9.102 ; nios_sys_cpu_0:cpu_0|W_alu_result[16] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.110      ; 10.971     ;
; -9.096 ; nios_sys_cpu_0:cpu_0|W_alu_result[21] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg6 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.108      ; 10.963     ;
; -9.096 ; nios_sys_cpu_0:cpu_0|W_alu_result[16] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg6 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.105      ; 10.960     ;
; -9.092 ; nios_sys_cpu_0:cpu_0|W_alu_result[22] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.111      ; 10.962     ;
; -9.092 ; nios_sys_cpu_0:cpu_0|W_alu_result[20] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg7 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.110      ; 10.961     ;
; -9.091 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a27~porta_datain_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.113      ; 10.963     ;
; -9.089 ; nios_sys_cpu_0:cpu_0|W_alu_result[22] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a20~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.093      ; 10.941     ;
; -9.088 ; nios_sys_cpu_0:cpu_0|W_alu_result[16] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg0 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.098      ; 10.945     ;
; -9.079 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg0 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.112      ; 10.950     ;
; -9.079 ; nios_sys_cpu_0:cpu_0|W_alu_result[15] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.103      ; 10.941     ;
; -9.079 ; nios_sys_cpu_0:cpu_0|W_alu_result[21] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg0 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.110      ; 10.948     ;
; -9.079 ; nios_sys_cpu_0:cpu_0|W_alu_result[22] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.097      ; 10.935     ;
; -9.077 ; nios_sys_cpu_0:cpu_0|F_pc[23]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.120      ; 10.956     ;
; -9.076 ; nios_sys_cpu_0:cpu_0|W_alu_result[15] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.107      ; 10.942     ;
; -9.074 ; nios_sys_cpu_0:cpu_0|F_pc[23]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a20~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.102      ; 10.935     ;
; -9.074 ; nios_sys_cpu_0:cpu_0|W_alu_result[20] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg6 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.110      ; 10.943     ;
; -9.071 ; nios_sys_cpu_0:cpu_0|W_alu_result[16] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_address_reg0 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.104      ; 10.934     ;
; -9.068 ; nios_sys_cpu_0:cpu_0|W_alu_result[16] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a16~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.108      ; 10.935     ;
; -9.067 ; nios_sys_cpu_0:cpu_0|W_alu_result[20] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg6 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.108      ; 10.934     ;
; -9.064 ; nios_sys_cpu_0:cpu_0|F_pc[23]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.106      ; 10.929     ;
; -9.061 ; nios_sys_cpu_0:cpu_0|W_alu_result[21] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a4~porta_bytena_reg0   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.089      ; 10.909     ;
; -9.055 ; nios_sys_cpu_0:cpu_0|W_alu_result[16] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a18~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.106      ; 10.920     ;
; -9.050 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; altera_merlin_master_translator:cpu_0_data_master_translator|write_accepted                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.012      ; 10.907     ;
; -9.050 ; nios_sys_cpu_0:cpu_0|W_alu_result[20] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg0 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.110      ; 10.919     ;
; -9.048 ; nios_sys_cpu_0:cpu_0|W_alu_result[15] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.111      ; 10.918     ;
; -9.048 ; nios_sys_cpu_0:cpu_0|W_alu_result[21] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.110      ; 10.917     ;
; -9.047 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a2~porta_address_reg6  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.105      ; 10.911     ;
; -9.045 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a2~porta_address_reg7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.105      ; 10.909     ;
; -9.045 ; nios_sys_cpu_0:cpu_0|W_alu_result[15] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a20~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.093      ; 10.897     ;
; -9.043 ; nios_sys_cpu_0:cpu_0|W_alu_result[17] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a21~porta_address_reg0 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 10.901     ;
; -9.042 ; nios_sys_cpu_0:cpu_0|W_alu_result[21] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg6 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.105      ; 10.906     ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                             ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.045 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.408      ;
; 0.045 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.408      ;
; 0.045 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.408      ;
; 0.045 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[12]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.408      ;
; 0.045 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[3]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.408      ;
; 0.060 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.394      ;
; 0.060 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.394      ;
; 0.060 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.394      ;
; 0.060 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[12]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.394      ;
; 0.060 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[3]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.394      ;
; 0.068 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.012      ; 5.400      ;
; 0.068 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.012      ; 5.400      ;
; 0.068 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.012      ; 5.400      ;
; 0.068 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.012      ; 5.400      ;
; 0.068 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.012      ; 5.400      ;
; 0.068 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.012      ; 5.400      ;
; 0.068 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.012      ; 5.400      ;
; 0.068 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.012      ; 5.400      ;
; 0.078 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 5.384      ;
; 0.078 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 5.384      ;
; 0.078 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 5.384      ;
; 0.078 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 5.384      ;
; 0.078 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 5.384      ;
; 0.078 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 5.384      ;
; 0.078 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 5.384      ;
; 0.078 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 5.384      ;
; 0.078 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 5.384      ;
; 0.085 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 5.377      ;
; 0.085 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 5.377      ;
; 0.125 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 5.337      ;
; 0.125 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 5.337      ;
; 0.136 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.318      ;
; 0.136 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.318      ;
; 0.136 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.318      ;
; 0.136 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[12]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.318      ;
; 0.136 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[3]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.318      ;
; 0.140 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.011      ; 5.327      ;
; 0.140 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.011      ; 5.327      ;
; 0.140 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.011      ; 5.327      ;
; 0.140 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.011      ; 5.327      ;
; 0.140 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.011      ; 5.327      ;
; 0.140 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.011      ; 5.327      ;
; 0.140 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.011      ; 5.327      ;
; 0.143 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.013      ; 5.326      ;
; 0.143 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.013      ; 5.326      ;
; 0.143 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.013      ; 5.326      ;
; 0.143 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.013      ; 5.326      ;
; 0.143 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.013      ; 5.326      ;
; 0.143 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.013      ; 5.326      ;
; 0.143 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.013      ; 5.326      ;
; 0.143 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.013      ; 5.326      ;
; 0.151 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.302      ;
; 0.151 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.302      ;
; 0.151 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.302      ;
; 0.151 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[12]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.302      ;
; 0.151 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[3]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.302      ;
; 0.154 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.011      ; 5.313      ;
; 0.154 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.011      ; 5.313      ;
; 0.160 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 5.301      ;
; 0.160 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 5.301      ;
; 0.160 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 5.301      ;
; 0.160 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 5.301      ;
; 0.160 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 5.301      ;
; 0.160 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 5.301      ;
; 0.160 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 5.301      ;
; 0.229 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 5.233      ;
; 0.238 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 5.223      ;
; 0.238 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 5.223      ;
; 0.300 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.153      ;
; 0.300 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.153      ;
; 0.300 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.153      ;
; 0.300 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[12]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.153      ;
; 0.300 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[3]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.153      ;
; 0.308 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 5.148      ;
; 0.308 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 5.148      ;
; 0.308 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 5.148      ;
; 0.308 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 5.148      ;
; 0.308 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 5.148      ;
; 0.308 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 5.148      ;
; 0.320 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 5.136      ;
; 0.320 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.134      ;
; 0.320 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.134      ;
; 0.320 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[13]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.134      ;
; 0.320 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[12]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.134      ;
; 0.320 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[4]                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.134      ;
; 0.320 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.134      ;
; 0.320 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[1]                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.134      ;
; 0.344 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 5.117      ;
; 0.344 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 5.117      ;
; 0.362 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 5.099      ;
; 0.364 ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.090      ;
; 0.364 ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.090      ;
; 0.364 ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.090      ;
; 0.364 ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[12]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.090      ;
; 0.364 ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[3]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.090      ;
; 0.377 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 5.085      ;
; 0.378 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.076      ;
; 0.378 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.076      ;
; 0.378 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[13]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.076      ;
; 0.378 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[12]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.076      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                               ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 1.357 ; NDimReg:ndimreg|NDim0[1]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[8]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 9.109      ;
; 1.360 ; NDimReg:ndimreg|NDim0[1]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[15]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 9.106      ;
; 1.375 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                   ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[9]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 9.092      ;
; 1.387 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[1]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.028     ; 9.041      ;
; 1.410 ; NDimReg:ndimreg|NDim0[0]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[8]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 9.056      ;
; 1.413 ; NDimReg:ndimreg|NDim0[0]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[15]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 9.053      ;
; 1.437 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[3]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.025     ; 8.994      ;
; 1.500 ; NDimReg:ndimreg|NDim0[2]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[8]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 8.966      ;
; 1.503 ; NDimReg:ndimreg|NDim0[2]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[15]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 8.963      ;
; 1.506 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                   ; distancecore:distancecore_2|CustomReader:c_0|Address1xD[8]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.956      ;
; 1.510 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_0|CustomReader:c_0|Q[0]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 8.932      ;
; 1.510 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_0|CustomReader:c_0|T[1]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 8.932      ;
; 1.510 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_0|CustomReader:c_0|Q[2]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 8.932      ;
; 1.510 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_0|CustomReader:c_0|T[4]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 8.932      ;
; 1.542 ; NDimReg:ndimreg|NDim0[1]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[8]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 8.911      ;
; 1.543 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_0|CustomReader:c_0|Q[5]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 8.908      ;
; 1.543 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_0|CustomReader:c_0|T[6]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 8.908      ;
; 1.543 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_0|CustomReader:c_0|Q[9]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 8.908      ;
; 1.544 ; NDimReg:ndimreg|NDim0[1]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[2]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 8.906      ;
; 1.547 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_0|CustomReader:c_0|T[5]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 8.901      ;
; 1.547 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_0|CustomReader:c_0|Q[6]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 8.901      ;
; 1.547 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_0|CustomReader:c_0|T[7]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 8.901      ;
; 1.547 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_0|CustomReader:c_0|T[8]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 8.901      ;
; 1.548 ; NDimReg:ndimreg|NDim0[1]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[9]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 8.902      ;
; 1.556 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                   ; distancecore:distancecore_2|CustomReader:c_0|Address1xD[6]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 8.912      ;
; 1.561 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_0|CustomReader:c_0|Q[7]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 8.885      ;
; 1.561 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_0|CustomReader:c_0|Q[8]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 8.885      ;
; 1.561 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_0|CustomReader:c_0|T[9]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 8.885      ;
; 1.574 ; NDimReg:ndimreg|NDim0[1]                                                                                              ; distancecore:distancecore_2|CustomReader:c_0|address1[3]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 8.890      ;
; 1.579 ; NDimReg:ndimreg|NDim0[1]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[5]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 8.871      ;
; 1.585 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                            ; distancecore:distancecore_0|CustomReader:c_0|Q[0]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 8.882      ;
; 1.585 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                            ; distancecore:distancecore_0|CustomReader:c_0|T[1]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 8.882      ;
; 1.585 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                            ; distancecore:distancecore_0|CustomReader:c_0|Q[2]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 8.882      ;
; 1.585 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                            ; distancecore:distancecore_0|CustomReader:c_0|T[4]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 8.882      ;
; 1.594 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_0|CustomReader:c_0|T[0]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 8.854      ;
; 1.594 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_0|CustomReader:c_0|Q[1]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 8.854      ;
; 1.595 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_0|CustomReader:c_0|T[2]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 8.852      ;
; 1.595 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_0|CustomReader:c_0|Q[3]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 8.852      ;
; 1.595 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_0|CustomReader:c_0|T[3]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 8.852      ;
; 1.595 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_0|CustomReader:c_0|Q[4]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 8.852      ;
; 1.595 ; NDimReg:ndimreg|NDim0[0]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[8]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 8.858      ;
; 1.597 ; NDimReg:ndimreg|NDim0[0]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[2]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 8.853      ;
; 1.601 ; NDimReg:ndimreg|NDim0[0]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[9]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 8.849      ;
; 1.618 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                            ; distancecore:distancecore_0|CustomReader:c_0|Q[5]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.020      ; 8.858      ;
; 1.618 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                            ; distancecore:distancecore_0|CustomReader:c_0|T[6]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.020      ; 8.858      ;
; 1.618 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                            ; distancecore:distancecore_0|CustomReader:c_0|Q[9]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.020      ; 8.858      ;
; 1.622 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                            ; distancecore:distancecore_0|CustomReader:c_0|T[5]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.017      ; 8.851      ;
; 1.622 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                            ; distancecore:distancecore_0|CustomReader:c_0|Q[6]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.017      ; 8.851      ;
; 1.622 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                            ; distancecore:distancecore_0|CustomReader:c_0|T[7]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.017      ; 8.851      ;
; 1.622 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                            ; distancecore:distancecore_0|CustomReader:c_0|T[8]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.017      ; 8.851      ;
; 1.623 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                            ; distancecore:distancecore_0|CustomReader:c_0|Q[0]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 8.844      ;
; 1.623 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                            ; distancecore:distancecore_0|CustomReader:c_0|T[1]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 8.844      ;
; 1.623 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                            ; distancecore:distancecore_0|CustomReader:c_0|Q[2]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 8.844      ;
; 1.623 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                            ; distancecore:distancecore_0|CustomReader:c_0|T[4]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 8.844      ;
; 1.627 ; NDimReg:ndimreg|NDim0[0]                                                                                              ; distancecore:distancecore_2|CustomReader:c_0|address1[3]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 8.837      ;
; 1.632 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[10]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.025     ; 8.799      ;
; 1.632 ; NDimReg:ndimreg|NDim0[0]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[5]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 8.818      ;
; 1.633 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                   ; distancecore:distancecore_2|CustomReader:c_0|Address1xD[7]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.018      ; 8.841      ;
; 1.635 ; NDimReg:ndimreg|NDim0[1]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[6]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 8.815      ;
; 1.636 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                            ; distancecore:distancecore_0|CustomReader:c_0|Q[7]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.015      ; 8.835      ;
; 1.636 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                            ; distancecore:distancecore_0|CustomReader:c_0|Q[8]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.015      ; 8.835      ;
; 1.636 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                            ; distancecore:distancecore_0|CustomReader:c_0|T[9]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.015      ; 8.835      ;
; 1.644 ; NDimReg:ndimreg|NDim0[1]                                                                                              ; distancecore:distancecore_2|CustomReader:c_0|address1[6]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 8.820      ;
; 1.649 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DropEn                                                         ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[9]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 8.805      ;
; 1.650 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DropEn                                                         ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[8]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 8.804      ;
; 1.651 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DropEn                                                         ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[3]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 8.802      ;
; 1.653 ; NDimReg:ndimreg|NDim0[1]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[10]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 8.795      ;
; 1.653 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DropEn                                                         ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[10]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 8.801      ;
; 1.654 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DropEn                                                         ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[2]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 8.800      ;
; 1.656 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                            ; distancecore:distancecore_0|CustomReader:c_0|Q[5]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.020      ; 8.820      ;
; 1.656 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                            ; distancecore:distancecore_0|CustomReader:c_0|T[6]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.020      ; 8.820      ;
; 1.656 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                            ; distancecore:distancecore_0|CustomReader:c_0|Q[9]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.020      ; 8.820      ;
; 1.657 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DropEn                                                         ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 8.796      ;
; 1.657 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[8]                                                             ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[10]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.019     ; 8.780      ;
; 1.660 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DropEn                                                         ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[4]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 8.793      ;
; 1.660 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                            ; distancecore:distancecore_0|CustomReader:c_0|T[5]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.017      ; 8.813      ;
; 1.660 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                            ; distancecore:distancecore_0|CustomReader:c_0|Q[6]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.017      ; 8.813      ;
; 1.660 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                            ; distancecore:distancecore_0|CustomReader:c_0|T[7]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.017      ; 8.813      ;
; 1.660 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                            ; distancecore:distancecore_0|CustomReader:c_0|T[8]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.017      ; 8.813      ;
; 1.667 ; altera_avalon_st_handshake_clock_crosser:crosser_043|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[8]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.011     ; 8.778      ;
; 1.669 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                            ; distancecore:distancecore_0|CustomReader:c_0|T[0]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.017      ; 8.804      ;
; 1.669 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                            ; distancecore:distancecore_0|CustomReader:c_0|Q[1]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.017      ; 8.804      ;
; 1.670 ; NDimReg:ndimreg|NDim0[1]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[7]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 8.783      ;
; 1.670 ; altera_avalon_st_handshake_clock_crosser:crosser_043|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[15]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.011     ; 8.775      ;
; 1.670 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                            ; distancecore:distancecore_0|CustomReader:c_0|T[2]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.016      ; 8.802      ;
; 1.670 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                            ; distancecore:distancecore_0|CustomReader:c_0|Q[3]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.016      ; 8.802      ;
; 1.670 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                            ; distancecore:distancecore_0|CustomReader:c_0|T[3]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.016      ; 8.802      ;
; 1.670 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                            ; distancecore:distancecore_0|CustomReader:c_0|Q[4]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.016      ; 8.802      ;
; 1.674 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                            ; distancecore:distancecore_0|CustomReader:c_0|Q[7]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.015      ; 8.797      ;
; 1.674 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                            ; distancecore:distancecore_0|CustomReader:c_0|Q[8]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.015      ; 8.797      ;
; 1.674 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                            ; distancecore:distancecore_0|CustomReader:c_0|T[9]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.015      ; 8.797      ;
; 1.675 ; NDimReg:ndimreg|NDim0[1]                                                                                              ; distancecore:distancecore_2|CustomReader:c_0|AddressxD[10]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.020      ; 8.801      ;
; 1.679 ; NDimReg:ndimreg|NDim0[1]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[6]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 8.769      ;
; 1.685 ; NDimReg:ndimreg|NDim0[2]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[8]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 8.768      ;
; 1.687 ; NDimReg:ndimreg|NDim0[2]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[2]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 8.763      ;
; 1.688 ; NDimReg:ndimreg|NDim0[0]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[6]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 8.762      ;
; 1.690 ; NDimReg:ndimreg|NDim0[1]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|Q[2]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 8.776      ;
; 1.690 ; NDimReg:ndimreg|NDim0[1]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|Q[3]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 8.776      ;
; 1.690 ; NDimReg:ndimreg|NDim0[1]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|T[3]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 8.776      ;
; 1.691 ; NDimReg:ndimreg|NDim0[2]                                                                                              ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[9]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 8.759      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.499 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                      ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter|count[0]                                                                                                  ; altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                   ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                            ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                   ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                                  ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                  ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                          ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                          ; altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                          ; altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                          ; altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                          ; altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                          ; altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.733 ; usbFIFOCtrl:usbfifoctrl_0|readdata[11]                                                                                                              ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[11]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[6]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.039      ;
; 0.738 ; usbFIFOCtrl:usbfifoctrl_0|readdata[9]                                                                                                               ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[9]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.044      ;
; 0.739 ; altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.045      ;
; 0.743 ; usbFIFOCtrl:usbfifoctrl_0|readdata[7]                                                                                                               ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.049      ;
; 0.744 ; usbFIFOCtrl:usbfifoctrl_0|readdata[6]                                                                                                               ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[6]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.050      ;
; 0.745 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.051      ;
; 0.745 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[10]                                                          ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.051      ;
; 0.746 ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[14]                                                          ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.052      ;
; 0.763 ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.069      ;
; 0.823 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                   ; altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.129      ;
; 0.859 ; altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.165      ;
; 0.860 ; usbFIFOCtrl:usbfifoctrl_0|readdata[5]                                                                                                               ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[5]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.166      ;
; 0.891 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.197      ;
; 0.894 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                      ; altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.200      ;
; 0.895 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.201      ;
; 0.916 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[11]                                                                                                           ; usbFIFOCtrl:usbfifoctrl_0|readdata[11]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.222      ;
; 0.936 ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                                  ; usbFIFOCtrl:usbfifoctrl_0|state.W1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.242      ;
; 0.951 ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                                 ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.257      ;
; 0.964 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                       ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.269      ;
; 1.030 ; usbFIFOCtrl:usbfifoctrl_0|readdata[15]                                                                                                              ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[15]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 1.342      ;
; 1.034 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                    ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.341      ;
; 1.038 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                       ; altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.343      ;
; 1.044 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                       ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.349      ;
; 1.045 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[2]                                                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.351      ;
; 1.052 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                       ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.356      ;
; 1.053 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                       ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.357      ;
; 1.055 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                    ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.362      ;
; 1.058 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[0]                                                                                                            ; usbFIFOCtrl:usbfifoctrl_0|readdata[0]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.364      ;
; 1.071 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[12]                                                          ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.377      ;
; 1.071 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[6]                                                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.377      ;
; 1.073 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                                  ; usbFIFOCtrl:usbfifoctrl_0|state.R1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.378      ;
; 1.073 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                                  ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.378      ;
; 1.093 ; altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                          ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.399      ;
; 1.096 ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                          ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.403      ;
; 1.105 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                                  ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.411      ;
; 1.131 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                       ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.436      ;
; 1.137 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                   ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.443      ;
; 1.139 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                   ; altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.445      ;
; 1.144 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                   ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.450      ;
; 1.145 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                   ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.451      ;
; 1.146 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                   ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.452      ;
; 1.158 ; altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                          ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.464      ;
; 1.161 ; altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[8]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.467      ;
; 1.163 ; altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.469      ;
; 1.166 ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                              ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.472      ;
; 1.167 ; altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.473      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.499 ; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                   ; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[0]                                                            ; altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[0]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                         ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[1]                                                            ; altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[1]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|writelength_eq_0                                                                                                                   ; nios_sys_dma:dma|writelength_eq_0                                                                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[0]                                                             ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[0]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[1]                                                             ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[1]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]                                             ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]                                                                 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[1]                                                                 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[1]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|fifo_empty                                                                   ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|fifo_empty                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_034|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altera_avalon_st_handshake_clock_crosser:crosser_034|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_cmd_xbar_mux_023:cmd_xbar_mux_025|prev_request[1]                                                                                          ; nios_sys_cmd_xbar_mux_023:cmd_xbar_mux_025|prev_request[1]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                      ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                      ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_039|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_039|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_044|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altera_avalon_st_handshake_clock_crosser:crosser_044|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_042|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altera_avalon_st_handshake_clock_crosser:crosser_042|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_043|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_043|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_035|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altera_avalon_st_handshake_clock_crosser:crosser_035|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_cmd_xbar_mux_023:cmd_xbar_mux_024|prev_request[1]                                                                                          ; nios_sys_cmd_xbar_mux_023:cmd_xbar_mux_024|prev_request[1]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                      ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                      ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_038|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_038|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_collision                                                         ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_collision                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|wr_address ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|wr_address ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_refs[0]                                                                                                ; nios_sys_sdram_controller:sdram_controller|i_refs[0]                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_refs[1]                                                                                                ; nios_sys_sdram_controller:sdram_controller|i_refs[1]                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_refs[2]                                                                                                ; nios_sys_sdram_controller:sdram_controller|i_refs[2]                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_next.111                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_next.111                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_count[0]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[0]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_count[1]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[1]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_count[2]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[2]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_next.000                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_next.000                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_state.000                                                                                              ; nios_sys_sdram_controller:sdram_controller|i_state.000                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_count[3]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[3]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_next.101                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_next.101                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_state.101                                                                                              ; nios_sys_sdram_controller:sdram_controller|i_state.101                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|init_done                                                                                                ; nios_sys_sdram_controller:sdram_controller|init_done                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_rnw                                                                                               ; nios_sys_sdram_controller:sdram_controller|active_rnw                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_next.000001000                                                                                         ; nios_sys_sdram_controller:sdram_controller|m_next.000001000                                                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_count[0]                                                                                               ; nios_sys_sdram_controller:sdram_controller|m_count[0]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_count[3]                                                                                               ; nios_sys_sdram_controller:sdram_controller|m_count[3]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_count[2]                                                                                               ; nios_sys_sdram_controller:sdram_controller|m_count[2]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_next.000010000                                                                                         ; nios_sys_sdram_controller:sdram_controller|m_next.000010000                                                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_next.010000000                                                                                         ; nios_sys_sdram_controller:sdram_controller|m_next.010000000                                                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|ack_refresh_request                                                                                      ; nios_sys_sdram_controller:sdram_controller|ack_refresh_request                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|refresh_request                                                                                          ; nios_sys_sdram_controller:sdram_controller|refresh_request                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_cs_n                                                                                              ; nios_sys_sdram_controller:sdram_controller|active_cs_n                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[21]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[21]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[16]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[16]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[15]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[15]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[19]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[19]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[20]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[20]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[17]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[17]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[18]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[18]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|rd_address ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|rd_address ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[9]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_addr[9]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[14]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[14]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[13]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[13]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[10]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[10]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[22]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[22]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[11]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[11]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[12]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[12]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|entries[0] ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|entries[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[23]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[23]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[15]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[15]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[31]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[31]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[7]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[7]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[14]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[14]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[22]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[22]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[30]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[30]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[6]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[6]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[13]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[13]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[29]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[29]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[21]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[21]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[5]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[5]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.499 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[0]                         ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[0]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[1]                         ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[1]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                            ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]         ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]         ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_032|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_032|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]       ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]       ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:fullreg_2_avalon_slave_0_translator|wait_latency_counter[1]                            ; altera_merlin_slave_translator:fullreg_2_avalon_slave_0_translator|wait_latency_counter[1]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:fullreg_2_avalon_slave_0_translator|wait_latency_counter[0]                            ; altera_merlin_slave_translator:fullreg_2_avalon_slave_0_translator|wait_latency_counter[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FullReg:fullreg_2|FullxD                                                                                              ; FullReg:fullreg_2|FullxD                                                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_031|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_031|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:endtsetreg_2_avalon_slave_0_translator|wait_latency_counter[1]                         ; altera_merlin_slave_translator:endtsetreg_2_avalon_slave_0_translator|wait_latency_counter[1]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:endtsetreg_2_avalon_slave_0_translator|wait_latency_counter[0]                         ; altera_merlin_slave_translator:endtsetreg_2_avalon_slave_0_translator|wait_latency_counter[0]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; EndTSetReg:endtsetreg_2|EndTSet                                                                                       ; EndTSetReg:endtsetreg_2|EndTSet                                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|NextStatexT.WAITRESET                                                    ; distancecore:distancecore_2|CustomReader:c_0|NextStatexT.WAITRESET                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|EndTSetOut                                                               ; distancecore:distancecore_2|CustomReader:c_0|EndTSetOut                                                               ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[0]                                              ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[0]                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[3]                                              ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[3]                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[2]                                              ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[2]                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.UpdateMaxState                                     ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.UpdateMaxState                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[1]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[1]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[2]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[2]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[3]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[3]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[4]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[4]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[5]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[5]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[6]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[6]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[7]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[7]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[0]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[0]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DropEn                                                         ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DropEn                                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:fullreg_1_avalon_slave_0_translator|wait_latency_counter[0]                            ; altera_merlin_slave_translator:fullreg_1_avalon_slave_0_translator|wait_latency_counter[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:fullreg_1_avalon_slave_0_translator|wait_latency_counter[1]                            ; altera_merlin_slave_translator:fullreg_1_avalon_slave_0_translator|wait_latency_counter[1]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:fullreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]         ; altera_avalon_sc_fifo:fullreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:fullreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]         ; altera_avalon_sc_fifo:fullreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:fullreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]       ; altera_avalon_sc_fifo:fullreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:fullreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]       ; altera_avalon_sc_fifo:fullreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FullReg:fullreg_1|FullxD                                                                                              ; FullReg:fullreg_1|FullxD                                                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxDistSelxD[1]                                                ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxDistSelxD[1]                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[1]                                                          ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[1]                                                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]           ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]           ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]         ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]         ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[1]                              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[1]                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[0]                              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[0]                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[0]                                                            ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[0]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[1]                                                            ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[1]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[3]                                                             ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[3]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[4]                                                             ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[4]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[7]                                                             ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[7]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|request                                                                  ; distancecore:distancecore_1|CustomReader:c_0|request                                                                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_master_translator:distancecore_1_avalon_master_1_translator|read_accepted                               ; altera_merlin_master_translator:distancecore_1_avalon_master_1_translator|read_accepted                               ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_042|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_042|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_master_translator:distancecore_1_avalon_master_translator|read_accepted                                 ; altera_merlin_master_translator:distancecore_1_avalon_master_translator|read_accepted                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_035|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_035|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[15]                                                            ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[15]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[1]                                                             ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[1]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[0]                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[0]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[1]                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[1]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[2]                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[2]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[3]                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[3]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[4]                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[4]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[5]                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[5]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[6]                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[6]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[7]                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[7]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[8]                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[8]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[9]                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[9]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[10]                                                             ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[10]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[11]                                                             ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[11]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[12]                                                             ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[12]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[13]                                                             ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[13]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[14]                                                             ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[14]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:ntrreg_1_avalon_slave_0_translator|wait_latency_counter[1]                             ; altera_merlin_slave_translator:ntrreg_1_avalon_slave_0_translator|wait_latency_counter[1]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ntrreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]          ; altera_avalon_sc_fifo:ntrreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ntrreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]          ; altera_avalon_sc_fifo:ntrreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ntrreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]        ; altera_avalon_sc_fifo:ntrreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ntrreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]        ; altera_avalon_sc_fifo:ntrreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:ntrreg_1_avalon_slave_0_translator|wait_latency_counter[0]                             ; altera_merlin_slave_translator:ntrreg_1_avalon_slave_0_translator|wait_latency_counter[0]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[15]                                                             ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[15]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:endtsetreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altera_avalon_sc_fifo:endtsetreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                     ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -1.704 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_30 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.085     ; 3.321      ;
; -1.704 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_13 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.085     ; 3.321      ;
; -1.704 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_12 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.084     ; 3.322      ;
; -1.704 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_20 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.087     ; 3.319      ;
; -1.704 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_27 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.087     ; 3.319      ;
; -1.704 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_19 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.087     ; 3.319      ;
; -1.704 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_11 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.084     ; 3.322      ;
; -1.704 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_2  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.085     ; 3.321      ;
; -1.704 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_18 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.085     ; 3.321      ;
; -1.704 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_17 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.085     ; 3.321      ;
; -1.704 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_16 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.087     ; 3.319      ;
; -1.703 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_23 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.329      ;
; -1.703 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_31 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.081     ; 3.324      ;
; -1.703 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_14 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.082     ; 3.323      ;
; -1.703 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_29 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.085     ; 3.320      ;
; -1.703 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_21 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.329      ;
; -1.703 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_5  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.328      ;
; -1.703 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_28 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.085     ; 3.320      ;
; -1.703 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_4  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.082     ; 3.323      ;
; -1.703 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_3  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.082     ; 3.323      ;
; -1.703 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_10 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.328      ;
; -1.703 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.082     ; 3.323      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[30]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 3.326      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[13]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 3.326      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[12]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.327      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[20]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.080     ; 3.324      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[27]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.080     ; 3.324      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[19]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.080     ; 3.324      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[11]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.327      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[2]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 3.326      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[18]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 3.326      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[17]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 3.326      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[16]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.080     ; 3.324      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_bank[1]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.327      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[1]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.333      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[0]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.333      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[1]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 3.326      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[2]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.333      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[0]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.333      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[23]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 3.334      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[31]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.329      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[14]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.328      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[30]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.107     ; 3.296      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[13]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.107     ; 3.296      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[29]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 3.325      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[21]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 3.334      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[5]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 3.333      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[12]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.106     ; 3.297      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[28]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 3.325      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[20]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.109     ; 3.294      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[4]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.328      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[27]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.109     ; 3.294      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[19]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.109     ; 3.294      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[11]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.106     ; 3.297      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[3]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.328      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[2]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.107     ; 3.296      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[18]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.107     ; 3.296      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[10]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 3.333      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[17]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.107     ; 3.296      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[16]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.109     ; 3.294      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[0]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.328      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[0]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.329      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[2]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 3.325      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[3]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 3.334      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[6]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.329      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[10]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.329      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[3]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 3.334      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[23]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.098     ; 3.304      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[31]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.103     ; 3.299      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[14]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.104     ; 3.298      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_22 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.326      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_6  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.088     ; 3.314      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[29]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.107     ; 3.295      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[21]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.098     ; 3.304      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[5]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.099     ; 3.303      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[28]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.107     ; 3.295      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[4]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.104     ; 3.298      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[3]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.104     ; 3.298      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_26 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.079     ; 3.323      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[10]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.099     ; 3.303      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_25 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.325      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[0]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.104     ; 3.298      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_24 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.326      ;
; -1.699 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_15 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.080     ; 3.321      ;
; -1.699 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.327      ;
; -1.699 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_9  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.327      ;
; -1.699 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_1  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.080     ; 3.321      ;
; -1.699 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_8  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.326      ;
; -1.698 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[22]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 3.331      ;
; -1.698 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[6]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.081     ; 3.319      ;
; -1.698 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[26]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.328      ;
; -1.698 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[25]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 3.330      ;
; -1.698 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[24]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 3.331      ;
; -1.698 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[7]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.333      ;
; -1.698 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[9]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.081     ; 3.319      ;
; -1.698 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[11]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.328      ;
; -1.698 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_bank[0]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.333      ;
; -1.698 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[3]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.328      ;
; -1.697 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[15]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 3.326      ;
; -1.697 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[7]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.332      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 2.305 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.124      ;
; 2.305 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.124      ;
; 2.305 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.124      ;
; 2.305 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.124      ;
; 2.305 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.124      ;
; 2.305 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.124      ;
; 2.305 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.124      ;
; 2.305 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.124      ;
; 2.305 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.124      ;
; 2.305 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.124      ;
; 2.305 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.124      ;
; 2.305 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.124      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.026     ; 3.124      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.025     ; 3.125      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.025     ; 3.125      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.025     ; 3.125      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.026     ; 3.124      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.026     ; 3.124      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.026     ; 3.124      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 3.126      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.025     ; 3.125      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.025     ; 3.125      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.025     ; 3.125      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.025     ; 3.125      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.026     ; 3.124      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.026     ; 3.124      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 3.126      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.025     ; 3.125      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.028     ; 3.122      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.028     ; 3.122      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.028     ; 3.122      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.028     ; 3.122      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.028     ; 3.122      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.028     ; 3.122      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 3.126      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.123      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.123      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 3.126      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.025     ; 3.125      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 3.126      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.123      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[11]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.123      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.123      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[10]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.123      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 3.126      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.123      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[9]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.123      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.123      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[8]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.123      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 3.126      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.123      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.028     ; 3.122      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[6]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.123      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 3.126      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.025     ; 3.125      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.123      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[5]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.123      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 3.126      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.028     ; 3.122      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[3]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.123      ;
; 2.306 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[0]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 3.123      ;
; 2.307 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.029     ; 3.120      ;
; 2.307 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.029     ; 3.120      ;
; 2.307 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.029     ; 3.120      ;
; 2.307 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.029     ; 3.120      ;
; 2.307 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.029     ; 3.120      ;
; 2.307 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 3.126      ;
; 2.307 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 3.126      ;
; 2.307 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[13]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.029     ; 3.120      ;
; 2.307 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 3.126      ;
; 2.307 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 3.126      ;
; 2.307 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.029     ; 3.120      ;
; 2.307 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[12]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.029     ; 3.120      ;
; 2.307 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 3.126      ;
; 2.307 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 3.126      ;
; 2.307 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 3.126      ;
; 2.307 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 3.126      ;
; 2.307 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 3.126      ;
; 2.307 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 3.126      ;
; 2.307 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 3.126      ;
; 2.307 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[4]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.029     ; 3.120      ;
; 2.307 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.029     ; 3.120      ;
; 2.307 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.029     ; 3.120      ;
; 2.307 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[1]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.029     ; 3.120      ;
; 2.317 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.021     ; 3.118      ;
; 2.317 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.021     ; 3.118      ;
; 2.317 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.021     ; 3.118      ;
; 2.317 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.021     ; 3.118      ;
; 2.317 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.020     ; 3.119      ;
; 2.317 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.021     ; 3.118      ;
; 2.317 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.021     ; 3.118      ;
; 2.317 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.020     ; 3.119      ;
; 2.317 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.020     ; 3.119      ;
; 2.317 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.021     ; 3.118      ;
; 2.317 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.021     ; 3.118      ;
; 2.317 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.021     ; 3.118      ;
; 2.317 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.021     ; 3.118      ;
; 2.317 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.022     ; 3.117      ;
; 2.317 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.022     ; 3.117      ;
; 2.317 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.022     ; 3.117      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                              ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 4.403 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|EndClass                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 6.046      ;
; 4.764 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[0]               ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 5.691      ;
; 4.764 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[1]               ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 5.691      ;
; 4.764 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[2]               ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 5.691      ;
; 4.764 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[3]               ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 5.691      ;
; 4.764 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[4]               ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 5.691      ;
; 5.105 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[4]~_emulated                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 5.341      ;
; 5.105 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[10]~_emulated                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 5.341      ;
; 5.108 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[7]~_emulated                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 5.343      ;
; 5.108 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[8]~_emulated                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 5.343      ;
; 5.110 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[1]                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 5.344      ;
; 5.110 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[2]                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 5.344      ;
; 5.110 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[3]                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 5.344      ;
; 5.110 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[4]                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 5.344      ;
; 5.110 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[5]                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 5.344      ;
; 5.110 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[6]                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 5.344      ;
; 5.110 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[7]                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 5.344      ;
; 5.110 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[0]                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 5.344      ;
; 5.114 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[2]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 5.330      ;
; 5.114 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[3]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 5.330      ;
; 5.114 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 5.330      ;
; 5.125 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[2]~_emulated                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 5.325      ;
; 5.125 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_2|CustomReader:c_0|Address1xD[7]~_emulated                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.018      ; 5.349      ;
; 5.125 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_2|CustomReader:c_0|AddressxD[7]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.018      ; 5.349      ;
; 5.146 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[7]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 5.312      ;
; 5.146 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[8]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 5.312      ;
; 5.146 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[11]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 5.312      ;
; 5.146 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[14]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 5.312      ;
; 5.146 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[15]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 5.312      ;
; 5.146 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[0]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 5.312      ;
; 5.148 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.NEWADDR                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 5.317      ;
; 5.153 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[0]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 5.295      ;
; 5.153 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[2]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 5.295      ;
; 5.177 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DropEn                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.019     ; 5.260      ;
; 5.177 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxDistSelxD[1]               ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.019     ; 5.260      ;
; 5.177 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[1]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.019     ; 5.260      ;
; 5.177 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxDistSelxD[0]               ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.019     ; 5.260      ;
; 5.177 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.StoreDistState    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.019     ; 5.260      ;
; 5.177 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.CheckEndCompState ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.019     ; 5.260      ;
; 5.496 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[4]~_emulated                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 4.950      ;
; 5.496 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[10]~_emulated                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 4.950      ;
; 5.499 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[7]~_emulated                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 4.952      ;
; 5.499 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[8]~_emulated                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 4.952      ;
; 5.505 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[2]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 4.939      ;
; 5.505 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[3]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 4.939      ;
; 5.505 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 4.939      ;
; 5.516 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[2]~_emulated                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 4.934      ;
; 5.516 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_2|CustomReader:c_0|Address1xD[7]~_emulated                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.018      ; 4.958      ;
; 5.516 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_2|CustomReader:c_0|AddressxD[7]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.018      ; 4.958      ;
; 5.537 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[7]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 4.921      ;
; 5.537 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[8]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 4.921      ;
; 5.537 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[11]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 4.921      ;
; 5.537 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[14]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 4.921      ;
; 5.537 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[15]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 4.921      ;
; 5.537 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[0]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 4.921      ;
; 5.539 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.NEWADDR                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 4.926      ;
; 5.558 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxKRamSel                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 4.885      ;
; 5.558 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[0]                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 4.885      ;
; 5.558 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[1]                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 4.885      ;
; 5.558 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[2]                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 4.885      ;
; 5.558 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[3]                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 4.885      ;
; 5.558 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamWrEn                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 4.885      ;
; 5.563 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|EndClass                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 4.899      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_2|CustomReader:c_0|NextStatexT.WAITRESET                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 4.878      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_2|CustomReader:c_0|EndTSetOut                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 4.878      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|CustomReader:c_0|EndComp                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 4.869      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[0]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 4.869      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[1]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 4.869      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[4]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 4.851      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[5]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 4.873      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[6]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 4.873      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[7]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 4.851      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[8]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 4.873      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|request                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 4.856      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|read1                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 4.858      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|read                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 4.858      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[10]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 4.869      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[11]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 4.869      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[12]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 4.869      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[13]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 4.869      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[14]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 4.869      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[15]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 4.851      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[1]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 4.855      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.SENDDIST                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 4.869      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[0]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 4.873      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[1]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 4.872      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[2]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 4.873      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[3]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 4.873      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[4]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 4.872      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[5]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 4.873      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[6]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 4.873      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[7]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 4.873      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[8]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 4.872      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[9]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 4.873      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[10]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 4.873      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[11]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 4.873      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[12]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 4.872      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[13]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 4.872      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[14]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 4.873      ;
; 5.592 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[15]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 4.872      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                      ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                     ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 1.340 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[9]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.646      ;
; 1.340 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[7]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.646      ;
; 1.340 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[8]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.646      ;
; 1.340 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[26]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.646      ;
; 1.340 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[28]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.646      ;
; 1.340 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[14]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.646      ;
; 1.340 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[15]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.646      ;
; 1.977 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.284      ;
; 1.977 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[1]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.284      ;
; 1.977 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[25]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.284      ;
; 1.977 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[6]                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.284      ;
; 1.977 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|done                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.284      ;
; 1.977 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|len                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.284      ;
; 1.977 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[4]                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.284      ;
; 1.977 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[31]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.284      ;
; 2.040 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[10]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 2.348      ;
; 2.040 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[11]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 2.348      ;
; 2.070 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[27]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.372      ;
; 2.070 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[29]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.372      ;
; 2.070 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[13]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.372      ;
; 2.080 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[24]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 2.389      ;
; 2.080 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[12]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 2.389      ;
; 2.080 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[30]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 2.389      ;
; 2.105 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[0]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 2.406      ;
; 2.105 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[1]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 2.406      ;
; 2.105 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[2]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 2.406      ;
; 2.105 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[3]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 2.406      ;
; 2.105 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[4]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 2.406      ;
; 2.105 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[5]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 2.406      ;
; 2.105 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[6]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 2.406      ;
; 2.105 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[7]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 2.406      ;
; 2.105 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[8]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 2.406      ;
; 2.105 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[9]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 2.406      ;
; 2.105 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[10]                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 2.406      ;
; 2.105 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[11]                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 2.406      ;
; 2.105 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength_eq_0                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 2.406      ;
; 2.105 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|done_write                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 2.406      ;
; 2.105 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[12]                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 2.406      ;
; 2.106 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[29]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 2.406      ;
; 2.106 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[31]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 2.406      ;
; 2.106 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length_eq_0                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 2.406      ;
; 2.106 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 2.406      ;
; 2.106 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 2.406      ;
; 2.122 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[27]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.015     ; 2.413      ;
; 2.122 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[25]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.015     ; 2.413      ;
; 2.122 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[21]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.015     ; 2.413      ;
; 2.122 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[22]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.015     ; 2.413      ;
; 2.122 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[23]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.015     ; 2.413      ;
; 2.122 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[30]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.015     ; 2.413      ;
; 2.122 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[7]                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.015     ; 2.413      ;
; 2.127 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[11]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.010     ; 2.423      ;
; 2.127 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[6]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.010     ; 2.423      ;
; 2.127 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[5]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.010     ; 2.423      ;
; 2.127 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[7]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.010     ; 2.423      ;
; 2.127 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[4]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.010     ; 2.423      ;
; 2.127 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[12]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.010     ; 2.423      ;
; 2.127 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[13]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.010     ; 2.423      ;
; 2.127 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[10]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.010     ; 2.423      ;
; 2.127 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[1]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.010     ; 2.423      ;
; 2.127 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[3]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.010     ; 2.423      ;
; 2.127 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[2]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.010     ; 2.423      ;
; 2.127 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[9]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.010     ; 2.423      ;
; 2.127 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[8]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.010     ; 2.423      ;
; 2.127 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[0]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.010     ; 2.423      ;
; 2.142 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[19]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.014     ; 2.434      ;
; 2.142 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[17]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.014     ; 2.434      ;
; 2.142 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[18]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.014     ; 2.434      ;
; 2.142 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[16]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.014     ; 2.434      ;
; 2.142 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[20]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.014     ; 2.434      ;
; 2.411 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[7]   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.718      ;
; 2.411 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[13]  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.718      ;
; 2.411 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[10]  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.718      ;
; 2.411 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[1]   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.718      ;
; 2.411 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[20]  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.718      ;
; 2.411 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[18]  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.718      ;
; 2.427 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[9]   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.733      ;
; 2.427 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[17]  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.733      ;
; 2.427 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[29]  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.733      ;
; 2.450 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[3]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.752      ;
; 2.450 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[19]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.752      ;
; 2.450 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[8]                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.752      ;
; 2.451 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[15]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.009     ; 2.748      ;
; 2.451 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[14]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.009     ; 2.748      ;
; 2.451 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[3]                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.009     ; 2.748      ;
; 2.451 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[0]                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.009     ; 2.748      ;
; 2.453 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[12]                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.755      ;
; 2.453 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[6]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.755      ;
; 2.453 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[4]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.755      ;
; 2.453 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[10]                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.755      ;
; 2.453 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[2]                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.755      ;
; 2.453 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[11]                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.755      ;
; 2.453 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[1]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.755      ;
; 2.453 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[1]                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.755      ;
; 2.453 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[5]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.755      ;
; 2.453 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[5]                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.755      ;
; 2.462 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[0]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.015     ; 2.753      ;
; 2.462 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[2]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.015     ; 2.753      ;
; 2.462 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[0]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.013     ; 2.755      ;
; 2.462 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[1]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.013     ; 2.755      ;
; 2.462 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[2]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.013     ; 2.755      ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                              ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 2.086 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_2|OverflowLatch:c_2|LatchxD                                                                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.392      ;
; 2.086 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|OverflowLatch:c_2|LatchxD                                                                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.392      ;
; 2.086 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|OverflowLatch:c_2|LatchxD                                                                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.392      ;
; 2.380 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[10]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 2.684      ;
; 2.380 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[11]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 2.684      ;
; 2.380 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[12]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 2.684      ;
; 2.380 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[13]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 2.684      ;
; 2.380 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[15]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 2.684      ;
; 2.380 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[16]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 2.684      ;
; 2.380 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[17]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 2.684      ;
; 2.380 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[18]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 2.684      ;
; 2.380 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[14]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 2.684      ;
; 2.380 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[19]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 2.684      ;
; 2.435 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[10]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 2.730      ;
; 2.435 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[11]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 2.730      ;
; 2.435 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[12]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 2.730      ;
; 2.435 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[13]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 2.730      ;
; 2.435 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[14]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 2.730      ;
; 2.435 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[15]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 2.730      ;
; 2.435 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[16]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 2.730      ;
; 2.435 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[17]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 2.730      ;
; 2.435 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[18]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 2.730      ;
; 2.435 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[19]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 2.730      ;
; 2.692 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[0]                                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.992      ;
; 2.692 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[3]                                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.992      ;
; 2.692 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[2]                                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.992      ;
; 2.692 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.UpdateMaxState                                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.992      ;
; 2.692 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[1]                                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.992      ;
; 2.704 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.VoterState                                                                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.010      ;
; 2.704 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.MaxClassState                                                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.010      ;
; 2.704 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.ClassState                                                                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.010      ;
; 2.704 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.InitState                                                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.010      ;
; 2.704 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                                                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.010      ;
; 2.704 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterEn                                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.010      ;
; 2.704 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.010      ;
; 2.764 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[0]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.066      ;
; 2.764 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[1]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.066      ;
; 2.764 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[2]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.066      ;
; 2.764 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[3]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.066      ;
; 2.764 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[4]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.066      ;
; 2.764 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[5]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.066      ;
; 2.764 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[6]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.066      ;
; 2.764 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[7]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.066      ;
; 2.764 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[8]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.066      ;
; 2.764 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[9]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.066      ;
; 2.787 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[0]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 3.086      ;
; 2.787 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[1]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 3.086      ;
; 2.787 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[2]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 3.086      ;
; 2.787 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[3]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 3.086      ;
; 2.787 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[4]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 3.086      ;
; 2.787 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[5]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 3.086      ;
; 2.787 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[6]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 3.086      ;
; 2.787 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[7]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 3.086      ;
; 2.787 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[8]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 3.086      ;
; 2.787 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[9]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 3.086      ;
; 3.109 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[0]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 3.418      ;
; 3.109 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[1]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 3.418      ;
; 3.109 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[2]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 3.418      ;
; 3.109 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[3]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 3.418      ;
; 3.109 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[4]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 3.418      ;
; 3.109 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[5]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 3.418      ;
; 3.109 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[6]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 3.418      ;
; 3.109 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[7]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 3.418      ;
; 3.109 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[8]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 3.418      ;
; 3.109 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[9]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 3.418      ;
; 3.432 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxKRamSel                                                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.738      ;
; 3.432 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[0]                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.738      ;
; 3.432 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[1]                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.738      ;
; 3.432 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[2]                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.738      ;
; 3.432 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[3]                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.738      ;
; 3.432 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamWrEn                                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.738      ;
; 3.519 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[10]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.824      ;
; 3.519 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[11]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.824      ;
; 3.519 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[12]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.824      ;
; 3.519 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[13]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.824      ;
; 3.519 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[14]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.824      ;
; 3.519 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[15]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.824      ;
; 3.519 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[16]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.824      ;
; 3.519 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[17]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.824      ;
; 3.519 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[18]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.824      ;
; 3.519 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[19]                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.824      ;
; 3.614 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_039|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 3.926      ;
; 3.614 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_039|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 3.926      ;
; 3.614 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_034|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 3.926      ;
; 3.614 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.020      ; 3.940      ;
; 3.614 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.020      ; 3.940      ;
; 3.614 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.020      ; 3.940      ;
; 3.614 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|read_latency_shift_reg[0]                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.020      ; 3.940      ;
; 3.614 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.021      ; 3.941      ;
; 3.614 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.021      ; 3.941      ;
; 3.614 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.020      ; 3.940      ;
; 3.614 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.020      ; 3.940      ;
; 3.614 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|waitrequest_reset_override                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.017      ; 3.937      ;
; 3.614 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[0]                                                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.014      ; 3.934      ;
; 3.614 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[1]                                                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.014      ; 3.934      ;
; 3.614 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.020      ; 3.940      ;
; 3.614 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.009      ; 3.929      ;
; 3.614 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.010      ; 3.930      ;
; 3.614 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.013      ; 3.933      ;
; 3.614 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 3.913      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                              ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[14]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.127      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.127      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.127      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[15]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.127      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.129      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.128      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.129      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.127      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[13]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.127      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.128      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[12]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.127      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.128      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[10]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.127      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.127      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.127      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.129      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[4]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.127      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.128      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[3]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.127      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.128      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[2]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.127      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.129      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.129      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.128      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.128      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.128      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.128      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.128      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.129      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.128      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.128      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.128      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.128      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.128      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.129      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.128      ;
; 2.831 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.129      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.021     ; 3.117      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.021     ; 3.117      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.021     ; 3.117      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 3.124      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.021     ; 3.117      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.021     ; 3.117      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.021     ; 3.117      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.021     ; 3.117      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.021     ; 3.117      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.023     ; 3.115      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R1                                                                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.023     ; 3.115      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[14]                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 3.121      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[14]                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 3.123      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.128      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[15]                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 3.121      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[15]                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.128      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[7]                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 3.121      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[7]                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[7]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[13]                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 3.121      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[13]                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.128      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[12]                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 3.120      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[12]                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.128      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.128      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[11]                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 3.121      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[11]                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 3.121      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[11]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 3.121      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[10]                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 3.121      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[10]                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[9]                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 3.121      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[9]                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 3.121      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[9]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 3.121      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 3.123      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[8]                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.023     ; 3.115      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[8]                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.023     ; 3.115      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[8]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 3.120      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[6]                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 3.121      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[6]                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[6]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 3.123      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[5]                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 3.121      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[5]                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[5]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 3.122      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.128      ;
; 2.832 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[4]                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.025     ; 3.113      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_bytena_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg1   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg2   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg3   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg4   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg5   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg6   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg7   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_memory_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a10~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a11~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a12~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a13~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a14~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a15~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg4  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg5  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg6  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg7  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg1 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg2 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg3 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg4 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg5 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg6 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg7 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg8 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_bytena_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg1  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg2  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg3  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg4  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg5  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg6  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg7  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a17~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a18~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a18~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a19~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a19~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a1~portb_memory_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a20~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a20~portb_memory_reg0  ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                  ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                  ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                  ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                  ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altpll_1|sd1|pll|clk[0]'                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------+
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[10]                                    ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[10]                                    ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[2]                                     ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[2]                                     ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock1'                                                                   ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                    ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------+
; 2.475 ; 5.416        ; 2.941          ; Port Rate        ; clock1 ; Rise       ; clk_0                     ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[0]   ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[0]   ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[1]   ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[1]   ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[2]   ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[2]   ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|inclk[0] ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|inclk[0] ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; clk_0|combout             ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; clk_0|combout             ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_1_clk_in_clk'                                                                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|clk[0]   ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|clk[0]   ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|inclk[0] ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|inclk[0] ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_1_clk_in_clk ; Rise       ; clk_1_clk_in_clk|combout  ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_1_clk_in_clk ; Rise       ; clk_1_clk_in_clk|combout  ;
; 38.725 ; 41.666       ; 2.941          ; Port Rate        ; clk_1_clk_in_clk ; Rise       ; clk_1_clk_in_clk          ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.223 ; 100.000      ; 2.777          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 8.026 ; 8.026 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 7.622 ; 7.622 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 7.902 ; 7.902 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 7.861 ; 7.861 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 7.706 ; 7.706 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 7.109 ; 7.109 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 8.026 ; 8.026 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 7.400 ; 7.400 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 7.431 ; 7.431 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 7.353 ; 7.353 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 7.395 ; 7.395 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 7.425 ; 7.425 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 7.031 ; 7.031 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 7.249 ; 7.249 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 7.278 ; 7.278 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 7.175 ; 7.175 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 7.254 ; 7.254 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGB_n_to_the_usbFIFOCtrl_0                 ; clock1     ; 7.991 ; 7.991 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGC_n_to_the_usbFIFOCtrl_0                 ; clock1     ; 7.957 ; 7.957 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 1.441 ; 1.441 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 1.406 ; 1.406 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 1.434 ; 1.434 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 1.406 ; 1.406 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 1.396 ; 1.396 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 1.411 ; 1.411 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 1.412 ; 1.412 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 1.418 ; 1.418 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 1.389 ; 1.389 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 1.418 ; 1.418 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 1.421 ; 1.421 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 1.428 ; 1.428 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 1.428 ; 1.428 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 1.439 ; 1.439 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 1.406 ; 1.406 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 1.424 ; 1.424 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 1.411 ; 1.411 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 1.431 ; 1.431 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 1.441 ; 1.441 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 1.400 ; 1.400 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 1.430 ; 1.430 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 1.410 ; 1.410 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 1.420 ; 1.420 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 1.431 ; 1.431 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 1.433 ; 1.433 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 1.441 ; 1.441 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 1.409 ; 1.409 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 1.409 ; 1.409 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 1.425 ; 1.425 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; -6.765 ; -6.765 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; -7.356 ; -7.356 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; -7.636 ; -7.636 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; -7.595 ; -7.595 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; -7.440 ; -7.440 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; -6.843 ; -6.843 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; -7.760 ; -7.760 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; -7.134 ; -7.134 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; -7.165 ; -7.165 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; -7.087 ; -7.087 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; -7.129 ; -7.129 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; -7.159 ; -7.159 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; -6.765 ; -6.765 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; -6.983 ; -6.983 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; -7.012 ; -7.012 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; -6.909 ; -6.909 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; -6.988 ; -6.988 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGB_n_to_the_usbFIFOCtrl_0                 ; clock1     ; -7.335 ; -7.335 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGC_n_to_the_usbFIFOCtrl_0                 ; clock1     ; -7.164 ; -7.164 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; -1.162 ; -1.162 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; -1.179 ; -1.179 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; -1.207 ; -1.207 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; -1.202 ; -1.202 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; -1.179 ; -1.179 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; -1.169 ; -1.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; -1.184 ; -1.184 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; -1.185 ; -1.185 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; -1.191 ; -1.191 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; -1.162 ; -1.162 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; -1.191 ; -1.191 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; -1.194 ; -1.194 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; -1.201 ; -1.201 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; -1.201 ; -1.201 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; -1.212 ; -1.212 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; -1.179 ; -1.179 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; -1.197 ; -1.197 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; -1.184 ; -1.184 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; -1.202 ; -1.202 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; -1.202 ; -1.202 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; -1.204 ; -1.204 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; -1.214 ; -1.214 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; -1.173 ; -1.173 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; -1.203 ; -1.203 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; -1.183 ; -1.183 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; -1.193 ; -1.193 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; -1.204 ; -1.204 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; -1.206 ; -1.206 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; -1.214 ; -1.214 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; -1.182 ; -1.182 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; -1.182 ; -1.182 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; -1.202 ; -1.202 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; -1.198 ; -1.198 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; FIFO_add_from_the_usbFIFOCtrl_0[*]           ; clock1     ; 5.302 ; 5.302 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[0]          ; clock1     ; 4.866 ; 4.866 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[1]          ; clock1     ; 5.302 ; 5.302 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 5.675 ; 5.675 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 5.277 ; 5.277 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 4.956 ; 4.956 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 4.937 ; 4.937 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 5.266 ; 5.266 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 4.926 ; 4.926 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 5.254 ; 5.254 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 5.269 ; 5.269 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 5.236 ; 5.236 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 5.230 ; 5.230 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 5.254 ; 5.254 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 5.675 ; 5.675 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 5.233 ; 5.233 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 4.933 ; 4.933 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 4.927 ; 4.927 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 4.490 ; 4.490 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 4.509 ; 4.509 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_oe_n_from_the_usbFIFOCtrl_0             ; clock1     ; 5.269 ; 5.269 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_pktend_from_the_usbFIFOCtrl_0           ; clock1     ; 6.366 ; 6.366 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_rd_n_from_the_usbFIFOCtrl_0             ; clock1     ; 5.297 ; 5.297 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_wr_n_from_the_usbFIFOCtrl_0             ; clock1     ; 5.291 ; 5.291 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; led_from_the_usbFIFOCtrl_0[*]                ; clock1     ; 8.530 ; 8.530 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[0]               ; clock1     ; 7.735 ; 7.735 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[1]               ; clock1     ; 8.530 ; 8.530 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[2]               ; clock1     ; 8.520 ; 8.520 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; altpll_0_c1_clk                              ; clock1     ; 1.139 ;       ; Rise       ; altpll_0|sd1|pll|clk[1] ;
; altpll_0_c1_clk                              ; clock1     ;       ; 1.139 ; Fall       ; altpll_0|sd1|pll|clk[1] ;
; out_port_from_the_pio_0[*]                   ; clock1     ; 6.772 ; 6.772 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[0]                  ; clock1     ; 6.370 ; 6.370 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[1]                  ; clock1     ; 6.312 ; 6.312 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[2]                  ; clock1     ; 6.626 ; 6.626 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[3]                  ; clock1     ; 6.336 ; 6.336 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[4]                  ; clock1     ; 5.855 ; 5.855 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[5]                  ; clock1     ; 5.939 ; 5.939 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[6]                  ; clock1     ; 6.529 ; 6.529 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[7]                  ; clock1     ; 6.772 ; 6.772 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_addr_from_the_sdram_0[*]                  ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[0]                 ; clock1     ; 3.156 ; 3.156 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[1]                 ; clock1     ; 3.136 ; 3.136 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[2]                 ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[3]                 ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[4]                 ; clock1     ; 3.117 ; 3.117 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[5]                 ; clock1     ; 3.136 ; 3.136 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[6]                 ; clock1     ; 3.156 ; 3.156 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[7]                 ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[8]                 ; clock1     ; 3.142 ; 3.142 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[9]                 ; clock1     ; 3.119 ; 3.119 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[10]                ; clock1     ; 3.156 ; 3.156 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[11]                ; clock1     ; 3.128 ; 3.128 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ba_from_the_sdram_0[*]                    ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[0]                   ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[1]                   ; clock1     ; 3.143 ; 3.143 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cas_n_from_the_sdram_0                    ; clock1     ; 3.159 ; 3.159 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cs_n_from_the_sdram_0                     ; clock1     ; 3.148 ; 3.148 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 3.171 ; 3.171 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 3.135 ; 3.135 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 3.167 ; 3.167 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 3.135 ; 3.135 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 3.125 ; 3.125 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 3.150 ; 3.150 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 3.129 ; 3.129 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 3.160 ; 3.160 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 3.153 ; 3.153 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 3.153 ; 3.153 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 3.162 ; 3.162 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 3.135 ; 3.135 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 3.157 ; 3.157 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 3.130 ; 3.130 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 3.150 ; 3.150 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 3.160 ; 3.160 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 3.171 ; 3.171 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 3.151 ; 3.151 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 3.161 ; 3.161 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 3.170 ; 3.170 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 3.168 ; 3.168 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 3.160 ; 3.160 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 3.156 ; 3.156 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dqm_from_the_sdram_0[*]                   ; clock1     ; 3.169 ; 3.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[0]                  ; clock1     ; 3.169 ; 3.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[1]                  ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[2]                  ; clock1     ; 3.157 ; 3.157 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[3]                  ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ras_n_from_the_sdram_0                    ; clock1     ; 3.159 ; 3.159 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_we_n_from_the_sdram_0                     ; clock1     ; 3.169 ; 3.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; FIFO_add_from_the_usbFIFOCtrl_0[*]           ; clock1     ; 4.866 ; 4.866 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[0]          ; clock1     ; 4.866 ; 4.866 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[1]          ; clock1     ; 5.302 ; 5.302 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 4.490 ; 4.490 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 5.277 ; 5.277 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 4.956 ; 4.956 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 4.937 ; 4.937 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 5.266 ; 5.266 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 4.926 ; 4.926 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 5.254 ; 5.254 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 5.269 ; 5.269 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 5.236 ; 5.236 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 5.230 ; 5.230 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 5.254 ; 5.254 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 5.675 ; 5.675 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 5.233 ; 5.233 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 4.933 ; 4.933 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 4.927 ; 4.927 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 4.490 ; 4.490 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 4.509 ; 4.509 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_oe_n_from_the_usbFIFOCtrl_0             ; clock1     ; 5.269 ; 5.269 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_pktend_from_the_usbFIFOCtrl_0           ; clock1     ; 5.866 ; 5.866 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_rd_n_from_the_usbFIFOCtrl_0             ; clock1     ; 5.297 ; 5.297 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_wr_n_from_the_usbFIFOCtrl_0             ; clock1     ; 5.291 ; 5.291 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; led_from_the_usbFIFOCtrl_0[*]                ; clock1     ; 7.735 ; 7.735 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[0]               ; clock1     ; 7.735 ; 7.735 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[1]               ; clock1     ; 8.530 ; 8.530 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[2]               ; clock1     ; 8.520 ; 8.520 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; altpll_0_c1_clk                              ; clock1     ; 1.139 ;       ; Rise       ; altpll_0|sd1|pll|clk[1] ;
; altpll_0_c1_clk                              ; clock1     ;       ; 1.139 ; Fall       ; altpll_0|sd1|pll|clk[1] ;
; out_port_from_the_pio_0[*]                   ; clock1     ; 5.855 ; 5.855 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[0]                  ; clock1     ; 6.370 ; 6.370 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[1]                  ; clock1     ; 6.312 ; 6.312 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[2]                  ; clock1     ; 6.626 ; 6.626 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[3]                  ; clock1     ; 6.336 ; 6.336 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[4]                  ; clock1     ; 5.855 ; 5.855 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[5]                  ; clock1     ; 5.939 ; 5.939 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[6]                  ; clock1     ; 6.529 ; 6.529 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[7]                  ; clock1     ; 6.772 ; 6.772 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_addr_from_the_sdram_0[*]                  ; clock1     ; 3.117 ; 3.117 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[0]                 ; clock1     ; 3.156 ; 3.156 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[1]                 ; clock1     ; 3.136 ; 3.136 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[2]                 ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[3]                 ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[4]                 ; clock1     ; 3.117 ; 3.117 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[5]                 ; clock1     ; 3.136 ; 3.136 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[6]                 ; clock1     ; 3.156 ; 3.156 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[7]                 ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[8]                 ; clock1     ; 3.142 ; 3.142 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[9]                 ; clock1     ; 3.119 ; 3.119 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[10]                ; clock1     ; 3.156 ; 3.156 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[11]                ; clock1     ; 3.128 ; 3.128 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ba_from_the_sdram_0[*]                    ; clock1     ; 3.143 ; 3.143 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[0]                   ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[1]                   ; clock1     ; 3.143 ; 3.143 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cas_n_from_the_sdram_0                    ; clock1     ; 3.159 ; 3.159 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cs_n_from_the_sdram_0                     ; clock1     ; 3.148 ; 3.148 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 3.099 ; 3.099 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 3.109 ; 3.109 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 3.126 ; 3.126 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 3.109 ; 3.109 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 3.099 ; 3.099 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 3.124 ; 3.124 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 3.103 ; 3.103 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 3.137 ; 3.137 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 3.106 ; 3.106 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 3.137 ; 3.137 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 3.134 ; 3.134 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 3.127 ; 3.127 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 3.127 ; 3.127 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 3.136 ; 3.136 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 3.109 ; 3.109 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 3.131 ; 3.131 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 3.104 ; 3.104 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 3.126 ; 3.126 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 3.126 ; 3.126 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 3.124 ; 3.124 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 3.134 ; 3.134 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 3.115 ; 3.115 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 3.145 ; 3.145 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 3.125 ; 3.125 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 3.135 ; 3.135 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 3.144 ; 3.144 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 3.142 ; 3.142 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 3.134 ; 3.134 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 3.106 ; 3.106 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 3.106 ; 3.106 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 3.126 ; 3.126 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 3.130 ; 3.130 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dqm_from_the_sdram_0[*]                   ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[0]                  ; clock1     ; 3.169 ; 3.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[1]                  ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[2]                  ; clock1     ; 3.157 ; 3.157 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[3]                  ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ras_n_from_the_sdram_0                    ; clock1     ; 3.159 ; 3.159 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_we_n_from_the_sdram_0                     ; clock1     ; 3.169 ; 3.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                             ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 4.769 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 5.628 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 5.632 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 5.622 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 5.618 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 5.588 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 5.622 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 5.192 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 5.192 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 5.187 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 5.223 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 5.223 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 5.170 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 5.218 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 5.218 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 5.143 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 4.769 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                     ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 4.769 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 5.628 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 5.632 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 5.622 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 5.618 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 5.588 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 5.622 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 5.192 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 5.192 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 5.187 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 5.223 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 5.223 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 5.170 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 5.218 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 5.218 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 5.143 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 4.769 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                     ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; Data Port                                    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 4.769     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 5.628     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 5.632     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 5.622     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 5.618     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 5.588     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 5.622     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 5.192     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 5.192     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 5.187     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 5.223     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 5.223     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 5.170     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 5.218     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 5.218     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 5.143     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 4.769     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                             ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; Data Port                                    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 4.769     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 5.628     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 5.632     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 5.622     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 5.618     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 5.588     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 5.622     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 5.192     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 5.192     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 5.187     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 5.223     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 5.223     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 5.170     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 5.218     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 5.218     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 5.143     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 4.769     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+


+--------------------------------------------------+
; Fast Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; altpll_0|sd1|pll|clk[2] ; -1.949 ; -2994.180     ;
; altpll_0|sd1|pll|clk[0] ; 3.629  ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 7.377  ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Fast Model Hold Summary                         ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; altpll_0|sd1|pll|clk[0] ; 0.215 ; 0.000         ;
; altpll_0|sd1|pll|clk[2] ; 0.215 ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 0.215 ; 0.000         ;
+-------------------------+-------+---------------+


+--------------------------------------------------+
; Fast Model Recovery Summary                      ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; altpll_0|sd1|pll|clk[2] ; -0.147 ; -16.938       ;
; altpll_0|sd1|pll|clk[0] ; 3.682  ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 7.998  ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Fast Model Removal Summary                      ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; altpll_0|sd1|pll|clk[2] ; 0.584 ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 0.820 ; 0.000         ;
; altpll_0|sd1|pll|clk[0] ; 1.599 ; 0.000         ;
+-------------------------+-------+---------------+


+--------------------------------------------------+
; Fast Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; altpll_0|sd1|pll|clk[2] ; -1.225 ; -3777.843     ;
; altpll_0|sd1|pll|clk[0] ; 1.708  ; 0.000         ;
; clock1                  ; 2.708  ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 3.189  ; 0.000         ;
; clk_1_clk_in_clk        ; 20.833 ; 0.000         ;
; altera_reserved_tck     ; 97.778 ; 0.000         ;
+-------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                             ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -1.949 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_we_reg        ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[2]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 3.713      ;
; -1.949 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg0  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[2]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 3.713      ;
; -1.949 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg1  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[2]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 3.713      ;
; -1.949 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg2  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[2]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 3.713      ;
; -1.949 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg3  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[2]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 3.713      ;
; -1.949 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg4  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[2]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 3.713      ;
; -1.949 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg5  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[2]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 3.713      ;
; -1.949 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg6  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[2]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 3.713      ;
; -1.949 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg7  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[2]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 3.713      ;
; -1.949 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg8  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[2]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 3.713      ;
; -1.949 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg9  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[2]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 3.713      ;
; -1.949 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg10 ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[2]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 3.713      ;
; -1.949 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg11 ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[2]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 3.713      ;
; -1.910 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a25~porta_we_reg        ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[1]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.672      ;
; -1.910 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a25~porta_address_reg0  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[1]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.672      ;
; -1.910 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a25~porta_address_reg1  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[1]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.672      ;
; -1.910 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a25~porta_address_reg2  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[1]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.672      ;
; -1.910 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a25~porta_address_reg3  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[1]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.672      ;
; -1.910 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a25~porta_address_reg4  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[1]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.672      ;
; -1.910 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a25~porta_address_reg5  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[1]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.672      ;
; -1.910 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a25~porta_address_reg6  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[1]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.672      ;
; -1.910 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a25~porta_address_reg7  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[1]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.672      ;
; -1.910 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a25~porta_address_reg8  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[1]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.672      ;
; -1.910 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a25~porta_address_reg9  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[1]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.672      ;
; -1.910 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a25~porta_address_reg10 ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[1]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.672      ;
; -1.910 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a25~porta_address_reg11 ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[1]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.672      ;
; -1.903 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_we_reg         ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.663      ;
; -1.903 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_address_reg0   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.663      ;
; -1.903 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_address_reg1   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.663      ;
; -1.903 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_address_reg2   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.663      ;
; -1.903 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_address_reg3   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.663      ;
; -1.903 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_address_reg4   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.663      ;
; -1.903 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_address_reg5   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.663      ;
; -1.903 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_address_reg6   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.663      ;
; -1.903 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_address_reg7   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.663      ;
; -1.903 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_address_reg8   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.663      ;
; -1.903 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_address_reg9   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.663      ;
; -1.903 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_address_reg10  ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.663      ;
; -1.903 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_address_reg11  ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.663      ;
; -1.858 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a0~porta_we_reg         ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[0]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.620      ;
; -1.858 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a0~porta_address_reg0   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[0]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.620      ;
; -1.858 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a0~porta_address_reg1   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[0]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.620      ;
; -1.858 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a0~porta_address_reg2   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[0]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.620      ;
; -1.858 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a0~porta_address_reg3   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[0]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.620      ;
; -1.858 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a0~porta_address_reg4   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[0]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.620      ;
; -1.858 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a0~porta_address_reg5   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[0]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.620      ;
; -1.858 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a0~porta_address_reg6   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[0]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.620      ;
; -1.858 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a0~porta_address_reg7   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[0]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.620      ;
; -1.858 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a0~porta_address_reg8   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[0]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.620      ;
; -1.858 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a0~porta_address_reg9   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[0]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.620      ;
; -1.858 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a0~porta_address_reg10  ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[0]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.620      ;
; -1.858 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a0~porta_address_reg11  ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[0]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.620      ;
; -1.813 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_we_reg        ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.579      ;
; -1.813 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg0  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.579      ;
; -1.813 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg1  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.579      ;
; -1.813 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg2  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.579      ;
; -1.813 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg3  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.579      ;
; -1.813 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg4  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.579      ;
; -1.813 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg5  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.579      ;
; -1.813 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg6  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.579      ;
; -1.813 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg7  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.579      ;
; -1.813 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg8  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.579      ;
; -1.813 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg9  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.579      ;
; -1.813 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg10 ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.579      ;
; -1.813 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg11 ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.579      ;
; -1.803 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a3~porta_we_reg         ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.569      ;
; -1.803 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a3~porta_address_reg0   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.569      ;
; -1.803 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a3~porta_address_reg1   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.569      ;
; -1.803 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a3~porta_address_reg2   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.569      ;
; -1.803 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a3~porta_address_reg3   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.569      ;
; -1.803 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a3~porta_address_reg4   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.569      ;
; -1.803 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a3~porta_address_reg5   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.569      ;
; -1.803 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a3~porta_address_reg6   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.569      ;
; -1.803 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a3~porta_address_reg7   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.569      ;
; -1.803 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a3~porta_address_reg8   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.569      ;
; -1.803 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a3~porta_address_reg9   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.569      ;
; -1.803 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a3~porta_address_reg10  ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.569      ;
; -1.803 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a3~porta_address_reg11  ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.569      ;
; -1.795 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]                                                                                                 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_bytena_reg0 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.074      ; 3.673      ;
; -1.792 ; nios_sys_dma:dma|control[0]                                                                                                           ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.009      ; 3.638      ;
; -1.792 ; nios_sys_dma:dma|control[0]                                                                                                           ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.009      ; 3.638      ;
; -1.786 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_we_reg        ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 3.554      ;
; -1.786 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg0  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 3.554      ;
; -1.786 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg1  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 3.554      ;
; -1.786 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg2  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 3.554      ;
; -1.786 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg3  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 3.554      ;
; -1.786 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg4  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 3.554      ;
; -1.786 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg5  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 3.554      ;
; -1.786 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg6  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 3.554      ;
; -1.786 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg7  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 3.554      ;
; -1.786 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg8  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 3.554      ;
; -1.786 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg9  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 3.554      ;
; -1.786 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg10 ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 3.554      ;
; -1.786 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg11 ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[6]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 3.554      ;
; -1.774 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a21~porta_we_reg        ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[5]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 3.550      ;
; -1.774 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a21~porta_address_reg0  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[5]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 3.550      ;
; -1.774 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a21~porta_address_reg1  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[5]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 3.550      ;
; -1.774 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a21~porta_address_reg2  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[5]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 3.550      ;
; -1.774 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a21~porta_address_reg3  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[5]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 3.550      ;
; -1.774 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a21~porta_address_reg4  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[5]                                                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 3.550      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                            ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 3.629 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 1.825      ;
; 3.629 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 1.825      ;
; 3.652 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.009      ; 1.805      ;
; 3.652 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.009      ; 1.805      ;
; 3.652 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.009      ; 1.805      ;
; 3.652 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.009      ; 1.805      ;
; 3.652 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.009      ; 1.805      ;
; 3.652 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.009      ; 1.805      ;
; 3.652 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.009      ; 1.805      ;
; 3.652 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.009      ; 1.805      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.791      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.791      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.791      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[12]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.791      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[3]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.791      ;
; 3.660 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.793      ;
; 3.660 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.010      ; 1.798      ;
; 3.660 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.010      ; 1.798      ;
; 3.660 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.010      ; 1.798      ;
; 3.660 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.793      ;
; 3.660 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.793      ;
; 3.660 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.010      ; 1.798      ;
; 3.660 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.010      ; 1.798      ;
; 3.660 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.793      ;
; 3.660 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.793      ;
; 3.660 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.010      ; 1.798      ;
; 3.660 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.793      ;
; 3.660 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.793      ;
; 3.660 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.793      ;
; 3.660 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.793      ;
; 3.660 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.010      ; 1.798      ;
; 3.660 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.010      ; 1.798      ;
; 3.660 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.786      ;
; 3.660 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.786      ;
; 3.660 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.786      ;
; 3.660 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[12]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.786      ;
; 3.660 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[3]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.786      ;
; 3.663 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.783      ;
; 3.663 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.783      ;
; 3.663 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.783      ;
; 3.663 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[12]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.783      ;
; 3.663 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[3]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.783      ;
; 3.665 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 1.789      ;
; 3.665 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 1.789      ;
; 3.686 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.007      ; 1.769      ;
; 3.686 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.007      ; 1.769      ;
; 3.687 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.009      ; 1.770      ;
; 3.687 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.009      ; 1.770      ;
; 3.687 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.009      ; 1.770      ;
; 3.687 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.009      ; 1.770      ;
; 3.687 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.009      ; 1.770      ;
; 3.687 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.009      ; 1.770      ;
; 3.687 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.009      ; 1.770      ;
; 3.689 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.007      ; 1.766      ;
; 3.689 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.007      ; 1.766      ;
; 3.691 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.008      ; 1.765      ;
; 3.691 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.008      ; 1.765      ;
; 3.701 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.752      ;
; 3.701 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.752      ;
; 3.701 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.752      ;
; 3.701 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.752      ;
; 3.701 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.752      ;
; 3.701 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.752      ;
; 3.701 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.752      ;
; 3.701 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.744      ;
; 3.701 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.744      ;
; 3.701 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.744      ;
; 3.701 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[12]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.744      ;
; 3.701 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[3]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.744      ;
; 3.703 ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.746      ;
; 3.703 ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.746      ;
; 3.707 ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                              ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.742      ;
; 3.707 ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                              ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.742      ;
; 3.715 ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 1.725      ;
; 3.715 ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 1.725      ;
; 3.715 ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[13]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 1.725      ;
; 3.715 ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[12]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 1.725      ;
; 3.715 ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[4]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 1.725      ;
; 3.715 ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 1.725      ;
; 3.715 ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[1]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 1.725      ;
; 3.719 ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                              ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 1.721      ;
; 3.719 ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                              ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 1.721      ;
; 3.719 ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                              ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[13]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 1.721      ;
; 3.719 ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                              ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[12]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 1.721      ;
; 3.719 ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                              ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[4]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 1.721      ;
; 3.719 ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                              ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 1.721      ;
; 3.719 ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                              ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[1]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 1.721      ;
; 3.734 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.711      ;
; 3.734 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.711      ;
; 3.734 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[13]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.711      ;
; 3.734 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[12]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.711      ;
; 3.734 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[4]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.711      ;
; 3.734 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.711      ;
; 3.734 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[1]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.711      ;
; 3.735 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.710      ;
; 3.735 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.710      ;
; 3.735 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[13]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.710      ;
; 3.735 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[12]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.710      ;
; 3.735 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[4]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.710      ;
; 3.735 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.710      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 7.377 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; distancecore:distancecore_0|CustomReader:c_0|Q[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 3.061      ;
; 7.377 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; distancecore:distancecore_0|CustomReader:c_0|T[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 3.061      ;
; 7.377 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; distancecore:distancecore_0|CustomReader:c_0|Q[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 3.061      ;
; 7.377 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; distancecore:distancecore_0|CustomReader:c_0|T[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 3.061      ;
; 7.383 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; distancecore:distancecore_0|CustomReader:c_0|T[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 3.057      ;
; 7.383 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; distancecore:distancecore_0|CustomReader:c_0|Q[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 3.057      ;
; 7.383 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; distancecore:distancecore_0|CustomReader:c_0|T[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 3.057      ;
; 7.383 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; distancecore:distancecore_0|CustomReader:c_0|Q[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 3.057      ;
; 7.384 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; distancecore:distancecore_0|CustomReader:c_0|T[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 3.057      ;
; 7.384 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; distancecore:distancecore_0|CustomReader:c_0|Q[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 3.057      ;
; 7.394 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; distancecore:distancecore_0|CustomReader:c_0|Q[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 3.051      ;
; 7.394 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; distancecore:distancecore_0|CustomReader:c_0|T[6] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 3.051      ;
; 7.394 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; distancecore:distancecore_0|CustomReader:c_0|Q[9] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 3.051      ;
; 7.404 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; distancecore:distancecore_0|CustomReader:c_0|T[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 3.039      ;
; 7.404 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; distancecore:distancecore_0|CustomReader:c_0|Q[6] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 3.039      ;
; 7.404 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; distancecore:distancecore_0|CustomReader:c_0|T[7] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 3.039      ;
; 7.404 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; distancecore:distancecore_0|CustomReader:c_0|T[8] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 3.039      ;
; 7.406 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 3.051      ;
; 7.406 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 3.051      ;
; 7.406 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 3.051      ;
; 7.406 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 3.051      ;
; 7.412 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 3.047      ;
; 7.412 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 3.047      ;
; 7.412 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 3.047      ;
; 7.412 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 3.047      ;
; 7.413 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 3.047      ;
; 7.413 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 3.047      ;
; 7.417 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; distancecore:distancecore_0|CustomReader:c_0|Q[7] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 3.025      ;
; 7.417 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; distancecore:distancecore_0|CustomReader:c_0|Q[8] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 3.025      ;
; 7.417 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; distancecore:distancecore_0|CustomReader:c_0|T[9] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 3.025      ;
; 7.423 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.016      ; 3.041      ;
; 7.423 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[6] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.016      ; 3.041      ;
; 7.423 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[9] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.016      ; 3.041      ;
; 7.423 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 3.034      ;
; 7.423 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 3.034      ;
; 7.423 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 3.034      ;
; 7.423 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 3.034      ;
; 7.429 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 3.030      ;
; 7.429 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 3.030      ;
; 7.429 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 3.030      ;
; 7.429 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 3.030      ;
; 7.430 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 3.030      ;
; 7.430 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 3.030      ;
; 7.433 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 3.029      ;
; 7.433 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[6] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 3.029      ;
; 7.433 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[7] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 3.029      ;
; 7.433 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[8] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 3.029      ;
; 7.440 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.016      ; 3.024      ;
; 7.440 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[6] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.016      ; 3.024      ;
; 7.440 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[9] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.016      ; 3.024      ;
; 7.446 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[7] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 3.015      ;
; 7.446 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[8] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 3.015      ;
; 7.446 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[9] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 3.015      ;
; 7.450 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 3.012      ;
; 7.450 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[6] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 3.012      ;
; 7.450 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[7] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 3.012      ;
; 7.450 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[8] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 3.012      ;
; 7.463 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[7] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 2.998      ;
; 7.463 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[8] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 2.998      ;
; 7.463 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[9] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 2.998      ;
; 7.487 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.970      ;
; 7.487 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.970      ;
; 7.487 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.970      ;
; 7.487 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.970      ;
; 7.493 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.966      ;
; 7.493 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.966      ;
; 7.493 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.966      ;
; 7.493 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.966      ;
; 7.494 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.966      ;
; 7.494 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.966      ;
; 7.500 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[15]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.957      ;
; 7.500 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[15]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.957      ;
; 7.500 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[15]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.957      ;
; 7.500 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[15]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.957      ;
; 7.503 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; distancecore:distancecore_0|CustomReader:c_0|Q[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 2.935      ;
; 7.503 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; distancecore:distancecore_0|CustomReader:c_0|T[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 2.935      ;
; 7.503 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; distancecore:distancecore_0|CustomReader:c_0|Q[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 2.935      ;
; 7.503 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; distancecore:distancecore_0|CustomReader:c_0|T[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 2.935      ;
; 7.504 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.016      ; 2.960      ;
; 7.504 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[6] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.016      ; 2.960      ;
; 7.504 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[9] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.016      ; 2.960      ;
; 7.506 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[15]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.953      ;
; 7.506 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[15]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.953      ;
; 7.506 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[15]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.953      ;
; 7.506 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[15]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.953      ;
; 7.507 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[15]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.953      ;
; 7.507 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[15]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.953      ;
; 7.509 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; distancecore:distancecore_0|CustomReader:c_0|T[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 2.931      ;
; 7.509 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; distancecore:distancecore_0|CustomReader:c_0|Q[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 2.931      ;
; 7.509 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; distancecore:distancecore_0|CustomReader:c_0|T[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 2.931      ;
; 7.509 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; distancecore:distancecore_0|CustomReader:c_0|Q[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 2.931      ;
; 7.510 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; distancecore:distancecore_0|CustomReader:c_0|T[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.931      ;
; 7.510 ; altera_avalon_st_handshake_clock_crosser:crosser_041|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; distancecore:distancecore_0|CustomReader:c_0|Q[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.931      ;
; 7.514 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 2.948      ;
; 7.514 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[6] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 2.948      ;
; 7.514 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[7] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 2.948      ;
; 7.514 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[8] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 2.948      ;
; 7.517 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[15]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.016      ; 2.947      ;
; 7.517 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[15]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[6] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.016      ; 2.947      ;
; 7.517 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[15]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[9] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.016      ; 2.947      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.215 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                       ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter|count[0]                                                                                                   ; altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                    ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                     ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                     ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                             ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                     ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                     ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                     ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                     ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                                 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; usbFIFOCtrl:usbfifoctrl_0|readdata[11]                                                                                                               ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[11]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[6]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.238 ; usbFIFOCtrl:usbfifoctrl_0|readdata[9]                                                                                                                ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[9]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                            ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; usbFIFOCtrl:usbfifoctrl_0|readdata[7]                                                                                                                ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                        ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; usbFIFOCtrl:usbfifoctrl_0|readdata[6]                                                                                                                ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[6]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[10]                                                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[14]                                                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.250 ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                                 ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.277 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                    ; altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.429      ;
; 0.287 ; altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                            ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.439      ;
; 0.301 ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|state.W1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.453      ;
; 0.310 ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                                  ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.462      ;
; 0.313 ; usbFIFOCtrl:usbfifoctrl_0|readdata[5]                                                                                                                ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[5]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.465      ;
; 0.314 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                        ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.466      ;
; 0.315 ; usbFIFOCtrl:usbfifoctrl_0|readdata[15]                                                                                                               ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[15]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 0.471      ;
; 0.315 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[11]                                                                                                            ; usbFIFOCtrl:usbfifoctrl_0|readdata[11]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.467      ;
; 0.318 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                     ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.470      ;
; 0.319 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                        ; altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.471      ;
; 0.320 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[2]                                                            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 0.473      ;
; 0.321 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                        ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.473      ;
; 0.322 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                       ; altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                        ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 0.476      ;
; 0.326 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                        ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 0.477      ;
; 0.330 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                     ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.482      ;
; 0.333 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|state.R1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 0.484      ;
; 0.334 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[12]                                                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 0.487      ;
; 0.334 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[6]                                                            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 0.487      ;
; 0.335 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 0.486      ;
; 0.355 ; altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[8]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.359 ; altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[5]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                            ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                            ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[1]                                                            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                        ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[11]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[9]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[12]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                            ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[10]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|state.R1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.215 ; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                   ; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[0]                                                            ; altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[0]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                         ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[1]                                                            ; altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[1]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|writelength_eq_0                                                                                                                   ; nios_sys_dma:dma|writelength_eq_0                                                                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[0]                                                             ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[0]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[1]                                                             ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[1]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]                                             ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]                                                                 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[1]                                                                 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[1]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|fifo_empty                                                                   ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|fifo_empty                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_034|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altera_avalon_st_handshake_clock_crosser:crosser_034|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_cmd_xbar_mux_023:cmd_xbar_mux_025|prev_request[1]                                                                                          ; nios_sys_cmd_xbar_mux_023:cmd_xbar_mux_025|prev_request[1]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                      ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                      ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_039|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_039|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_044|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altera_avalon_st_handshake_clock_crosser:crosser_044|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_042|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altera_avalon_st_handshake_clock_crosser:crosser_042|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_043|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_043|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_035|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altera_avalon_st_handshake_clock_crosser:crosser_035|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_cmd_xbar_mux_023:cmd_xbar_mux_024|prev_request[1]                                                                                          ; nios_sys_cmd_xbar_mux_023:cmd_xbar_mux_024|prev_request[1]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                      ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                      ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_038|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_038|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_collision                                                         ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_collision                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|wr_address ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|wr_address ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_refs[0]                                                                                                ; nios_sys_sdram_controller:sdram_controller|i_refs[0]                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_refs[1]                                                                                                ; nios_sys_sdram_controller:sdram_controller|i_refs[1]                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_refs[2]                                                                                                ; nios_sys_sdram_controller:sdram_controller|i_refs[2]                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_next.111                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_next.111                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_count[0]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[0]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_count[1]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[1]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_count[2]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[2]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_next.000                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_next.000                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_state.000                                                                                              ; nios_sys_sdram_controller:sdram_controller|i_state.000                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_count[3]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[3]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_next.101                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_next.101                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_state.101                                                                                              ; nios_sys_sdram_controller:sdram_controller|i_state.101                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|init_done                                                                                                ; nios_sys_sdram_controller:sdram_controller|init_done                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_rnw                                                                                               ; nios_sys_sdram_controller:sdram_controller|active_rnw                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_next.000001000                                                                                         ; nios_sys_sdram_controller:sdram_controller|m_next.000001000                                                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_count[0]                                                                                               ; nios_sys_sdram_controller:sdram_controller|m_count[0]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_count[3]                                                                                               ; nios_sys_sdram_controller:sdram_controller|m_count[3]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_count[2]                                                                                               ; nios_sys_sdram_controller:sdram_controller|m_count[2]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_next.000010000                                                                                         ; nios_sys_sdram_controller:sdram_controller|m_next.000010000                                                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_next.010000000                                                                                         ; nios_sys_sdram_controller:sdram_controller|m_next.010000000                                                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|ack_refresh_request                                                                                      ; nios_sys_sdram_controller:sdram_controller|ack_refresh_request                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|refresh_request                                                                                          ; nios_sys_sdram_controller:sdram_controller|refresh_request                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_cs_n                                                                                              ; nios_sys_sdram_controller:sdram_controller|active_cs_n                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[21]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[21]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[16]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[16]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[15]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[15]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[19]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[19]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[20]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[20]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[17]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[17]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[18]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[18]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|rd_address ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|rd_address ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[9]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_addr[9]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[14]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[14]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[13]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[13]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[10]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[10]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[22]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[22]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[11]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[11]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[12]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[12]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|entries[0] ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|entries[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[23]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[23]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[15]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[15]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[31]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[31]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[7]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[7]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[14]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[14]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[22]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[22]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[30]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[30]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[6]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[6]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[13]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[13]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[29]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[29]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[21]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[21]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[5]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[5]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.215 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[0]                         ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[0]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[1]                         ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[1]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                            ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]         ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]         ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_032|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_032|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]       ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]       ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:fullreg_2_avalon_slave_0_translator|wait_latency_counter[1]                            ; altera_merlin_slave_translator:fullreg_2_avalon_slave_0_translator|wait_latency_counter[1]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:fullreg_2_avalon_slave_0_translator|wait_latency_counter[0]                            ; altera_merlin_slave_translator:fullreg_2_avalon_slave_0_translator|wait_latency_counter[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FullReg:fullreg_2|FullxD                                                                                              ; FullReg:fullreg_2|FullxD                                                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_031|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_031|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:endtsetreg_2_avalon_slave_0_translator|wait_latency_counter[1]                         ; altera_merlin_slave_translator:endtsetreg_2_avalon_slave_0_translator|wait_latency_counter[1]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:endtsetreg_2_avalon_slave_0_translator|wait_latency_counter[0]                         ; altera_merlin_slave_translator:endtsetreg_2_avalon_slave_0_translator|wait_latency_counter[0]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; EndTSetReg:endtsetreg_2|EndTSet                                                                                       ; EndTSetReg:endtsetreg_2|EndTSet                                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|NextStatexT.WAITRESET                                                    ; distancecore:distancecore_2|CustomReader:c_0|NextStatexT.WAITRESET                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|EndTSetOut                                                               ; distancecore:distancecore_2|CustomReader:c_0|EndTSetOut                                                               ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[0]                                              ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[0]                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[3]                                              ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[3]                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[2]                                              ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[2]                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.UpdateMaxState                                     ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.UpdateMaxState                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[1]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[1]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[2]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[2]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[3]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[3]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[4]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[4]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[5]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[5]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[6]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[6]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[7]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[7]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[0]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[0]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DropEn                                                         ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DropEn                                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:fullreg_1_avalon_slave_0_translator|wait_latency_counter[0]                            ; altera_merlin_slave_translator:fullreg_1_avalon_slave_0_translator|wait_latency_counter[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:fullreg_1_avalon_slave_0_translator|wait_latency_counter[1]                            ; altera_merlin_slave_translator:fullreg_1_avalon_slave_0_translator|wait_latency_counter[1]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:fullreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]         ; altera_avalon_sc_fifo:fullreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:fullreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]         ; altera_avalon_sc_fifo:fullreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:fullreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]       ; altera_avalon_sc_fifo:fullreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:fullreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]       ; altera_avalon_sc_fifo:fullreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FullReg:fullreg_1|FullxD                                                                                              ; FullReg:fullreg_1|FullxD                                                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxDistSelxD[1]                                                ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxDistSelxD[1]                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[1]                                                          ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[1]                                                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]           ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]           ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]         ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]         ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[1]                              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[1]                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[0]                              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[0]                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[0]                                                            ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[0]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[1]                                                            ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[1]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[3]                                                             ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[3]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[4]                                                             ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[4]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[7]                                                             ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[7]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|request                                                                  ; distancecore:distancecore_1|CustomReader:c_0|request                                                                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_master_translator:distancecore_1_avalon_master_1_translator|read_accepted                               ; altera_merlin_master_translator:distancecore_1_avalon_master_1_translator|read_accepted                               ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_042|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_042|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_master_translator:distancecore_1_avalon_master_translator|read_accepted                                 ; altera_merlin_master_translator:distancecore_1_avalon_master_translator|read_accepted                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_035|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_035|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[15]                                                            ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[15]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[1]                                                             ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[1]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[0]                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[0]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[1]                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[1]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[2]                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[2]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[3]                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[3]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[4]                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[4]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[5]                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[5]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[6]                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[6]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[7]                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[7]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[8]                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[8]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[9]                                                              ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[9]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[10]                                                             ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[10]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[11]                                                             ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[11]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[12]                                                             ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[12]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[13]                                                             ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[13]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[14]                                                             ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[14]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:ntrreg_1_avalon_slave_0_translator|wait_latency_counter[1]                             ; altera_merlin_slave_translator:ntrreg_1_avalon_slave_0_translator|wait_latency_counter[1]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ntrreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]          ; altera_avalon_sc_fifo:ntrreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ntrreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]          ; altera_avalon_sc_fifo:ntrreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ntrreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]        ; altera_avalon_sc_fifo:ntrreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ntrreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]        ; altera_avalon_sc_fifo:ntrreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:ntrreg_1_avalon_slave_0_translator|wait_latency_counter[0]                             ; altera_merlin_slave_translator:ntrreg_1_avalon_slave_0_translator|wait_latency_counter[0]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[15]                                                             ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[15]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:endtsetreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altera_avalon_sc_fifo:endtsetreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                     ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_23 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 1.848      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_14 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 1.841      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_30 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 1.840      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_29 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 1.839      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_21 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 1.848      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_5  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 1.847      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_12 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 1.840      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_28 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 1.839      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_4  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 1.841      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_11 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 1.840      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_3  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 1.841      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_18 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 1.840      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_10 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 1.847      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_17 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 1.840      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 1.841      ;
; -0.146 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_31 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 1.843      ;
; -0.146 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_13 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 1.838      ;
; -0.146 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_20 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 1.837      ;
; -0.146 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_27 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 1.837      ;
; -0.146 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_19 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 1.837      ;
; -0.146 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_2  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 1.838      ;
; -0.146 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_16 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 1.837      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[23]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.852      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[14]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 1.845      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[30]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 1.844      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[29]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.843      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[21]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.852      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[5]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 1.851      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[12]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 1.844      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[28]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.843      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[4]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 1.845      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[11]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 1.844      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[3]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 1.845      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_26 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 1.844      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[18]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 1.844      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[10]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 1.851      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[17]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 1.844      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_8  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 1.846      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[0]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 1.845      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[2]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.843      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[3]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.852      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_bank[1]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 1.844      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[1]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 1.850      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[0]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 1.850      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[3]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.852      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[2]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 1.850      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[0]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 1.850      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_15 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 1.841      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[31]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 1.847      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 1.846      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_22 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 1.845      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_6  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 1.834      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[13]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.842      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[20]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 1.841      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[27]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 1.841      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[19]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 1.841      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[2]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.842      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_25 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 1.845      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_9  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 1.846      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_1  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 1.841      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[16]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 1.841      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_24 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 1.845      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[0]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 1.847      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[6]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 1.847      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[10]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 1.847      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[1]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.842      ;
; -0.143 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[26]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 1.848      ;
; -0.143 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[8]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.850      ;
; -0.143 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[8]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.850      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[23]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 1.834      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[15]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 1.845      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[7]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 1.850      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[14]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.082     ; 1.827      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[22]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.849      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[30]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.083     ; 1.826      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[6]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 1.838      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[29]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.084     ; 1.825      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[21]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 1.834      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[5]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 1.833      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[12]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.083     ; 1.826      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[28]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.084     ; 1.825      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[4]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.082     ; 1.827      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[11]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.083     ; 1.826      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[3]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.082     ; 1.827      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[18]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.083     ; 1.826      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[10]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 1.833      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[25]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.849      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[9]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 1.850      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[17]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.083     ; 1.826      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[1]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 1.845      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[0]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.082     ; 1.827      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[24]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.849      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[4]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 1.837      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[7]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 1.850      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[9]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 1.838      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[11]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.063     ; 1.846      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_bank[0]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 1.850      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[3]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.063     ; 1.846      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[2]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 1.837      ;
; -0.141 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[31]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.079     ; 1.829      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.025     ; 1.741      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 1.742      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 1.742      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 1.742      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.025     ; 1.741      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.025     ; 1.741      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.025     ; 1.741      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 1.742      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 1.742      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 1.742      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.025     ; 1.741      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.025     ; 1.741      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 1.742      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 1.742      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 1.742      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 1.742      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 1.739      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 1.739      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 1.739      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 1.739      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 1.739      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 1.739      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.022     ; 1.744      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 1.743      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.026     ; 1.740      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.026     ; 1.740      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.022     ; 1.744      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 1.742      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.022     ; 1.744      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.022     ; 1.744      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 1.743      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.026     ; 1.740      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[11]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.026     ; 1.740      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.022     ; 1.744      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.026     ; 1.740      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.022     ; 1.744      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[10]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.026     ; 1.740      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.022     ; 1.744      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.026     ; 1.740      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[9]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.026     ; 1.740      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.022     ; 1.744      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.022     ; 1.744      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.026     ; 1.740      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[8]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.026     ; 1.740      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 1.743      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.026     ; 1.740      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 1.739      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[6]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.026     ; 1.740      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 1.743      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.026     ; 1.740      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[5]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.026     ; 1.740      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.022     ; 1.744      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.022     ; 1.744      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 1.742      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 1.743      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 1.739      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[3]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.026     ; 1.740      ;
; 3.682 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[0]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.026     ; 1.740      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 1.742      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 1.742      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 1.742      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.022     ; 1.743      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 1.742      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 1.742      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 1.742      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 1.742      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.022     ; 1.743      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 1.742      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 1.738      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 1.738      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 1.738      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 1.738      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 1.738      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.022     ; 1.743      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[13]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 1.738      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 1.738      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[12]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 1.738      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 1.742      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.022     ; 1.743      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.023     ; 1.742      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[4]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 1.738      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 1.738      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 1.738      ;
; 3.683 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[1]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.027     ; 1.738      ;
; 3.696 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.017     ; 1.735      ;
; 3.696 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.018     ; 1.734      ;
; 3.696 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.018     ; 1.734      ;
; 3.696 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.018     ; 1.734      ;
; 3.696 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.017     ; 1.735      ;
; 3.696 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.012     ; 1.740      ;
; 3.696 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.011     ; 1.741      ;
; 3.696 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.017     ; 1.735      ;
; 3.696 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.018     ; 1.734      ;
; 3.696 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.017     ; 1.735      ;
; 3.696 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.017     ; 1.735      ;
; 3.696 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 1.739      ;
; 3.696 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.018     ; 1.734      ;
; 3.696 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.017     ; 1.735      ;
; 3.696 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.018     ; 1.734      ;
; 3.696 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.018     ; 1.734      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                               ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 7.998 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[4]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 2.438      ;
; 7.998 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[7]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 2.444      ;
; 7.998 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[8]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 2.444      ;
; 7.998 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[10]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 2.438      ;
; 8.001 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[2]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 2.434      ;
; 8.001 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[3]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 2.434      ;
; 8.001 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[0]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 2.434      ;
; 8.007 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_2|CustomReader:c_0|Address1xD[7]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.015      ; 2.456      ;
; 8.007 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_2|CustomReader:c_0|AddressxD[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.015      ; 2.456      ;
; 8.008 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[2]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.433      ;
; 8.016 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.NEWADDR      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.436      ;
; 8.016 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[7]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.434      ;
; 8.016 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[8]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.434      ;
; 8.016 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[11]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.434      ;
; 8.016 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[14]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.434      ;
; 8.016 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[15]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.434      ;
; 8.016 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[0]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.434      ;
; 8.079 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[4]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 2.357      ;
; 8.079 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[7]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 2.363      ;
; 8.079 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[8]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 2.363      ;
; 8.079 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[10]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 2.357      ;
; 8.082 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[2]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 2.353      ;
; 8.082 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[3]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 2.353      ;
; 8.082 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[0]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 2.353      ;
; 8.088 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_2|CustomReader:c_0|Address1xD[7]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.015      ; 2.375      ;
; 8.088 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_2|CustomReader:c_0|AddressxD[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.015      ; 2.375      ;
; 8.089 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[2]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.352      ;
; 8.097 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.NEWADDR      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.355      ;
; 8.097 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[7]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.353      ;
; 8.097 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[8]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.353      ;
; 8.097 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[11]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.353      ;
; 8.097 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[14]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.353      ;
; 8.097 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[15]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.353      ;
; 8.097 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[0]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.353      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_2|CustomReader:c_0|NextStatexT.WAITRESET    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.281      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_2|CustomReader:c_0|EndTSetOut               ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.281      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|CustomReader:c_0|EndComp                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.277      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[0]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 2.270      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[1]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 2.270      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[4]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.015     ; 2.257      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[5]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.277      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[6]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.277      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.015     ; 2.257      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[8]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.277      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|request                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.265      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|read1                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 2.263      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|read                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 2.263      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[10]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 2.270      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[11]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 2.270      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[12]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 2.270      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[13]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 2.270      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[14]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 2.270      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[15]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.015     ; 2.257      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[1]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 2.264      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.SENDDIST     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 2.270      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[0]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.276      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[1]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.275      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[2]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.276      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[3]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.276      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[4]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.275      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[5]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.276      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[6]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.276      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[7]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.276      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[8]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.275      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[9]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.276      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[10]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.276      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[11]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.276      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[12]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.275      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[13]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.275      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[14]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.276      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[15]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.275      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.ASKFULL      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.272      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.WAITFULL     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.272      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[9]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.265      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|DataInPipexD             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 2.270      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.WAITRESET    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.272      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[3]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 2.260      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[5]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 2.266      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[6]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 2.260      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[9]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 2.266      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[0]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 2.269      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[1]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 2.269      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[2]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.265      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[3]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 2.263      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[4]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 2.263      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[5]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.265      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[6]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.265      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 2.263      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[8]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.265      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[9]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.265      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[10]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.265      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[3]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.271      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[4]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.276      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[5]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.276      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[6]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.276      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.276      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[9]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.265      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[11]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.271      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.271      ;
; 8.176 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.271      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                      ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                     ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.584 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[9]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[7]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[8]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[26]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[28]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[14]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[15]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.736      ;
; 0.788 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 0.941      ;
; 0.788 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[1]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 0.941      ;
; 0.788 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[25]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 0.941      ;
; 0.788 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[6]                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 0.941      ;
; 0.788 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|done                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 0.941      ;
; 0.788 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|len                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 0.941      ;
; 0.788 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[4]                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 0.941      ;
; 0.788 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[31]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 0.941      ;
; 0.792 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[10]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 0.945      ;
; 0.792 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[11]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 0.945      ;
; 0.808 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[27]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 0.957      ;
; 0.808 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[29]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 0.957      ;
; 0.808 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[13]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 0.957      ;
; 0.809 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[24]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 0.963      ;
; 0.809 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[12]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 0.963      ;
; 0.809 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[30]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 0.963      ;
; 0.824 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[0]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 0.973      ;
; 0.824 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[1]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 0.973      ;
; 0.824 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[2]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 0.973      ;
; 0.824 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[3]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 0.973      ;
; 0.824 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[4]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 0.973      ;
; 0.824 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[5]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 0.973      ;
; 0.824 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[6]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 0.973      ;
; 0.824 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[7]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 0.973      ;
; 0.824 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[8]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 0.973      ;
; 0.824 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[9]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 0.973      ;
; 0.824 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[10]                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 0.973      ;
; 0.824 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[11]                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 0.973      ;
; 0.824 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength_eq_0                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 0.973      ;
; 0.824 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|done_write                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 0.973      ;
; 0.824 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[12]                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 0.973      ;
; 0.825 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[29]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 0.973      ;
; 0.825 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[31]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 0.973      ;
; 0.825 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length_eq_0                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 0.973      ;
; 0.825 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 0.973      ;
; 0.825 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 0.973      ;
; 0.844 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[11]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.008     ; 0.988      ;
; 0.844 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[6]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.008     ; 0.988      ;
; 0.844 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[5]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.008     ; 0.988      ;
; 0.844 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[7]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.008     ; 0.988      ;
; 0.844 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[4]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.008     ; 0.988      ;
; 0.844 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[12]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.008     ; 0.988      ;
; 0.844 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[13]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.008     ; 0.988      ;
; 0.844 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[10]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.008     ; 0.988      ;
; 0.844 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[1]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.008     ; 0.988      ;
; 0.844 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[3]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.008     ; 0.988      ;
; 0.844 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[2]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.008     ; 0.988      ;
; 0.844 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[9]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.008     ; 0.988      ;
; 0.844 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[8]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.008     ; 0.988      ;
; 0.844 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[0]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.008     ; 0.988      ;
; 0.850 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[27]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.015     ; 0.987      ;
; 0.850 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[25]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.015     ; 0.987      ;
; 0.850 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[21]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.015     ; 0.987      ;
; 0.850 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[22]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.015     ; 0.987      ;
; 0.850 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[23]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.015     ; 0.987      ;
; 0.850 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[30]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.015     ; 0.987      ;
; 0.850 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[7]                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.015     ; 0.987      ;
; 0.860 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[19]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.014     ; 0.998      ;
; 0.860 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[17]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.014     ; 0.998      ;
; 0.860 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[18]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.014     ; 0.998      ;
; 0.860 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[16]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.014     ; 0.998      ;
; 0.860 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[20]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.014     ; 0.998      ;
; 0.908 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[7]   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 1.062      ;
; 0.908 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[13]  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 1.062      ;
; 0.908 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[10]  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 1.062      ;
; 0.908 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[1]   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 1.062      ;
; 0.908 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[20]  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 1.062      ;
; 0.908 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[18]  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 1.062      ;
; 0.915 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[9]   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 1.069      ;
; 0.915 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[17]  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 1.069      ;
; 0.915 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[29]  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 1.069      ;
; 0.922 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[3]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.002     ; 1.072      ;
; 0.922 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[19]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.002     ; 1.072      ;
; 0.922 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[8]                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.002     ; 1.072      ;
; 0.925 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[12]                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 1.074      ;
; 0.925 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[6]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 1.074      ;
; 0.925 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[4]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 1.074      ;
; 0.925 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[10]                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 1.074      ;
; 0.925 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[2]                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 1.074      ;
; 0.925 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[11]                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 1.074      ;
; 0.925 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[1]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 1.074      ;
; 0.925 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[1]                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 1.074      ;
; 0.925 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[5]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 1.074      ;
; 0.925 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[5]                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.003     ; 1.074      ;
; 0.929 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[8]   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.007     ; 1.074      ;
; 0.933 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[15]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.007     ; 1.078      ;
; 0.933 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[14]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.007     ; 1.078      ;
; 0.933 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[3]                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.007     ; 1.078      ;
; 0.933 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[0]                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.007     ; 1.078      ;
; 0.937 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[4]   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 1.088      ;
; 0.939 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[0]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.013     ; 1.078      ;
; 0.939 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[2]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.013     ; 1.078      ;
; 0.939 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[3]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.013     ; 1.078      ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                 ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.820 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_2|OverflowLatch:c_2|LatchxD                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.972      ;
; 0.820 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_1|OverflowLatch:c_2|LatchxD                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.972      ;
; 0.820 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                                                           ; distancecore:distancecore_0|OverflowLatch:c_2|LatchxD                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.972      ;
; 0.897 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[10]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.047      ;
; 0.897 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[11]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.047      ;
; 0.897 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[12]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.047      ;
; 0.897 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[13]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.047      ;
; 0.897 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[15]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.047      ;
; 0.897 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[16]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.047      ;
; 0.897 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[17]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.047      ;
; 0.897 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[18]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.047      ;
; 0.897 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[14]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.047      ;
; 0.897 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[19]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.047      ;
; 0.926 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[10]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.072      ;
; 0.926 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[11]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.072      ;
; 0.926 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[12]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.072      ;
; 0.926 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[13]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.072      ;
; 0.926 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[14]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.072      ;
; 0.926 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[15]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.072      ;
; 0.926 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[16]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.072      ;
; 0.926 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[17]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.072      ;
; 0.926 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[18]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.072      ;
; 0.926 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[19]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.072      ;
; 0.979 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[0]                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.125      ;
; 0.979 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[3]                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.125      ;
; 0.979 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[2]                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.125      ;
; 0.979 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.UpdateMaxState       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.125      ;
; 0.979 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[1]                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.125      ;
; 0.983 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.VoterState           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.135      ;
; 0.983 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.MaxClassState        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.135      ;
; 0.983 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.ClassState           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.135      ;
; 0.983 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.InitState            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.135      ;
; 0.983 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.135      ;
; 0.983 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterEn                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.135      ;
; 0.983 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.135      ;
; 1.007 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[0]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.157      ;
; 1.007 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[1]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.157      ;
; 1.007 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[2]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.157      ;
; 1.007 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[3]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.157      ;
; 1.007 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[4]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.157      ;
; 1.007 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[5]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.157      ;
; 1.007 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[6]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.157      ;
; 1.007 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[7]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.157      ;
; 1.007 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[8]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.157      ;
; 1.007 ; distancecore:distancecore_2|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_2|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[9]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.157      ;
; 1.026 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[0]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.171      ;
; 1.026 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[1]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.171      ;
; 1.026 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[2]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.171      ;
; 1.026 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[3]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.171      ;
; 1.026 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[4]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.171      ;
; 1.026 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[5]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.171      ;
; 1.026 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[6]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.171      ;
; 1.026 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[7]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.171      ;
; 1.026 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[8]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.171      ;
; 1.026 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[9]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.171      ;
; 1.105 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[0]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.262      ;
; 1.105 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[1]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.262      ;
; 1.105 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[2]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.262      ;
; 1.105 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[3]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.262      ;
; 1.105 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[4]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.262      ;
; 1.105 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[5]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.262      ;
; 1.105 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[6]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.262      ;
; 1.105 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[7]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.262      ;
; 1.105 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[8]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.262      ;
; 1.105 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[9]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.262      ;
; 1.204 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxKRamSel                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.356      ;
; 1.204 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[0]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.356      ;
; 1.204 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[1]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.356      ;
; 1.204 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[2]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.356      ;
; 1.204 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[3]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.356      ;
; 1.204 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamWrEn                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.356      ;
; 1.238 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[10]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.389      ;
; 1.238 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[11]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.389      ;
; 1.238 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[12]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.389      ;
; 1.238 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[13]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.389      ;
; 1.238 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[14]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.389      ;
; 1.238 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[15]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.389      ;
; 1.238 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[16]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.389      ;
; 1.238 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[17]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.389      ;
; 1.238 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[18]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.389      ;
; 1.238 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[19]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.389      ;
; 1.304 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.012      ; 1.468      ;
; 1.304 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.012      ; 1.468      ;
; 1.304 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.012      ; 1.468      ;
; 1.304 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.012      ; 1.468      ;
; 1.304 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.012      ; 1.468      ;
; 1.304 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:8:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.012      ; 1.468      ;
; 1.304 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:12:CountClBlk|CountxD[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.012      ; 1.468      ;
; 1.304 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:12:CountClBlk|CountxD[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.012      ; 1.468      ;
; 1.304 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:12:CountClBlk|CountxD[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.012      ; 1.468      ;
; 1.304 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:12:CountClBlk|CountxD[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.012      ; 1.468      ;
; 1.304 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:12:CountClBlk|CountxD[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.012      ; 1.468      ;
; 1.304 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:13:CountClBlk|CountxD[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.012      ; 1.468      ;
; 1.316 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:8:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.013      ; 1.481      ;
; 1.316 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:8:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.013      ; 1.481      ;
; 1.316 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:8:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.013      ; 1.481      ;
; 1.316 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:8:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.013      ; 1.481      ;
; 1.320 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DropEn                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.466      ;
; 1.320 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxDistSelxD[1]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.466      ;
; 1.320 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[1]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.466      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 1.599 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[4]                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.021     ; 1.730      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.735      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 1.734      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 1.734      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 1.734      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.735      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 1.740      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.741      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.735      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 1.734      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.735      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.735      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 1.739      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 1.734      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.735      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 1.734      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 1.734      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.735      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.735      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.735      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.735      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.735      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.735      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.735      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 1.734      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 1.733      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 1.733      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 1.733      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 1.733      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R2                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 1.733      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 1.733      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.W1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 1.733      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 1.733      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 1.733      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 1.732      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 1.732      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[14]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.738      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[14]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 1.739      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[14]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.743      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.743      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.743      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 1.740      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 1.744      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[15]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.738      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[15]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 1.739      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[15]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.743      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 1.744      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.745      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 1.740      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[7]                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.738      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[7]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 1.739      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 1.739      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 1.740      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.735      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 1.744      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.745      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 1.736      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.735      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.743      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[13]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.738      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[13]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 1.739      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[13]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.743      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 1.744      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 1.744      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[12]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.738      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[12]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 1.739      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[12]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.743      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 1.744      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 1.744      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 1.744      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 1.740      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[11]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.738      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[11]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.738      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[11]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.738      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 1.740      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.735      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[10]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.738      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[10]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 1.739      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[10]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.743      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.743      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.743      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.745      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 1.740      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[9]                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.738      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[9]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.738      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[9]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.738      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 1.740      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 1.740      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 1.740      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[8]                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 1.732      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[8]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 1.732      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[8]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.738      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 1.740      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.735      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[6]                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.738      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[6]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 1.739      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[6]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 1.739      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 1.740      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 1.740      ;
; 1.600 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 1.740      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_bytena_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg1   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg2   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg3   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg4   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg5   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg6   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg7   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_memory_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a10~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a11~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a12~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a13~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a14~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a15~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg4  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg5  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg6  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg7  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg1 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg2 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg3 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg4 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg5 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg6 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg7 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg8 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_bytena_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg1  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg2  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg3  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg4  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg5  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg6  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg7  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a17~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a18~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a18~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a19~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a19~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a1~portb_memory_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a20~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a20~portb_memory_reg0  ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                  ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                  ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                  ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                  ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock1'                                                                   ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                    ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------+
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[0]   ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[0]   ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[1]   ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[1]   ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[2]   ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[2]   ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|inclk[0] ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|inclk[0] ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; clk_0|combout             ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; clk_0|combout             ;
; 3.036 ; 5.416        ; 2.380          ; Port Rate        ; clock1 ; Rise       ; clk_0                     ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altpll_1|sd1|pll|clk[0]'                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------+
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[10]                                    ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[10]                                    ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[2]                                     ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[2]                                     ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_1_clk_in_clk'                                                                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|clk[0]   ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|clk[0]   ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|inclk[0] ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|inclk[0] ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_1_clk_in_clk ; Rise       ; clk_1_clk_in_clk|combout  ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_1_clk_in_clk ; Rise       ; clk_1_clk_in_clk|combout  ;
; 39.286 ; 41.666       ; 2.380          ; Port Rate        ; clk_1_clk_in_clk ; Rise       ; clk_1_clk_in_clk          ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 4.133 ; 4.133 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 3.956 ; 3.956 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 4.086 ; 4.086 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 4.103 ; 4.103 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 3.978 ; 3.978 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 3.747 ; 3.747 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 4.133 ; 4.133 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 3.900 ; 3.900 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 3.920 ; 3.920 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 3.862 ; 3.862 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 3.895 ; 3.895 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 3.912 ; 3.912 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 3.697 ; 3.697 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 3.811 ; 3.811 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 3.829 ; 3.829 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 3.797 ; 3.797 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 3.806 ; 3.806 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGB_n_to_the_usbFIFOCtrl_0                 ; clock1     ; 4.020 ; 4.020 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGC_n_to_the_usbFIFOCtrl_0                 ; clock1     ; 4.026 ; 4.026 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 1.077 ; 1.077 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 1.044 ; 1.044 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 1.071 ; 1.071 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 1.066 ; 1.066 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 1.044 ; 1.044 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 1.034 ; 1.034 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 1.048 ; 1.048 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 1.048 ; 1.048 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 1.056 ; 1.056 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 1.027 ; 1.027 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 1.056 ; 1.056 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 1.058 ; 1.058 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 1.065 ; 1.065 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 1.065 ; 1.065 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 1.076 ; 1.076 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 1.044 ; 1.044 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 1.061 ; 1.061 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 1.047 ; 1.047 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 1.065 ; 1.065 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 1.065 ; 1.065 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 1.067 ; 1.067 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 1.077 ; 1.077 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 1.037 ; 1.037 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 1.067 ; 1.067 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 1.047 ; 1.047 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 1.057 ; 1.057 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 1.067 ; 1.067 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 1.069 ; 1.069 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 1.077 ; 1.077 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 1.046 ; 1.046 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 1.046 ; 1.046 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 1.065 ; 1.065 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 1.061 ; 1.061 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; -3.577 ; -3.577 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; -3.836 ; -3.836 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; -3.966 ; -3.966 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; -3.983 ; -3.983 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; -3.858 ; -3.858 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; -3.627 ; -3.627 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; -4.013 ; -4.013 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; -3.780 ; -3.780 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; -3.800 ; -3.800 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; -3.742 ; -3.742 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; -3.775 ; -3.775 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; -3.792 ; -3.792 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; -3.577 ; -3.577 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; -3.691 ; -3.691 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; -3.709 ; -3.709 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; -3.677 ; -3.677 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; -3.686 ; -3.686 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGB_n_to_the_usbFIFOCtrl_0                 ; clock1     ; -3.776 ; -3.776 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGC_n_to_the_usbFIFOCtrl_0                 ; clock1     ; -3.759 ; -3.759 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; -0.926 ; -0.926 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; -0.943 ; -0.943 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; -0.970 ; -0.970 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; -0.965 ; -0.965 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; -0.943 ; -0.943 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; -0.933 ; -0.933 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; -0.947 ; -0.947 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; -0.947 ; -0.947 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; -0.955 ; -0.955 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; -0.926 ; -0.926 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; -0.955 ; -0.955 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; -0.957 ; -0.957 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; -0.975 ; -0.975 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; -0.943 ; -0.943 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; -0.960 ; -0.960 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; -0.946 ; -0.946 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; -0.966 ; -0.966 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; -0.976 ; -0.976 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; -0.936 ; -0.936 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; -0.966 ; -0.966 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; -0.946 ; -0.946 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; -0.956 ; -0.956 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; -0.966 ; -0.966 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; -0.968 ; -0.968 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; -0.976 ; -0.976 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; -0.945 ; -0.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; -0.945 ; -0.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; -0.960 ; -0.960 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_add_from_the_usbFIFOCtrl_0[*]           ; clock1     ; 1.882  ; 1.882  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[0]          ; clock1     ; 1.736  ; 1.736  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[1]          ; clock1     ; 1.882  ; 1.882  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 1.995  ; 1.995  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 1.882  ; 1.882  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 1.788  ; 1.788  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 1.773  ; 1.773  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 1.869  ; 1.869  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 1.756  ; 1.756  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 1.860  ; 1.860  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 1.861  ; 1.861  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 1.845  ; 1.845  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 1.836  ; 1.836  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 1.861  ; 1.861  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 1.995  ; 1.995  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 1.833  ; 1.833  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 1.772  ; 1.772  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 1.770  ; 1.770  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 1.605  ; 1.605  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 1.625  ; 1.625  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_oe_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.862  ; 1.862  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_pktend_from_the_usbFIFOCtrl_0           ; clock1     ; 2.183  ; 2.183  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_rd_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.870  ; 1.870  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_wr_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.867  ; 1.867  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; led_from_the_usbFIFOCtrl_0[*]                ; clock1     ; 2.942  ; 2.942  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[0]               ; clock1     ; 2.678  ; 2.678  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[1]               ; clock1     ; 2.865  ; 2.865  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[2]               ; clock1     ; 2.942  ; 2.942  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; altpll_0_c1_clk                              ; clock1     ; -0.119 ;        ; Rise       ; altpll_0|sd1|pll|clk[1] ;
; altpll_0_c1_clk                              ; clock1     ;        ; -0.119 ; Fall       ; altpll_0|sd1|pll|clk[1] ;
; out_port_from_the_pio_0[*]                   ; clock1     ; 2.330  ; 2.330  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[0]                  ; clock1     ; 2.198  ; 2.198  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[1]                  ; clock1     ; 2.162  ; 2.162  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[2]                  ; clock1     ; 2.315  ; 2.315  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[3]                  ; clock1     ; 2.184  ; 2.184  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[4]                  ; clock1     ; 2.082  ; 2.082  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[5]                  ; clock1     ; 2.068  ; 2.068  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[6]                  ; clock1     ; 2.275  ; 2.275  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[7]                  ; clock1     ; 2.330  ; 2.330  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_addr_from_the_sdram_0[*]                  ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[0]                 ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[1]                 ; clock1     ; 1.118  ; 1.118  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[2]                 ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[3]                 ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[4]                 ; clock1     ; 1.100  ; 1.100  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[5]                 ; clock1     ; 1.118  ; 1.118  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[6]                 ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[7]                 ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[8]                 ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[9]                 ; clock1     ; 1.101  ; 1.101  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[10]                ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[11]                ; clock1     ; 1.109  ; 1.109  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ba_from_the_sdram_0[*]                    ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[0]                   ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[1]                   ; clock1     ; 1.124  ; 1.124  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cas_n_from_the_sdram_0                    ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cs_n_from_the_sdram_0                     ; clock1     ; 1.129  ; 1.129  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 1.162  ; 1.162  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 1.125  ; 1.125  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 1.158  ; 1.158  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 1.125  ; 1.125  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 1.115  ; 1.115  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 1.141  ; 1.141  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 1.121  ; 1.121  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 1.153  ; 1.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 1.153  ; 1.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 1.151  ; 1.151  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 1.144  ; 1.144  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 1.144  ; 1.144  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 1.153  ; 1.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 1.125  ; 1.125  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 1.148  ; 1.148  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 1.144  ; 1.144  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 1.144  ; 1.144  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 1.142  ; 1.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 1.152  ; 1.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 1.132  ; 1.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 1.162  ; 1.162  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 1.142  ; 1.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 1.152  ; 1.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 1.162  ; 1.162  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 1.160  ; 1.160  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 1.152  ; 1.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 1.123  ; 1.123  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 1.123  ; 1.123  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 1.144  ; 1.144  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 1.148  ; 1.148  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dqm_from_the_sdram_0[*]                   ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[0]                  ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[1]                  ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[2]                  ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[3]                  ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ras_n_from_the_sdram_0                    ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_we_n_from_the_sdram_0                     ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_add_from_the_usbFIFOCtrl_0[*]           ; clock1     ; 1.736  ; 1.736  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[0]          ; clock1     ; 1.736  ; 1.736  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[1]          ; clock1     ; 1.882  ; 1.882  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 1.605  ; 1.605  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 1.882  ; 1.882  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 1.788  ; 1.788  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 1.773  ; 1.773  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 1.869  ; 1.869  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 1.756  ; 1.756  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 1.860  ; 1.860  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 1.861  ; 1.861  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 1.845  ; 1.845  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 1.836  ; 1.836  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 1.861  ; 1.861  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 1.995  ; 1.995  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 1.833  ; 1.833  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 1.772  ; 1.772  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 1.770  ; 1.770  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 1.605  ; 1.605  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 1.625  ; 1.625  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_oe_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.862  ; 1.862  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_pktend_from_the_usbFIFOCtrl_0           ; clock1     ; 2.039  ; 2.039  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_rd_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.870  ; 1.870  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_wr_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.867  ; 1.867  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; led_from_the_usbFIFOCtrl_0[*]                ; clock1     ; 2.678  ; 2.678  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[0]               ; clock1     ; 2.678  ; 2.678  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[1]               ; clock1     ; 2.865  ; 2.865  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[2]               ; clock1     ; 2.942  ; 2.942  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; altpll_0_c1_clk                              ; clock1     ; -0.119 ;        ; Rise       ; altpll_0|sd1|pll|clk[1] ;
; altpll_0_c1_clk                              ; clock1     ;        ; -0.119 ; Fall       ; altpll_0|sd1|pll|clk[1] ;
; out_port_from_the_pio_0[*]                   ; clock1     ; 2.068  ; 2.068  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[0]                  ; clock1     ; 2.198  ; 2.198  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[1]                  ; clock1     ; 2.162  ; 2.162  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[2]                  ; clock1     ; 2.315  ; 2.315  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[3]                  ; clock1     ; 2.184  ; 2.184  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[4]                  ; clock1     ; 2.082  ; 2.082  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[5]                  ; clock1     ; 2.068  ; 2.068  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[6]                  ; clock1     ; 2.275  ; 2.275  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[7]                  ; clock1     ; 2.330  ; 2.330  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_addr_from_the_sdram_0[*]                  ; clock1     ; 1.100  ; 1.100  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[0]                 ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[1]                 ; clock1     ; 1.118  ; 1.118  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[2]                 ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[3]                 ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[4]                 ; clock1     ; 1.100  ; 1.100  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[5]                 ; clock1     ; 1.118  ; 1.118  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[6]                 ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[7]                 ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[8]                 ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[9]                 ; clock1     ; 1.101  ; 1.101  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[10]                ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[11]                ; clock1     ; 1.109  ; 1.109  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ba_from_the_sdram_0[*]                    ; clock1     ; 1.124  ; 1.124  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[0]                   ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[1]                   ; clock1     ; 1.124  ; 1.124  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cas_n_from_the_sdram_0                    ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cs_n_from_the_sdram_0                     ; clock1     ; 1.129  ; 1.129  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 1.105  ; 1.105  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 1.115  ; 1.115  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 1.148  ; 1.148  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 1.133  ; 1.133  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 1.115  ; 1.115  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 1.105  ; 1.105  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 1.131  ; 1.131  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 1.111  ; 1.111  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 1.112  ; 1.112  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 1.141  ; 1.141  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 1.115  ; 1.115  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 1.112  ; 1.112  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 1.132  ; 1.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 1.142  ; 1.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 1.152  ; 1.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 1.132  ; 1.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 1.142  ; 1.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 1.152  ; 1.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 1.142  ; 1.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dqm_from_the_sdram_0[*]                   ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[0]                  ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[1]                  ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[2]                  ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[3]                  ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ras_n_from_the_sdram_0                    ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_we_n_from_the_sdram_0                     ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                             ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 1.680 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 1.980 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 1.983 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 1.973 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 1.970 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 1.940 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 1.973 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 1.831 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 1.831 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 1.808 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 1.844 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 1.844 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 1.794 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 1.838 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 1.838 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 1.787 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 1.680 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                     ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 1.680 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 1.980 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 1.983 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 1.973 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 1.970 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 1.940 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 1.973 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 1.831 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 1.831 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 1.808 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 1.844 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 1.844 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 1.794 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 1.838 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 1.838 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 1.787 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 1.680 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                     ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; Data Port                                    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 1.680     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 1.980     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 1.983     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 1.973     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 1.970     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 1.940     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 1.973     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 1.831     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 1.831     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 1.808     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 1.844     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 1.844     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 1.794     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 1.838     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 1.838     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 1.787     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 1.680     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                             ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; Data Port                                    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 1.680     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 1.980     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 1.983     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 1.973     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 1.970     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 1.940     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 1.973     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 1.831     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 1.831     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 1.808     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 1.844     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 1.844     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 1.794     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 1.838     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 1.838     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 1.787     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 1.680     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+


+-------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                       ;
+--------------------------+------------+-------+-----------+---------+---------------------+
; Clock                    ; Setup      ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+--------------------------+------------+-------+-----------+---------+---------------------+
; Worst-case Slack         ; -9.609     ; 0.215 ; -1.704    ; 0.584   ; -2.165              ;
;  altera_reserved_tck     ; N/A        ; N/A   ; N/A       ; N/A     ; 97.223              ;
;  altpll_0|sd1|pll|clk[0] ; 0.045      ; 0.215 ; 2.305     ; 1.599   ; 1.466               ;
;  altpll_0|sd1|pll|clk[2] ; -9.609     ; 0.215 ; -1.704    ; 0.584   ; -2.165              ;
;  altpll_1|sd1|pll|clk[0] ; 1.357      ; 0.215 ; 4.403     ; 0.820   ; 2.439               ;
;  clk_1_clk_in_clk        ; N/A        ; N/A   ; N/A       ; N/A     ; 20.833              ;
;  clock1                  ; N/A        ; N/A   ; N/A       ; N/A     ; 2.475               ;
; Design-wide TNS          ; -19288.324 ; 0.0   ; -2827.803 ; 0.0     ; -7562.183           ;
;  altera_reserved_tck     ; N/A        ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  altpll_0|sd1|pll|clk[0] ; 0.000      ; 0.000 ; 0.000     ; 0.000   ; 0.000               ;
;  altpll_0|sd1|pll|clk[2] ; -19288.324 ; 0.000 ; -2827.803 ; 0.000   ; -7562.183           ;
;  altpll_1|sd1|pll|clk[0] ; 0.000      ; 0.000 ; 0.000     ; 0.000   ; 0.000               ;
;  clk_1_clk_in_clk        ; N/A        ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  clock1                  ; N/A        ; N/A   ; N/A       ; N/A     ; 0.000               ;
+--------------------------+------------+-------+-----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 8.026 ; 8.026 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 7.622 ; 7.622 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 7.902 ; 7.902 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 7.861 ; 7.861 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 7.706 ; 7.706 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 7.109 ; 7.109 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 8.026 ; 8.026 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 7.400 ; 7.400 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 7.431 ; 7.431 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 7.353 ; 7.353 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 7.395 ; 7.395 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 7.425 ; 7.425 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 7.031 ; 7.031 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 7.249 ; 7.249 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 7.278 ; 7.278 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 7.175 ; 7.175 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 7.254 ; 7.254 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGB_n_to_the_usbFIFOCtrl_0                 ; clock1     ; 7.991 ; 7.991 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGC_n_to_the_usbFIFOCtrl_0                 ; clock1     ; 7.957 ; 7.957 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 1.441 ; 1.441 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 1.406 ; 1.406 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 1.434 ; 1.434 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 1.406 ; 1.406 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 1.396 ; 1.396 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 1.411 ; 1.411 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 1.412 ; 1.412 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 1.418 ; 1.418 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 1.389 ; 1.389 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 1.418 ; 1.418 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 1.421 ; 1.421 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 1.428 ; 1.428 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 1.428 ; 1.428 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 1.439 ; 1.439 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 1.406 ; 1.406 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 1.424 ; 1.424 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 1.411 ; 1.411 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 1.431 ; 1.431 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 1.441 ; 1.441 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 1.400 ; 1.400 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 1.430 ; 1.430 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 1.410 ; 1.410 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 1.420 ; 1.420 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 1.431 ; 1.431 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 1.433 ; 1.433 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 1.441 ; 1.441 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 1.409 ; 1.409 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 1.409 ; 1.409 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 1.425 ; 1.425 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; -3.577 ; -3.577 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; -3.836 ; -3.836 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; -3.966 ; -3.966 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; -3.983 ; -3.983 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; -3.858 ; -3.858 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; -3.627 ; -3.627 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; -4.013 ; -4.013 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; -3.780 ; -3.780 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; -3.800 ; -3.800 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; -3.742 ; -3.742 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; -3.775 ; -3.775 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; -3.792 ; -3.792 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; -3.577 ; -3.577 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; -3.691 ; -3.691 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; -3.709 ; -3.709 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; -3.677 ; -3.677 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; -3.686 ; -3.686 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGB_n_to_the_usbFIFOCtrl_0                 ; clock1     ; -3.776 ; -3.776 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGC_n_to_the_usbFIFOCtrl_0                 ; clock1     ; -3.759 ; -3.759 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; -0.926 ; -0.926 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; -0.943 ; -0.943 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; -0.970 ; -0.970 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; -0.965 ; -0.965 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; -0.943 ; -0.943 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; -0.933 ; -0.933 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; -0.947 ; -0.947 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; -0.947 ; -0.947 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; -0.955 ; -0.955 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; -0.926 ; -0.926 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; -0.955 ; -0.955 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; -0.957 ; -0.957 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; -0.975 ; -0.975 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; -0.943 ; -0.943 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; -0.960 ; -0.960 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; -0.946 ; -0.946 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; -0.966 ; -0.966 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; -0.976 ; -0.976 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; -0.936 ; -0.936 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; -0.966 ; -0.966 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; -0.946 ; -0.946 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; -0.956 ; -0.956 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; -0.966 ; -0.966 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; -0.968 ; -0.968 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; -0.976 ; -0.976 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; -0.945 ; -0.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; -0.945 ; -0.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; -0.960 ; -0.960 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; FIFO_add_from_the_usbFIFOCtrl_0[*]           ; clock1     ; 5.302 ; 5.302 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[0]          ; clock1     ; 4.866 ; 4.866 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[1]          ; clock1     ; 5.302 ; 5.302 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 5.675 ; 5.675 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 5.277 ; 5.277 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 4.956 ; 4.956 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 4.937 ; 4.937 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 5.266 ; 5.266 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 4.926 ; 4.926 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 5.254 ; 5.254 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 5.269 ; 5.269 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 5.236 ; 5.236 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 5.230 ; 5.230 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 5.254 ; 5.254 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 5.675 ; 5.675 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 5.233 ; 5.233 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 4.933 ; 4.933 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 4.927 ; 4.927 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 4.490 ; 4.490 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 4.509 ; 4.509 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_oe_n_from_the_usbFIFOCtrl_0             ; clock1     ; 5.269 ; 5.269 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_pktend_from_the_usbFIFOCtrl_0           ; clock1     ; 6.366 ; 6.366 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_rd_n_from_the_usbFIFOCtrl_0             ; clock1     ; 5.297 ; 5.297 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_wr_n_from_the_usbFIFOCtrl_0             ; clock1     ; 5.291 ; 5.291 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; led_from_the_usbFIFOCtrl_0[*]                ; clock1     ; 8.530 ; 8.530 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[0]               ; clock1     ; 7.735 ; 7.735 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[1]               ; clock1     ; 8.530 ; 8.530 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[2]               ; clock1     ; 8.520 ; 8.520 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; altpll_0_c1_clk                              ; clock1     ; 1.139 ;       ; Rise       ; altpll_0|sd1|pll|clk[1] ;
; altpll_0_c1_clk                              ; clock1     ;       ; 1.139 ; Fall       ; altpll_0|sd1|pll|clk[1] ;
; out_port_from_the_pio_0[*]                   ; clock1     ; 6.772 ; 6.772 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[0]                  ; clock1     ; 6.370 ; 6.370 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[1]                  ; clock1     ; 6.312 ; 6.312 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[2]                  ; clock1     ; 6.626 ; 6.626 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[3]                  ; clock1     ; 6.336 ; 6.336 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[4]                  ; clock1     ; 5.855 ; 5.855 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[5]                  ; clock1     ; 5.939 ; 5.939 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[6]                  ; clock1     ; 6.529 ; 6.529 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[7]                  ; clock1     ; 6.772 ; 6.772 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_addr_from_the_sdram_0[*]                  ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[0]                 ; clock1     ; 3.156 ; 3.156 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[1]                 ; clock1     ; 3.136 ; 3.136 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[2]                 ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[3]                 ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[4]                 ; clock1     ; 3.117 ; 3.117 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[5]                 ; clock1     ; 3.136 ; 3.136 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[6]                 ; clock1     ; 3.156 ; 3.156 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[7]                 ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[8]                 ; clock1     ; 3.142 ; 3.142 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[9]                 ; clock1     ; 3.119 ; 3.119 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[10]                ; clock1     ; 3.156 ; 3.156 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[11]                ; clock1     ; 3.128 ; 3.128 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ba_from_the_sdram_0[*]                    ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[0]                   ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[1]                   ; clock1     ; 3.143 ; 3.143 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cas_n_from_the_sdram_0                    ; clock1     ; 3.159 ; 3.159 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cs_n_from_the_sdram_0                     ; clock1     ; 3.148 ; 3.148 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 3.171 ; 3.171 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 3.135 ; 3.135 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 3.167 ; 3.167 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 3.135 ; 3.135 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 3.125 ; 3.125 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 3.150 ; 3.150 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 3.129 ; 3.129 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 3.160 ; 3.160 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 3.153 ; 3.153 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 3.153 ; 3.153 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 3.162 ; 3.162 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 3.135 ; 3.135 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 3.157 ; 3.157 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 3.130 ; 3.130 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 3.150 ; 3.150 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 3.160 ; 3.160 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 3.171 ; 3.171 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 3.151 ; 3.151 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 3.161 ; 3.161 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 3.170 ; 3.170 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 3.168 ; 3.168 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 3.160 ; 3.160 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 3.156 ; 3.156 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dqm_from_the_sdram_0[*]                   ; clock1     ; 3.169 ; 3.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[0]                  ; clock1     ; 3.169 ; 3.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[1]                  ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[2]                  ; clock1     ; 3.157 ; 3.157 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[3]                  ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ras_n_from_the_sdram_0                    ; clock1     ; 3.159 ; 3.159 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_we_n_from_the_sdram_0                     ; clock1     ; 3.169 ; 3.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_add_from_the_usbFIFOCtrl_0[*]           ; clock1     ; 1.736  ; 1.736  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[0]          ; clock1     ; 1.736  ; 1.736  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[1]          ; clock1     ; 1.882  ; 1.882  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 1.605  ; 1.605  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 1.882  ; 1.882  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 1.788  ; 1.788  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 1.773  ; 1.773  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 1.869  ; 1.869  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 1.756  ; 1.756  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 1.860  ; 1.860  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 1.861  ; 1.861  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 1.845  ; 1.845  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 1.836  ; 1.836  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 1.861  ; 1.861  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 1.995  ; 1.995  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 1.833  ; 1.833  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 1.772  ; 1.772  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 1.770  ; 1.770  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 1.605  ; 1.605  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 1.625  ; 1.625  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_oe_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.862  ; 1.862  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_pktend_from_the_usbFIFOCtrl_0           ; clock1     ; 2.039  ; 2.039  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_rd_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.870  ; 1.870  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_wr_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.867  ; 1.867  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; led_from_the_usbFIFOCtrl_0[*]                ; clock1     ; 2.678  ; 2.678  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[0]               ; clock1     ; 2.678  ; 2.678  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[1]               ; clock1     ; 2.865  ; 2.865  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[2]               ; clock1     ; 2.942  ; 2.942  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; altpll_0_c1_clk                              ; clock1     ; -0.119 ;        ; Rise       ; altpll_0|sd1|pll|clk[1] ;
; altpll_0_c1_clk                              ; clock1     ;        ; -0.119 ; Fall       ; altpll_0|sd1|pll|clk[1] ;
; out_port_from_the_pio_0[*]                   ; clock1     ; 2.068  ; 2.068  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[0]                  ; clock1     ; 2.198  ; 2.198  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[1]                  ; clock1     ; 2.162  ; 2.162  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[2]                  ; clock1     ; 2.315  ; 2.315  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[3]                  ; clock1     ; 2.184  ; 2.184  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[4]                  ; clock1     ; 2.082  ; 2.082  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[5]                  ; clock1     ; 2.068  ; 2.068  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[6]                  ; clock1     ; 2.275  ; 2.275  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[7]                  ; clock1     ; 2.330  ; 2.330  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_addr_from_the_sdram_0[*]                  ; clock1     ; 1.100  ; 1.100  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[0]                 ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[1]                 ; clock1     ; 1.118  ; 1.118  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[2]                 ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[3]                 ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[4]                 ; clock1     ; 1.100  ; 1.100  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[5]                 ; clock1     ; 1.118  ; 1.118  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[6]                 ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[7]                 ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[8]                 ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[9]                 ; clock1     ; 1.101  ; 1.101  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[10]                ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[11]                ; clock1     ; 1.109  ; 1.109  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ba_from_the_sdram_0[*]                    ; clock1     ; 1.124  ; 1.124  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[0]                   ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[1]                   ; clock1     ; 1.124  ; 1.124  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cas_n_from_the_sdram_0                    ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cs_n_from_the_sdram_0                     ; clock1     ; 1.129  ; 1.129  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 1.105  ; 1.105  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 1.115  ; 1.115  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 1.148  ; 1.148  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 1.133  ; 1.133  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 1.115  ; 1.115  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 1.105  ; 1.105  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 1.131  ; 1.131  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 1.111  ; 1.111  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 1.112  ; 1.112  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 1.141  ; 1.141  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 1.115  ; 1.115  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 1.112  ; 1.112  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 1.132  ; 1.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 1.142  ; 1.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 1.152  ; 1.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 1.132  ; 1.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 1.142  ; 1.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 1.152  ; 1.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 1.142  ; 1.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dqm_from_the_sdram_0[*]                   ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[0]                  ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[1]                  ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[2]                  ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[3]                  ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ras_n_from_the_sdram_0                    ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_we_n_from_the_sdram_0                     ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 3740     ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[0] ; 45       ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[2] ; 34       ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 386759   ; 0        ; 0        ; 0        ;
; altpll_1|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[2] ; 154      ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_1|sd1|pll|clk[0] ; 389      ; 0        ; 0        ; 0        ;
; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 92720    ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 3740     ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[0] ; 45       ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[2] ; 34       ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 386759   ; 0        ; 0        ; 0        ;
; altpll_1|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[2] ; 154      ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_1|sd1|pll|clk[0] ; 389      ; 0        ; 0        ; 0        ;
; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 92720    ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                            ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 251      ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 2334     ; 0        ; 0        ; 0        ;
; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 1439     ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Removal Transfers                                                                             ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 251      ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 2334     ; 0        ; 0        ; 0        ;
; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 1439     ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 51    ; 51   ;
; Unconstrained Input Port Paths  ; 63    ; 63   ;
; Unconstrained Output Ports      ; 88    ; 88   ;
; Unconstrained Output Port Paths ; 138   ; 138  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Thu Jul 10 19:56:15 2014
Info: Command: quartus_sta knn_acc -c aca_nios_intro
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'aca_nios_intro.sdc'
Warning (114001): Time value "5.4166 ns" truncated to "5.416 ns"
Warning (114001): Time value "5.4166 ns" truncated to "5.416 ns"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 41.666 -waveform {0.000 20.833} -name clk_1_clk_in_clk clk_1_clk_in_clk
    Info (332110): create_generated_clock -source {altpll_0|sd1|pll|inclk[0]} -duty_cycle 50.00 -name {altpll_0|sd1|pll|clk[0]} {altpll_0|sd1|pll|clk[0]}
    Info (332110): create_generated_clock -source {altpll_0|sd1|pll|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {altpll_0|sd1|pll|clk[1]} {altpll_0|sd1|pll|clk[1]}
    Info (332110): create_generated_clock -source {altpll_0|sd1|pll|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {altpll_0|sd1|pll|clk[2]} {altpll_0|sd1|pll|clk[2]}
    Info (332110): create_generated_clock -source {altpll_1|sd1|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {altpll_1|sd1|pll|clk[0]} {altpll_1|sd1|pll|clk[0]}
Warning (332060): Node: KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: altpll_0|sd1|pll|clk[0] with master clock period: 5.416 found on PLL node: altpll_0|sd1|pll|clk[0] does not match the master clock period requirement: 20.833
    Warning (332056): Clock: altpll_0|sd1|pll|clk[1] with master clock period: 5.416 found on PLL node: altpll_0|sd1|pll|clk[1] does not match the master clock period requirement: 20.833
    Warning (332056): Clock: altpll_0|sd1|pll|clk[2] with master clock period: 5.416 found on PLL node: altpll_0|sd1|pll|clk[2] does not match the master clock period requirement: 20.833
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.609
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.609    -19288.324 altpll_0|sd1|pll|clk[2] 
    Info (332119):     0.045         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     1.357         0.000 altpll_1|sd1|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     0.499         0.000 altpll_0|sd1|pll|clk[2] 
    Info (332119):     0.499         0.000 altpll_1|sd1|pll|clk[0] 
Info (332146): Worst-case recovery slack is -1.704
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.704     -2827.803 altpll_0|sd1|pll|clk[2] 
    Info (332119):     2.305         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     4.403         0.000 altpll_1|sd1|pll|clk[0] 
Info (332146): Worst-case removal slack is 1.340
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.340         0.000 altpll_0|sd1|pll|clk[2] 
    Info (332119):     2.086         0.000 altpll_1|sd1|pll|clk[0] 
    Info (332119):     2.831         0.000 altpll_0|sd1|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -2.165
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.165     -7562.183 altpll_0|sd1|pll|clk[2] 
    Info (332119):     1.466         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     2.439         0.000 altpll_1|sd1|pll|clk[0] 
    Info (332119):     2.475         0.000 clock1 
    Info (332119):    20.833         0.000 clk_1_clk_in_clk 
    Info (332119):    97.223         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[2] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: altpll_0|sd1|pll|clk[0] with master clock period: 5.416 found on PLL node: altpll_0|sd1|pll|clk[0] does not match the master clock period requirement: 20.833
    Warning (332056): Clock: altpll_0|sd1|pll|clk[1] with master clock period: 5.416 found on PLL node: altpll_0|sd1|pll|clk[1] does not match the master clock period requirement: 20.833
    Warning (332056): Clock: altpll_0|sd1|pll|clk[2] with master clock period: 5.416 found on PLL node: altpll_0|sd1|pll|clk[2] does not match the master clock period requirement: 20.833
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.949
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.949     -2994.180 altpll_0|sd1|pll|clk[2] 
    Info (332119):     3.629         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     7.377         0.000 altpll_1|sd1|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     0.215         0.000 altpll_0|sd1|pll|clk[2] 
    Info (332119):     0.215         0.000 altpll_1|sd1|pll|clk[0] 
Info (332146): Worst-case recovery slack is -0.147
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.147       -16.938 altpll_0|sd1|pll|clk[2] 
    Info (332119):     3.682         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     7.998         0.000 altpll_1|sd1|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.584
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.584         0.000 altpll_0|sd1|pll|clk[2] 
    Info (332119):     0.820         0.000 altpll_1|sd1|pll|clk[0] 
    Info (332119):     1.599         0.000 altpll_0|sd1|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.225
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.225     -3777.843 altpll_0|sd1|pll|clk[2] 
    Info (332119):     1.708         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     2.708         0.000 clock1 
    Info (332119):     3.189         0.000 altpll_1|sd1|pll|clk[0] 
    Info (332119):    20.833         0.000 clk_1_clk_in_clk 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 441 megabytes
    Info: Processing ended: Thu Jul 10 19:56:21 2014
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


