# Info: [9566]: Logging session transcript to file P:/ece327/lab3/precision.log
# Error: [3029]: Failure parsing file: C:/PROGRA~2/MENTOR~1/PRECIS~1.47/Mgc_home/pkgs/psr/userware/.precision.ini: Missing section "ApplInfo".
//  Precision RTL Synthesis 2008a.47 (Production Release) Tue Dec  9 03:06:25 PST 2008
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2008, All Rights Reserved.
//             Portions copyright 1991-2004 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows Vista skalldri@ECE-FYDP17 Service Pack 1 6.01.7601 x86
//  
//  Start time Sat Feb 15 13:21:39 2014
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file P:/ece327/lab3/precision.log
# Error: FLEXlm version of the vendor daemon is too old: 3240@area51.uwaterloo.ca.
# Error: FLEXlm version of the vendor daemon is too old: 3240@area51.uwaterloo.ca.
# 
# COMMAND: dofile uw_tmp/uw-gate-synth-precision_rtl.tcl
# Info: [9575]: Results directory: P:/ece327/lab3/uw_tmp/
# Info: [9569]: Moving session transcript to file P:/ece327/lab3/uw_tmp/precision.log
# Info: [15291]:  Setting up the design to use synthesis library "cycloneii.syn"
# Info: [566]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
# Info:  Setting Part to: "EP2C35F672C"
# Info:  Setting Process to: "7"
# Info: [3021]: Reading file: C:/PROGRA~2/MENTOR~1/PRECIS~1.47/Mgc_home/pkgs/psr/techlibs//cycloneii.syn.
# Info: [618]: Loading library initialization file C:/PROGRA~2/MENTOR~1/PRECIS~1.47/Mgc_home/pkgs/psr/userware//yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2008a.22
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2008a.22
# Info: [42502]: Analyzing input file "P:/ece327/lab3/mem.vhd" ...
# Info: [42502]: Analyzing input file "P:/ece327/lab3/lab3.vhd" ...
# Info: [641]: Current working directory: P:/ece327/lab3/uw_tmp/.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2008a.22
# Info: [40000]: Last compiled on Nov 27 2008 14:28:35
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2008a.22
# Info: [40000]: Last compiled on Nov 27 2008 14:34:50
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.lab3(main): Pre-processing...
# Info: [44506]: Module work.mem(main){generic map (data_width => 8 addr_width => 4)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': mem.mem depth = 16, width = 8'.
# Warning: [45729]: "P:/ece327/lab3/lab3.vhd", line 30: signal calc_res[8] has never been used.
# Info: [44508]: Module work.mem(main){generic map (data_width => 8 addr_width => 4)}: Compiling...
# Info: [44523]: Root Module work.lab3(main): Compiling...
# Warning: [45765]: "P:/ece327/lab3/lab3.vhd", line 25: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Warning: [45765]: "P:/ece327/lab3/lab3.vhd", line 26: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Warning: [45765]: "P:/ece327/lab3/lab3.vhd", line 87: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Warning: [45765]: "P:/ece327/lab3/lab3.vhd", line 28: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Warning: [45765]: "P:/ece327/lab3/lab3.vhd", line 29: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Warning: [45765]: "P:/ece327/lab3/lab3.vhd", line 87: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Warning: [45765]: "P:/ece327/lab3/lab3.vhd", line 87: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Info: [44838]: "P:/ece327/lab3/lab3.vhd", line 99: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_cnt_en_0_8" inferred for node "count".
# Info: [44838]: "P:/ece327/lab3/lab3.vhd", line 109: Macro Modgen_Counter "counter_up_aclear_clock_cnt_en_0_4" inferred for node "y_pos".
# Info: [44838]: "P:/ece327/lab3/lab3.vhd", line 112: Macro Modgen_Counter "counter_up_aclear_clock_cnt_en_0_4" inferred for node "x_pos".
# Warning: [43642]: "P:/ece327/lab3/uw_tmp//rtlc.out/INCR/.rtlDivMacro.rtl", line 1: Design unit MYPACK0 is already present in library rtlc_div_mod_rem_lib. Overwriting old definition of this design unit.
# Warning: [43642]: "P:/ece327/lab3/uw_tmp//rtlc.out/INCR/.rtlDivMacro.rtl", line 1: Design unit MYPACK0 is already present in library rtlc_div_mod_rem_lib. Overwriting old definition of this design unit.
# Warning: [43642]: "P:/ece327/lab3/uw_tmp//rtlc.out/INCR/.rtlDivMacro.rtl", line 1: Design unit RTLCDIV_M_RTLSIM_UNS_MOD_STATIC_3_3_3_2 is already present in library rtlc_div_mod_rem_lib. Overwriting old definition of this design unit.
# Warning: [43642]: "P:/ece327/lab3/uw_tmp//rtlc.out/INCR/.rtlDivMacro.rtl", line 1: Design unit RTLCDIV_M_RTLSIM_UNS_MOD_STATIC_3_3_3_2 is already present in library rtlc_div_mod_rem_lib. Overwriting old definition of this design unit.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 4, Inferred (Modgen/Selcounter/AddSub) : 4 (3 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44835]: Total CPU time taken for compilation: 4.9 secs.
# Info: [44856]: Total lines of RTL compiled: 242.
# Info: [44513]: Overall running time 7.0 secs.
# Info: [641]: Current working directory: P:/ece327/lab3/uw_tmp/.
# Info: [644]: Finished compiling design.
# Info: i_clock
# Info: -- Saving the design database in uw_tmp/lab3_gate.xdb
# Info: [3026]: Writing file: uw_tmp/lab3_gate.vhd.
# Info: Info, Command 'auto_write' finished successfully
# Info: *** synthesis to generic gates succeeded ***
dofile uw_tmp/uw-gate-synth-precision_rtl.tcl
# 
# COMMAND: exit -force
# 
# COMMAND: close_results_dir
# Info: [9578]: Results directory is closed.
close_results_dir
exit -force
