
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: LAPTOP-H2PSHQ4O

Implementation : impl1
Synopsys HDL compiler and linker, Version comp202309synp1, Build 349R, Built Sep 17 2024 08:16:26, @

Modified Files: 2
FID:  path (prevtimestamp, timestamp)
0        C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\estacionamento_top.sv (2025-10-29 09:58:54, 2025-10-29 10:46:33)
2        C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\sistema_top.sv (2025-10-29 09:58:52, 2025-10-29 10:47:16)

*******************************************************************
Modules that may have changed as a result of file changes: 3
MID:  lib.cell.view
0        work.estacionamento_top.verilog may have changed because the following files changed:
                        C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\estacionamento_top.sv (2025-10-29 09:58:54, 2025-10-29 10:46:33) <-- (module definition)
                        C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\sistema_top.sv (2025-10-29 09:58:52, 2025-10-29 10:47:16) <-- (may instantiate this module)
1        work.portao_top.verilog may have changed because the following files changed:
                        C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\sistema_top.sv (2025-10-29 09:58:52, 2025-10-29 10:47:16) <-- (may instantiate this module)
2        work.sistema_top.verilog may have changed because the following files changed:
                        C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\sistema_top.sv (2025-10-29 09:58:52, 2025-10-29 10:47:16) <-- (module definition)

*******************************************************************
Unmodified files: 6
FID:  path (timestamp)
1        C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\portao_top.sv (2025-10-29 09:58:56)
3        C:\lscc\diamond\3.14\synpbase\lib\lucent\ecp5u.v (2024-08-22 17:48:19)
4        C:\lscc\diamond\3.14\synpbase\lib\lucent\pmi_def.v (2024-09-23 20:33:10)
5        C:\lscc\diamond\3.14\synpbase\lib\vlog\hypermods.v (2024-09-23 20:33:35)
6        C:\lscc\diamond\3.14\synpbase\lib\vlog\scemi_objects.v (2024-09-23 20:33:35)
7        C:\lscc\diamond\3.14\synpbase\lib\vlog\scemi_pipes.svh (2024-09-23 20:33:35)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
