---
layout: default
title: 5.4 è¨­è¨ˆçµæœã®æ¯”è¼ƒã¨æ§‹é€ çš„è€ƒå¯Ÿ
---

# ğŸ“Š 5.4 è¨­è¨ˆçµæœã®æ¯”è¼ƒã¨æ§‹é€ çš„è€ƒå¯Ÿ  
**5.4 Comparative Analysis of Design Results and Structural Insights**

---

ã“ã®ç¯€ã§ã¯ã€**FSMãƒ»MUXãƒ»Adder** ã¨ã„ã†3ã¤ã®åŸºæœ¬PoCãƒ–ãƒ­ãƒƒã‚¯ã«ã¤ã„ã¦ã€  
**è«–ç†æ§‹é€ ãƒ»é¢ç©ãƒ»ã‚¿ã‚¤ãƒŸãƒ³ã‚°ãƒ»è¨­è¨ˆåˆ¶ç´„ãƒ»ç‰©ç†é…ç½®ã®ç‰¹å¾´**ã‚’æ¯”è¼ƒã—ã€  
è¨­è¨ˆè€…ã¨ã—ã¦ã®æ´å¯ŸåŠ›ã‚’è‚²ã¦ã¾ã™ã€‚

In this section, we compare three fundamental PoC blocks â€” **FSM, MUX, and Adder** â€” focusing on their **logic structure, area, timing, constraints, and layout characteristics** to develop design insight.

---

## ğŸ“‹ è¨­è¨ˆçµæœã®æ¯”è¼ƒè¡¨ï½œComparison Table

| âš™ï¸ é …ç›®ï½œItem       | FSM                          | MUX (2:1)                      | Adder (4-bit)                   |
|--------------------|-------------------------------|--------------------------------|---------------------------------|
| **è«–ç†æ§‹é€ **<br>Logic | çŠ¶æ…‹é·ç§»ï¼‹åˆ¶å¾¡<br>State machine + control | å˜ç´”ãªé¸æŠå›è·¯<br>Simple selector | æ¡é€²ã¿ã‚’å«ã‚€æ¼”ç®—å›è·¯<br>Arithmetic with carry |
| **ã‚»ãƒ«æ•°**<br>Cell Count | ç´„20<br>~20 cells            | ç´„4<br>~4 cells                | ç´„40<br>~40 cells               |
| **é¢ç©**<br>Area    | ä¸­<br>Medium                 | å°<br>Small                    | å¤§<br>Large                     |
| **Slack**<br>Timing Margin | +0.85 ns                    | +1.10 ns                       | +0.25 ns                        |
| **DRC/LVS**<br>Check Result | Clean                      | Clean                          | Clean                           |
| **ã‚¯ãƒ­ãƒƒã‚¯ä¾å­˜æ€§**<br>Clock Dependency | é«˜ã„<br>High                  | ä½ã„<br>Low                    | é«˜ã„<br>High                    |
| **è¦³å¯Ÿãƒã‚¤ãƒ³ãƒˆ**<br>Key Observation | çŠ¶æ…‹åˆ¶å¾¡ã¨flagã®å‹•ã<br>State + flag control | SELã¨å‡ºåŠ›ã®ä¸€è‡´<br>Selector-output match | é…å»¶ãƒ»æ¡ã‚ãµã‚ŒæŒ™å‹•<br>Delay + carry behavior |

---

## ğŸ” ãƒ–ãƒ­ãƒƒã‚¯åˆ¥è€ƒå¯Ÿï½œBlock-by-Block Insight

### ğŸ§­ FSMï¼šæœ‰é™çŠ¶æ…‹æ©Ÿæ¢°  
**FSM: Finite State Machine**

- **åˆ¶å¾¡å›è·¯ã®ä»£è¡¨ä¾‹ / Representative of control logic**
- ã‚¯ãƒ­ãƒƒã‚¯é§†å‹•ã®çŠ¶æ…‹é·ç§» â†’ **ã‚¿ã‚¤ãƒŸãƒ³ã‚°ã«æ•æ„Ÿ**  
  *Clock-driven transitions â†’ Sensitive to timing*
- è¨­è¨ˆæ„å›³ãŒæ˜ç¢ºã«å¯è¦–åŒ–ã•ã‚Œã‚„ã™ã„  
  *Easily visualized design intent*

---

### ğŸ§® MUXï¼š2:1ã‚»ãƒ¬ã‚¯ã‚¿  
**MUX: 2-to-1 Multiplexer**

- **éå¸¸ã«ã‚·ãƒ³ãƒ—ãƒ«ãªé¸æŠå›è·¯ / Simple selection logic**
- é¢ç©ãƒ»é…å»¶ã¨ã‚‚ã«æœ€å° â†’ **è¨­è¨ˆå…¥é–€ã«æœ€é©**  
  *Minimal area/delay â†’ Good for beginners*
- æ³¢å½¢è¦³å¯Ÿã—ã‚„ã™ãæ•™æã«æœ€é©  
  *Ideal for learning signal flow*

---

### â• Adderï¼š4ãƒ“ãƒƒãƒˆåŠ ç®—å™¨  
**Adder: 4-bit Binary Adder**

- **æ§‹é€ çš„ã«é‡ã„å‡¦ç†å›è·¯ / Structurally heavy arithmetic**
- æ¡æ•°ãŒå¢—ãˆã‚‹ã»ã©é…å»¶å¢—åŠ  â†’ **ã‚¿ã‚¤ãƒŸãƒ³ã‚°ã«æ³¨æ„**  
  *Delay increases with bit-width â†’ Timing critical*
- è¨­è¨ˆãƒ»åˆæˆæ™‚ã®èª¿æ•´ä½™åœ°ã‚ã‚Š  
  *Has room for design optimization*

---

## ğŸ“˜ æ•™æçš„ã¾ã¨ã‚ï½œEducational Summary

| ğŸ” å­¦ç¿’è¦³ç‚¹ï½œLearning Aspect       | FSM | MUX | Adder |
|-------------------------------|-----|-----|-------|
| çŠ¶æ…‹åˆ¶å¾¡<br>State Control     | â—   | â€•   | â–³     |
| è«–ç†é¸æŠ<br>Logic Selection   | â€•   | â—   | â–³     |
| ç®—è¡“å‡¦ç†<br>Arithmetic Logic  | â€•   | â€•   | â—     |
| é…ç·šå¯†åº¦è¦³å¯Ÿ<br>Layout Density | â–³   | â—   | â–³     |
| æ¤œè¨¼ä½“é¨“<br>Verification Practice | â—   | â—   | â—     |

> å„ãƒ–ãƒ­ãƒƒã‚¯ã®ç‰¹æ€§ã¯æ˜ç¢ºã«ç•°ãªã‚‹ãŸã‚ã€çµ„ã¿åˆã‚ã›ã¦ä½¿ã†ã“ã¨ã§å¤šé¢çš„ãªè¨­è¨ˆå­¦ç¿’ãŒå¯èƒ½ã«ãªã‚Šã¾ã™ã€‚  
> *The unique characteristics of each block make them suitable for diverse design training when combined.*

---

## ğŸ”— æ¬¡ç¯€ã¸ã®æ¥ç¶šï½œNext Section

æ¬¡ç¯€ [5.5 è¨­è¨ˆæ”¹å–„ã¨ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯](5.5_improvement_feedback.md) ã§ã¯ã€ã“ã‚Œã‚‰ã®è©•ä¾¡çµæœã‚’è¸ã¾ãˆã€**ã©ã®ã‚ˆã†ã«è¨­è¨ˆã‚’æ”¹å–„ãƒ»æœ€é©åŒ–ã™ã‚‹ã‹**ã‚’å…·ä½“çš„ã«æ¤œè¨ã—ã¦ã„ãã¾ã™ã€‚

---
