// Seed: 1307301558
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output tri id_2,
    input tri1 id_3,
    input uwire id_4,
    output wor id_5,
    output supply1 id_6,
    input tri1 id_7,
    output uwire id_8,
    input tri id_9
);
  always @(1) id_8 = id_1;
endmodule
module module_0 (
    output logic module_1,
    input  tri   id_1,
    output wand  id_2
);
  final begin : LABEL_0
    id_2 = id_1;
    id_0 <= 1;
    assert (1);
  end
  wire id_4;
  tri  id_5 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1
  );
  assign modCall_1.id_2 = 0;
  wire id_6;
endmodule
