# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {G:/Shared drives/Electro V - TPs/TP 2 - EV20/Prueba quartus/sim posta/Test.mpf}
# Loading project Test
vsim -gui work.test_tb
# vsim -gui work.test_tb 
# Start time: 20:15:12 on May 18,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.test_tb(testbench)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.test(behaviour)
add wave -position insertpoint  \
sim:/test_tb/input \
sim:/test_tb/output \
sim:/test_tb/simulationEnded \
sim:/test_tb/sys_clk
run
run -all
# End time: 20:48:09 on May 18,2020, Elapsed time: 0:32:57
# Errors: 0, Warnings: 0
