{
  "module_name": "Kconfig",
  "hash_id": "9bcde05852c421039a4104d54387cc77ef6f5667c374999ddececd987618e24f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/edac/Kconfig",
  "human_readable_source": "#\n#\tEDAC Kconfig\n#\tCopyright (c) 2008 Doug Thompson www.softwarebitmaker.com\n#\tLicensed and distributed under the GPL\n\nconfig EDAC_ATOMIC_SCRUB\n\tbool\n\nconfig EDAC_SUPPORT\n\tbool\n\nmenuconfig EDAC\n\ttristate \"EDAC (Error Detection And Correction) reporting\"\n\tdepends on HAS_IOMEM && EDAC_SUPPORT && RAS\n\thelp\n\t  EDAC is a subsystem along with hardware-specific drivers designed to\n\t  report hardware errors. These are low-level errors that are reported\n\t  in the CPU or supporting chipset or other subsystems:\n\t  memory errors, cache errors, PCI errors, thermal throttling, etc..\n\t  If unsure, select 'Y'.\n\n\t  The mailing list for the EDAC project is linux-edac@vger.kernel.org.\n\nif EDAC\n\nconfig EDAC_LEGACY_SYSFS\n\tbool \"EDAC legacy sysfs\"\n\tdefault y\n\thelp\n\t  Enable the compatibility sysfs nodes.\n\t  Use 'Y' if your edac utilities aren't ported to work with the newer\n\t  structures.\n\nconfig EDAC_DEBUG\n\tbool \"Debugging\"\n\tselect DEBUG_FS\n\thelp\n\t  This turns on debugging information for the entire EDAC subsystem.\n\t  You do so by inserting edac_module with \"edac_debug_level=x.\" Valid\n\t  levels are 0-4 (from low to high) and by default it is set to 2.\n\t  Usually you should select 'N' here.\n\nconfig EDAC_DECODE_MCE\n\ttristate \"Decode MCEs in human-readable form (only on AMD for now)\"\n\tdepends on CPU_SUP_AMD && X86_MCE_AMD\n\tdefault y\n\thelp\n\t  Enable this option if you want to decode Machine Check Exceptions\n\t  occurring on your machine in human-readable form.\n\n\t  You should definitely say Y here in case you want to decode MCEs\n\t  which occur really early upon boot, before the module infrastructure\n\t  has been initialized.\n\nconfig EDAC_GHES\n\ttristate \"Output ACPI APEI/GHES BIOS detected errors via EDAC\"\n\tdepends on ACPI_APEI_GHES\n\tselect UEFI_CPER\n\thelp\n\t  Not all machines support hardware-driven error report. Some of those\n\t  provide a BIOS-driven error report mechanism via ACPI, using the\n\t  APEI/GHES driver. By enabling this option, the error reports provided\n\t  by GHES are sent to userspace via the EDAC API.\n\n\t  When this option is enabled, it will disable the hardware-driven\n\t  mechanisms, if a GHES BIOS is detected, entering into the\n\t  \"Firmware First\" mode.\n\n\t  It should be noticed that keeping both GHES and a hardware-driven\n\t  error mechanism won't work well, as BIOS will race with OS, while\n\t  reading the error registers. So, if you want to not use \"Firmware\n\t  first\" GHES error mechanism, you should disable GHES either at\n\t  compilation time or by passing \"ghes.disable=1\" Kernel parameter\n\t  at boot time.\n\n\t  In doubt, say 'Y'.\n\nconfig EDAC_AMD64\n\ttristate \"AMD64 (Opteron, Athlon64)\"\n\tdepends on AMD_NB && EDAC_DECODE_MCE\n\thelp\n\t  Support for error detection and correction of DRAM ECC errors on\n\t  the AMD64 families (>= K8) of memory controllers.\n\n\t  When EDAC_DEBUG is enabled, hardware error injection facilities\n\t  through sysfs are available:\n\n\t  AMD CPUs up to and excluding family 0x17 provide for Memory\n\t  Error Injection into the ECC detection circuits. The amd64_edac\n\t  module allows the operator/user to inject Uncorrectable and\n\t  Correctable errors into DRAM.\n\n\t  When enabled, in each of the respective memory controller directories\n\t  (/sys/devices/system/edac/mc/mcX), there are 3 input files:\n\n\t  - inject_section (0..3, 16-byte section of 64-byte cacheline),\n\t  - inject_word (0..8, 16-bit word of 16-byte section),\n\t  - inject_ecc_vector (hex ecc vector: select bits of inject word)\n\n\t  In addition, there are two control files, inject_read and inject_write,\n\t  which trigger the DRAM ECC Read and Write respectively.\n\nconfig EDAC_AL_MC\n\ttristate \"Amazon's Annapurna Lab Memory Controller\"\n\tdepends on (ARCH_ALPINE || COMPILE_TEST)\n\thelp\n\t  Support for error detection and correction for Amazon's Annapurna\n\t  Labs Alpine chips which allow 1 bit correction and 2 bits detection.\n\nconfig EDAC_AMD76X\n\ttristate \"AMD 76x (760, 762, 768)\"\n\tdepends on PCI && X86_32\n\thelp\n\t  Support for error detection and correction on the AMD 76x\n\t  series of chipsets used with the Athlon processor.\n\nconfig EDAC_E7XXX\n\ttristate \"Intel e7xxx (e7205, e7500, e7501, e7505)\"\n\tdepends on PCI && X86_32\n\thelp\n\t  Support for error detection and correction on the Intel\n\t  E7205, E7500, E7501 and E7505 server chipsets.\n\nconfig EDAC_E752X\n\ttristate \"Intel e752x (e7520, e7525, e7320) and 3100\"\n\tdepends on PCI && X86\n\thelp\n\t  Support for error detection and correction on the Intel\n\t  E7520, E7525, E7320 server chipsets.\n\nconfig EDAC_I82443BXGX\n\ttristate \"Intel 82443BX/GX (440BX/GX)\"\n\tdepends on PCI && X86_32\n\tdepends on BROKEN\n\thelp\n\t  Support for error detection and correction on the Intel\n\t  82443BX/GX memory controllers (440BX/GX chipsets).\n\nconfig EDAC_I82875P\n\ttristate \"Intel 82875p (D82875P, E7210)\"\n\tdepends on PCI && X86_32\n\thelp\n\t  Support for error detection and correction on the Intel\n\t  DP82785P and E7210 server chipsets.\n\nconfig EDAC_I82975X\n\ttristate \"Intel 82975x (D82975x)\"\n\tdepends on PCI && X86\n\thelp\n\t  Support for error detection and correction on the Intel\n\t  DP82975x server chipsets.\n\nconfig EDAC_I3000\n\ttristate \"Intel 3000/3010\"\n\tdepends on PCI && X86\n\thelp\n\t  Support for error detection and correction on the Intel\n\t  3000 and 3010 server chipsets.\n\nconfig EDAC_I3200\n\ttristate \"Intel 3200\"\n\tdepends on PCI && X86\n\thelp\n\t  Support for error detection and correction on the Intel\n\t  3200 and 3210 server chipsets.\n\nconfig EDAC_IE31200\n\ttristate \"Intel e312xx\"\n\tdepends on PCI && X86\n\thelp\n\t  Support for error detection and correction on the Intel\n\t  E3-1200 based DRAM controllers.\n\nconfig EDAC_X38\n\ttristate \"Intel X38\"\n\tdepends on PCI && X86\n\thelp\n\t  Support for error detection and correction on the Intel\n\t  X38 server chipsets.\n\nconfig EDAC_I5400\n\ttristate \"Intel 5400 (Seaburg) chipsets\"\n\tdepends on PCI && X86\n\thelp\n\t  Support for error detection and correction the Intel\n\t  i5400 MCH chipset (Seaburg).\n\nconfig EDAC_I7CORE\n\ttristate \"Intel i7 Core (Nehalem) processors\"\n\tdepends on PCI && X86 && X86_MCE_INTEL\n\thelp\n\t  Support for error detection and correction the Intel\n\t  i7 Core (Nehalem) Integrated Memory Controller that exists on\n\t  newer processors like i7 Core, i7 Core Extreme, Xeon 35xx\n\t  and Xeon 55xx processors.\n\nconfig EDAC_I82860\n\ttristate \"Intel 82860\"\n\tdepends on PCI && X86_32\n\thelp\n\t  Support for error detection and correction on the Intel\n\t  82860 chipset.\n\nconfig EDAC_R82600\n\ttristate \"Radisys 82600 embedded chipset\"\n\tdepends on PCI && X86_32\n\thelp\n\t  Support for error detection and correction on the Radisys\n\t  82600 embedded chipset.\n\nconfig EDAC_I5000\n\ttristate \"Intel Greencreek/Blackford chipset\"\n\tdepends on X86 && PCI\n\tdepends on BROKEN\n\thelp\n\t  Support for error detection and correction the Intel\n\t  Greekcreek/Blackford chipsets.\n\nconfig EDAC_I5100\n\ttristate \"Intel San Clemente MCH\"\n\tdepends on X86 && PCI\n\thelp\n\t  Support for error detection and correction the Intel\n\t  San Clemente MCH.\n\nconfig EDAC_I7300\n\ttristate \"Intel Clarksboro MCH\"\n\tdepends on X86 && PCI\n\thelp\n\t  Support for error detection and correction the Intel\n\t  Clarksboro MCH (Intel 7300 chipset).\n\nconfig EDAC_SBRIDGE\n\ttristate \"Intel Sandy-Bridge/Ivy-Bridge/Haswell Integrated MC\"\n\tdepends on PCI && X86_64 && X86_MCE_INTEL && PCI_MMCONFIG\n\thelp\n\t  Support for error detection and correction the Intel\n\t  Sandy Bridge, Ivy Bridge and Haswell Integrated Memory Controllers.\n\nconfig EDAC_SKX\n\ttristate \"Intel Skylake server Integrated MC\"\n\tdepends on PCI && X86_64 && X86_MCE_INTEL && PCI_MMCONFIG && ACPI\n\tdepends on ACPI_NFIT || !ACPI_NFIT # if ACPI_NFIT=m, EDAC_SKX can't be y\n\tselect DMI\n\tselect ACPI_ADXL\n\thelp\n\t  Support for error detection and correction the Intel\n\t  Skylake server Integrated Memory Controllers. If your\n\t  system has non-volatile DIMMs you should also manually\n\t  select CONFIG_ACPI_NFIT.\n\nconfig EDAC_I10NM\n\ttristate \"Intel 10nm server Integrated MC\"\n\tdepends on PCI && X86_64 && X86_MCE_INTEL && PCI_MMCONFIG && ACPI\n\tdepends on ACPI_NFIT || !ACPI_NFIT # if ACPI_NFIT=m, EDAC_I10NM can't be y\n\tselect DMI\n\tselect ACPI_ADXL\n\thelp\n\t  Support for error detection and correction the Intel\n\t  10nm server Integrated Memory Controllers. If your\n\t  system has non-volatile DIMMs you should also manually\n\t  select CONFIG_ACPI_NFIT.\n\nconfig EDAC_PND2\n\ttristate \"Intel Pondicherry2\"\n\tdepends on PCI && X86_64 && X86_MCE_INTEL\n\tselect P2SB if X86\n\thelp\n\t  Support for error detection and correction on the Intel\n\t  Pondicherry2 Integrated Memory Controller. This SoC IP is\n\t  first used on the Apollo Lake platform and Denverton\n\t  micro-server but may appear on others in the future.\n\nconfig EDAC_IGEN6\n\ttristate \"Intel client SoC Integrated MC\"\n\tdepends on PCI && PCI_MMCONFIG && ARCH_HAVE_NMI_SAFE_CMPXCHG\n\tdepends on X86_64 && X86_MCE_INTEL\n\thelp\n\t  Support for error detection and correction on the Intel\n\t  client SoC Integrated Memory Controller using In-Band ECC IP.\n\t  This In-Band ECC is first used on the Elkhart Lake SoC but\n\t  may appear on others in the future.\n\nconfig EDAC_MPC85XX\n\tbool \"Freescale MPC83xx / MPC85xx\"\n\tdepends on FSL_SOC && EDAC=y\n\thelp\n\t  Support for error detection and correction on the Freescale\n\t  MPC8349, MPC8560, MPC8540, MPC8548, T4240\n\nconfig EDAC_LAYERSCAPE\n\ttristate \"Freescale Layerscape DDR\"\n\tdepends on ARCH_LAYERSCAPE || SOC_LS1021A\n\thelp\n\t  Support for error detection and correction on Freescale memory\n\t  controllers on Layerscape SoCs.\n\nconfig EDAC_PASEMI\n\ttristate \"PA Semi PWRficient\"\n\tdepends on PPC_PASEMI && PCI\n\thelp\n\t  Support for error detection and correction on PA Semi\n\t  PWRficient.\n\nconfig EDAC_CELL\n\ttristate \"Cell Broadband Engine memory controller\"\n\tdepends on PPC_CELL_COMMON\n\thelp\n\t  Support for error detection and correction on the\n\t  Cell Broadband Engine internal memory controller\n\t  on platform without a hypervisor\n\nconfig EDAC_PPC4XX\n\ttristate \"PPC4xx IBM DDR2 Memory Controller\"\n\tdepends on 4xx\n\thelp\n\t  This enables support for EDAC on the ECC memory used\n\t  with the IBM DDR2 memory controller found in various\n\t  PowerPC 4xx embedded processors such as the 405EX[r],\n\t  440SP, 440SPe, 460EX, 460GT and 460SX.\n\nconfig EDAC_AMD8131\n\ttristate \"AMD8131 HyperTransport PCI-X Tunnel\"\n\tdepends on PCI && PPC_MAPLE\n\thelp\n\t  Support for error detection and correction on the\n\t  AMD8131 HyperTransport PCI-X Tunnel chip.\n\t  Note, add more Kconfig dependency if it's adopted\n\t  on some machine other than Maple.\n\nconfig EDAC_AMD8111\n\ttristate \"AMD8111 HyperTransport I/O Hub\"\n\tdepends on PCI && PPC_MAPLE\n\thelp\n\t  Support for error detection and correction on the\n\t  AMD8111 HyperTransport I/O Hub chip.\n\t  Note, add more Kconfig dependency if it's adopted\n\t  on some machine other than Maple.\n\nconfig EDAC_CPC925\n\ttristate \"IBM CPC925 Memory Controller (PPC970FX)\"\n\tdepends on PPC64\n\thelp\n\t  Support for error detection and correction on the\n\t  IBM CPC925 Bridge and Memory Controller, which is\n\t  a companion chip to the PowerPC 970 family of\n\t  processors.\n\nconfig EDAC_HIGHBANK_MC\n\ttristate \"Highbank Memory Controller\"\n\tdepends on ARCH_HIGHBANK\n\thelp\n\t  Support for error detection and correction on the\n\t  Calxeda Highbank memory controller.\n\nconfig EDAC_HIGHBANK_L2\n\ttristate \"Highbank L2 Cache\"\n\tdepends on ARCH_HIGHBANK\n\thelp\n\t  Support for error detection and correction on the\n\t  Calxeda Highbank memory controller.\n\nconfig EDAC_OCTEON_PC\n\ttristate \"Cavium Octeon Primary Caches\"\n\tdepends on CPU_CAVIUM_OCTEON\n\thelp\n\t  Support for error detection and correction on the primary caches of\n\t  the cnMIPS cores of Cavium Octeon family SOCs.\n\nconfig EDAC_OCTEON_L2C\n\ttristate \"Cavium Octeon Secondary Caches (L2C)\"\n\tdepends on CAVIUM_OCTEON_SOC\n\thelp\n\t  Support for error detection and correction on the\n\t  Cavium Octeon family of SOCs.\n\nconfig EDAC_OCTEON_LMC\n\ttristate \"Cavium Octeon DRAM Memory Controller (LMC)\"\n\tdepends on CAVIUM_OCTEON_SOC\n\thelp\n\t  Support for error detection and correction on the\n\t  Cavium Octeon family of SOCs.\n\nconfig EDAC_OCTEON_PCI\n\ttristate \"Cavium Octeon PCI Controller\"\n\tdepends on PCI && CAVIUM_OCTEON_SOC\n\thelp\n\t  Support for error detection and correction on the\n\t  Cavium Octeon family of SOCs.\n\nconfig EDAC_THUNDERX\n\ttristate \"Cavium ThunderX EDAC\"\n\tdepends on ARM64\n\tdepends on PCI\n\thelp\n\t  Support for error detection and correction on the\n\t  Cavium ThunderX memory controllers (LMC), Cache\n\t  Coherent Processor Interconnect (CCPI) and L2 cache\n\t  blocks (TAD, CBC, MCI).\n\nconfig EDAC_ALTERA\n\tbool \"Altera SOCFPGA ECC\"\n\tdepends on EDAC=y && ARCH_INTEL_SOCFPGA\n\thelp\n\t  Support for error detection and correction on the\n\t  Altera SOCs. This is the global enable for the\n\t  various Altera peripherals.\n\nconfig EDAC_ALTERA_SDRAM\n\tbool \"Altera SDRAM ECC\"\n\tdepends on EDAC_ALTERA=y\n\thelp\n\t  Support for error detection and correction on the\n\t  Altera SDRAM Memory for Altera SoCs. Note that the\n\t  preloader must initialize the SDRAM before loading\n\t  the kernel.\n\nconfig EDAC_ALTERA_L2C\n\tbool \"Altera L2 Cache ECC\"\n\tdepends on EDAC_ALTERA=y && CACHE_L2X0\n\thelp\n\t  Support for error detection and correction on the\n\t  Altera L2 cache Memory for Altera SoCs. This option\n\t  requires L2 cache.\n\nconfig EDAC_ALTERA_OCRAM\n\tbool \"Altera On-Chip RAM ECC\"\n\tdepends on EDAC_ALTERA=y && SRAM && GENERIC_ALLOCATOR\n\thelp\n\t  Support for error detection and correction on the\n\t  Altera On-Chip RAM Memory for Altera SoCs.\n\nconfig EDAC_ALTERA_ETHERNET\n\tbool \"Altera Ethernet FIFO ECC\"\n\tdepends on EDAC_ALTERA=y\n\thelp\n\t  Support for error detection and correction on the\n\t  Altera Ethernet FIFO Memory for Altera SoCs.\n\nconfig EDAC_ALTERA_NAND\n\tbool \"Altera NAND FIFO ECC\"\n\tdepends on EDAC_ALTERA=y && MTD_NAND_DENALI\n\thelp\n\t  Support for error detection and correction on the\n\t  Altera NAND FIFO Memory for Altera SoCs.\n\nconfig EDAC_ALTERA_DMA\n\tbool \"Altera DMA FIFO ECC\"\n\tdepends on EDAC_ALTERA=y && PL330_DMA=y\n\thelp\n\t  Support for error detection and correction on the\n\t  Altera DMA FIFO Memory for Altera SoCs.\n\nconfig EDAC_ALTERA_USB\n\tbool \"Altera USB FIFO ECC\"\n\tdepends on EDAC_ALTERA=y && USB_DWC2\n\thelp\n\t  Support for error detection and correction on the\n\t  Altera USB FIFO Memory for Altera SoCs.\n\nconfig EDAC_ALTERA_QSPI\n\tbool \"Altera QSPI FIFO ECC\"\n\tdepends on EDAC_ALTERA=y && SPI_CADENCE_QUADSPI\n\thelp\n\t  Support for error detection and correction on the\n\t  Altera QSPI FIFO Memory for Altera SoCs.\n\nconfig EDAC_ALTERA_SDMMC\n\tbool \"Altera SDMMC FIFO ECC\"\n\tdepends on EDAC_ALTERA=y && MMC_DW\n\thelp\n\t  Support for error detection and correction on the\n\t  Altera SDMMC FIFO Memory for Altera SoCs.\n\nconfig EDAC_SIFIVE\n\tbool \"Sifive platform EDAC driver\"\n\tdepends on EDAC=y && SIFIVE_CCACHE\n\thelp\n\t  Support for error detection and correction on the SiFive SoCs.\n\nconfig EDAC_ARMADA_XP\n\tbool \"Marvell Armada XP DDR and L2 Cache ECC\"\n\tdepends on MACH_MVEBU_V7\n\thelp\n\t  Support for error correction and detection on the Marvell Aramada XP\n\t  DDR RAM and L2 cache controllers.\n\nconfig EDAC_SYNOPSYS\n\ttristate \"Synopsys DDR Memory Controller\"\n\tdepends on ARCH_ZYNQ || ARCH_ZYNQMP || ARCH_INTEL_SOCFPGA || ARCH_MXC\n\thelp\n\t  Support for error detection and correction on the Synopsys DDR\n\t  memory controller.\n\nconfig EDAC_XGENE\n\ttristate \"APM X-Gene SoC\"\n\tdepends on (ARM64 || COMPILE_TEST)\n\thelp\n\t  Support for error detection and correction on the\n\t  APM X-Gene family of SOCs.\n\nconfig EDAC_TI\n\ttristate \"Texas Instruments DDR3 ECC Controller\"\n\tdepends on ARCH_KEYSTONE || SOC_DRA7XX\n\thelp\n\t  Support for error detection and correction on the TI SoCs.\n\nconfig EDAC_QCOM\n\ttristate \"QCOM EDAC Controller\"\n\tdepends on ARCH_QCOM && QCOM_LLCC\n\thelp\n\t  Support for error detection and correction on the\n\t  Qualcomm Technologies, Inc. SoCs.\n\n\t  This driver reports Single Bit Errors (SBEs) and Double Bit Errors (DBEs).\n\t  As of now, it supports error reporting for Last Level Cache Controller (LLCC)\n\t  of Tag RAM and Data RAM.\n\n\t  For debugging issues having to do with stability and overall system\n\t  health, you should probably say 'Y' here.\n\nconfig EDAC_ASPEED\n\ttristate \"Aspeed AST BMC SoC\"\n\tdepends on ARCH_ASPEED\n\thelp\n\t  Support for error detection and correction on the Aspeed AST BMC SoC.\n\n\t  First, ECC must be configured in the bootloader. Then, this driver\n\t  will expose error counters via the EDAC kernel framework.\n\nconfig EDAC_BLUEFIELD\n\ttristate \"Mellanox BlueField Memory ECC\"\n\tdepends on ARM64 && ((MELLANOX_PLATFORM && ACPI) || COMPILE_TEST)\n\thelp\n\t  Support for error detection and correction on the\n\t  Mellanox BlueField SoCs.\n\nconfig EDAC_DMC520\n\ttristate \"ARM DMC-520 ECC\"\n\tdepends on ARM64\n\thelp\n\t  Support for error detection and correction on the\n\t  SoCs with ARM DMC-520 DRAM controller.\n\nconfig EDAC_ZYNQMP\n\ttristate \"Xilinx ZynqMP OCM Controller\"\n\tdepends on ARCH_ZYNQMP || COMPILE_TEST\n\thelp\n\t  This driver supports error detection and correction for the\n\t  Xilinx ZynqMP OCM (On Chip Memory) controller. It can also be\n\t  built as a module. In that case it will be called zynqmp_edac.\n\nconfig EDAC_NPCM\n\ttristate \"Nuvoton NPCM DDR Memory Controller\"\n\tdepends on (ARCH_NPCM || COMPILE_TEST)\n\thelp\n\t  Support for error detection and correction on the Nuvoton NPCM DDR\n\t  memory controller.\n\n\t  The memory controller supports single bit error correction, double bit\n\t  error detection (in-line ECC in which a section 1/8th of the memory\n\t  device used to store data is used for ECC storage).\n\nendif # EDAC\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}