// Seed: 3062086458
module module_0 (
    input  logic id_0,
    input  tri   id_1,
    output tri1  id_2
    , id_4
);
  reg id_5;
  always begin
    case (1)
      id_4: id_5 = 1;
      id_0: begin
        if ("") id_5 <= #1 id_4;
      end
    endcase
  end
  wire id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output wire id_3,
    output supply1 id_4,
    output logic id_5,
    input supply1 id_6,
    input tri id_7,
    input supply0 id_8,
    output logic id_9,
    input logic id_10,
    input wor module_1,
    output wor id_12,
    input logic id_13,
    input supply1 id_14
);
  final begin
    id_5 <= id_13;
  end
  always force id_9 = id_10;
  assign id_3 = 1;
  id_16(
      .id_0(1)
  );
  assign id_16 = id_5++;
  always @(*) begin
    id_9 <= 1;
    if (1) id_5 <= 1;
  end
  module_0(
      id_13, id_6, id_4
  );
endmodule
