#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Mar 11 22:51:28 2023
# Process ID: 29712
# Current directory: C:/Users/cpomp/workspace/CSE490_project_1/CSE490_project_1.runs/synth_1
# Command line: vivado.exe -log halfadd_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source halfadd_test.tcl
# Log file: C:/Users/cpomp/workspace/CSE490_project_1/CSE490_project_1.runs/synth_1/halfadd_test.vds
# Journal file: C:/Users/cpomp/workspace/CSE490_project_1/CSE490_project_1.runs/synth_1\vivado.jou
# Running On: DESKTOP-1RVLLH0, OS: Windows, CPU Frequency: 3392 MHz, CPU Physical cores: 4, Host memory: 17094 MB
#-----------------------------------------------------------
source halfadd_test.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 394.402 ; gain = 60.648
Command: synth_design -top halfadd_test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9888
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1202.758 ; gain = 407.809
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'halfadd_test' [C:/Users/cpomp/workspace/CSE490_project_1/CSE490_project_1.srcs/sources_1/new/halfadd_test.v:23]
INFO: [Synth 8-6157] synthesizing module 'test_half_adder' [C:/Users/cpomp/workspace/CSE490_project_1/CSE490_project_1.srcs/sources_1/new/test_half_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'test_half_adder' (0#1) [C:/Users/cpomp/workspace/CSE490_project_1/CSE490_project_1.srcs/sources_1/new/test_half_adder.v:23]
ERROR: [Synth 8-685] variable 'C' should not be used in output port connection [C:/Users/cpomp/workspace/CSE490_project_1/CSE490_project_1.srcs/sources_1/new/halfadd_test.v:38]
ERROR: [Synth 8-6156] failed synthesizing module 'halfadd_test' [C:/Users/cpomp/workspace/CSE490_project_1/CSE490_project_1.srcs/sources_1/new/halfadd_test.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1292.207 ; gain = 497.258
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Mar 11 22:52:07 2023...
