// Seed: 1586494945
module module_0 #(
    parameter id_13 = 32'd54
) (
    output tri0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    output wire id_3,
    input supply0 id_4#(
        .id_8(1),
        .id_9(1 && 1)
    )
    , id_10,
    input tri id_5,
    output supply1 id_6
);
  always id_9 <= id_8;
  wire id_11[-1 'b0 : -1], id_12;
  always $clog2(54);
  ;
  parameter id_13 = -1;
  assign id_10 = -1;
  wire id_14[id_13 : -1];
  wire [1 'b0 : 1] id_15, id_16;
  assign module_1.id_1 = 0;
  wire id_17, id_18, id_19, id_20, id_21;
  logic id_22 = -1, id_23;
  wire id_24;
  wire id_25, id_26;
  wire id_27;
  wire id_28, id_29;
  assign id_8  = -1;
  assign id_10 = id_28;
  integer id_30;
  assign id_23 = id_11;
  logic id_31;
endmodule
module module_1 (
    output tri   id_0,
    input  wor   id_1,
    output wand  id_2,
    output uwire id_3
);
  logic id_5;
  ;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_0
  );
endmodule
