Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 18 21:40:03 2018
| Host         : 24GHZi7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PmodPWM_test_timing_summary_routed.rpt -pb PmodPWM_test_timing_summary_routed.pb -rpx PmodPWM_test_timing_summary_routed.rpx -warn_on_violation
| Design       : PmodPWM_test
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.486      -20.006                     15                   27        0.594        0.000                      0                   27        4.500        0.000                       0                    13  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -4.486      -13.359                      3                   15        0.594        0.000                      0                   15        4.500        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     -0.630       -6.647                     12                   12        0.785        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            3  Failing Endpoints,  Worst Slack       -4.486ns,  Total Violation      -13.359ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.594ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.486ns  (required time - arrival time)
  Source:                 P1/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM3
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 4.259ns (58.475%)  route 3.025ns (41.525%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.615     5.166    P1/clk
    SLICE_X1Y67          FDCE                                         r  P1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.456     5.622 f  P1/count_reg[6]/Q
                         net (fo=4, routed)           0.670     6.292    P1/count_reg[6]
    SLICE_X1Y66          LUT4 (Prop_lut4_I1_O)        0.124     6.416 r  P1/PWM3_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.417     6.833    P1/PWM3_OBUF_inst_i_2_n_0
    SLICE_X0Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.957 r  P1/PWM3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.938     8.895    PWM3_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.555    12.450 r  PWM3_OBUF_inst/O
                         net (fo=0)                   0.000    12.450    PWM3
    J18                                                               r  PWM3 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -12.450    
  -------------------------------------------------------------------
                         slack                                 -4.486    

Slack (VIOLATED) :        -4.476ns  (required time - arrival time)
  Source:                 P1/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM2
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.274ns  (logic 4.266ns (58.650%)  route 3.008ns (41.350%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.615     5.166    P1/clk
    SLICE_X1Y67          FDCE                                         r  P1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.456     5.622 f  P1/count_reg[6]/Q
                         net (fo=4, routed)           0.972     6.595    P1/count_reg[6]
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.124     6.719 r  P1/PWM2_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.151     6.870    P1/PWM2_OBUF_inst_i_2_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.124     6.994 r  P1/PWM2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.884     8.878    PWM2_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.562    12.441 r  PWM2_OBUF_inst/O
                         net (fo=0)                   0.000    12.441    PWM2
    D15                                                               r  PWM2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                 -4.476    

Slack (VIOLATED) :        -4.397ns  (required time - arrival time)
  Source:                 P1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM1
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 4.269ns (59.328%)  route 2.926ns (40.672%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.615     5.166    P1/clk
    SLICE_X0Y67          FDCE                                         r  P1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.456     5.622 f  P1/count_reg[2]/Q
                         net (fo=4, routed)           0.833     6.456    P1/count_reg[2]
    SLICE_X1Y66          LUT6 (Prop_lut6_I1_O)        0.124     6.580 r  P1/PWM1_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.149     6.729    P1/PWM1_OBUF_inst_i_2_n_0
    SLICE_X1Y66          LUT5 (Prop_lut5_I4_O)        0.124     6.853 r  P1/PWM1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.944     8.797    PWM1_OBUF
    E16                  OBUF (Prop_obuf_I_O)         3.565    12.361 r  PWM1_OBUF_inst/O
                         net (fo=0)                   0.000    12.361    PWM1
    E16                                                               r  PWM1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -12.361    
  -------------------------------------------------------------------
                         slack                                 -4.397    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 P1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 1.464ns (42.882%)  route 1.950ns (57.118%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.616     5.167    P1/clk
    SLICE_X1Y66          FDCE                                         r  P1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  P1/count_reg[5]/Q
                         net (fo=4, routed)           0.979     6.603    P1/count_reg[5]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.277 r  P1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    P1/count_reg[4]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.611 r  P1/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.971     8.581    P1/count_reg[8]_i_1_n_6
    SLICE_X0Y66          FDCE                                         r  P1/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.499    14.870    P1/clk
    SLICE_X0Y66          FDCE                                         r  P1/count_reg[9]/C
                         clock pessimism              0.275    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X0Y66          FDCE (Setup_fdce_C_D)       -0.284    14.826    P1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.548ns  (required time - arrival time)
  Source:                 P1/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 1.220ns (38.968%)  route 1.911ns (61.032%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.616     5.167    P1/clk
    SLICE_X0Y66          FDCE                                         r  P1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  P1/count_reg[9]/Q
                         net (fo=4, routed)           1.422     7.046    P1/count_reg[9]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.810 r  P1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.488     8.298    P1/count_reg[8]_i_1_n_4
    SLICE_X3Y65          FDCE                                         r  P1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.500    14.871    P1/clk
    SLICE_X3Y65          FDCE                                         r  P1/count_reg[11]/C
                         clock pessimism              0.273    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X3Y65          FDCE (Setup_fdce_C_D)       -0.263    14.846    P1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                  6.548    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 P1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 1.220ns (39.156%)  route 1.896ns (60.844%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.616     5.167    P1/clk
    SLICE_X1Y66          FDCE                                         r  P1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  P1/count_reg[5]/Q
                         net (fo=4, routed)           0.979     6.603    P1/count_reg[5]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.367 r  P1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.917     8.283    P1/count_reg[4]_i_1_n_4
    SLICE_X1Y68          FDCE                                         r  P1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.496    14.867    P1/clk
    SLICE_X1Y68          FDCE                                         r  P1/count_reg[7]/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X1Y68          FDCE (Setup_fdce_C_D)       -0.240    14.865    P1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.621ns  (required time - arrival time)
  Source:                 P1/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 1.160ns (37.884%)  route 1.902ns (62.116%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.616     5.167    P1/clk
    SLICE_X0Y66          FDCE                                         r  P1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  P1/count_reg[9]/Q
                         net (fo=4, routed)           1.422     7.046    P1/count_reg[9]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.750 r  P1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.480     8.229    P1/count_reg[8]_i_1_n_5
    SLICE_X1Y65          FDCE                                         r  P1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.500    14.871    P1/clk
    SLICE_X1Y65          FDCE                                         r  P1/count_reg[10]/C
                         clock pessimism              0.273    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X1Y65          FDCE (Setup_fdce_C_D)       -0.259    14.850    P1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  6.621    

Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 P1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 1.352ns (48.017%)  route 1.464ns (51.983%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.616     5.167    P1/clk
    SLICE_X1Y66          FDCE                                         r  P1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  P1/count_reg[5]/Q
                         net (fo=4, routed)           0.979     6.603    P1/count_reg[5]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.277 r  P1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    P1/count_reg[4]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.499 r  P1/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.484     7.983    P1/count_reg[8]_i_1_n_7
    SLICE_X1Y66          FDCE                                         r  P1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.499    14.870    P1/clk
    SLICE_X1Y66          FDCE                                         r  P1/count_reg[8]/C
                         clock pessimism              0.297    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X1Y66          FDCE (Setup_fdce_C_D)       -0.233    14.899    P1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 P1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 1.160ns (42.794%)  route 1.551ns (57.206%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.616     5.167    P1/clk
    SLICE_X1Y66          FDCE                                         r  P1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  P1/count_reg[5]/Q
                         net (fo=4, routed)           0.979     6.603    P1/count_reg[5]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.307 r  P1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.571     7.878    P1/count_reg[4]_i_1_n_5
    SLICE_X1Y67          FDCE                                         r  P1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.498    14.869    P1/clk
    SLICE_X1Y67          FDCE                                         r  P1/count_reg[6]/C
                         clock pessimism              0.273    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X1Y67          FDCE (Setup_fdce_C_D)       -0.239    14.868    P1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  6.990    

Slack (MET) :             7.014ns  (required time - arrival time)
  Source:                 P1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 1.414ns (53.372%)  route 1.235ns (46.628%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.617     5.168    P1/clk
    SLICE_X2Y65          FDCE                                         r  P1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518     5.686 r  P1/count_reg[1]/Q
                         net (fo=2, routed)           0.658     6.344    P1/count_reg[1]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.018 r  P1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    P1/count_reg[0]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.240 r  P1/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.578     7.818    P1/count_reg[4]_i_1_n_7
    SLICE_X0Y66          FDCE                                         r  P1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.499    14.870    P1/clk
    SLICE_X0Y66          FDCE                                         r  P1/count_reg[4]/C
                         clock pessimism              0.273    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X0Y66          FDCE (Setup_fdce_C_D)       -0.276    14.832    P1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  7.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 P1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.292ns (47.500%)  route 0.323ns (52.500%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.586     1.499    P1/clk
    SLICE_X0Y66          FDCE                                         r  P1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141     1.640 r  P1/count_reg[4]/Q
                         net (fo=4, routed)           0.149     1.789    P1/count_reg[4]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.940 r  P1/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.174     2.114    P1/count_reg[4]_i_1_n_6
    SLICE_X1Y66          FDCE                                         r  P1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.855     2.013    P1/clk
    SLICE_X1Y66          FDCE                                         r  P1/count_reg[5]/C
                         clock pessimism             -0.500     1.512    
    SLICE_X1Y66          FDCE (Hold_fdce_C_D)         0.008     1.520    P1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 P1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.256ns (42.714%)  route 0.343ns (57.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.586     1.499    P1/clk
    SLICE_X0Y66          FDCE                                         r  P1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141     1.640 r  P1/count_reg[4]/Q
                         net (fo=4, routed)           0.149     1.789    P1/count_reg[4]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.904 r  P1/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.195     2.099    P1/count_reg[4]_i_1_n_7
    SLICE_X0Y66          FDCE                                         r  P1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.855     2.013    P1/clk
    SLICE_X0Y66          FDCE                                         r  P1/count_reg[4]/C
                         clock pessimism             -0.513     1.499    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)        -0.002     1.497    P1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 P1/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.256ns (40.068%)  route 0.383ns (59.932%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.586     1.499    P1/clk
    SLICE_X1Y66          FDCE                                         r  P1/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.141     1.640 r  P1/count_reg[8]/Q
                         net (fo=4, routed)           0.212     1.853    P1/count_reg[8]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.968 r  P1/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.170     2.138    P1/count_reg[8]_i_1_n_7
    SLICE_X1Y66          FDCE                                         r  P1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.855     2.013    P1/clk
    SLICE_X1Y66          FDCE                                         r  P1/count_reg[8]/C
                         clock pessimism             -0.513     1.499    
    SLICE_X1Y66          FDCE (Hold_fdce_C_D)         0.010     1.509    P1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 P1/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.252ns (39.787%)  route 0.381ns (60.213%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.587     1.500    P1/clk
    SLICE_X1Y65          FDCE                                         r  P1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  P1/count_reg[10]/Q
                         net (fo=4, routed)           0.206     1.847    P1/count_reg[10]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.958 r  P1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.176     2.134    P1/count_reg[8]_i_1_n_5
    SLICE_X1Y65          FDCE                                         r  P1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.855     2.014    P1/clk
    SLICE_X1Y65          FDCE                                         r  P1/count_reg[10]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X1Y65          FDCE (Hold_fdce_C_D)         0.003     1.503    P1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 P1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.332ns (50.301%)  route 0.328ns (49.699%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.586     1.499    P1/clk
    SLICE_X0Y66          FDCE                                         r  P1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141     1.640 r  P1/count_reg[4]/Q
                         net (fo=4, routed)           0.149     1.789    P1/count_reg[4]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     1.980 r  P1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.179     2.160    P1/count_reg[4]_i_1_n_5
    SLICE_X1Y67          FDCE                                         r  P1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.854     2.012    P1/clk
    SLICE_X1Y67          FDCE                                         r  P1/count_reg[6]/C
                         clock pessimism             -0.499     1.512    
    SLICE_X1Y67          FDCE (Hold_fdce_C_D)         0.007     1.519    P1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 P1/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.285ns (43.433%)  route 0.371ns (56.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.587     1.500    P1/clk
    SLICE_X1Y65          FDCE                                         r  P1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  P1/count_reg[10]/Q
                         net (fo=4, routed)           0.206     1.847    P1/count_reg[10]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.991 r  P1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.165     2.157    P1/count_reg[8]_i_1_n_4
    SLICE_X3Y65          FDCE                                         r  P1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.855     2.014    P1/clk
    SLICE_X3Y65          FDCE                                         r  P1/count_reg[11]/C
                         clock pessimism             -0.499     1.514    
    SLICE_X3Y65          FDCE (Hold_fdce_C_D)         0.001     1.515    P1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 P1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.279ns (41.973%)  route 0.386ns (58.027%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.587     1.500    P1/clk
    SLICE_X2Y65          FDCE                                         r  P1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.164     1.664 f  P1/count_reg[0]/Q
                         net (fo=2, routed)           0.226     1.891    P1/count_reg[0]
    SLICE_X0Y66          LUT1 (Prop_lut1_I0_O)        0.045     1.936 r  P1/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.936    P1/count[0]_i_3_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.006 r  P1/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.159     2.165    P1/count_reg[0]_i_1_n_7
    SLICE_X2Y65          FDCE                                         r  P1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.855     2.014    P1/clk
    SLICE_X2Y65          FDCE                                         r  P1/count_reg[0]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X2Y65          FDCE (Hold_fdce_C_D)         0.001     1.501    P1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 P1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.274ns (41.744%)  route 0.382ns (58.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.587     1.500    P1/clk
    SLICE_X2Y65          FDCE                                         r  P1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.164     1.664 r  P1/count_reg[1]/Q
                         net (fo=2, routed)           0.214     1.878    P1/count_reg[1]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.988 r  P1/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.169     2.157    P1/count_reg[0]_i_1_n_6
    SLICE_X2Y65          FDCE                                         r  P1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.855     2.014    P1/clk
    SLICE_X2Y65          FDCE                                         r  P1/count_reg[1]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X2Y65          FDCE (Hold_fdce_C_D)        -0.010     1.490    P1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 P1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.285ns (40.291%)  route 0.422ns (59.710%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.585     1.498    P1/clk
    SLICE_X0Y67          FDCE                                         r  P1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  P1/count_reg[2]/Q
                         net (fo=4, routed)           0.260     1.899    P1/count_reg[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.043 r  P1/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.163     2.206    P1/count_reg[0]_i_1_n_4
    SLICE_X3Y66          FDCE                                         r  P1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.855     2.013    P1/clk
    SLICE_X3Y66          FDCE                                         r  P1/count_reg[3]/C
                         clock pessimism             -0.499     1.513    
    SLICE_X3Y66          FDCE (Hold_fdce_C_D)         0.007     1.520    P1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 P1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.252ns (34.564%)  route 0.477ns (65.436%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.585     1.498    P1/clk
    SLICE_X0Y67          FDCE                                         r  P1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  P1/count_reg[2]/Q
                         net (fo=4, routed)           0.260     1.899    P1/count_reg[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.010 r  P1/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.218     2.228    P1/count_reg[0]_i_1_n_5
    SLICE_X0Y67          FDCE                                         r  P1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.854     2.012    P1/clk
    SLICE_X0Y67          FDCE                                         r  P1/count_reg[2]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X0Y67          FDCE (Hold_fdce_C_D)        -0.002     1.496    P1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.731    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65     P1/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y65     P1/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y65     P1/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65     P1/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67     P1/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y66     P1/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66     P1/count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y66     P1/count_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y67     P1/count_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     P1/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     P1/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y65     P1/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     P1/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     P1/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y66     P1/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     P1/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     P1/count_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y67     P1/count_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     P1/count_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     P1/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     P1/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y65     P1/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     P1/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     P1/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y66     P1/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     P1/count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     P1/count_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y67     P1/count_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     P1/count_reg[8]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :           12  Failing Endpoints,  Worst Slack       -0.630ns,  Total Violation       -6.647ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.785ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.630ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.525ns (27.076%)  route 1.415ns (72.924%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.469    10.469 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.118    11.587    P1/resetn_IBUF
    SLICE_X1Y67          LUT1 (Prop_lut1_I0_O)        0.056    11.643 f  P1/count[0]_i_2/O
                         net (fo=12, routed)          0.296    11.940    P1/count[0]_i_2_n_0
    SLICE_X0Y67          FDCE                                         f  P1/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.585    11.498    P1/clk
    SLICE_X0Y67          FDCE                                         r  P1/count_reg[2]/C
                         clock pessimism              0.000    11.498    
                         clock uncertainty           -0.035    11.463    
    SLICE_X0Y67          FDCE (Recov_fdce_C_CLR)     -0.153    11.310    P1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.310    
                         arrival time                         -11.940    
  -------------------------------------------------------------------
                         slack                                 -0.630    

Slack (VIOLATED) :        -0.625ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.525ns (27.137%)  route 1.410ns (72.863%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.469    10.469 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.118    11.587    P1/resetn_IBUF
    SLICE_X1Y67          LUT1 (Prop_lut1_I0_O)        0.056    11.643 f  P1/count[0]_i_2/O
                         net (fo=12, routed)          0.292    11.936    P1/count[0]_i_2_n_0
    SLICE_X1Y67          FDCE                                         f  P1/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.585    11.498    P1/clk
    SLICE_X1Y67          FDCE                                         r  P1/count_reg[6]/C
                         clock pessimism              0.000    11.498    
                         clock uncertainty           -0.035    11.463    
    SLICE_X1Y67          FDCE (Recov_fdce_C_CLR)     -0.153    11.310    P1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         11.310    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                 -0.625    

Slack (VIOLATED) :        -0.588ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.525ns (27.645%)  route 1.375ns (72.355%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.469    10.469 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.118    11.587    P1/resetn_IBUF
    SLICE_X1Y67          LUT1 (Prop_lut1_I0_O)        0.056    11.643 f  P1/count[0]_i_2/O
                         net (fo=12, routed)          0.256    11.900    P1/count[0]_i_2_n_0
    SLICE_X1Y65          FDCE                                         f  P1/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.587    11.500    P1/clk
    SLICE_X1Y65          FDCE                                         r  P1/count_reg[10]/C
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.035    11.465    
    SLICE_X1Y65          FDCE (Recov_fdce_C_CLR)     -0.153    11.312    P1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         11.312    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                 -0.588    

Slack (VIOLATED) :        -0.578ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.525ns (27.785%)  route 1.365ns (72.215%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.469    10.469 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.118    11.587    P1/resetn_IBUF
    SLICE_X1Y67          LUT1 (Prop_lut1_I0_O)        0.056    11.643 f  P1/count[0]_i_2/O
                         net (fo=12, routed)          0.247    11.890    P1/count[0]_i_2_n_0
    SLICE_X3Y65          FDCE                                         f  P1/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.587    11.500    P1/clk
    SLICE_X3Y65          FDCE                                         r  P1/count_reg[11]/C
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.035    11.465    
    SLICE_X3Y65          FDCE (Recov_fdce_C_CLR)     -0.153    11.312    P1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         11.312    
                         arrival time                         -11.890    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.560ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.525ns (28.075%)  route 1.346ns (71.925%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.469    10.469 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.118    11.587    P1/resetn_IBUF
    SLICE_X1Y67          LUT1 (Prop_lut1_I0_O)        0.056    11.643 f  P1/count[0]_i_2/O
                         net (fo=12, routed)          0.227    11.871    P1/count[0]_i_2_n_0
    SLICE_X3Y66          FDCE                                         f  P1/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.586    11.499    P1/clk
    SLICE_X3Y66          FDCE                                         r  P1/count_reg[3]/C
                         clock pessimism              0.000    11.499    
                         clock uncertainty           -0.035    11.464    
    SLICE_X3Y66          FDCE (Recov_fdce_C_CLR)     -0.153    11.311    P1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.311    
                         arrival time                         -11.871    
  -------------------------------------------------------------------
                         slack                                 -0.560    

Slack (VIOLATED) :        -0.545ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.525ns (28.332%)  route 1.329ns (71.668%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.469    10.469 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.118    11.587    P1/resetn_IBUF
    SLICE_X1Y67          LUT1 (Prop_lut1_I0_O)        0.056    11.643 f  P1/count[0]_i_2/O
                         net (fo=12, routed)          0.210    11.854    P1/count[0]_i_2_n_0
    SLICE_X1Y68          FDCE                                         f  P1/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.584    11.497    P1/clk
    SLICE_X1Y68          FDCE                                         r  P1/count_reg[7]/C
                         clock pessimism              0.000    11.497    
                         clock uncertainty           -0.035    11.462    
    SLICE_X1Y68          FDCE (Recov_fdce_C_CLR)     -0.153    11.309    P1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         11.309    
                         arrival time                         -11.854    
  -------------------------------------------------------------------
                         slack                                 -0.545    

Slack (VIOLATED) :        -0.530ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.525ns (27.785%)  route 1.365ns (72.215%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.469    10.469 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.118    11.587    P1/resetn_IBUF
    SLICE_X1Y67          LUT1 (Prop_lut1_I0_O)        0.056    11.643 f  P1/count[0]_i_2/O
                         net (fo=12, routed)          0.247    11.890    P1/count[0]_i_2_n_0
    SLICE_X2Y65          FDCE                                         f  P1/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.587    11.500    P1/clk
    SLICE_X2Y65          FDCE                                         r  P1/count_reg[0]/C
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.035    11.465    
    SLICE_X2Y65          FDCE (Recov_fdce_C_CLR)     -0.105    11.360    P1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.360    
                         arrival time                         -11.890    
  -------------------------------------------------------------------
                         slack                                 -0.530    

Slack (VIOLATED) :        -0.530ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.525ns (27.785%)  route 1.365ns (72.215%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.469    10.469 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.118    11.587    P1/resetn_IBUF
    SLICE_X1Y67          LUT1 (Prop_lut1_I0_O)        0.056    11.643 f  P1/count[0]_i_2/O
                         net (fo=12, routed)          0.247    11.890    P1/count[0]_i_2_n_0
    SLICE_X2Y65          FDCE                                         f  P1/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.587    11.500    P1/clk
    SLICE_X2Y65          FDCE                                         r  P1/count_reg[1]/C
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.035    11.465    
    SLICE_X2Y65          FDCE (Recov_fdce_C_CLR)     -0.105    11.360    P1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.360    
                         arrival time                         -11.890    
  -------------------------------------------------------------------
                         slack                                 -0.530    

Slack (VIOLATED) :        -0.517ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.525ns (28.724%)  route 1.303ns (71.276%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.469    10.469 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.118    11.587    P1/resetn_IBUF
    SLICE_X1Y67          LUT1 (Prop_lut1_I0_O)        0.056    11.643 f  P1/count[0]_i_2/O
                         net (fo=12, routed)          0.185    11.829    P1/count[0]_i_2_n_0
    SLICE_X0Y66          FDCE                                         f  P1/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.586    11.499    P1/clk
    SLICE_X0Y66          FDCE                                         r  P1/count_reg[4]/C
                         clock pessimism              0.000    11.499    
                         clock uncertainty           -0.035    11.464    
    SLICE_X0Y66          FDCE (Recov_fdce_C_CLR)     -0.153    11.311    P1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.311    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                 -0.517    

Slack (VIOLATED) :        -0.517ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.525ns (28.724%)  route 1.303ns (71.276%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.469    10.469 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.118    11.587    P1/resetn_IBUF
    SLICE_X1Y67          LUT1 (Prop_lut1_I0_O)        0.056    11.643 f  P1/count[0]_i_2/O
                         net (fo=12, routed)          0.185    11.829    P1/count[0]_i_2_n_0
    SLICE_X0Y66          FDCE                                         f  P1/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.586    11.499    P1/clk
    SLICE_X0Y66          FDCE                                         r  P1/count_reg[9]/C
                         clock pessimism              0.000    11.499    
                         clock uncertainty           -0.035    11.464    
    SLICE_X0Y66          FDCE (Recov_fdce_C_CLR)     -0.153    11.311    P1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         11.311    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                 -0.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 1.543ns (40.815%)  route 2.237ns (59.185%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.443     3.443 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.902     5.345    P1/resetn_IBUF
    SLICE_X1Y67          LUT1 (Prop_lut1_I0_O)        0.100     5.445 f  P1/count[0]_i_2/O
                         net (fo=12, routed)          0.335     5.780    P1/count[0]_i_2_n_0
    SLICE_X1Y66          FDCE                                         f  P1/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.616     5.167    P1/clk
    SLICE_X1Y66          FDCE                                         r  P1/count_reg[5]/C
                         clock pessimism              0.000     5.167    
                         clock uncertainty            0.035     5.203    
    SLICE_X1Y66          FDCE (Remov_fdce_C_CLR)     -0.208     4.995    P1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.995    
                         arrival time                           5.780    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 1.543ns (40.815%)  route 2.237ns (59.185%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.443     3.443 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.902     5.345    P1/resetn_IBUF
    SLICE_X1Y67          LUT1 (Prop_lut1_I0_O)        0.100     5.445 f  P1/count[0]_i_2/O
                         net (fo=12, routed)          0.335     5.780    P1/count[0]_i_2_n_0
    SLICE_X1Y66          FDCE                                         f  P1/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.616     5.167    P1/clk
    SLICE_X1Y66          FDCE                                         r  P1/count_reg[8]/C
                         clock pessimism              0.000     5.167    
                         clock uncertainty            0.035     5.203    
    SLICE_X1Y66          FDCE (Remov_fdce_C_CLR)     -0.208     4.995    P1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.995    
                         arrival time                           5.780    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 1.543ns (40.768%)  route 2.241ns (59.232%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.443     3.443 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.902     5.345    P1/resetn_IBUF
    SLICE_X1Y67          LUT1 (Prop_lut1_I0_O)        0.100     5.445 f  P1/count[0]_i_2/O
                         net (fo=12, routed)          0.339     5.784    P1/count[0]_i_2_n_0
    SLICE_X0Y66          FDCE                                         f  P1/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.616     5.167    P1/clk
    SLICE_X0Y66          FDCE                                         r  P1/count_reg[4]/C
                         clock pessimism              0.000     5.167    
                         clock uncertainty            0.035     5.203    
    SLICE_X0Y66          FDCE (Remov_fdce_C_CLR)     -0.208     4.995    P1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.995    
                         arrival time                           5.784    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 1.543ns (40.768%)  route 2.241ns (59.232%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.443     3.443 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.902     5.345    P1/resetn_IBUF
    SLICE_X1Y67          LUT1 (Prop_lut1_I0_O)        0.100     5.445 f  P1/count[0]_i_2/O
                         net (fo=12, routed)          0.339     5.784    P1/count[0]_i_2_n_0
    SLICE_X0Y66          FDCE                                         f  P1/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.616     5.167    P1/clk
    SLICE_X0Y66          FDCE                                         r  P1/count_reg[9]/C
                         clock pessimism              0.000     5.167    
                         clock uncertainty            0.035     5.203    
    SLICE_X0Y66          FDCE (Remov_fdce_C_CLR)     -0.208     4.995    P1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.995    
                         arrival time                           5.784    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 1.543ns (39.608%)  route 2.352ns (60.392%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.443     3.443 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.902     5.345    P1/resetn_IBUF
    SLICE_X1Y67          LUT1 (Prop_lut1_I0_O)        0.100     5.445 f  P1/count[0]_i_2/O
                         net (fo=12, routed)          0.450     5.895    P1/count[0]_i_2_n_0
    SLICE_X2Y65          FDCE                                         f  P1/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.617     5.168    P1/clk
    SLICE_X2Y65          FDCE                                         r  P1/count_reg[0]/C
                         clock pessimism              0.000     5.168    
                         clock uncertainty            0.035     5.204    
    SLICE_X2Y65          FDCE (Remov_fdce_C_CLR)     -0.155     5.049    P1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.049    
                         arrival time                           5.895    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 1.543ns (39.608%)  route 2.352ns (60.392%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.443     3.443 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.902     5.345    P1/resetn_IBUF
    SLICE_X1Y67          LUT1 (Prop_lut1_I0_O)        0.100     5.445 f  P1/count[0]_i_2/O
                         net (fo=12, routed)          0.450     5.895    P1/count[0]_i_2_n_0
    SLICE_X2Y65          FDCE                                         f  P1/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.617     5.168    P1/clk
    SLICE_X2Y65          FDCE                                         r  P1/count_reg[1]/C
                         clock pessimism              0.000     5.168    
                         clock uncertainty            0.035     5.204    
    SLICE_X2Y65          FDCE (Remov_fdce_C_CLR)     -0.155     5.049    P1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.049    
                         arrival time                           5.895    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 1.543ns (39.766%)  route 2.337ns (60.234%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.443     3.443 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.902     5.345    P1/resetn_IBUF
    SLICE_X1Y67          LUT1 (Prop_lut1_I0_O)        0.100     5.445 f  P1/count[0]_i_2/O
                         net (fo=12, routed)          0.434     5.879    P1/count[0]_i_2_n_0
    SLICE_X1Y68          FDCE                                         f  P1/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.613     5.164    P1/clk
    SLICE_X1Y68          FDCE                                         r  P1/count_reg[7]/C
                         clock pessimism              0.000     5.164    
                         clock uncertainty            0.035     5.200    
    SLICE_X1Y68          FDCE (Remov_fdce_C_CLR)     -0.208     4.992    P1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.992    
                         arrival time                           5.879    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 1.543ns (39.608%)  route 2.352ns (60.392%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.443     3.443 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.902     5.345    P1/resetn_IBUF
    SLICE_X1Y67          LUT1 (Prop_lut1_I0_O)        0.100     5.445 f  P1/count[0]_i_2/O
                         net (fo=12, routed)          0.450     5.895    P1/count[0]_i_2_n_0
    SLICE_X3Y65          FDCE                                         f  P1/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.617     5.168    P1/clk
    SLICE_X3Y65          FDCE                                         r  P1/count_reg[11]/C
                         clock pessimism              0.000     5.168    
                         clock uncertainty            0.035     5.204    
    SLICE_X3Y65          FDCE (Remov_fdce_C_CLR)     -0.208     4.996    P1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.996    
                         arrival time                           5.895    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 1.543ns (39.270%)  route 2.386ns (60.730%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.443     3.443 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.902     5.345    P1/resetn_IBUF
    SLICE_X1Y67          LUT1 (Prop_lut1_I0_O)        0.100     5.445 f  P1/count[0]_i_2/O
                         net (fo=12, routed)          0.483     5.928    P1/count[0]_i_2_n_0
    SLICE_X3Y66          FDCE                                         f  P1/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.616     5.167    P1/clk
    SLICE_X3Y66          FDCE                                         r  P1/count_reg[3]/C
                         clock pessimism              0.000     5.167    
                         clock uncertainty            0.035     5.203    
    SLICE_X3Y66          FDCE (Remov_fdce_C_CLR)     -0.208     4.995    P1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.995    
                         arrival time                           5.928    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/count_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 1.543ns (39.200%)  route 2.393ns (60.800%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.443     3.443 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.902     5.345    P1/resetn_IBUF
    SLICE_X1Y67          LUT1 (Prop_lut1_I0_O)        0.100     5.445 f  P1/count[0]_i_2/O
                         net (fo=12, routed)          0.490     5.935    P1/count[0]_i_2_n_0
    SLICE_X1Y65          FDCE                                         f  P1/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.617     5.168    P1/clk
    SLICE_X1Y65          FDCE                                         r  P1/count_reg[10]/C
                         clock pessimism              0.000     5.168    
                         clock uncertainty            0.035     5.204    
    SLICE_X1Y65          FDCE (Remov_fdce_C_CLR)     -0.208     4.996    P1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.996    
                         arrival time                           5.935    
  -------------------------------------------------------------------
                         slack                                  0.940    





