ENTITY rf_dec_bufad2r IS
PORT (
  i0     : in  BIT;
  i1     : in  BIT;
  nq0  	 : out BIT;
  q0   	 : out BIT;
  nq1  	 : out BIT;
  q1   	 : out BIT;
  vdd	 : in  BIT;
  vss	 : in  BIT
);
END rf_dec_bufad2r;

ARCHITECTURE VBE OF rf_dec_bufad2r IS

BEGIN
  ASSERT (vdd and not (vss))
  REPORT "power supply is missing on rf_dec_bufad2r"
  SEVERITY WARNING;

  nq0 <= not i0;
  q0  <= not nq0;
  nq1 <= not i1;
  q1  <= not nq1;

END;
