<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='690' ll='693' type='const llvm::TargetRegisterClass * llvm::TargetLoweringBase::getRepRegClassFor(llvm::MVT VT) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='683'>/// Return the &apos;representative&apos; register class for the specified value
  /// type.
  ///
  /// The &apos;representative&apos; register class is the largest legal super-reg
  /// register class for the register class of the value type.  For example, on
  /// i386 the rep register class for i8, i16, and i32 are GR32; while the rep
  /// register class is GR64 on x86_64.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='348' u='c' c='_ZL13GetCostForDefRKN4llvm18ScheduleDAGSDNodes10RegDefIterEPKNS_14TargetLoweringEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERjSD_RKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2115' u='c' c='_ZNK12_GLOBAL__N_118RegReductionPQBase20MayReduceRegPressureEPN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2146' u='c' c='_ZNK12_GLOBAL__N_118RegReductionPQBase15RegPressureDiffEPN4llvm5SUnitERj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2161' u='c' c='_ZNK12_GLOBAL__N_118RegReductionPQBase15RegPressureDiffEPN4llvm5SUnitERj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2269' u='c' c='_ZN12_GLOBAL__N_118RegReductionPQBase15unscheduledNodeEPN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2281' u='c' c='_ZN12_GLOBAL__N_118RegReductionPQBase15unscheduledNodeEPN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2290' u='c' c='_ZN12_GLOBAL__N_118RegReductionPQBase15unscheduledNodeEPN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2309' u='c' c='_ZN12_GLOBAL__N_118RegReductionPQBase15unscheduledNodeEPN4llvm5SUnitE'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='338' c='_ZNK4llvm20MipsSETargetLowering17getRepRegClassForENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='342' u='c' c='_ZNK4llvm20MipsSETargetLowering17getRepRegClassForENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='7530' c='_ZNK4llvm21SystemZTargetLowering17getRepRegClassForENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='7533' u='c' c='_ZNK4llvm21SystemZTargetLowering17getRepRegClassForENS_3MVTE'/>
