Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sat Mar 05 17:49:39 2016
| Host         : RAFAELFERRE2C9F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file my_control_sets_placed.rpt
| Design       : my
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     8 |
| Minimum Number of register sites lost to control set restrictions |    40 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------+---------------+------------------+------------------+----------------+
|  Clock Signal | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------+---------------+------------------+------------------+----------------+
|  matrix[3][1] |               |                  |                1 |              3 |
|  matrix[3][0] |               |                  |                1 |              3 |
|  matrix[2][1] |               |                  |                1 |              3 |
|  matrix[2][0] |               |                  |                1 |              3 |
|  matrix[1][1] |               |                  |                1 |              3 |
|  matrix[1][0] |               |                  |                1 |              3 |
|  matrix[0][1] |               |                  |                1 |              3 |
|  matrix[0][0] |               |                  |                2 |              3 |
+---------------+---------------+------------------+------------------+----------------+


