#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Apr 28 18:23:31 2016
# Process ID: 13116
# Log file: /home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.runs/impl_2/metastable_ro_wrapper.vdi
# Journal file: /home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source metastable_ro_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/metastable_ro_processing_system7_0_0.xdc] for cell 'metastable_ro_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/metastable_ro_processing_system7_0_0.xdc] for cell 'metastable_ro_i/processing_system7_0/inst'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_rst_processing_system7_0_100M_0/metastable_ro_rst_processing_system7_0_100M_0_board.xdc] for cell 'metastable_ro_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_rst_processing_system7_0_100M_0/metastable_ro_rst_processing_system7_0_100M_0_board.xdc] for cell 'metastable_ro_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_rst_processing_system7_0_100M_0/metastable_ro_rst_processing_system7_0_100M_0.xdc] for cell 'metastable_ro_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_rst_processing_system7_0_100M_0/metastable_ro_rst_processing_system7_0_100M_0.xdc] for cell 'metastable_ro_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0_board.xdc] for cell 'metastable_ro_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0_board.xdc] for cell 'metastable_ro_i/clk_wiz_0/inst'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0.xdc] for cell 'metastable_ro_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1589.672 ; gain = 459.500 ; free physical = 645 ; free virtual = 9153
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0.xdc] for cell 'metastable_ro_i/clk_wiz_0/inst'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_0/metastable_ro_axi_gpio_1_0_board.xdc] for cell 'metastable_ro_i/fine_delay_ctrl/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_0/metastable_ro_axi_gpio_1_0_board.xdc] for cell 'metastable_ro_i/fine_delay_ctrl/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_0/metastable_ro_axi_gpio_1_0.xdc] for cell 'metastable_ro_i/fine_delay_ctrl/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_0/metastable_ro_axi_gpio_1_0.xdc] for cell 'metastable_ro_i/fine_delay_ctrl/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_0/metastable_ro_axi_gpio_0_0_board.xdc] for cell 'metastable_ro_i/coarse_delay_ctrl/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_0/metastable_ro_axi_gpio_0_0_board.xdc] for cell 'metastable_ro_i/coarse_delay_ctrl/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_0/metastable_ro_axi_gpio_0_0.xdc] for cell 'metastable_ro_i/coarse_delay_ctrl/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_0/metastable_ro_axi_gpio_0_0.xdc] for cell 'metastable_ro_i/coarse_delay_ctrl/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_2/metastable_ro_axi_gpio_0_2_board.xdc] for cell 'metastable_ro_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_2/metastable_ro_axi_gpio_0_2_board.xdc] for cell 'metastable_ro_i/axi_gpio_0/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_2/metastable_ro_axi_gpio_0_2.xdc] for cell 'metastable_ro_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_2/metastable_ro_axi_gpio_0_2.xdc] for cell 'metastable_ro_i/axi_gpio_0/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_1/metastable_ro_axi_gpio_1_1_board.xdc] for cell 'metastable_ro_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_1/metastable_ro_axi_gpio_1_1_board.xdc] for cell 'metastable_ro_i/axi_gpio_1/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_1/metastable_ro_axi_gpio_1_1.xdc] for cell 'metastable_ro_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_1/metastable_ro_axi_gpio_1_1.xdc] for cell 'metastable_ro_i/axi_gpio_1/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/constrs_1/new/meta.xdc]
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/constrs_1/new/meta.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'metastable_ro_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1598.676 ; gain = 742.484 ; free physical = 654 ; free virtual = 9149
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -515 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1601.684 ; gain = 2.996 ; free physical = 649 ; free virtual = 9144

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 129 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19d0c5182

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1601.684 ; gain = 0.000 ; free physical = 649 ; free virtual = 9144

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
INFO: [Opt 31-10] Eliminated 386 cells.
Phase 2 Constant Propagation | Checksum: e82490ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1601.684 ; gain = 0.000 ; free physical = 647 ; free virtual = 9142

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 904 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 831 unconnected cells.
Phase 3 Sweep | Checksum: 1deec61a8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1601.684 ; gain = 0.000 ; free physical = 647 ; free virtual = 9142
Ending Logic Optimization Task | Checksum: 1deec61a8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1601.684 ; gain = 0.000 ; free physical = 647 ; free virtual = 9142
Implement Debug Cores | Checksum: 12a819f84
Logic Optimization | Checksum: 12a819f84

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1d33f930a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1601.691 ; gain = 0.000 ; free physical = 625 ; free virtual = 9120
Ending Power Optimization Task | Checksum: 1d33f930a

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1601.691 ; gain = 0.008 ; free physical = 625 ; free virtual = 9120
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1617.691 ; gain = 0.000 ; free physical = 624 ; free virtual = 9121
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.runs/impl_2/metastable_ro_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -515 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 15e4d4bdf

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1617.707 ; gain = 0.000 ; free physical = 617 ; free virtual = 9102

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1617.707 ; gain = 0.000 ; free physical = 617 ; free virtual = 9102
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1617.707 ; gain = 0.000 ; free physical = 617 ; free virtual = 9102

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: a556eda7

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1617.707 ; gain = 0.000 ; free physical = 617 ; free virtual = 9102
WARNING: [Place 30-568] A LUT 'metastable_ro_i/delay_top_0/inst/i_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg {FDRE}
WARNING: [Place 30-568] A LUT 'metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[0].lut_coarse_delay_inst_clk/LUT6_inst' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	metastable_ro_i/delay_top_0/inst/registered_out_reg {FDRE}
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: a556eda7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1680.703 ; gain = 62.996 ; free physical = 613 ; free virtual = 9098

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: a556eda7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1680.703 ; gain = 62.996 ; free physical = 613 ; free virtual = 9098

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 09f48dfb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1680.703 ; gain = 62.996 ; free physical = 613 ; free virtual = 9098
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8088f019

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1680.703 ; gain = 62.996 ; free physical = 613 ; free virtual = 9098

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 14fdda3d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1680.703 ; gain = 62.996 ; free physical = 610 ; free virtual = 9096
Phase 2.1.2.1 Place Init Design | Checksum: c0e26e54

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1680.703 ; gain = 62.996 ; free physical = 609 ; free virtual = 9094
Phase 2.1.2 Build Placer Netlist Model | Checksum: c0e26e54

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1680.703 ; gain = 62.996 ; free physical = 609 ; free virtual = 9094

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: c0e26e54

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1680.703 ; gain = 62.996 ; free physical = 609 ; free virtual = 9094
Phase 2.1.3 Constrain Clocks/Macros | Checksum: c0e26e54

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1680.703 ; gain = 62.996 ; free physical = 609 ; free virtual = 9094
Phase 2.1 Placer Initialization Core | Checksum: c0e26e54

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1680.703 ; gain = 62.996 ; free physical = 609 ; free virtual = 9094
Phase 2 Placer Initialization | Checksum: c0e26e54

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1680.703 ; gain = 62.996 ; free physical = 609 ; free virtual = 9094

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: de6eb2cd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 602 ; free virtual = 9087

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: de6eb2cd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 602 ; free virtual = 9087

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 16c302269

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 601 ; free virtual = 9086

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1a5faf33c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 601 ; free virtual = 9086

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1a5faf33c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 601 ; free virtual = 9086

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 19eece6f3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 601 ; free virtual = 9086

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: f06c69b4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 601 ; free virtual = 9086

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 124ceedfb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 592 ; free virtual = 9078
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 124ceedfb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 592 ; free virtual = 9078

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 124ceedfb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 592 ; free virtual = 9078

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 124ceedfb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 592 ; free virtual = 9078
Phase 4.6 Small Shape Detail Placement | Checksum: 124ceedfb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 592 ; free virtual = 9078

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 124ceedfb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 592 ; free virtual = 9078
Phase 4 Detail Placement | Checksum: 124ceedfb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 592 ; free virtual = 9078

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: baf32aae

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 592 ; free virtual = 9078

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: baf32aae

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 592 ; free virtual = 9078

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.792. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1ac123122

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 592 ; free virtual = 9078
Phase 5.2.2 Post Placement Optimization | Checksum: 1ac123122

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 592 ; free virtual = 9078
Phase 5.2 Post Commit Optimization | Checksum: 1ac123122

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 592 ; free virtual = 9077

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1ac123122

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 592 ; free virtual = 9077

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1ac123122

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 592 ; free virtual = 9077

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1ac123122

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 592 ; free virtual = 9077
Phase 5.5 Placer Reporting | Checksum: 1ac123122

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 592 ; free virtual = 9077

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 23575a0c9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 592 ; free virtual = 9077
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 23575a0c9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 592 ; free virtual = 9077
Ending Placer Task | Checksum: 139e5e3ee

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.719 ; gain = 95.012 ; free physical = 592 ; free virtual = 9077
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1712.719 ; gain = 95.023 ; free physical = 592 ; free virtual = 9077
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1712.719 ; gain = 0.000 ; free physical = 584 ; free virtual = 9077
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1712.719 ; gain = 0.000 ; free physical = 588 ; free virtual = 9075
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1712.719 ; gain = 0.000 ; free physical = 586 ; free virtual = 9073
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1712.719 ; gain = 0.000 ; free physical = 585 ; free virtual = 9072
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -515 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1c9ade016

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1782.383 ; gain = 69.664 ; free physical = 466 ; free virtual = 8953

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c9ade016

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1786.383 ; gain = 73.664 ; free physical = 465 ; free virtual = 8952

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c9ade016

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1801.383 ; gain = 88.664 ; free physical = 451 ; free virtual = 8938
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: d26fb414

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1824.438 ; gain = 111.719 ; free physical = 426 ; free virtual = 8913
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.77   | TNS=0      | WHS=-0.355 | THS=-82.1  |

Phase 2 Router Initialization | Checksum: 171b82644

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1824.438 ; gain = 111.719 ; free physical = 426 ; free virtual = 8913

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: b5d89a77

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1824.438 ; gain = 111.719 ; free physical = 426 ; free virtual = 8913

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 416
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1f5788e60

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 1824.438 ; gain = 111.719 ; free physical = 426 ; free virtual = 8913
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.46   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10ca8a869

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 1824.438 ; gain = 111.719 ; free physical = 426 ; free virtual = 8913

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1c66af374

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1824.438 ; gain = 111.719 ; free physical = 426 ; free virtual = 8913
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.46   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1aea85786

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1824.438 ; gain = 111.719 ; free physical = 426 ; free virtual = 8913
Phase 4 Rip-up And Reroute | Checksum: 1aea85786

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1824.438 ; gain = 111.719 ; free physical = 426 ; free virtual = 8913

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 2a1c29047

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1824.438 ; gain = 111.719 ; free physical = 426 ; free virtual = 8913
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.47   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 2a1c29047

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1824.438 ; gain = 111.719 ; free physical = 426 ; free virtual = 8913

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 2a1c29047

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1824.438 ; gain = 111.719 ; free physical = 426 ; free virtual = 8913

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1eadc3e09

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 1824.438 ; gain = 111.719 ; free physical = 426 ; free virtual = 8913
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.47   | TNS=0      | WHS=0.039  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 2470fcc68

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 1824.438 ; gain = 111.719 ; free physical = 426 ; free virtual = 8913

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.606192 %
  Global Horizontal Routing Utilization  = 0.770791 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1afca21c4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 1824.438 ; gain = 111.719 ; free physical = 426 ; free virtual = 8913

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1afca21c4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 1824.438 ; gain = 111.719 ; free physical = 426 ; free virtual = 8913

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 11bbada33

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 1824.438 ; gain = 111.719 ; free physical = 426 ; free virtual = 8913

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.47   | TNS=0      | WHS=0.039  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 11bbada33

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 1824.438 ; gain = 111.719 ; free physical = 426 ; free virtual = 8913
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 1824.438 ; gain = 111.719 ; free physical = 426 ; free virtual = 8913
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 1824.438 ; gain = 111.719 ; free physical = 426 ; free virtual = 8913
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 1824.438 ; gain = 0.000 ; free physical = 417 ; free virtual = 8913
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.runs/impl_2/metastable_ro_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets metastable_ro_i/processing_system7_0/inst/FCLK_RESET0_N]'  to set the static_probability to '1'  if desired.
INFO: [Common 17-206] Exiting Vivado at Thu Apr 28 18:24:53 2016...
