Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Nov 17 21:02:53 2025
| Host         : eecs-digital-42 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu48dr-ffvg1517-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   |  9743 |     0 |          0 |    425280 |  2.29 |
|   LUT as Logic             |  8881 |     0 |          0 |    425280 |  2.09 |
|   LUT as Memory            |   862 |     0 |          0 |    213600 |  0.40 |
|     LUT as Distributed RAM |   156 |     0 |            |           |       |
|     LUT as Shift Register  |   706 |     0 |            |           |       |
| CLB Registers              | 10074 |     0 |          0 |    850560 |  1.18 |
|   Register as Flip Flop    | 10074 |     0 |          0 |    850560 |  1.18 |
|   Register as Latch        |     0 |     0 |          0 |    850560 |  0.00 |
| CARRY8                     |    53 |     0 |          0 |     53160 |  0.10 |
| F7 Muxes                   |    61 |     0 |          0 |    212640 |  0.03 |
| F8 Muxes                   |     0 |     0 |          0 |    106320 |  0.00 |
| F9 Muxes                   |     0 |     0 |          0 |     53160 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 117   |          Yes |           - |        Reset |
| 699   |          Yes |         Set |            - |
| 9258  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  2165 |     0 |          0 |     53160 |  4.07 |
|   CLBL                                     |   964 |     0 |            |           |       |
|   CLBM                                     |  1201 |     0 |            |           |       |
| LUT as Logic                               |  8881 |     0 |          0 |    425280 |  2.09 |
|   using O5 output only                     |   329 |       |            |           |       |
|   using O6 output only                     |  6119 |       |            |           |       |
|   using O5 and O6                          |  2433 |       |            |           |       |
| LUT as Memory                              |   862 |     0 |          0 |    213600 |  0.40 |
|   LUT as Distributed RAM                   |   156 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     4 |       |            |           |       |
|     using O5 and O6                        |   152 |       |            |           |       |
|   LUT as Shift Register                    |   706 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   640 |       |            |           |       |
|     using O5 and O6                        |    66 |       |            |           |       |
| CLB Registers                              | 10074 |     0 |          0 |    850560 |  1.18 |
|   Register driven from within the CLB      |  5103 |       |            |           |       |
|   Register driven from outside the CLB     |  4971 |       |            |           |       |
|     LUT in front of the register is unused |  2964 |       |            |           |       |
|     LUT in front of the register is used   |  2007 |       |            |           |       |
| Unique Control Sets                        |   762 |       |          0 |    106320 |  0.72 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  3.5 |     0 |          0 |      1080 |  0.32 |
|   RAMB36/FIFO*    |    3 |     0 |          0 |      1080 |  0.28 |
|     RAMB36E2 only |    3 |       |            |           |       |
|   RAMB18          |    1 |     0 |          0 |      2160 |  0.05 |
|     RAMB18E2 only |    1 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        80 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   14 |     0 |          0 |      4272 |  0.33 |
|   DSP48E2 only |   14 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    8 |     8 |          0 |       347 |  2.31 |
|   HPIOB_M        |    2 |     2 |          0 |       138 |  1.45 |
|     INPUT        |    2 |       |            |           |       |
|     OUTPUT       |    0 |       |            |           |       |
|     BIDIR        |    0 |       |            |           |       |
|   HPIOB_S        |    6 |     6 |          0 |       138 |  4.35 |
|     INPUT        |    2 |       |            |           |       |
|     OUTPUT       |    4 |       |            |           |       |
|     BIDIR        |    0 |       |            |           |       |
|   HDIOB_M        |    0 |     0 |          0 |        24 |  0.00 |
|   HDIOB_S        |    0 |     0 |          0 |        24 |  0.00 |
|   HPIOB_SNGL     |    0 |     0 |          0 |        23 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    0 |     0 |          0 |       216 |  0.00 |
| BUFGCE_DIV |    0 |     0 |          0 |        32 |  0.00 |
| BUFG_GT    |    1 |     0 |          0 |       312 |  0.32 |
| BUFG_PS    |    1 |     0 |          0 |        72 |  1.39 |
| BUFGCTRL*  |    0 |     0 |          0 |        64 |  0.00 |
| PLL        |    0 |     0 |          0 |        16 |  0.00 |
| MMCM       |    0 |     0 |          0 |         8 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| CMACE4          |    0 |     0 |          0 |         2 |   0.00 |
| FE              |    0 |     0 |          0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |   0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| RFADC           |    4 |     4 |          0 |         4 | 100.00 |
| RFDAC           |    4 |     4 |          0 |         4 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| RFADC_13B4W_M0  |    0 |     0 |          0 |         4 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+--------------+------+---------------------+
|   Ref Name   | Used | Functional Category |
+--------------+------+---------------------+
| FDRE         | 9258 |            Register |
| LUT6         | 3595 |                 CLB |
| LUT3         | 2015 |                 CLB |
| LUT5         | 1902 |                 CLB |
| LUT4         | 1853 |                 CLB |
| LUT2         | 1582 |                 CLB |
| FDSE         |  699 |            Register |
| SRLC32E      |  402 |                 CLB |
| SRL16E       |  370 |                 CLB |
| LUT1         |  367 |                 CLB |
| RAMD32       |  270 |                 CLB |
| FDCE         |  117 |            Register |
| MUXF7        |   61 |                 CLB |
| CARRY8       |   53 |                 CLB |
| RAMS32       |   38 |                 CLB |
| DSP48E2      |   14 |          Arithmetic |
| RFDAC        |    4 |            Advanced |
| RFADC        |    4 |            Advanced |
| OBUF         |    4 |                 I/O |
| INBUF        |    4 |                 I/O |
| IBUFCTRL     |    4 |              Others |
| RAMB36E2     |    3 |            BLOCKRAM |
| RAMB18E2     |    1 |            BLOCKRAM |
| PS8          |    1 |            Advanced |
| BUFG_PS      |    1 |               Clock |
| BUFG_GT_SYNC |    1 |               Clock |
| BUFG_GT      |    1 |               Clock |
+--------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0       |    1 |
| design_1_usp_rf_data_converter_0_0 |    1 |
| design_1_proc_sys_reset_1_0        |    1 |
| design_1_proc_sys_reset_0_0        |    1 |
| design_1_iq_framer_0_0             |    1 |
| design_1_cic_compiler_0_1          |    1 |
| design_1_cic_compiler_0_0          |    1 |
| design_1_axis_data_fifo_0_0        |    1 |
| design_1_axi_smc_1_0               |    1 |
| design_1_axi_smc_0                 |    1 |
| design_1_axi_dma_0_0               |    1 |
+------------------------------------+------+


