Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 6fd3d06d8b4e42ba831ee308aed575f0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot easyclock_tb_behav xil_defaultlib.easyclock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCDcounter
Compiling module xil_defaultlib.BCDcounter_top
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.decoder_display
Compiling module xil_defaultlib.decoder2_4
Compiling module xil_defaultlib.seg_display
Compiling module xil_defaultlib.Dynamic_seg_display
Compiling module xil_defaultlib.easyclock
Compiling module xil_defaultlib.easyclock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot easyclock_tb_behav
