###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Nov 25 23:44:38 2022
#  Design:            Integrator
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin Delay1_out1_reg[9]/CN 
Endpoint:   Delay1_out1_reg[9]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.967
+ Hold                         -0.129
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.162
  Arrival Time                  0.008
  Slack Time                   23.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.170 | 
     | Delay1_out1_reg[9]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.008 |   0.008 |  -23.162 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.170 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.170 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.649 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   48.651 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.965 |   49.134 | 
     | Delay1_out1_reg[9]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.967 |   49.137 | 
     +---------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin Delay_out1_reg[8]/CN 
Endpoint:   Delay_out1_reg[8]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable           (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.967
+ Hold                         -0.129
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.162
  Arrival Time                  0.008
  Slack Time                   23.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable           |   ^   | clk_enable |             |       |   0.000 |  -23.170 | 
     | Delay_out1_reg[8]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.008 |   0.008 |  -23.162 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.170 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.170 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.650 | 
     | clk__L2_I5/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   48.652 | 
     | clk__L2_I5/Q         |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.965 |   49.135 | 
     | Delay_out1_reg[8]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.967 |   49.137 | 
     +--------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin Delay1_out1_reg[8]/CN 
Endpoint:   Delay1_out1_reg[8]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.967
+ Hold                         -0.129
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.162
  Arrival Time                  0.008
  Slack Time                   23.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.170 | 
     | Delay1_out1_reg[8]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.008 |   0.008 |  -23.162 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.170 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.170 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.650 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   48.652 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.965 |   49.135 | 
     | Delay1_out1_reg[8]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.967 |   49.137 | 
     +---------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin Delay_out1_reg[11]/CN 
Endpoint:   Delay_out1_reg[11]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.960
+ Hold                         -0.131
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.171
  Arrival Time                  0.002
  Slack Time                   23.173
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.173 | 
     | Delay_out1_reg[11]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.002 |   0.002 |  -23.171 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.173 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.173 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.653 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   48.655 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.474 |  25.956 |   49.130 | 
     | Delay_out1_reg[11]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.960 |   49.133 | 
     +---------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin Delay_out1_reg[13]/CN 
Endpoint:   Delay_out1_reg[13]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.960
+ Hold                         -0.131
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.171
  Arrival Time                  0.003
  Slack Time                   23.173
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.173 | 
     | Delay_out1_reg[13]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.003 |   0.003 |  -23.171 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.173 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.173 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.653 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   48.656 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.474 |  25.956 |   49.130 | 
     | Delay_out1_reg[13]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.960 |   49.133 | 
     +---------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin Delay_out1_reg[17]/CN 
Endpoint:   Delay_out1_reg[17]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[17]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.967
+ Hold                         -0.141
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.174
  Arrival Time                  0.000
  Slack Time                   23.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net   |    Cell     | Delay | Arrival | Required | 
     |                       |       |        |             |       |  Time   |   Time   | 
     |-----------------------+-------+--------+-------------+-------+---------+----------| 
     | In[17]                |   ^   | In[17] |             |       |   0.000 |  -23.174 | 
     | Delay_out1_reg[17]/SD |   ^   | In[17] | SDFFRQ_5VX1 | 0.000 |   0.000 |  -23.174 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.174 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.174 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.653 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   48.655 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.965 |   49.139 | 
     | Delay_out1_reg[17]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.967 |   49.141 | 
     +---------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin Delay1_out1_reg[10]/CN 
Endpoint:   Delay1_out1_reg[10]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable             (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.967
+ Hold                         -0.129
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.162
  Arrival Time                  0.012
  Slack Time                   23.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable             |   ^   | clk_enable |             |       |   0.000 |  -23.174 | 
     | Delay1_out1_reg[10]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.012 |   0.012 |  -23.162 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |   48.174 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.174 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.654 | 
     | clk__L2_I5/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   48.656 | 
     | clk__L2_I5/Q           |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.965 |   49.139 | 
     | Delay1_out1_reg[10]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.967 |   49.141 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Delay_out1_reg[15]/CN 
Endpoint:   Delay_out1_reg[15]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[15]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.967
+ Hold                         -0.141
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.174
  Arrival Time                  0.000
  Slack Time                   23.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net   |    Cell     | Delay | Arrival | Required | 
     |                       |       |        |             |       |  Time   |   Time   | 
     |-----------------------+-------+--------+-------------+-------+---------+----------| 
     | In[15]                |   ^   | In[15] |             |       |   0.000 |  -23.174 | 
     | Delay_out1_reg[15]/SD |   ^   | In[15] | SDFFRQ_5VX1 | 0.001 |   0.000 |  -23.174 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.174 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.174 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.654 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   48.656 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.965 |   49.139 | 
     | Delay_out1_reg[15]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.967 |   49.141 | 
     +---------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin Delay1_out1_reg[16]/CN 
Endpoint:   Delay1_out1_reg[16]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable             (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.967
+ Hold                         -0.129
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.162
  Arrival Time                  0.012
  Slack Time                   23.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable             |   ^   | clk_enable |             |       |   0.000 |  -23.174 | 
     | Delay1_out1_reg[16]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.012 |   0.012 |  -23.162 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |   48.174 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.174 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.654 | 
     | clk__L2_I5/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   48.656 | 
     | clk__L2_I5/Q           |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.965 |   49.139 | 
     | Delay1_out1_reg[16]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.967 |   49.141 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin Delay_out1_reg[16]/CN 
Endpoint:   Delay_out1_reg[16]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[16]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.967
+ Hold                         -0.141
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.174
  Arrival Time                  0.000
  Slack Time                   23.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net   |    Cell     | Delay | Arrival | Required | 
     |                       |       |        |             |       |  Time   |   Time   | 
     |-----------------------+-------+--------+-------------+-------+---------+----------| 
     | In[16]                |   ^   | In[16] |             |       |   0.000 |  -23.174 | 
     | Delay_out1_reg[16]/SD |   ^   | In[16] | SDFFRQ_5VX1 | 0.001 |   0.000 |  -23.174 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.174 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.174 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.654 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   48.656 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.965 |   49.139 | 
     | Delay_out1_reg[16]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.967 |   49.141 | 
     +---------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin Delay1_out1_reg[15]/CN 
Endpoint:   Delay1_out1_reg[15]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable             (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.967
+ Hold                         -0.129
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.162
  Arrival Time                  0.013
  Slack Time                   23.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable             |   ^   | clk_enable |             |       |   0.000 |  -23.175 | 
     | Delay1_out1_reg[15]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.013 |   0.013 |  -23.162 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |   48.175 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.175 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.654 | 
     | clk__L2_I5/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   48.656 | 
     | clk__L2_I5/Q           |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.965 |   49.139 | 
     | Delay1_out1_reg[15]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.967 |   49.142 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin Delay_out1_reg[8]/CN 
Endpoint:   Delay_out1_reg[8]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[8]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.967
+ Hold                         -0.141
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.174
  Arrival Time                  0.002
  Slack Time                   23.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | In[8]                |   ^   | In[8] |             |       |   0.000 |  -23.176 | 
     | Delay_out1_reg[8]/SD |   ^   | In[8] | SDFFRQ_5VX1 | 0.002 |   0.002 |  -23.174 | 
     +---------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.176 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.176 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.655 | 
     | clk__L2_I5/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   48.657 | 
     | clk__L2_I5/Q         |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.965 |   49.141 | 
     | Delay_out1_reg[8]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.967 |   49.143 | 
     +--------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin Delay1_out1_reg[13]/CN 
Endpoint:   Delay1_out1_reg[13]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable             (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.960
+ Hold                         -0.131
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.171
  Arrival Time                  0.005
  Slack Time                   23.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable             |   ^   | clk_enable |             |       |   0.000 |  -23.176 | 
     | Delay1_out1_reg[13]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.005 |   0.005 |  -23.171 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |   48.176 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.176 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.655 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   48.658 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4 | IN_5VX16    | 0.474 |  25.956 |   49.132 | 
     | Delay1_out1_reg[13]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.960 |   49.136 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin Delay_out1_reg[10]/CN 
Endpoint:   Delay_out1_reg[10]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.960
+ Hold                         -0.131
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.171
  Arrival Time                  0.005
  Slack Time                   23.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.176 | 
     | Delay_out1_reg[10]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.005 |   0.005 |  -23.171 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.176 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.176 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.656 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   48.658 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.474 |  25.956 |   49.133 | 
     | Delay_out1_reg[10]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.960 |   49.136 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin Delay1_out1_reg[12]/CN 
Endpoint:   Delay1_out1_reg[12]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable             (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.960
+ Hold                         -0.131
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.171
  Arrival Time                  0.006
  Slack Time                   23.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable             |   ^   | clk_enable |             |       |   0.000 |  -23.177 | 
     | Delay1_out1_reg[12]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.006 |   0.006 |  -23.171 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |   48.177 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.177 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.656 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   48.659 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4 | IN_5VX16    | 0.474 |  25.956 |   49.133 | 
     | Delay1_out1_reg[12]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.960 |   49.136 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin Delay_out1_reg[15]/CN 
Endpoint:   Delay_out1_reg[15]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.967
+ Hold                         -0.129
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.162
  Arrival Time                  0.015
  Slack Time                   23.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.177 | 
     | Delay_out1_reg[15]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.015 |   0.015 |  -23.162 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.177 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.177 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.656 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   48.658 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.965 |   49.142 | 
     | Delay_out1_reg[15]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.967 |   49.144 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin Delay_out1_reg[16]/CN 
Endpoint:   Delay_out1_reg[16]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.967
+ Hold                         -0.129
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.162
  Arrival Time                  0.015
  Slack Time                   23.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.177 | 
     | Delay_out1_reg[16]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.015 |   0.015 |  -23.162 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.177 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.177 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.657 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   48.658 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.965 |   49.142 | 
     | Delay_out1_reg[16]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.967 |   49.144 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin Delay_out1_reg[12]/CN 
Endpoint:   Delay_out1_reg[12]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.960
+ Hold                         -0.131
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.171
  Arrival Time                  0.006
  Slack Time                   23.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.177 | 
     | Delay_out1_reg[12]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.006 |   0.006 |  -23.171 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.177 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.177 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.657 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   48.659 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.474 |  25.956 |   49.134 | 
     | Delay_out1_reg[12]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.960 |   49.137 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin Delay_out1_reg[17]/CN 
Endpoint:   Delay_out1_reg[17]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.967
+ Hold                         -0.129
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.162
  Arrival Time                  0.016
  Slack Time                   23.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.178 | 
     | Delay_out1_reg[17]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.016 |   0.016 |  -23.162 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.178 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.178 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.657 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   48.659 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.965 |   49.142 | 
     | Delay_out1_reg[17]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.967 |   49.145 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin Delay_out1_reg[1]/CN 
Endpoint:   Delay_out1_reg[1]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[1]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.966
+ Hold                         -0.141
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.175
  Arrival Time                  0.003
  Slack Time                   23.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | In[1]                |   ^   | In[1] |             |       |   0.000 |  -23.178 | 
     | Delay_out1_reg[1]/SD |   ^   | In[1] | SDFFRQ_5VX1 | 0.003 |   0.003 |  -23.175 | 
     +---------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.178 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.178 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.657 | 
     | clk__L2_I5/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   48.659 | 
     | clk__L2_I5/Q         |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.965 |   49.143 | 
     | Delay_out1_reg[1]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.966 |   49.144 | 
     +--------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin Delay_out1_reg[14]/CN 
Endpoint:   Delay_out1_reg[14]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.960
+ Hold                         -0.131
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.171
  Arrival Time                  0.007
  Slack Time                   23.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.178 | 
     | Delay_out1_reg[14]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.007 |   0.007 |  -23.171 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.178 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.178 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.657 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   48.660 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.474 |  25.956 |   49.134 | 
     | Delay_out1_reg[14]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.960 |   49.138 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin Delay1_out1_reg[14]/CN 
Endpoint:   Delay1_out1_reg[14]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable             (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.960
+ Hold                         -0.131
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.171
  Arrival Time                  0.007
  Slack Time                   23.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable             |   ^   | clk_enable |             |       |   0.000 |  -23.178 | 
     | Delay1_out1_reg[14]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.007 |   0.007 |  -23.171 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |   48.178 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.178 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.658 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   48.660 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4 | IN_5VX16    | 0.474 |  25.956 |   49.135 | 
     | Delay1_out1_reg[14]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.960 |   49.138 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin Delay1_out1_reg[17]/CN 
Endpoint:   Delay1_out1_reg[17]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable             (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.967
+ Hold                         -0.129
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.162
  Arrival Time                  0.017
  Slack Time                   23.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable             |   ^   | clk_enable |             |       |   0.000 |  -23.179 | 
     | Delay1_out1_reg[17]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.017 |   0.017 |  -23.162 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |   48.179 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.179 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.658 | 
     | clk__L2_I5/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   48.660 | 
     | clk__L2_I5/Q           |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.965 |   49.143 | 
     | Delay1_out1_reg[17]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.967 |   49.146 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin Delay1_out1_reg[7]/CN 
Endpoint:   Delay1_out1_reg[7]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.960
+ Hold                         -0.131
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.171
  Arrival Time                  0.009
  Slack Time                   23.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.180 | 
     | Delay1_out1_reg[7]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.009 |   0.009 |  -23.171 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.180 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.180 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.660 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   48.663 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.474 |  25.956 |   49.137 | 
     | Delay1_out1_reg[7]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.960 |   49.140 | 
     +---------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin Delay_out1_reg[7]/CN 
Endpoint:   Delay_out1_reg[7]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable           (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.959
+ Hold                         -0.131
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.171
  Arrival Time                  0.009
  Slack Time                   23.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable           |   ^   | clk_enable |             |       |   0.000 |  -23.181 | 
     | Delay_out1_reg[7]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.009 |   0.009 |  -23.171 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.181 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.181 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.660 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   48.663 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.474 |  25.956 |   49.137 | 
     | Delay_out1_reg[7]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.959 |   49.140 | 
     +--------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin Delay_out1_reg[9]/CN 
Endpoint:   Delay_out1_reg[9]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable           (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.960
+ Hold                         -0.131
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.171
  Arrival Time                  0.011
  Slack Time                   23.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable           |   ^   | clk_enable |             |       |   0.000 |  -23.181 | 
     | Delay_out1_reg[9]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.011 |   0.011 |  -23.171 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.181 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.181 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.661 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   48.663 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.474 |  25.956 |   49.138 | 
     | Delay_out1_reg[9]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.960 |   49.141 | 
     +--------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin Delay_out1_reg[5]/CN 
Endpoint:   Delay_out1_reg[5]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable           (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.959
+ Hold                         -0.131
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.171
  Arrival Time                  0.010
  Slack Time                   23.182
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable           |   ^   | clk_enable |             |       |   0.000 |  -23.182 | 
     | Delay_out1_reg[5]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.010 |   0.010 |  -23.171 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.182 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.182 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.661 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   48.664 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.474 |  25.956 |   49.138 | 
     | Delay_out1_reg[5]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.959 |   49.141 | 
     +--------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin Delay1_out1_reg[1]/CN 
Endpoint:   Delay1_out1_reg[1]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.966
+ Hold                         -0.129
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.163
  Arrival Time                  0.020
  Slack Time                   23.182
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.182 | 
     | Delay1_out1_reg[1]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.020 |   0.020 |  -23.163 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.182 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.182 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.662 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   48.664 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.965 |   49.147 | 
     | Delay1_out1_reg[1]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.966 |   49.149 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin Delay2_reg_reg[1][0]/CN 
Endpoint:   Delay2_reg_reg[1][0]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.966
+ Hold                         -0.129
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.163
  Arrival Time                  0.020
  Slack Time                   23.183
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable              |   ^   | clk_enable |             |       |   0.000 |  -23.183 | 
     | Delay2_reg_reg[1][0]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.020 |   0.020 |  -23.163 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   48.183 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.183 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.662 | 
     | clk__L2_I5/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   48.664 | 
     | clk__L2_I5/Q            |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.965 |   49.147 | 
     | Delay2_reg_reg[1][0]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.966 |   49.149 | 
     +-----------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin Delay1_out1_reg[0]/CN 
Endpoint:   Delay1_out1_reg[0]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.966
+ Hold                         -0.129
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.163
  Arrival Time                  0.020
  Slack Time                   23.183
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.183 | 
     | Delay1_out1_reg[0]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.020 |   0.020 |  -23.163 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.183 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.183 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.662 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   48.664 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.965 |   49.147 | 
     | Delay1_out1_reg[0]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.966 |   49.149 | 
     +---------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin Delay_out1_reg[14]/CN 
Endpoint:   Delay_out1_reg[14]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[14]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.960
+ Hold                         -0.143
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.183
  Arrival Time                  0.000
  Slack Time                   23.183
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net   |    Cell     | Delay | Arrival | Required | 
     |                       |       |        |             |       |  Time   |   Time   | 
     |-----------------------+-------+--------+-------------+-------+---------+----------| 
     | In[14]                |   ^   | In[14] |             |       |   0.000 |  -23.183 | 
     | Delay_out1_reg[14]/SD |   ^   | In[14] | SDFFRQ_5VX1 | 0.000 |   0.000 |  -23.183 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.183 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.183 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.662 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   48.665 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.474 |  25.956 |   49.139 | 
     | Delay_out1_reg[14]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.960 |   49.143 | 
     +---------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin Delay_out1_reg[13]/CN 
Endpoint:   Delay_out1_reg[13]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[13]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.960
+ Hold                         -0.143
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.183
  Arrival Time                  0.000
  Slack Time                   23.183
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net   |    Cell     | Delay | Arrival | Required | 
     |                       |       |        |             |       |  Time   |   Time   | 
     |-----------------------+-------+--------+-------------+-------+---------+----------| 
     | In[13]                |   ^   | In[13] |             |       |   0.000 |  -23.183 | 
     | Delay_out1_reg[13]/SD |   ^   | In[13] | SDFFRQ_5VX1 | 0.001 |   0.000 |  -23.183 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.183 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.183 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.663 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   48.666 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.474 |  25.956 |   49.140 | 
     | Delay_out1_reg[13]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.960 |   49.143 | 
     +---------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin Delay1_out1_reg[4]/CN 
Endpoint:   Delay1_out1_reg[4]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.959
+ Hold                         -0.131
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.172
  Arrival Time                  0.012
  Slack Time                   23.184
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.184 | 
     | Delay1_out1_reg[4]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.012 |   0.012 |  -23.172 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.184 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.184 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.663 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   48.666 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.474 |  25.956 |   49.140 | 
     | Delay1_out1_reg[4]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.959 |   49.143 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin Delay_out1_reg[11]/CN 
Endpoint:   Delay_out1_reg[11]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[11]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.960
+ Hold                         -0.143
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.183
  Arrival Time                  0.001
  Slack Time                   23.184
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net   |    Cell     | Delay | Arrival | Required | 
     |                       |       |        |             |       |  Time   |   Time   | 
     |-----------------------+-------+--------+-------------+-------+---------+----------| 
     | In[11]                |   ^   | In[11] |             |       |   0.000 |  -23.184 | 
     | Delay_out1_reg[11]/SD |   ^   | In[11] | SDFFRQ_5VX1 | 0.001 |   0.001 |  -23.183 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.184 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.184 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.663 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   48.666 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.474 |  25.956 |   49.140 | 
     | Delay_out1_reg[11]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.960 |   49.144 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin Delay_out1_reg[7]/CN 
Endpoint:   Delay_out1_reg[7]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[7]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.959
+ Hold                         -0.143
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.183
  Arrival Time                  0.001
  Slack Time                   23.184
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | In[7]                |   ^   | In[7] |             |       |   0.000 |  -23.184 | 
     | Delay_out1_reg[7]/SD |   ^   | In[7] | SDFFRQ_5VX1 | 0.001 |   0.001 |  -23.183 | 
     +---------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.184 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.184 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.663 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   48.666 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.474 |  25.956 |   49.140 | 
     | Delay_out1_reg[7]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.959 |   49.143 | 
     +--------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin Delay_out1_reg[12]/CN 
Endpoint:   Delay_out1_reg[12]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[12]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.960
+ Hold                         -0.143
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.183
  Arrival Time                  0.001
  Slack Time                   23.184
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net   |    Cell     | Delay | Arrival | Required | 
     |                       |       |        |             |       |  Time   |   Time   | 
     |-----------------------+-------+--------+-------------+-------+---------+----------| 
     | In[12]                |   ^   | In[12] |             |       |   0.000 |  -23.184 | 
     | Delay_out1_reg[12]/SD |   ^   | In[12] | SDFFRQ_5VX1 | 0.001 |   0.001 |  -23.183 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.184 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.184 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.664 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   48.666 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.474 |  25.956 |   49.141 | 
     | Delay_out1_reg[12]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.960 |   49.144 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin Delay_out1_reg[5]/CN 
Endpoint:   Delay_out1_reg[5]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[5]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.959
+ Hold                         -0.143
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.183
  Arrival Time                  0.001
  Slack Time                   23.184
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | In[5]                |   ^   | In[5] |             |       |   0.000 |  -23.184 | 
     | Delay_out1_reg[5]/SD |   ^   | In[5] | SDFFRQ_5VX1 | 0.001 |   0.001 |  -23.183 | 
     +---------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.184 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.184 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.664 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   48.667 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.474 |  25.956 |   49.141 | 
     | Delay_out1_reg[5]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.959 |   49.144 | 
     +--------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin Delay_out1_reg[4]/CN 
Endpoint:   Delay_out1_reg[4]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[4]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.959
+ Hold                         -0.143
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.184
  Arrival Time                  0.001
  Slack Time                   23.185
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | In[4]                |   ^   | In[4] |             |       |   0.000 |  -23.185 | 
     | Delay_out1_reg[4]/SD |   ^   | In[4] | SDFFRQ_5VX1 | 0.001 |   0.001 |  -23.184 | 
     +---------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.185 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.185 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.664 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   48.667 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.474 |  25.956 |   49.141 | 
     | Delay_out1_reg[4]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.002 |  25.959 |   49.144 | 
     +--------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin Delay_out1_reg[10]/CN 
Endpoint:   Delay_out1_reg[10]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[10]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.960
+ Hold                         -0.143
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.183
  Arrival Time                  0.002
  Slack Time                   23.185
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net   |    Cell     | Delay | Arrival | Required | 
     |                       |       |        |             |       |  Time   |   Time   | 
     |-----------------------+-------+--------+-------------+-------+---------+----------| 
     | In[10]                |   ^   | In[10] |             |       |   0.000 |  -23.185 | 
     | Delay_out1_reg[10]/SD |   ^   | In[10] | SDFFRQ_5VX1 | 0.002 |   0.002 |  -23.183 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.185 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.185 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.664 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   48.667 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.474 |  25.956 |   49.141 | 
     | Delay_out1_reg[10]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.960 |   49.145 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin Delay_out1_reg[4]/CN 
Endpoint:   Delay_out1_reg[4]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable           (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.959
+ Hold                         -0.131
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.172
  Arrival Time                  0.013
  Slack Time                   23.185
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable           |   ^   | clk_enable |             |       |   0.000 |  -23.185 | 
     | Delay_out1_reg[4]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.013 |   0.013 |  -23.172 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.185 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.185 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.664 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   48.667 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.474 |  25.956 |   49.141 | 
     | Delay_out1_reg[4]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.002 |  25.959 |   49.144 | 
     +--------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin Delay_out1_reg[9]/CN 
Endpoint:   Delay_out1_reg[9]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[9]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.960
+ Hold                         -0.143
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.183
  Arrival Time                  0.002
  Slack Time                   23.185
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | In[9]                |   ^   | In[9] |             |       |   0.000 |  -23.185 | 
     | Delay_out1_reg[9]/SD |   ^   | In[9] | SDFFRQ_5VX1 | 0.002 |   0.002 |  -23.183 | 
     +---------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.185 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.185 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.664 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   48.667 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.474 |  25.956 |   49.141 | 
     | Delay_out1_reg[9]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.960 |   49.145 | 
     +--------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin Delay_out1_reg[2]/CN 
Endpoint:   Delay_out1_reg[2]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[2]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.957
+ Hold                         -0.144
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.187
  Arrival Time                  0.000
  Slack Time                   23.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | In[2]                |   ^   | In[2] |             |       |   0.000 |  -23.188 | 
     | Delay_out1_reg[2]/SD |   ^   | In[2] | SDFFRQ_5VX1 | 0.001 |   0.000 |  -23.187 | 
     +---------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.188 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.188 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.667 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.482 |   48.669 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1 | IN_5VX16    | 0.471 |  25.953 |   49.141 | 
     | Delay_out1_reg[2]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.957 |   49.144 | 
     +--------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin Delay_out1_reg[3]/CN 
Endpoint:   Delay_out1_reg[3]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[3]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.956
+ Hold                         -0.144
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.188
  Arrival Time                  0.000
  Slack Time                   23.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | In[3]                |   ^   | In[3] |             |       |   0.000 |  -23.188 | 
     | Delay_out1_reg[3]/SD |   ^   | In[3] | SDFFRQ_5VX1 | 0.000 |   0.000 |  -23.188 | 
     +---------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.188 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.188 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.667 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.482 |   48.670 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1 | IN_5VX16    | 0.471 |  25.953 |   49.141 | 
     | Delay_out1_reg[3]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.956 |   49.144 | 
     +--------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin Delay_out1_reg[6]/CN 
Endpoint:   Delay_out1_reg[6]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[6]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.955
+ Hold                         -0.144
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.188
  Arrival Time                  0.001
  Slack Time                   23.189
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | In[6]                |   ^   | In[6] |             |       |   0.000 |  -23.189 | 
     | Delay_out1_reg[6]/SD |   ^   | In[6] | SDFFRQ_5VX1 | 0.001 |   0.001 |  -23.188 | 
     +---------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.189 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.189 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.668 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.482 |   48.671 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1 | IN_5VX16    | 0.471 |  25.953 |   49.142 | 
     | Delay_out1_reg[6]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.002 |  25.955 |   49.145 | 
     +--------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin Delay_out1_reg[6]/CN 
Endpoint:   Delay_out1_reg[6]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable           (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.955
+ Hold                         -0.132
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.176
  Arrival Time                  0.013
  Slack Time                   23.189
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable           |   ^   | clk_enable |             |       |   0.000 |  -23.189 | 
     | Delay_out1_reg[6]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.013 |   0.013 |  -23.176 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.189 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.189 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.669 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.482 |   48.671 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1 | IN_5VX16    | 0.471 |  25.953 |   49.142 | 
     | Delay_out1_reg[6]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.002 |  25.955 |   49.145 | 
     +--------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin Delay1_out1_reg[3]/CN 
Endpoint:   Delay1_out1_reg[3]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.956
+ Hold                         -0.132
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.176
  Arrival Time                  0.014
  Slack Time                   23.190
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.190 | 
     | Delay1_out1_reg[3]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.014 |   0.014 |  -23.176 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.190 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.190 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.669 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.482 |   48.671 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.471 |  25.953 |   49.143 | 
     | Delay1_out1_reg[3]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.956 |   49.146 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin Delay1_out1_reg[5]/CN 
Endpoint:   Delay1_out1_reg[5]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.957
+ Hold                         -0.132
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.175
  Arrival Time                  0.015
  Slack Time                   23.190
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.190 | 
     | Delay1_out1_reg[5]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.015 |   0.015 |  -23.175 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.190 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.190 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.669 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.482 |   48.672 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.471 |  25.953 |   49.143 | 
     | Delay1_out1_reg[5]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.957 |   49.146 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin Delay_out1_reg[2]/CN 
Endpoint:   Delay_out1_reg[2]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable           (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.957
+ Hold                         -0.132
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.175
  Arrival Time                  0.015
  Slack Time                   23.190
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable           |   ^   | clk_enable |             |       |   0.000 |  -23.190 | 
     | Delay_out1_reg[2]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.015 |   0.015 |  -23.175 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.190 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.190 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.669 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.482 |   48.672 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1 | IN_5VX16    | 0.471 |  25.953 |   49.143 | 
     | Delay_out1_reg[2]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.957 |   49.146 | 
     +--------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin Delay_out1_reg[3]/CN 
Endpoint:   Delay_out1_reg[3]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable           (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.956
+ Hold                         -0.132
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.176
  Arrival Time                  0.014
  Slack Time                   23.190
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable           |   ^   | clk_enable |             |       |   0.000 |  -23.190 | 
     | Delay_out1_reg[3]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.014 |   0.014 |  -23.176 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.190 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.190 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.669 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.482 |   48.672 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1 | IN_5VX16    | 0.471 |  25.953 |   49.143 | 
     | Delay_out1_reg[3]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.956 |   49.146 | 
     +--------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin Delay1_out1_reg[6]/CN 
Endpoint:   Delay1_out1_reg[6]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.956
+ Hold                         -0.132
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.176
  Arrival Time                  0.014
  Slack Time                   23.190
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.190 | 
     | Delay1_out1_reg[6]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.014 |   0.014 |  -23.176 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.190 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   48.190 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   48.669 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.482 |   48.672 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.471 |  25.953 |   49.143 | 
     | Delay1_out1_reg[6]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.956 |   49.146 | 
     +---------------------------------------------------------------------------------------+ 

