/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 232 168 400 184)
	(text "INPUT" (rect 125 0 154 10)(font "Arial" (font_size 6)))
	(text "i_RS1[31..0]" (rect 5 0 67 11)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 149 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 232 184 400 200)
	(text "INPUT" (rect 125 0 154 10)(font "Arial" (font_size 6)))
	(text "i_RS2[31..0]" (rect 5 0 67 13)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 149 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 696 168 872 184)
	(text "OUTPUT" (rect 1 0 41 10)(font "Arial" (font_size 6)))
	(text "o_SLT[31..0]" (rect 90 0 153 11)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 480 144 680 240)
	(text "and32" (rect 5 0 42 15)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 75 28 88)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "i_A[31..0]" (rect 0 0 54 15)(font "Intel Clear" (font_size 8)))
		(text "i_A[31..0]" (rect 21 27 75 42)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "i_B[31..0]" (rect 0 0 54 15)(font "Intel Clear" (font_size 8)))
		(text "i_B[31..0]" (rect 21 43 75 58)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 200 32)
		(output)
		(text "o_DATA[31..0]" (rect 0 0 83 15)(font "Intel Clear" (font_size 8)))
		(text "o_DATA[31..0]" (rect 92 27 175 42)(font "Intel Clear" (font_size 8)))
		(line (pt 200 32)(pt 184 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 184 80))
	)
)
(symbol
	(rect 416 160 464 192)
	(text "NOT" (rect 1 0 22 10)(font "Arial" (font_size 6)))
	(text "inst1" (rect 3 21 27 34)(font "Intel Clear" ))
	(port
		(pt 0 16)
		(input)
		(text "IN" (rect 2 7 17 18)(font "Courier New" (bold))(invisible))
		(text "IN" (rect 2 7 17 18)(font "Courier New" (bold))(invisible))
		(line (pt 0 16)(pt 13 16))
	)
	(port
		(pt 48 16)
		(output)
		(text "OUT" (rect 32 7 53 18)(font "Courier New" (bold))(invisible))
		(text "OUT" (rect 32 7 53 18)(font "Courier New" (bold))(invisible))
		(line (pt 39 16)(pt 48 16))
	)
	(drawing
		(line (pt 13 25)(pt 13 7))
		(line (pt 13 7)(pt 31 16))
		(line (pt 13 25)(pt 31 16))
		(circle (rect 31 12 39 20))
	)
)
(connector
	(pt 464 176)
	(pt 480 176)
	(bus)
)
(connector
	(pt 400 176)
	(pt 416 176)
	(bus)
)
(connector
	(pt 400 192)
	(pt 480 192)
	(bus)
)
(connector
	(pt 680 176)
	(pt 696 176)
	(bus)
)
