
STM32F405RGT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000121c8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001898  08012358  08012358  00013358  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013bf0  08013bf0  00015464  2**0
                  CONTENTS
  4 .ARM          00000008  08013bf0  08013bf0  00014bf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013bf8  08013bf8  00015464  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013bf8  08013bf8  00014bf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013bfc  08013bfc  00014bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000464  20000000  08013c00  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00015464  2**0
                  CONTENTS
 10 .bss          00005a54  20000464  20000464  00015464  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005eb8  20005eb8  00015464  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00015464  2**0
                  CONTENTS, READONLY
 13 .debug_info   000228cc  00000000  00000000  00015494  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004ae9  00000000  00000000  00037d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d78  00000000  00000000  0003c850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000174f  00000000  00000000  0003e5c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002d309  00000000  00000000  0003fd17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002e339  00000000  00000000  0006d020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00148d97  00000000  00000000  0009b359  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001e40f0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009088  00000000  00000000  001e4134  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  001ed1bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000464 	.word	0x20000464
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012340 	.word	0x08012340

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000468 	.word	0x20000468
 80001cc:	08012340 	.word	0x08012340

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96a 	b.w	8000f34 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	460c      	mov	r4, r1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d14e      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c84:	4694      	mov	ip, r2
 8000c86:	458c      	cmp	ip, r1
 8000c88:	4686      	mov	lr, r0
 8000c8a:	fab2 f282 	clz	r2, r2
 8000c8e:	d962      	bls.n	8000d56 <__udivmoddi4+0xde>
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0320 	rsb	r3, r2, #32
 8000c96:	4091      	lsls	r1, r2
 8000c98:	fa20 f303 	lsr.w	r3, r0, r3
 8000c9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca0:	4319      	orrs	r1, r3
 8000ca2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000caa:	fa1f f68c 	uxth.w	r6, ip
 8000cae:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cb6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb04 f106 	mul.w	r1, r4, r6
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cce:	f080 8112 	bcs.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 810f 	bls.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd8:	3c02      	subs	r4, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a59      	subs	r1, r3, r1
 8000cde:	fa1f f38e 	uxth.w	r3, lr
 8000ce2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ce6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f606 	mul.w	r6, r0, r6
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x94>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cfe:	f080 80fc 	bcs.w	8000efa <__udivmoddi4+0x282>
 8000d02:	429e      	cmp	r6, r3
 8000d04:	f240 80f9 	bls.w	8000efa <__udivmoddi4+0x282>
 8000d08:	4463      	add	r3, ip
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa6>
 8000d16:	40d3      	lsrs	r3, r2
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xba>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb4>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x150>
 8000d3a:	42a3      	cmp	r3, r4
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xcc>
 8000d3e:	4290      	cmp	r0, r2
 8000d40:	f0c0 80f0 	bcc.w	8000f24 <__udivmoddi4+0x2ac>
 8000d44:	1a86      	subs	r6, r0, r2
 8000d46:	eb64 0303 	sbc.w	r3, r4, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	2d00      	cmp	r5, #0
 8000d4e:	d0e6      	beq.n	8000d1e <__udivmoddi4+0xa6>
 8000d50:	e9c5 6300 	strd	r6, r3, [r5]
 8000d54:	e7e3      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	f040 8090 	bne.w	8000e7c <__udivmoddi4+0x204>
 8000d5c:	eba1 040c 	sub.w	r4, r1, ip
 8000d60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d64:	fa1f f78c 	uxth.w	r7, ip
 8000d68:	2101      	movs	r1, #1
 8000d6a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb08 4416 	mls	r4, r8, r6, r4
 8000d76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7a:	fb07 f006 	mul.w	r0, r7, r6
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x11c>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x11a>
 8000d8c:	4298      	cmp	r0, r3
 8000d8e:	f200 80cd 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d92:	4626      	mov	r6, r4
 8000d94:	1a1c      	subs	r4, r3, r0
 8000d96:	fa1f f38e 	uxth.w	r3, lr
 8000d9a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d9e:	fb08 4410 	mls	r4, r8, r0, r4
 8000da2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000da6:	fb00 f707 	mul.w	r7, r0, r7
 8000daa:	429f      	cmp	r7, r3
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x148>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x146>
 8000db8:	429f      	cmp	r7, r3
 8000dba:	f200 80b0 	bhi.w	8000f1e <__udivmoddi4+0x2a6>
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	1bdb      	subs	r3, r3, r7
 8000dc2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x9c>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dd8:	fa04 f301 	lsl.w	r3, r4, r1
 8000ddc:	ea43 030c 	orr.w	r3, r3, ip
 8000de0:	40f4      	lsrs	r4, r6
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	0c38      	lsrs	r0, r7, #16
 8000de8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dec:	fbb4 fef0 	udiv	lr, r4, r0
 8000df0:	fa1f fc87 	uxth.w	ip, r7
 8000df4:	fb00 441e 	mls	r4, r0, lr, r4
 8000df8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dfc:	fb0e f90c 	mul.w	r9, lr, ip
 8000e00:	45a1      	cmp	r9, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d90a      	bls.n	8000e1e <__udivmoddi4+0x1a6>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e0e:	f080 8084 	bcs.w	8000f1a <__udivmoddi4+0x2a2>
 8000e12:	45a1      	cmp	r9, r4
 8000e14:	f240 8081 	bls.w	8000f1a <__udivmoddi4+0x2a2>
 8000e18:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e1c:	443c      	add	r4, r7
 8000e1e:	eba4 0409 	sub.w	r4, r4, r9
 8000e22:	fa1f f983 	uxth.w	r9, r3
 8000e26:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e2a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e2e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e32:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e36:	45a4      	cmp	ip, r4
 8000e38:	d907      	bls.n	8000e4a <__udivmoddi4+0x1d2>
 8000e3a:	193c      	adds	r4, r7, r4
 8000e3c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e40:	d267      	bcs.n	8000f12 <__udivmoddi4+0x29a>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d965      	bls.n	8000f12 <__udivmoddi4+0x29a>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e4e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e52:	eba4 040c 	sub.w	r4, r4, ip
 8000e56:	429c      	cmp	r4, r3
 8000e58:	46ce      	mov	lr, r9
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	d351      	bcc.n	8000f02 <__udivmoddi4+0x28a>
 8000e5e:	d04e      	beq.n	8000efe <__udivmoddi4+0x286>
 8000e60:	b155      	cbz	r5, 8000e78 <__udivmoddi4+0x200>
 8000e62:	ebb8 030e 	subs.w	r3, r8, lr
 8000e66:	eb64 040c 	sbc.w	r4, r4, ip
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	40cb      	lsrs	r3, r1
 8000e70:	431e      	orrs	r6, r3
 8000e72:	40cc      	lsrs	r4, r1
 8000e74:	e9c5 6400 	strd	r6, r4, [r5]
 8000e78:	2100      	movs	r1, #0
 8000e7a:	e750      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000e7c:	f1c2 0320 	rsb	r3, r2, #32
 8000e80:	fa20 f103 	lsr.w	r1, r0, r3
 8000e84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e88:	fa24 f303 	lsr.w	r3, r4, r3
 8000e8c:	4094      	lsls	r4, r2
 8000e8e:	430c      	orrs	r4, r1
 8000e90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e94:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e98:	fa1f f78c 	uxth.w	r7, ip
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ea4:	0c23      	lsrs	r3, r4, #16
 8000ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eaa:	fb00 f107 	mul.w	r1, r0, r7
 8000eae:	4299      	cmp	r1, r3
 8000eb0:	d908      	bls.n	8000ec4 <__udivmoddi4+0x24c>
 8000eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eba:	d22c      	bcs.n	8000f16 <__udivmoddi4+0x29e>
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	d92a      	bls.n	8000f16 <__udivmoddi4+0x29e>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	4463      	add	r3, ip
 8000ec4:	1a5b      	subs	r3, r3, r1
 8000ec6:	b2a4      	uxth	r4, r4
 8000ec8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ecc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ed0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ed4:	fb01 f307 	mul.w	r3, r1, r7
 8000ed8:	42a3      	cmp	r3, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x276>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ee4:	d213      	bcs.n	8000f0e <__udivmoddi4+0x296>
 8000ee6:	42a3      	cmp	r3, r4
 8000ee8:	d911      	bls.n	8000f0e <__udivmoddi4+0x296>
 8000eea:	3902      	subs	r1, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	1ae4      	subs	r4, r4, r3
 8000ef0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ef4:	e739      	b.n	8000d6a <__udivmoddi4+0xf2>
 8000ef6:	4604      	mov	r4, r0
 8000ef8:	e6f0      	b.n	8000cdc <__udivmoddi4+0x64>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e706      	b.n	8000d0c <__udivmoddi4+0x94>
 8000efe:	45c8      	cmp	r8, r9
 8000f00:	d2ae      	bcs.n	8000e60 <__udivmoddi4+0x1e8>
 8000f02:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f06:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f0a:	3801      	subs	r0, #1
 8000f0c:	e7a8      	b.n	8000e60 <__udivmoddi4+0x1e8>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	e7ed      	b.n	8000eee <__udivmoddi4+0x276>
 8000f12:	4603      	mov	r3, r0
 8000f14:	e799      	b.n	8000e4a <__udivmoddi4+0x1d2>
 8000f16:	4630      	mov	r0, r6
 8000f18:	e7d4      	b.n	8000ec4 <__udivmoddi4+0x24c>
 8000f1a:	46d6      	mov	lr, sl
 8000f1c:	e77f      	b.n	8000e1e <__udivmoddi4+0x1a6>
 8000f1e:	4463      	add	r3, ip
 8000f20:	3802      	subs	r0, #2
 8000f22:	e74d      	b.n	8000dc0 <__udivmoddi4+0x148>
 8000f24:	4606      	mov	r6, r0
 8000f26:	4623      	mov	r3, r4
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e70f      	b.n	8000d4c <__udivmoddi4+0xd4>
 8000f2c:	3e02      	subs	r6, #2
 8000f2e:	4463      	add	r3, ip
 8000f30:	e730      	b.n	8000d94 <__udivmoddi4+0x11c>
 8000f32:	bf00      	nop

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <IMUTask>:
		.out_min=-60.0f,
		.out_max=60.0f,
		.anti_windup_beta=0.5f
};

void IMUTask(void *argument) {
 8000f38:	b590      	push	{r4, r7, lr}
 8000f3a:	b087      	sub	sp, #28
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
    for (;;) {
        IMUData read = MPU6050_Update(0.02f);
 8000f40:	ed9f 0a1e 	vldr	s0, [pc, #120]	@ 8000fbc <IMUTask+0x84>
 8000f44:	f003 fffc 	bl	8004f40 <MPU6050_Update>
 8000f48:	eef0 6a40 	vmov.f32	s13, s0
 8000f4c:	eeb0 7a60 	vmov.f32	s14, s1
 8000f50:	eef0 7a41 	vmov.f32	s15, s2
 8000f54:	edc7 6a03 	vstr	s13, [r7, #12]
 8000f58:	ed87 7a04 	vstr	s14, [r7, #16]
 8000f5c:	edc7 7a05 	vstr	s15, [r7, #20]
        if (xSemaphoreTake(IMUMutex, portMAX_DELAY))
 8000f60:	4b17      	ldr	r3, [pc, #92]	@ (8000fc0 <IMUTask+0x88>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f04f 31ff 	mov.w	r1, #4294967295
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f00b f927 	bl	800c1bc <xQueueSemaphoreTake>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d01f      	beq.n	8000fb4 <IMUTask+0x7c>
        {
            imudata = read;
 8000f74:	4b13      	ldr	r3, [pc, #76]	@ (8000fc4 <IMUTask+0x8c>)
 8000f76:	461c      	mov	r4, r3
 8000f78:	f107 030c 	add.w	r3, r7, #12
 8000f7c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000f80:	e884 0007 	stmia.w	r4, {r0, r1, r2}
            UpdateAttitude(imudata.roll, imudata.pitch, imudata.yaw);
 8000f84:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc4 <IMUTask+0x8c>)
 8000f86:	edd3 7a01 	vldr	s15, [r3, #4]
 8000f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc4 <IMUTask+0x8c>)
 8000f8c:	ed93 7a00 	vldr	s14, [r3]
 8000f90:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc4 <IMUTask+0x8c>)
 8000f92:	edd3 6a02 	vldr	s13, [r3, #8]
 8000f96:	eeb0 1a66 	vmov.f32	s2, s13
 8000f9a:	eef0 0a47 	vmov.f32	s1, s14
 8000f9e:	eeb0 0a67 	vmov.f32	s0, s15
 8000fa2:	f003 faa9 	bl	80044f8 <UpdateAttitude>
            xSemaphoreGive(IMUMutex);
 8000fa6:	4b06      	ldr	r3, [pc, #24]	@ (8000fc0 <IMUTask+0x88>)
 8000fa8:	6818      	ldr	r0, [r3, #0]
 8000faa:	2300      	movs	r3, #0
 8000fac:	2200      	movs	r2, #0
 8000fae:	2100      	movs	r1, #0
 8000fb0:	f00a fe82 	bl	800bcb8 <xQueueGenericSend>
        }
        vTaskDelay(pdMS_TO_TICKS(20));
 8000fb4:	2014      	movs	r0, #20
 8000fb6:	f00b fd3d 	bl	800ca34 <vTaskDelay>
    for (;;) {
 8000fba:	e7c1      	b.n	8000f40 <IMUTask+0x8>
 8000fbc:	3ca3d70a 	.word	0x3ca3d70a
 8000fc0:	2000049c 	.word	0x2000049c
 8000fc4:	20000480 	.word	0x20000480

08000fc8 <TPDTask>:
    }
}
void TPDTask(void *argument) {
 8000fc8:	b590      	push	{r4, r7, lr}
 8000fca:	b087      	sub	sp, #28
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
    for (;;) {
    	TPDData read = MS5540_Update(0.02f);
 8000fd0:	ed9f 0b1b 	vldr	d0, [pc, #108]	@ 8001040 <TPDTask+0x78>
 8000fd4:	f004 fb34 	bl	8005640 <MS5540_Update>
 8000fd8:	eef0 6a40 	vmov.f32	s13, s0
 8000fdc:	eeb0 7a60 	vmov.f32	s14, s1
 8000fe0:	eef0 7a41 	vmov.f32	s15, s2
 8000fe4:	edc7 6a03 	vstr	s13, [r7, #12]
 8000fe8:	ed87 7a04 	vstr	s14, [r7, #16]
 8000fec:	edc7 7a05 	vstr	s15, [r7, #20]
        if (xSemaphoreTake(TPDMutex, portMAX_DELAY))
 8000ff0:	4b15      	ldr	r3, [pc, #84]	@ (8001048 <TPDTask+0x80>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f00b f8df 	bl	800c1bc <xQueueSemaphoreTake>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d018      	beq.n	8001036 <TPDTask+0x6e>
        {
        	tpddata = read;
 8001004:	4b11      	ldr	r3, [pc, #68]	@ (800104c <TPDTask+0x84>)
 8001006:	461c      	mov	r4, r3
 8001008:	f107 030c 	add.w	r3, r7, #12
 800100c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001010:	e884 0007 	stmia.w	r4, {r0, r1, r2}
            UpdateVfrHud(0, 0, read.depth);
 8001014:	edd7 7a05 	vldr	s15, [r7, #20]
 8001018:	eeb0 1a67 	vmov.f32	s2, s15
 800101c:	eddf 0a0c 	vldr	s1, [pc, #48]	@ 8001050 <TPDTask+0x88>
 8001020:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8001050 <TPDTask+0x88>
 8001024:	f003 fa96 	bl	8004554 <UpdateVfrHud>
            xSemaphoreGive(TPDMutex);
 8001028:	4b07      	ldr	r3, [pc, #28]	@ (8001048 <TPDTask+0x80>)
 800102a:	6818      	ldr	r0, [r3, #0]
 800102c:	2300      	movs	r3, #0
 800102e:	2200      	movs	r2, #0
 8001030:	2100      	movs	r1, #0
 8001032:	f00a fe41 	bl	800bcb8 <xQueueGenericSend>
        }
        vTaskDelay(pdMS_TO_TICKS(20));
 8001036:	2014      	movs	r0, #20
 8001038:	f00b fcfc 	bl	800ca34 <vTaskDelay>
    for (;;) {
 800103c:	e7c8      	b.n	8000fd0 <TPDTask+0x8>
 800103e:	bf00      	nop
 8001040:	40000000 	.word	0x40000000
 8001044:	3f947ae1 	.word	0x3f947ae1
 8001048:	200004a0 	.word	0x200004a0
 800104c:	2000048c 	.word	0x2000048c
	...

08001058 <PIDTask>:
    }
}
void PIDTask(void *argument) {
 8001058:	b5b0      	push	{r4, r5, r7, lr}
 800105a:	b092      	sub	sp, #72	@ 0x48
 800105c:	af02      	add	r7, sp, #8
 800105e:	6078      	str	r0, [r7, #4]
    for (;;) {
    	if (xSemaphoreTake(TPDMutex, portMAX_DELAY))
 8001060:	4b6f      	ldr	r3, [pc, #444]	@ (8001220 <PIDTask+0x1c8>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f04f 31ff 	mov.w	r1, #4294967295
 8001068:	4618      	mov	r0, r3
 800106a:	f00b f8a7 	bl	800c1bc <xQueueSemaphoreTake>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	f000 80cb 	beq.w	800120c <PIDTask+0x1b4>
    	{
    		error1 = (tpddata.depth - 50* sin(imudata.pitch* M_PI / 180.0)) - depthSP;
 8001076:	4b6b      	ldr	r3, [pc, #428]	@ (8001224 <PIDTask+0x1cc>)
 8001078:	689b      	ldr	r3, [r3, #8]
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff fa64 	bl	8000548 <__aeabi_f2d>
 8001080:	4604      	mov	r4, r0
 8001082:	460d      	mov	r5, r1
 8001084:	4b68      	ldr	r3, [pc, #416]	@ (8001228 <PIDTask+0x1d0>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff fa5d 	bl	8000548 <__aeabi_f2d>
 800108e:	a362      	add	r3, pc, #392	@ (adr r3, 8001218 <PIDTask+0x1c0>)
 8001090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001094:	f7ff fab0 	bl	80005f8 <__aeabi_dmul>
 8001098:	4602      	mov	r2, r0
 800109a:	460b      	mov	r3, r1
 800109c:	4610      	mov	r0, r2
 800109e:	4619      	mov	r1, r3
 80010a0:	f04f 0200 	mov.w	r2, #0
 80010a4:	4b61      	ldr	r3, [pc, #388]	@ (800122c <PIDTask+0x1d4>)
 80010a6:	f7ff fbd1 	bl	800084c <__aeabi_ddiv>
 80010aa:	4602      	mov	r2, r0
 80010ac:	460b      	mov	r3, r1
 80010ae:	ec43 2b17 	vmov	d7, r2, r3
 80010b2:	eeb0 0a47 	vmov.f32	s0, s14
 80010b6:	eef0 0a67 	vmov.f32	s1, s15
 80010ba:	f00f ff4d 	bl	8010f58 <sin>
 80010be:	ec51 0b10 	vmov	r0, r1, d0
 80010c2:	f04f 0200 	mov.w	r2, #0
 80010c6:	4b5a      	ldr	r3, [pc, #360]	@ (8001230 <PIDTask+0x1d8>)
 80010c8:	f7ff fa96 	bl	80005f8 <__aeabi_dmul>
 80010cc:	4602      	mov	r2, r0
 80010ce:	460b      	mov	r3, r1
 80010d0:	4620      	mov	r0, r4
 80010d2:	4629      	mov	r1, r5
 80010d4:	f7ff f8d8 	bl	8000288 <__aeabi_dsub>
 80010d8:	4602      	mov	r2, r0
 80010da:	460b      	mov	r3, r1
 80010dc:	4614      	mov	r4, r2
 80010de:	461d      	mov	r5, r3
 80010e0:	4b54      	ldr	r3, [pc, #336]	@ (8001234 <PIDTask+0x1dc>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff fa2f 	bl	8000548 <__aeabi_f2d>
 80010ea:	4602      	mov	r2, r0
 80010ec:	460b      	mov	r3, r1
 80010ee:	4620      	mov	r0, r4
 80010f0:	4629      	mov	r1, r5
 80010f2:	f7ff f8c9 	bl	8000288 <__aeabi_dsub>
 80010f6:	4602      	mov	r2, r0
 80010f8:	460b      	mov	r3, r1
 80010fa:	4610      	mov	r0, r2
 80010fc:	4619      	mov	r1, r3
 80010fe:	f7ff fd53 	bl	8000ba8 <__aeabi_d2f>
 8001102:	4603      	mov	r3, r0
 8001104:	4a4c      	ldr	r2, [pc, #304]	@ (8001238 <PIDTask+0x1e0>)
 8001106:	6013      	str	r3, [r2, #0]
    		error2 = tpddata.depth - depthSP;
 8001108:	4b46      	ldr	r3, [pc, #280]	@ (8001224 <PIDTask+0x1cc>)
 800110a:	ed93 7a02 	vldr	s14, [r3, #8]
 800110e:	4b49      	ldr	r3, [pc, #292]	@ (8001234 <PIDTask+0x1dc>)
 8001110:	edd3 7a00 	vldr	s15, [r3]
 8001114:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001118:	4b48      	ldr	r3, [pc, #288]	@ (800123c <PIDTask+0x1e4>)
 800111a:	edc3 7a00 	vstr	s15, [r3]
    	    Fz_cmd4 = pid_update(&depth_pi, error1, 0.02);
 800111e:	4b46      	ldr	r3, [pc, #280]	@ (8001238 <PIDTask+0x1e0>)
 8001120:	edd3 7a00 	vldr	s15, [r3]
 8001124:	eddf 0a46 	vldr	s1, [pc, #280]	@ 8001240 <PIDTask+0x1e8>
 8001128:	eeb0 0a67 	vmov.f32	s0, s15
 800112c:	4845      	ldr	r0, [pc, #276]	@ (8001244 <PIDTask+0x1ec>)
 800112e:	f001 f8cf 	bl	80022d0 <pid_update>
 8001132:	eef0 7a40 	vmov.f32	s15, s0
 8001136:	4b44      	ldr	r3, [pc, #272]	@ (8001248 <PIDTask+0x1f0>)
 8001138:	edc3 7a00 	vstr	s15, [r3]
    		Fz_cmd5 = pid_update(&depth_pi, error2, 0.02);
 800113c:	4b3f      	ldr	r3, [pc, #252]	@ (800123c <PIDTask+0x1e4>)
 800113e:	edd3 7a00 	vldr	s15, [r3]
 8001142:	eddf 0a3f 	vldr	s1, [pc, #252]	@ 8001240 <PIDTask+0x1e8>
 8001146:	eeb0 0a67 	vmov.f32	s0, s15
 800114a:	483e      	ldr	r0, [pc, #248]	@ (8001244 <PIDTask+0x1ec>)
 800114c:	f001 f8c0 	bl	80022d0 <pid_update>
 8001150:	eef0 7a40 	vmov.f32	s15, s0
 8001154:	4b3d      	ldr	r3, [pc, #244]	@ (800124c <PIDTask+0x1f4>)
 8001156:	edc3 7a00 	vstr	s15, [r3]
    		float u4[6] = { 0, 0, Fz_cmd4, 0.0f, 0.0f, 0 };
 800115a:	f04f 0300 	mov.w	r3, #0
 800115e:	623b      	str	r3, [r7, #32]
 8001160:	f04f 0300 	mov.w	r3, #0
 8001164:	627b      	str	r3, [r7, #36]	@ 0x24
 8001166:	4b38      	ldr	r3, [pc, #224]	@ (8001248 <PIDTask+0x1f0>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800116c:	f04f 0300 	mov.w	r3, #0
 8001170:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001172:	f04f 0300 	mov.w	r3, #0
 8001176:	633b      	str	r3, [r7, #48]	@ 0x30
 8001178:	f04f 0300 	mov.w	r3, #0
 800117c:	637b      	str	r3, [r7, #52]	@ 0x34
    		float u5[6] = { 0, 0, Fz_cmd5, 0.0f, 0.0f, 0 };
 800117e:	f04f 0300 	mov.w	r3, #0
 8001182:	60bb      	str	r3, [r7, #8]
 8001184:	f04f 0300 	mov.w	r3, #0
 8001188:	60fb      	str	r3, [r7, #12]
 800118a:	4b30      	ldr	r3, [pc, #192]	@ (800124c <PIDTask+0x1f4>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	613b      	str	r3, [r7, #16]
 8001190:	f04f 0300 	mov.w	r3, #0
 8001194:	617b      	str	r3, [r7, #20]
 8001196:	f04f 0300 	mov.w	r3, #0
 800119a:	61bb      	str	r3, [r7, #24]
 800119c:	f04f 0300 	mov.w	r3, #0
 80011a0:	61fb      	str	r3, [r7, #28]
    		int ok4 = Allocate_And_Map(AT4, u4, lambda, maps, 5, T, PWM4);
 80011a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001250 <PIDTask+0x1f8>)
 80011a4:	edd3 7a00 	vldr	s15, [r3]
 80011a8:	f107 0120 	add.w	r1, r7, #32
 80011ac:	4b29      	ldr	r3, [pc, #164]	@ (8001254 <PIDTask+0x1fc>)
 80011ae:	9301      	str	r3, [sp, #4]
 80011b0:	4b29      	ldr	r3, [pc, #164]	@ (8001258 <PIDTask+0x200>)
 80011b2:	9300      	str	r3, [sp, #0]
 80011b4:	2305      	movs	r3, #5
 80011b6:	4a29      	ldr	r2, [pc, #164]	@ (800125c <PIDTask+0x204>)
 80011b8:	eeb0 0a67 	vmov.f32	s0, s15
 80011bc:	4828      	ldr	r0, [pc, #160]	@ (8001260 <PIDTask+0x208>)
 80011be:	f000 fffa 	bl	80021b6 <Allocate_And_Map>
 80011c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
    		int ok5 = Allocate_And_Map(AT5, u5, lambda, maps, 5, T, PWM5);
 80011c4:	4b22      	ldr	r3, [pc, #136]	@ (8001250 <PIDTask+0x1f8>)
 80011c6:	edd3 7a00 	vldr	s15, [r3]
 80011ca:	f107 0108 	add.w	r1, r7, #8
 80011ce:	4b25      	ldr	r3, [pc, #148]	@ (8001264 <PIDTask+0x20c>)
 80011d0:	9301      	str	r3, [sp, #4]
 80011d2:	4b21      	ldr	r3, [pc, #132]	@ (8001258 <PIDTask+0x200>)
 80011d4:	9300      	str	r3, [sp, #0]
 80011d6:	2305      	movs	r3, #5
 80011d8:	4a20      	ldr	r2, [pc, #128]	@ (800125c <PIDTask+0x204>)
 80011da:	eeb0 0a67 	vmov.f32	s0, s15
 80011de:	4822      	ldr	r0, [pc, #136]	@ (8001268 <PIDTask+0x210>)
 80011e0:	f000 ffe9 	bl	80021b6 <Allocate_And_Map>
 80011e4:	63b8      	str	r0, [r7, #56]	@ 0x38
    		if(!ok4&!ok5)
 80011e6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80011e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011ea:	4313      	orrs	r3, r2
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d10d      	bne.n	800120c <PIDTask+0x1b4>
    		{
    			Motor_SetSpeed(4, PWM4[4]);
 80011f0:	4b18      	ldr	r3, [pc, #96]	@ (8001254 <PIDTask+0x1fc>)
 80011f2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80011f6:	4619      	mov	r1, r3
 80011f8:	2004      	movs	r0, #4
 80011fa:	f003 fccb 	bl	8004b94 <Motor_SetSpeed>
    			Motor_SetSpeed(5, PWM5[5]);
 80011fe:	4b19      	ldr	r3, [pc, #100]	@ (8001264 <PIDTask+0x20c>)
 8001200:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001204:	4619      	mov	r1, r3
 8001206:	2005      	movs	r0, #5
 8001208:	f003 fcc4 	bl	8004b94 <Motor_SetSpeed>
    		}
    	}
    	vTaskDelay(pdMS_TO_TICKS(100));
 800120c:	2064      	movs	r0, #100	@ 0x64
 800120e:	f00b fc11 	bl	800ca34 <vTaskDelay>
    	if (xSemaphoreTake(TPDMutex, portMAX_DELAY))
 8001212:	e725      	b.n	8001060 <PIDTask+0x8>
 8001214:	f3af 8000 	nop.w
 8001218:	54442d18 	.word	0x54442d18
 800121c:	400921fb 	.word	0x400921fb
 8001220:	200004a0 	.word	0x200004a0
 8001224:	2000048c 	.word	0x2000048c
 8001228:	20000480 	.word	0x20000480
 800122c:	40668000 	.word	0x40668000
 8001230:	40490000 	.word	0x40490000
 8001234:	20000498 	.word	0x20000498
 8001238:	200004ac 	.word	0x200004ac
 800123c:	200004b0 	.word	0x200004b0
 8001240:	3ca3d70a 	.word	0x3ca3d70a
 8001244:	20000000 	.word	0x20000000
 8001248:	200004a4 	.word	0x200004a4
 800124c:	200004a8 	.word	0x200004a8
 8001250:	20000288 	.word	0x20000288
 8001254:	20000268 	.word	0x20000268
 8001258:	200006c4 	.word	0x200006c4
 800125c:	20000178 	.word	0x20000178
 8001260:	2000055c 	.word	0x2000055c
 8001264:	20000278 	.word	0x20000278
 8001268:	20000604 	.word	0x20000604

0800126c <System_Init>:
void build_allocation_matrix0(int rows, int cols, float A[rows][cols])
{

}
void System_Init()
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af02      	add	r7, sp, #8
	depthSP = 0;
 8001272:	4b21      	ldr	r3, [pc, #132]	@ (80012f8 <System_Init+0x8c>)
 8001274:	f04f 0200 	mov.w	r2, #0
 8001278:	601a      	str	r2, [r3, #0]

	Build_Allocation_Matrix(AT4, r, dT4);
 800127a:	4a20      	ldr	r2, [pc, #128]	@ (80012fc <System_Init+0x90>)
 800127c:	4920      	ldr	r1, [pc, #128]	@ (8001300 <System_Init+0x94>)
 800127e:	4821      	ldr	r0, [pc, #132]	@ (8001304 <System_Init+0x98>)
 8001280:	f000 f85a 	bl	8001338 <Build_Allocation_Matrix>
	Build_Allocation_Matrix(AT5, r, dT5);
 8001284:	4a20      	ldr	r2, [pc, #128]	@ (8001308 <System_Init+0x9c>)
 8001286:	491e      	ldr	r1, [pc, #120]	@ (8001300 <System_Init+0x94>)
 8001288:	4820      	ldr	r0, [pc, #128]	@ (800130c <System_Init+0xa0>)
 800128a:	f000 f855 	bl	8001338 <Build_Allocation_Matrix>
	Build_Allocation_Matrix(A, r, d);
 800128e:	4a20      	ldr	r2, [pc, #128]	@ (8001310 <System_Init+0xa4>)
 8001290:	491b      	ldr	r1, [pc, #108]	@ (8001300 <System_Init+0x94>)
 8001292:	4820      	ldr	r0, [pc, #128]	@ (8001314 <System_Init+0xa8>)
 8001294:	f000 f850 	bl	8001338 <Build_Allocation_Matrix>

	IMUMutex = xSemaphoreCreateMutex();
 8001298:	2001      	movs	r0, #1
 800129a:	f00a fcf4 	bl	800bc86 <xQueueCreateMutex>
 800129e:	4603      	mov	r3, r0
 80012a0:	4a1d      	ldr	r2, [pc, #116]	@ (8001318 <System_Init+0xac>)
 80012a2:	6013      	str	r3, [r2, #0]
	TPDMutex = xSemaphoreCreateMutex();
 80012a4:	2001      	movs	r0, #1
 80012a6:	f00a fcee 	bl	800bc86 <xQueueCreateMutex>
 80012aa:	4603      	mov	r3, r0
 80012ac:	4a1b      	ldr	r2, [pc, #108]	@ (800131c <System_Init+0xb0>)
 80012ae:	6013      	str	r3, [r2, #0]
	xTaskCreate(IMUTask, "IMU", 512, NULL, osPriorityNormal, NULL);
 80012b0:	2300      	movs	r3, #0
 80012b2:	9301      	str	r3, [sp, #4]
 80012b4:	2318      	movs	r3, #24
 80012b6:	9300      	str	r3, [sp, #0]
 80012b8:	2300      	movs	r3, #0
 80012ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012be:	4918      	ldr	r1, [pc, #96]	@ (8001320 <System_Init+0xb4>)
 80012c0:	4818      	ldr	r0, [pc, #96]	@ (8001324 <System_Init+0xb8>)
 80012c2:	f00b fa71 	bl	800c7a8 <xTaskCreate>
	xTaskCreate(TPDTask, "TPD", 384, NULL, osPriorityNormal, NULL);
 80012c6:	2300      	movs	r3, #0
 80012c8:	9301      	str	r3, [sp, #4]
 80012ca:	2318      	movs	r3, #24
 80012cc:	9300      	str	r3, [sp, #0]
 80012ce:	2300      	movs	r3, #0
 80012d0:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80012d4:	4914      	ldr	r1, [pc, #80]	@ (8001328 <System_Init+0xbc>)
 80012d6:	4815      	ldr	r0, [pc, #84]	@ (800132c <System_Init+0xc0>)
 80012d8:	f00b fa66 	bl	800c7a8 <xTaskCreate>
	xTaskCreate(PIDTask, "PID", 384, NULL, osPriorityNormal, NULL);
 80012dc:	2300      	movs	r3, #0
 80012de:	9301      	str	r3, [sp, #4]
 80012e0:	2318      	movs	r3, #24
 80012e2:	9300      	str	r3, [sp, #0]
 80012e4:	2300      	movs	r3, #0
 80012e6:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80012ea:	4911      	ldr	r1, [pc, #68]	@ (8001330 <System_Init+0xc4>)
 80012ec:	4811      	ldr	r0, [pc, #68]	@ (8001334 <System_Init+0xc8>)
 80012ee:	f00b fa5b 	bl	800c7a8 <xTaskCreate>
	//xTaskCreate(ControlTask,  "Control",  512, NULL, osPriorityHigh,   NULL);

}
 80012f2:	bf00      	nop
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	20000498 	.word	0x20000498
 80012fc:	200000d0 	.word	0x200000d0
 8001300:	20000028 	.word	0x20000028
 8001304:	2000055c 	.word	0x2000055c
 8001308:	20000124 	.word	0x20000124
 800130c:	20000604 	.word	0x20000604
 8001310:	2000007c 	.word	0x2000007c
 8001314:	200004b4 	.word	0x200004b4
 8001318:	2000049c 	.word	0x2000049c
 800131c:	200004a0 	.word	0x200004a0
 8001320:	08012358 	.word	0x08012358
 8001324:	08000f39 	.word	0x08000f39
 8001328:	0801235c 	.word	0x0801235c
 800132c:	08000fc9 	.word	0x08000fc9
 8001330:	08012360 	.word	0x08012360
 8001334:	08001059 	.word	0x08001059

08001338 <Build_Allocation_Matrix>:
int16_t PWM4[N_T] = {1500};
int16_t PWM5[N_T] = {1500};
float lambda = 0.1f;

void Build_Allocation_Matrix(float A[N_U][N_T], const float r[N_T][3], const float d[N_T][3])
{
 8001338:	b480      	push	{r7}
 800133a:	b08d      	sub	sp, #52	@ 0x34
 800133c:	af00      	add	r7, sp, #0
 800133e:	60f8      	str	r0, [r7, #12]
 8001340:	60b9      	str	r1, [r7, #8]
 8001342:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < N_T; ++i)
 8001344:	2300      	movs	r3, #0
 8001346:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001348:	e0ae      	b.n	80014a8 <Build_Allocation_Matrix+0x170>
    {
        A[0][i] = d[i][0];
 800134a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800134c:	4613      	mov	r3, r2
 800134e:	005b      	lsls	r3, r3, #1
 8001350:	4413      	add	r3, r2
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	461a      	mov	r2, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4413      	add	r3, r2
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	68f9      	ldr	r1, [r7, #12]
 800135e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001360:	009b      	lsls	r3, r3, #2
 8001362:	440b      	add	r3, r1
 8001364:	601a      	str	r2, [r3, #0]
        A[1][i] = d[i][1];
 8001366:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001368:	4613      	mov	r3, r2
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	4413      	add	r3, r2
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	461a      	mov	r2, r3
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4413      	add	r3, r2
 8001376:	68fa      	ldr	r2, [r7, #12]
 8001378:	f102 011c 	add.w	r1, r2, #28
 800137c:	685a      	ldr	r2, [r3, #4]
 800137e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001380:	009b      	lsls	r3, r3, #2
 8001382:	440b      	add	r3, r1
 8001384:	601a      	str	r2, [r3, #0]
        A[2][i] = d[i][2];
 8001386:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001388:	4613      	mov	r3, r2
 800138a:	005b      	lsls	r3, r3, #1
 800138c:	4413      	add	r3, r2
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	461a      	mov	r2, r3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4413      	add	r3, r2
 8001396:	68fa      	ldr	r2, [r7, #12]
 8001398:	f102 0138 	add.w	r1, r2, #56	@ 0x38
 800139c:	689a      	ldr	r2, [r3, #8]
 800139e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013a0:	009b      	lsls	r3, r3, #2
 80013a2:	440b      	add	r3, r1
 80013a4:	601a      	str	r2, [r3, #0]
        float rx = r[i][0], ry = r[i][1], rz = r[i][2];
 80013a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80013a8:	4613      	mov	r3, r2
 80013aa:	005b      	lsls	r3, r3, #1
 80013ac:	4413      	add	r3, r2
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	461a      	mov	r2, r3
 80013b2:	68bb      	ldr	r3, [r7, #8]
 80013b4:	4413      	add	r3, r2
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80013ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80013bc:	4613      	mov	r3, r2
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	4413      	add	r3, r2
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	461a      	mov	r2, r3
 80013c6:	68bb      	ldr	r3, [r7, #8]
 80013c8:	4413      	add	r3, r2
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80013ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80013d0:	4613      	mov	r3, r2
 80013d2:	005b      	lsls	r3, r3, #1
 80013d4:	4413      	add	r3, r2
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	461a      	mov	r2, r3
 80013da:	68bb      	ldr	r3, [r7, #8]
 80013dc:	4413      	add	r3, r2
 80013de:	689b      	ldr	r3, [r3, #8]
 80013e0:	623b      	str	r3, [r7, #32]
        float dx = d[i][0], dy = d[i][1], dz = d[i][2];
 80013e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80013e4:	4613      	mov	r3, r2
 80013e6:	005b      	lsls	r3, r3, #1
 80013e8:	4413      	add	r3, r2
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	461a      	mov	r2, r3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	4413      	add	r3, r2
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	61fb      	str	r3, [r7, #28]
 80013f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80013f8:	4613      	mov	r3, r2
 80013fa:	005b      	lsls	r3, r3, #1
 80013fc:	4413      	add	r3, r2
 80013fe:	009b      	lsls	r3, r3, #2
 8001400:	461a      	mov	r2, r3
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	4413      	add	r3, r2
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	61bb      	str	r3, [r7, #24]
 800140a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800140c:	4613      	mov	r3, r2
 800140e:	005b      	lsls	r3, r3, #1
 8001410:	4413      	add	r3, r2
 8001412:	009b      	lsls	r3, r3, #2
 8001414:	461a      	mov	r2, r3
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4413      	add	r3, r2
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	617b      	str	r3, [r7, #20]
        A[3][i] = ry * dz - rz * dy;
 800141e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001422:	edd7 7a05 	vldr	s15, [r7, #20]
 8001426:	ee27 7a27 	vmul.f32	s14, s14, s15
 800142a:	edd7 6a08 	vldr	s13, [r7, #32]
 800142e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001432:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	f103 0254 	add.w	r2, r3, #84	@ 0x54
 800143c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001440:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001442:	009b      	lsls	r3, r3, #2
 8001444:	4413      	add	r3, r2
 8001446:	edc3 7a00 	vstr	s15, [r3]
        A[4][i] = rz * dx - rx * dz;
 800144a:	ed97 7a08 	vldr	s14, [r7, #32]
 800144e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001452:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001456:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 800145a:	edd7 7a05 	vldr	s15, [r7, #20]
 800145e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8001468:	ee77 7a67 	vsub.f32	s15, s14, s15
 800146c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800146e:	009b      	lsls	r3, r3, #2
 8001470:	4413      	add	r3, r2
 8001472:	edc3 7a00 	vstr	s15, [r3]
        A[5][i] = rx * dy - ry * dx;
 8001476:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800147a:	edd7 7a06 	vldr	s15, [r7, #24]
 800147e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001482:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8001486:	edd7 7a07 	vldr	s15, [r7, #28]
 800148a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	f103 028c 	add.w	r2, r3, #140	@ 0x8c
 8001494:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001498:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	4413      	add	r3, r2
 800149e:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < N_T; ++i)
 80014a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014a4:	3301      	adds	r3, #1
 80014a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80014a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014aa:	2b06      	cmp	r3, #6
 80014ac:	f77f af4d 	ble.w	800134a <Build_Allocation_Matrix+0x12>
    }
}
 80014b0:	bf00      	nop
 80014b2:	bf00      	nop
 80014b4:	3734      	adds	r7, #52	@ 0x34
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr

080014be <Cholesky_Solve>:
int Cholesky_Solve(int n, const float *M_in, const float *b_in, float *x_out)
{
 80014be:	b590      	push	{r4, r7, lr}
 80014c0:	b0d1      	sub	sp, #324	@ 0x144
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	f507 74a0 	add.w	r4, r7, #320	@ 0x140
 80014c8:	f5a4 749a 	sub.w	r4, r4, #308	@ 0x134
 80014cc:	6020      	str	r0, [r4, #0]
 80014ce:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 80014d2:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 80014d6:	6001      	str	r1, [r0, #0]
 80014d8:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 80014dc:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 80014e0:	600a      	str	r2, [r1, #0]
 80014e2:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80014e6:	f5a2 72a0 	sub.w	r2, r2, #320	@ 0x140
 80014ea:	6013      	str	r3, [r2, #0]
	float M[N_T * N_T];
	float b[N_T];
    for (int i = 0; i < n*n; ++i)
 80014ec:	2300      	movs	r3, #0
 80014ee:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 80014f2:	e016      	b.n	8001522 <Cholesky_Solve+0x64>
    	M[i] = M_in[i];
 80014f4:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80014f8:	009b      	lsls	r3, r3, #2
 80014fa:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80014fe:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 8001502:	6812      	ldr	r2, [r2, #0]
 8001504:	4413      	add	r3, r2
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8001512:	443b      	add	r3, r7
 8001514:	3bf4      	subs	r3, #244	@ 0xf4
 8001516:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < n*n; ++i)
 8001518:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800151c:	3301      	adds	r3, #1
 800151e:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001522:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001526:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	fb03 f303 	mul.w	r3, r3, r3
 8001530:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 8001534:	429a      	cmp	r2, r3
 8001536:	dbdd      	blt.n	80014f4 <Cholesky_Solve+0x36>
    for (int i = 0; i < n; ++i)
 8001538:	2300      	movs	r3, #0
 800153a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 800153e:	e017      	b.n	8001570 <Cholesky_Solve+0xb2>
    	b[i] = b_in[i];
 8001540:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001544:	009b      	lsls	r3, r3, #2
 8001546:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800154a:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 800154e:	6812      	ldr	r2, [r2, #0]
 8001550:	4413      	add	r3, r2
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001558:	f5a3 7188 	sub.w	r1, r3, #272	@ 0x110
 800155c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001560:	009b      	lsls	r3, r3, #2
 8001562:	440b      	add	r3, r1
 8001564:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < n; ++i)
 8001566:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800156a:	3301      	adds	r3, #1
 800156c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8001570:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001574:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001578:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	429a      	cmp	r2, r3
 8001580:	dbde      	blt.n	8001540 <Cholesky_Solve+0x82>
    for (int i = 0; i < n; ++i)
 8001582:	2300      	movs	r3, #0
 8001584:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8001588:	e0b9      	b.n	80016fe <Cholesky_Solve+0x240>
    {
        for (int j = 0; j <= i; ++j)
 800158a:	2300      	movs	r3, #0
 800158c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8001590:	e0a9      	b.n	80016e6 <Cholesky_Solve+0x228>
        {
        	float s = M[i*n + j];
 8001592:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001596:	f5a3 729a 	sub.w	r2, r3, #308	@ 0x134
 800159a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800159e:	6812      	ldr	r2, [r2, #0]
 80015a0:	fb03 f202 	mul.w	r2, r3, r2
 80015a4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80015a8:	4413      	add	r3, r2
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80015b0:	443b      	add	r3, r7
 80015b2:	3bf4      	subs	r3, #244	@ 0xf4
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
            for (int k = 0; k < j; ++k)
 80015ba:	2300      	movs	r3, #0
 80015bc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80015c0:	e032      	b.n	8001628 <Cholesky_Solve+0x16a>
            	s -= M[i*n + k] * M[j*n + k];
 80015c2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80015c6:	f5a3 729a 	sub.w	r2, r3, #308	@ 0x134
 80015ca:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80015ce:	6812      	ldr	r2, [r2, #0]
 80015d0:	fb03 f202 	mul.w	r2, r3, r2
 80015d4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80015d8:	4413      	add	r3, r2
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80015e0:	443b      	add	r3, r7
 80015e2:	3bf4      	subs	r3, #244	@ 0xf4
 80015e4:	ed93 7a00 	vldr	s14, [r3]
 80015e8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80015ec:	f5a3 729a 	sub.w	r2, r3, #308	@ 0x134
 80015f0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80015f4:	6812      	ldr	r2, [r2, #0]
 80015f6:	fb03 f202 	mul.w	r2, r3, r2
 80015fa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80015fe:	4413      	add	r3, r2
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8001606:	443b      	add	r3, r7
 8001608:	3bf4      	subs	r3, #244	@ 0xf4
 800160a:	edd3 7a00 	vldr	s15, [r3]
 800160e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001612:	ed97 7a4b 	vldr	s14, [r7, #300]	@ 0x12c
 8001616:	ee77 7a67 	vsub.f32	s15, s14, s15
 800161a:	edc7 7a4b 	vstr	s15, [r7, #300]	@ 0x12c
            for (int k = 0; k < j; ++k)
 800161e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001622:	3301      	adds	r3, #1
 8001624:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8001628:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800162c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001630:	429a      	cmp	r2, r3
 8001632:	dbc6      	blt.n	80015c2 <Cholesky_Solve+0x104>
            if (i == j)
 8001634:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8001638:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800163c:	429a      	cmp	r2, r3
 800163e:	d123      	bne.n	8001688 <Cholesky_Solve+0x1ca>
            {
            	if (s <= 0.0f)
 8001640:	edd7 7a4b 	vldr	s15, [r7, #300]	@ 0x12c
 8001644:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800164c:	d802      	bhi.n	8001654 <Cholesky_Solve+0x196>
            		return -1;
 800164e:	f04f 33ff 	mov.w	r3, #4294967295
 8001652:	e14a      	b.n	80018ea <Cholesky_Solve+0x42c>
            	M[i*n + i] = sqrtf(s);
 8001654:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001658:	f5a3 729a 	sub.w	r2, r3, #308	@ 0x134
 800165c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001660:	6812      	ldr	r2, [r2, #0]
 8001662:	fb03 f202 	mul.w	r2, r3, r2
 8001666:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800166a:	18d4      	adds	r4, r2, r3
 800166c:	ed97 0a4b 	vldr	s0, [r7, #300]	@ 0x12c
 8001670:	f00f fcc8 	bl	8011004 <sqrtf>
 8001674:	eef0 7a40 	vmov.f32	s15, s0
 8001678:	00a3      	lsls	r3, r4, #2
 800167a:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800167e:	443b      	add	r3, r7
 8001680:	3bf4      	subs	r3, #244	@ 0xf4
 8001682:	edc3 7a00 	vstr	s15, [r3]
 8001686:	e029      	b.n	80016dc <Cholesky_Solve+0x21e>
            }
            else
            {
            	M[i*n + j] = s / M[j*n + j];
 8001688:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800168c:	f5a3 729a 	sub.w	r2, r3, #308	@ 0x134
 8001690:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001694:	6812      	ldr	r2, [r2, #0]
 8001696:	fb03 f202 	mul.w	r2, r3, r2
 800169a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800169e:	4413      	add	r3, r2
 80016a0:	009b      	lsls	r3, r3, #2
 80016a2:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80016a6:	443b      	add	r3, r7
 80016a8:	3bf4      	subs	r3, #244	@ 0xf4
 80016aa:	ed93 7a00 	vldr	s14, [r3]
 80016ae:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80016b2:	f5a3 729a 	sub.w	r2, r3, #308	@ 0x134
 80016b6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80016ba:	6812      	ldr	r2, [r2, #0]
 80016bc:	fb03 f202 	mul.w	r2, r3, r2
 80016c0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80016c4:	4413      	add	r3, r2
 80016c6:	edd7 6a4b 	vldr	s13, [r7, #300]	@ 0x12c
 80016ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80016d4:	443b      	add	r3, r7
 80016d6:	3bf4      	subs	r3, #244	@ 0xf4
 80016d8:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j <= i; ++j)
 80016dc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80016e0:	3301      	adds	r3, #1
 80016e2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80016e6:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 80016ea:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80016ee:	429a      	cmp	r2, r3
 80016f0:	f77f af4f 	ble.w	8001592 <Cholesky_Solve+0xd4>
    for (int i = 0; i < n; ++i)
 80016f4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80016f8:	3301      	adds	r3, #1
 80016fa:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 80016fe:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001702:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001706:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	429a      	cmp	r2, r3
 800170e:	f6ff af3c 	blt.w	800158a <Cholesky_Solve+0xcc>
            }
        }
    }
    float y[N_T];
    for (int i = 0; i < n; ++i)
 8001712:	2300      	movs	r3, #0
 8001714:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001718:	e064      	b.n	80017e4 <Cholesky_Solve+0x326>
    {
    	float s = b[i];
 800171a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800171e:	f5a3 7288 	sub.w	r2, r3, #272	@ 0x110
 8001722:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	4413      	add	r3, r2
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
        for (int k = 0; k < i; ++k)
 8001730:	2300      	movs	r3, #0
 8001732:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001736:	e029      	b.n	800178c <Cholesky_Solve+0x2ce>
        	s -= M[i*n + k] * y[k];
 8001738:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800173c:	f5a3 729a 	sub.w	r2, r3, #308	@ 0x134
 8001740:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001744:	6812      	ldr	r2, [r2, #0]
 8001746:	fb03 f202 	mul.w	r2, r3, r2
 800174a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800174e:	4413      	add	r3, r2
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8001756:	443b      	add	r3, r7
 8001758:	3bf4      	subs	r3, #244	@ 0xf4
 800175a:	ed93 7a00 	vldr	s14, [r3]
 800175e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001762:	f5a3 7296 	sub.w	r2, r3, #300	@ 0x12c
 8001766:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800176a:	009b      	lsls	r3, r3, #2
 800176c:	4413      	add	r3, r2
 800176e:	edd3 7a00 	vldr	s15, [r3]
 8001772:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001776:	ed97 7a48 	vldr	s14, [r7, #288]	@ 0x120
 800177a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800177e:	edc7 7a48 	vstr	s15, [r7, #288]	@ 0x120
        for (int k = 0; k < i; ++k)
 8001782:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001786:	3301      	adds	r3, #1
 8001788:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800178c:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001790:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001794:	429a      	cmp	r2, r3
 8001796:	dbcf      	blt.n	8001738 <Cholesky_Solve+0x27a>
        y[i] = s / M[i*n + i];
 8001798:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800179c:	f5a3 729a 	sub.w	r2, r3, #308	@ 0x134
 80017a0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80017a4:	6812      	ldr	r2, [r2, #0]
 80017a6:	fb03 f202 	mul.w	r2, r3, r2
 80017aa:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80017ae:	4413      	add	r3, r2
 80017b0:	009b      	lsls	r3, r3, #2
 80017b2:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80017b6:	443b      	add	r3, r7
 80017b8:	3bf4      	subs	r3, #244	@ 0xf4
 80017ba:	ed93 7a00 	vldr	s14, [r3]
 80017be:	edd7 6a48 	vldr	s13, [r7, #288]	@ 0x120
 80017c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017c6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80017ca:	f5a3 7296 	sub.w	r2, r3, #300	@ 0x12c
 80017ce:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80017d2:	009b      	lsls	r3, r3, #2
 80017d4:	4413      	add	r3, r2
 80017d6:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < n; ++i)
 80017da:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80017de:	3301      	adds	r3, #1
 80017e0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80017e4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80017e8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80017ec:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	429a      	cmp	r2, r3
 80017f4:	db91      	blt.n	800171a <Cholesky_Solve+0x25c>
    }
    for (int i = n - 1; i >= 0; --i)
 80017f6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80017fa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	3b01      	subs	r3, #1
 8001802:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8001806:	e06b      	b.n	80018e0 <Cholesky_Solve+0x422>
    {
    	float s = y[i];
 8001808:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800180c:	f5a3 7296 	sub.w	r2, r3, #300	@ 0x12c
 8001810:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001814:	009b      	lsls	r3, r3, #2
 8001816:	4413      	add	r3, r2
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        for (int k = i + 1; k < n; ++k)
 800181e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001822:	3301      	adds	r3, #1
 8001824:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8001828:	e02a      	b.n	8001880 <Cholesky_Solve+0x3c2>
        	s -= M[k*n + i] * x_out[k];
 800182a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800182e:	f5a3 729a 	sub.w	r2, r3, #308	@ 0x134
 8001832:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001836:	6812      	ldr	r2, [r2, #0]
 8001838:	fb03 f202 	mul.w	r2, r3, r2
 800183c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001840:	4413      	add	r3, r2
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8001848:	443b      	add	r3, r7
 800184a:	3bf4      	subs	r3, #244	@ 0xf4
 800184c:	ed93 7a00 	vldr	s14, [r3]
 8001850:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800185a:	f5a2 72a0 	sub.w	r2, r2, #320	@ 0x140
 800185e:	6812      	ldr	r2, [r2, #0]
 8001860:	4413      	add	r3, r2
 8001862:	edd3 7a00 	vldr	s15, [r3]
 8001866:	ee67 7a27 	vmul.f32	s15, s14, s15
 800186a:	ed97 7a45 	vldr	s14, [r7, #276]	@ 0x114
 800186e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001872:	edc7 7a45 	vstr	s15, [r7, #276]	@ 0x114
        for (int k = i + 1; k < n; ++k)
 8001876:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800187a:	3301      	adds	r3, #1
 800187c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8001880:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001884:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001888:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	429a      	cmp	r2, r3
 8001890:	dbcb      	blt.n	800182a <Cholesky_Solve+0x36c>
        x_out[i] = s / M[i*n + i];
 8001892:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001896:	f5a3 729a 	sub.w	r2, r3, #308	@ 0x134
 800189a:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800189e:	6812      	ldr	r2, [r2, #0]
 80018a0:	fb03 f202 	mul.w	r2, r3, r2
 80018a4:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80018a8:	4413      	add	r3, r2
 80018aa:	009b      	lsls	r3, r3, #2
 80018ac:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80018b0:	443b      	add	r3, r7
 80018b2:	3bf4      	subs	r3, #244	@ 0xf4
 80018b4:	ed93 7a00 	vldr	s14, [r3]
 80018b8:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80018c2:	f5a2 72a0 	sub.w	r2, r2, #320	@ 0x140
 80018c6:	6812      	ldr	r2, [r2, #0]
 80018c8:	4413      	add	r3, r2
 80018ca:	edd7 6a45 	vldr	s13, [r7, #276]	@ 0x114
 80018ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018d2:	edc3 7a00 	vstr	s15, [r3]
    for (int i = n - 1; i >= 0; --i)
 80018d6:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80018da:	3b01      	subs	r3, #1
 80018dc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80018e0:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	da8f      	bge.n	8001808 <Cholesky_Solve+0x34a>
    }
    return 0;
 80018e8:	2300      	movs	r3, #0
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd90      	pop	{r4, r7, pc}

080018f4 <Mat_ATA_ATu>:
void Mat_ATA_ATu(const float A[N_U][N_T], const float u[N_U], float ATA[N_T * N_T], float ATu[N_T])
{
 80018f4:	b480      	push	{r7}
 80018f6:	b08d      	sub	sp, #52	@ 0x34
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	60f8      	str	r0, [r7, #12]
 80018fc:	60b9      	str	r1, [r7, #8]
 80018fe:	607a      	str	r2, [r7, #4]
 8001900:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < N_T * N_T; ++i)
 8001902:	2300      	movs	r3, #0
 8001904:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001906:	e009      	b.n	800191c <Mat_ATA_ATu+0x28>
    	ATA[i] = 0.0f;
 8001908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800190a:	009b      	lsls	r3, r3, #2
 800190c:	687a      	ldr	r2, [r7, #4]
 800190e:	4413      	add	r3, r2
 8001910:	f04f 0200 	mov.w	r2, #0
 8001914:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < N_T * N_T; ++i)
 8001916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001918:	3301      	adds	r3, #1
 800191a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800191c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800191e:	2b30      	cmp	r3, #48	@ 0x30
 8001920:	ddf2      	ble.n	8001908 <Mat_ATA_ATu+0x14>
    for (int j = 0; j < N_T; ++j)
 8001922:	2300      	movs	r3, #0
 8001924:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001926:	e009      	b.n	800193c <Mat_ATA_ATu+0x48>
    	ATu[j] = 0.0f;
 8001928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800192a:	009b      	lsls	r3, r3, #2
 800192c:	683a      	ldr	r2, [r7, #0]
 800192e:	4413      	add	r3, r2
 8001930:	f04f 0200 	mov.w	r2, #0
 8001934:	601a      	str	r2, [r3, #0]
    for (int j = 0; j < N_T; ++j)
 8001936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001938:	3301      	adds	r3, #1
 800193a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800193c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800193e:	2b06      	cmp	r3, #6
 8001940:	ddf2      	ble.n	8001928 <Mat_ATA_ATu+0x34>
    for (int j = 0; j < N_T; ++j)
 8001942:	2300      	movs	r3, #0
 8001944:	627b      	str	r3, [r7, #36]	@ 0x24
 8001946:	e071      	b.n	8001a2c <Mat_ATA_ATu+0x138>
    {
        for (int k = 0; k < N_T; ++k)
 8001948:	2300      	movs	r3, #0
 800194a:	623b      	str	r3, [r7, #32]
 800194c:	e03b      	b.n	80019c6 <Mat_ATA_ATu+0xd2>
        {
        	float s = 0.0f;
 800194e:	f04f 0300 	mov.w	r3, #0
 8001952:	61fb      	str	r3, [r7, #28]
            for (int i = 0; i < N_U; ++i)
 8001954:	2300      	movs	r3, #0
 8001956:	61bb      	str	r3, [r7, #24]
 8001958:	e024      	b.n	80019a4 <Mat_ATA_ATu+0xb0>
            	s += A[i][j] * A[i][k];
 800195a:	69ba      	ldr	r2, [r7, #24]
 800195c:	4613      	mov	r3, r2
 800195e:	00db      	lsls	r3, r3, #3
 8001960:	1a9b      	subs	r3, r3, r2
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	461a      	mov	r2, r3
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	441a      	add	r2, r3
 800196a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	4413      	add	r3, r2
 8001970:	ed93 7a00 	vldr	s14, [r3]
 8001974:	69ba      	ldr	r2, [r7, #24]
 8001976:	4613      	mov	r3, r2
 8001978:	00db      	lsls	r3, r3, #3
 800197a:	1a9b      	subs	r3, r3, r2
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	461a      	mov	r2, r3
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	441a      	add	r2, r3
 8001984:	6a3b      	ldr	r3, [r7, #32]
 8001986:	009b      	lsls	r3, r3, #2
 8001988:	4413      	add	r3, r2
 800198a:	edd3 7a00 	vldr	s15, [r3]
 800198e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001992:	ed97 7a07 	vldr	s14, [r7, #28]
 8001996:	ee77 7a27 	vadd.f32	s15, s14, s15
 800199a:	edc7 7a07 	vstr	s15, [r7, #28]
            for (int i = 0; i < N_U; ++i)
 800199e:	69bb      	ldr	r3, [r7, #24]
 80019a0:	3301      	adds	r3, #1
 80019a2:	61bb      	str	r3, [r7, #24]
 80019a4:	69bb      	ldr	r3, [r7, #24]
 80019a6:	2b05      	cmp	r3, #5
 80019a8:	ddd7      	ble.n	800195a <Mat_ATA_ATu+0x66>
            ATA[j*N_T + k] = s;
 80019aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019ac:	4613      	mov	r3, r2
 80019ae:	00db      	lsls	r3, r3, #3
 80019b0:	1a9a      	subs	r2, r3, r2
 80019b2:	6a3b      	ldr	r3, [r7, #32]
 80019b4:	4413      	add	r3, r2
 80019b6:	009b      	lsls	r3, r3, #2
 80019b8:	687a      	ldr	r2, [r7, #4]
 80019ba:	4413      	add	r3, r2
 80019bc:	69fa      	ldr	r2, [r7, #28]
 80019be:	601a      	str	r2, [r3, #0]
        for (int k = 0; k < N_T; ++k)
 80019c0:	6a3b      	ldr	r3, [r7, #32]
 80019c2:	3301      	adds	r3, #1
 80019c4:	623b      	str	r3, [r7, #32]
 80019c6:	6a3b      	ldr	r3, [r7, #32]
 80019c8:	2b06      	cmp	r3, #6
 80019ca:	ddc0      	ble.n	800194e <Mat_ATA_ATu+0x5a>
        }
        float s2 = 0.0f;
 80019cc:	f04f 0300 	mov.w	r3, #0
 80019d0:	617b      	str	r3, [r7, #20]
        for (int i = 0; i < N_U; ++i)
 80019d2:	2300      	movs	r3, #0
 80019d4:	613b      	str	r3, [r7, #16]
 80019d6:	e01d      	b.n	8001a14 <Mat_ATA_ATu+0x120>
        	s2 += A[i][j] * u[i];
 80019d8:	693a      	ldr	r2, [r7, #16]
 80019da:	4613      	mov	r3, r2
 80019dc:	00db      	lsls	r3, r3, #3
 80019de:	1a9b      	subs	r3, r3, r2
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	461a      	mov	r2, r3
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	441a      	add	r2, r3
 80019e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019ea:	009b      	lsls	r3, r3, #2
 80019ec:	4413      	add	r3, r2
 80019ee:	ed93 7a00 	vldr	s14, [r3]
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	009b      	lsls	r3, r3, #2
 80019f6:	68ba      	ldr	r2, [r7, #8]
 80019f8:	4413      	add	r3, r2
 80019fa:	edd3 7a00 	vldr	s15, [r3]
 80019fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a02:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a0a:	edc7 7a05 	vstr	s15, [r7, #20]
        for (int i = 0; i < N_U; ++i)
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	3301      	adds	r3, #1
 8001a12:	613b      	str	r3, [r7, #16]
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	2b05      	cmp	r3, #5
 8001a18:	ddde      	ble.n	80019d8 <Mat_ATA_ATu+0xe4>
        ATu[j] = s2;
 8001a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a1c:	009b      	lsls	r3, r3, #2
 8001a1e:	683a      	ldr	r2, [r7, #0]
 8001a20:	4413      	add	r3, r2
 8001a22:	697a      	ldr	r2, [r7, #20]
 8001a24:	601a      	str	r2, [r3, #0]
    for (int j = 0; j < N_T; ++j)
 8001a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a28:	3301      	adds	r3, #1
 8001a2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a2e:	2b06      	cmp	r3, #6
 8001a30:	dd8a      	ble.n	8001948 <Mat_ATA_ATu+0x54>
    }
}
 8001a32:	bf00      	nop
 8001a34:	bf00      	nop
 8001a36:	3734      	adds	r7, #52	@ 0x34
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr

08001a40 <Allocate_Thrusters>:
int Allocate_Thrusters(const float A[N_U][N_T], const float u_cmd[N_U], float lambda, float T_out[N_T])
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b0be      	sub	sp, #248	@ 0xf8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	60f8      	str	r0, [r7, #12]
 8001a48:	60b9      	str	r1, [r7, #8]
 8001a4a:	ed87 0a01 	vstr	s0, [r7, #4]
 8001a4e:	603a      	str	r2, [r7, #0]
	float ATA[N_T * N_T], ATu[N_T];
    Mat_ATA_ATu(A, u_cmd, ATA, ATu);
 8001a50:	f107 0310 	add.w	r3, r7, #16
 8001a54:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8001a58:	68b9      	ldr	r1, [r7, #8]
 8001a5a:	68f8      	ldr	r0, [r7, #12]
 8001a5c:	f7ff ff4a 	bl	80018f4 <Mat_ATA_ATu>
    float l2 = lambda * lambda;
 8001a60:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a64:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001a68:	edc7 7a3c 	vstr	s15, [r7, #240]	@ 0xf0
    for (int i = 0; i < N_T; ++i)
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001a72:	e01a      	b.n	8001aaa <Allocate_Thrusters+0x6a>
    	ATA[i*N_T + i] += l2;
 8001a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001a78:	00db      	lsls	r3, r3, #3
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	33f8      	adds	r3, #248	@ 0xf8
 8001a7e:	443b      	add	r3, r7
 8001a80:	3bcc      	subs	r3, #204	@ 0xcc
 8001a82:	ed93 7a00 	vldr	s14, [r3]
 8001a86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001a8a:	00db      	lsls	r3, r3, #3
 8001a8c:	edd7 7a3c 	vldr	s15, [r7, #240]	@ 0xf0
 8001a90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	33f8      	adds	r3, #248	@ 0xf8
 8001a98:	443b      	add	r3, r7
 8001a9a:	3bcc      	subs	r3, #204	@ 0xcc
 8001a9c:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < N_T; ++i)
 8001aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001aaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001aae:	2b06      	cmp	r3, #6
 8001ab0:	dde0      	ble.n	8001a74 <Allocate_Thrusters+0x34>
    return Cholesky_Solve(N_T, ATA, ATu, T_out);
 8001ab2:	f107 0210 	add.w	r2, r7, #16
 8001ab6:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	2007      	movs	r0, #7
 8001abe:	f7ff fcfe 	bl	80014be <Cholesky_Solve>
 8001ac2:	4603      	mov	r3, r0
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	37f8      	adds	r7, #248	@ 0xf8
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}

08001acc <Allocate_Thrusters_Bounded>:
int Allocate_Thrusters_Bounded(const float A_in[N_U][N_T], const float u_cmd[N_U], float lambda,
                                      const float T_min[N_T], const float T_max[N_T],
                                      int max_iter, float T_out[N_T])
{
 8001acc:	b590      	push	{r4, r7, lr}
 8001ace:	b0ef      	sub	sp, #444	@ 0x1bc
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	f507 74dc 	add.w	r4, r7, #440	@ 0x1b8
 8001ad6:	f5a4 74d2 	sub.w	r4, r4, #420	@ 0x1a4
 8001ada:	6020      	str	r0, [r4, #0]
 8001adc:	f507 70dc 	add.w	r0, r7, #440	@ 0x1b8
 8001ae0:	f5a0 70d4 	sub.w	r0, r0, #424	@ 0x1a8
 8001ae4:	6001      	str	r1, [r0, #0]
 8001ae6:	f507 71dc 	add.w	r1, r7, #440	@ 0x1b8
 8001aea:	f5a1 71d6 	sub.w	r1, r1, #428	@ 0x1ac
 8001aee:	ed81 0a00 	vstr	s0, [r1]
 8001af2:	f507 71dc 	add.w	r1, r7, #440	@ 0x1b8
 8001af6:	f5a1 71d8 	sub.w	r1, r1, #432	@ 0x1b0
 8001afa:	600a      	str	r2, [r1, #0]
 8001afc:	f507 72dc 	add.w	r2, r7, #440	@ 0x1b8
 8001b00:	f5a2 72da 	sub.w	r2, r2, #436	@ 0x1b4
 8001b04:	6013      	str	r3, [r2, #0]
    if (Allocate_Thrusters(A_in, u_cmd, lambda, T_out) != 0) return -1;
 8001b06:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001b0a:	f5a3 70d6 	sub.w	r0, r3, #428	@ 0x1ac
 8001b0e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001b12:	f5a3 71d4 	sub.w	r1, r3, #424	@ 0x1a8
 8001b16:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001b1a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001b1e:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 8001b22:	ed90 0a00 	vldr	s0, [r0]
 8001b26:	6809      	ldr	r1, [r1, #0]
 8001b28:	6818      	ldr	r0, [r3, #0]
 8001b2a:	f7ff ff89 	bl	8001a40 <Allocate_Thrusters>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d002      	beq.n	8001b3a <Allocate_Thrusters_Bounded+0x6e>
 8001b34:	f04f 33ff 	mov.w	r3, #4294967295
 8001b38:	e2b7      	b.n	80020aa <Allocate_Thrusters_Bounded+0x5de>
    uint8_t fixed[N_T] = {0};
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001b40:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8001b44:	2100      	movs	r1, #0
 8001b46:	460a      	mov	r2, r1
 8001b48:	801a      	strh	r2, [r3, #0]
 8001b4a:	460a      	mov	r2, r1
 8001b4c:	709a      	strb	r2, [r3, #2]
    for (int iter = 0; iter < max_iter; ++iter)
 8001b4e:	2300      	movs	r3, #0
 8001b50:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 8001b54:	e29d      	b.n	8002092 <Allocate_Thrusters_Bounded+0x5c6>
    {
        int changed = 0;
 8001b56:	2300      	movs	r3, #0
 8001b58:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
        int n_fixed = 0;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
        for (int j = 0; j < N_T; ++j)
 8001b62:	2300      	movs	r3, #0
 8001b64:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8001b68:	e08e      	b.n	8001c88 <Allocate_Thrusters_Bounded+0x1bc>
        {
        	float Tj = T_out[j];
 8001b6a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 8001b74:	4413      	add	r3, r2
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        	float low = T_min ? T_min[j] : -INFINITY;
 8001b7c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001b80:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d00a      	beq.n	8001ba0 <Allocate_Thrusters_Bounded+0xd4>
 8001b8a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001b8e:	009b      	lsls	r3, r3, #2
 8001b90:	f507 72dc 	add.w	r2, r7, #440	@ 0x1b8
 8001b94:	f5a2 72d8 	sub.w	r2, r2, #432	@ 0x1b0
 8001b98:	6812      	ldr	r2, [r2, #0]
 8001b9a:	4413      	add	r3, r2
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	e000      	b.n	8001ba2 <Allocate_Thrusters_Bounded+0xd6>
 8001ba0:	4bdb      	ldr	r3, [pc, #876]	@ (8001f10 <Allocate_Thrusters_Bounded+0x444>)
 8001ba2:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
        	float high = T_max ? T_max[j] : INFINITY;
 8001ba6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001baa:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d00a      	beq.n	8001bca <Allocate_Thrusters_Bounded+0xfe>
 8001bb4:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001bb8:	009b      	lsls	r3, r3, #2
 8001bba:	f507 72dc 	add.w	r2, r7, #440	@ 0x1b8
 8001bbe:	f5a2 72da 	sub.w	r2, r2, #436	@ 0x1b4
 8001bc2:	6812      	ldr	r2, [r2, #0]
 8001bc4:	4413      	add	r3, r2
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	e001      	b.n	8001bce <Allocate_Thrusters_Bounded+0x102>
 8001bca:	f04f 43ff 	mov.w	r3, #2139095040	@ 0x7f800000
 8001bce:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
            if (Tj < low)
 8001bd2:	ed97 7a57 	vldr	s14, [r7, #348]	@ 0x15c
 8001bd6:	edd7 7a56 	vldr	s15, [r7, #344]	@ 0x158
 8001bda:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001be2:	d51b      	bpl.n	8001c1c <Allocate_Thrusters_Bounded+0x150>
            {
            	T_out[j] = low;
 8001be4:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001be8:	009b      	lsls	r3, r3, #2
 8001bea:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 8001bee:	4413      	add	r3, r2
 8001bf0:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8001bf4:	601a      	str	r2, [r3, #0]
            	if (!fixed[j])
 8001bf6:	f507 72a6 	add.w	r2, r7, #332	@ 0x14c
 8001bfa:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001bfe:	4413      	add	r3, r2
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d12e      	bne.n	8001c64 <Allocate_Thrusters_Bounded+0x198>
            	{
            		fixed[j] = 1;
 8001c06:	f507 72a6 	add.w	r2, r7, #332	@ 0x14c
 8001c0a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001c0e:	4413      	add	r3, r2
 8001c10:	2201      	movs	r2, #1
 8001c12:	701a      	strb	r2, [r3, #0]
            		changed = 1;
 8001c14:	2301      	movs	r3, #1
 8001c16:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8001c1a:	e023      	b.n	8001c64 <Allocate_Thrusters_Bounded+0x198>
            	}
            }
            else if (Tj > high)
 8001c1c:	ed97 7a57 	vldr	s14, [r7, #348]	@ 0x15c
 8001c20:	edd7 7a55 	vldr	s15, [r7, #340]	@ 0x154
 8001c24:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c2c:	dd1a      	ble.n	8001c64 <Allocate_Thrusters_Bounded+0x198>
            {
            	T_out[j] = high;
 8001c2e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 8001c38:	4413      	add	r3, r2
 8001c3a:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 8001c3e:	601a      	str	r2, [r3, #0]
            	if (!fixed[j])
 8001c40:	f507 72a6 	add.w	r2, r7, #332	@ 0x14c
 8001c44:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001c48:	4413      	add	r3, r2
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d109      	bne.n	8001c64 <Allocate_Thrusters_Bounded+0x198>
            	{
            		fixed[j] = 1;
 8001c50:	f507 72a6 	add.w	r2, r7, #332	@ 0x14c
 8001c54:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001c58:	4413      	add	r3, r2
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	701a      	strb	r2, [r3, #0]
            		changed = 1;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
            	}
            }
            if (fixed[j])
 8001c64:	f507 72a6 	add.w	r2, r7, #332	@ 0x14c
 8001c68:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001c6c:	4413      	add	r3, r2
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d004      	beq.n	8001c7e <Allocate_Thrusters_Bounded+0x1b2>
            	++n_fixed;
 8001c74:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8001c78:	3301      	adds	r3, #1
 8001c7a:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
        for (int j = 0; j < N_T; ++j)
 8001c7e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001c82:	3301      	adds	r3, #1
 8001c84:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8001c88:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001c8c:	2b06      	cmp	r3, #6
 8001c8e:	f77f af6c 	ble.w	8001b6a <Allocate_Thrusters_Bounded+0x9e>
        }
        if (!changed) break;
 8001c92:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	f000 8203 	beq.w	80020a2 <Allocate_Thrusters_Bounded+0x5d6>
        if (n_fixed >= N_T) break;
 8001c9c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8001ca0:	2b06      	cmp	r3, #6
 8001ca2:	f300 8200 	bgt.w	80020a6 <Allocate_Thrusters_Bounded+0x5da>
        float u_resid[N_U];
        for (int i = 0; i < N_U; ++i)
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001cac:	e052      	b.n	8001d54 <Allocate_Thrusters_Bounded+0x288>
        {
        	float s = u_cmd[i];
 8001cae:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	f507 72dc 	add.w	r2, r7, #440	@ 0x1b8
 8001cb8:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001cbc:	6812      	ldr	r2, [r2, #0]
 8001cbe:	4413      	add	r3, r2
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
            for (int j = 0; j < N_T; ++j)
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001ccc:	e02f      	b.n	8001d2e <Allocate_Thrusters_Bounded+0x262>
            	if (fixed[j])
 8001cce:	f507 72a6 	add.w	r2, r7, #332	@ 0x14c
 8001cd2:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001cd6:	4413      	add	r3, r2
 8001cd8:	781b      	ldrb	r3, [r3, #0]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d022      	beq.n	8001d24 <Allocate_Thrusters_Bounded+0x258>
            		s -= A_in[i][j] * T_out[j];
 8001cde:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 8001ce2:	4613      	mov	r3, r2
 8001ce4:	00db      	lsls	r3, r3, #3
 8001ce6:	1a9b      	subs	r3, r3, r2
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	461a      	mov	r2, r3
 8001cec:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001cf0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	441a      	add	r2, r3
 8001cf8:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001cfc:	009b      	lsls	r3, r3, #2
 8001cfe:	4413      	add	r3, r2
 8001d00:	ed93 7a00 	vldr	s14, [r3]
 8001d04:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 8001d0e:	4413      	add	r3, r2
 8001d10:	edd3 7a00 	vldr	s15, [r3]
 8001d14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d18:	ed97 7a68 	vldr	s14, [r7, #416]	@ 0x1a0
 8001d1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d20:	edc7 7a68 	vstr	s15, [r7, #416]	@ 0x1a0
            for (int j = 0; j < N_T; ++j)
 8001d24:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001d28:	3301      	adds	r3, #1
 8001d2a:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001d2e:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001d32:	2b06      	cmp	r3, #6
 8001d34:	ddcb      	ble.n	8001cce <Allocate_Thrusters_Bounded+0x202>
            u_resid[i] = s;
 8001d36:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001d3a:	009b      	lsls	r3, r3, #2
 8001d3c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001d40:	443b      	add	r3, r7
 8001d42:	3b84      	subs	r3, #132	@ 0x84
 8001d44:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 8001d48:	601a      	str	r2, [r3, #0]
        for (int i = 0; i < N_U; ++i)
 8001d4a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001d4e:	3301      	adds	r3, #1
 8001d50:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001d54:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001d58:	2b05      	cmp	r3, #5
 8001d5a:	dda8      	ble.n	8001cae <Allocate_Thrusters_Bounded+0x1e2>
        }
        int map_j[N_T]; int n_free = 0;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
        for (int j = 0; j < N_T; ++j)
 8001d62:	2300      	movs	r3, #0
 8001d64:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
 8001d68:	e019      	b.n	8001d9e <Allocate_Thrusters_Bounded+0x2d2>
        	if (!fixed[j])
 8001d6a:	f507 72a6 	add.w	r2, r7, #332	@ 0x14c
 8001d6e:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001d72:	4413      	add	r3, r2
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d10c      	bne.n	8001d94 <Allocate_Thrusters_Bounded+0x2c8>
        		map_j[n_free++] = j;
 8001d7a:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8001d7e:	1c5a      	adds	r2, r3, #1
 8001d80:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001d8a:	443b      	add	r3, r7
 8001d8c:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001d90:	f843 2ca0 	str.w	r2, [r3, #-160]
        for (int j = 0; j < N_T; ++j)
 8001d94:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001d98:	3301      	adds	r3, #1
 8001d9a:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
 8001d9e:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001da2:	2b06      	cmp	r3, #6
 8001da4:	dde1      	ble.n	8001d6a <Allocate_Thrusters_Bounded+0x29e>
        float ATA[N_T*N_T];
        float ATu[N_T];
        for (int a = 0; a < n_free*n_free; ++a)
 8001da6:	2300      	movs	r3, #0
 8001da8:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 8001dac:	e00f      	b.n	8001dce <Allocate_Thrusters_Bounded+0x302>
        	ATA[a] = 0.0f;
 8001dae:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001db2:	f5a3 72ce 	sub.w	r2, r3, #412	@ 0x19c
 8001db6:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	4413      	add	r3, r2
 8001dbe:	f04f 0200 	mov.w	r2, #0
 8001dc2:	601a      	str	r2, [r3, #0]
        for (int a = 0; a < n_free*n_free; ++a)
 8001dc4:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001dc8:	3301      	adds	r3, #1
 8001dca:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 8001dce:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8001dd2:	fb03 f303 	mul.w	r3, r3, r3
 8001dd6:	f8d7 2190 	ldr.w	r2, [r7, #400]	@ 0x190
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	dbe7      	blt.n	8001dae <Allocate_Thrusters_Bounded+0x2e2>
        for (int a = 0; a < n_free; ++a)
 8001dde:	2300      	movs	r3, #0
 8001de0:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8001de4:	e00e      	b.n	8001e04 <Allocate_Thrusters_Bounded+0x338>
        	ATu[a] = 0.0f;
 8001de6:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001df0:	443b      	add	r3, r7
 8001df2:	3bbc      	subs	r3, #188	@ 0xbc
 8001df4:	f04f 0200 	mov.w	r2, #0
 8001df8:	601a      	str	r2, [r3, #0]
        for (int a = 0; a < n_free; ++a)
 8001dfa:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001dfe:	3301      	adds	r3, #1
 8001e00:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8001e04:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8001e08:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	dbea      	blt.n	8001de6 <Allocate_Thrusters_Bounded+0x31a>
        for (int aj = 0; aj < n_free; ++aj)
 8001e10:	2300      	movs	r3, #0
 8001e12:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001e16:	e0b9      	b.n	8001f8c <Allocate_Thrusters_Bounded+0x4c0>
        {
            int j = map_j[aj];
 8001e18:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001e22:	443b      	add	r3, r7
 8001e24:	f853 3ca0 	ldr.w	r3, [r3, #-160]
 8001e28:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
            for (int ak = 0; ak < n_free; ++ak)
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001e32:	e05f      	b.n	8001ef4 <Allocate_Thrusters_Bounded+0x428>
            {
                int k = map_j[ak];
 8001e34:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001e38:	009b      	lsls	r3, r3, #2
 8001e3a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001e3e:	443b      	add	r3, r7
 8001e40:	f853 3ca0 	ldr.w	r3, [r3, #-160]
 8001e44:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
                float s = 0.0f;
 8001e48:	f04f 0300 	mov.w	r3, #0
 8001e4c:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
                for (int i = 0; i < N_U; ++i)
 8001e50:	2300      	movs	r3, #0
 8001e52:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001e56:	e032      	b.n	8001ebe <Allocate_Thrusters_Bounded+0x3f2>
                	s += A_in[i][j] * A_in[i][k];
 8001e58:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	00db      	lsls	r3, r3, #3
 8001e60:	1a9b      	subs	r3, r3, r2
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	461a      	mov	r2, r3
 8001e66:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001e6a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	441a      	add	r2, r3
 8001e72:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	4413      	add	r3, r2
 8001e7a:	ed93 7a00 	vldr	s14, [r3]
 8001e7e:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8001e82:	4613      	mov	r3, r2
 8001e84:	00db      	lsls	r3, r3, #3
 8001e86:	1a9b      	subs	r3, r3, r2
 8001e88:	009b      	lsls	r3, r3, #2
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001e90:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	441a      	add	r2, r3
 8001e98:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	4413      	add	r3, r2
 8001ea0:	edd3 7a00 	vldr	s15, [r3]
 8001ea4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ea8:	ed97 7a60 	vldr	s14, [r7, #384]	@ 0x180
 8001eac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001eb0:	edc7 7a60 	vstr	s15, [r7, #384]	@ 0x180
                for (int i = 0; i < N_U; ++i)
 8001eb4:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001eb8:	3301      	adds	r3, #1
 8001eba:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001ebe:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001ec2:	2b05      	cmp	r3, #5
 8001ec4:	ddc8      	ble.n	8001e58 <Allocate_Thrusters_Bounded+0x38c>
                ATA[aj*n_free + ak] = s;
 8001ec6:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001eca:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001ece:	fb03 f202 	mul.w	r2, r3, r2
 8001ed2:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001ed6:	4413      	add	r3, r2
 8001ed8:	f507 72dc 	add.w	r2, r7, #440	@ 0x1b8
 8001edc:	f5a2 72ce 	sub.w	r2, r2, #412	@ 0x19c
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	4413      	add	r3, r2
 8001ee4:	f8d7 2180 	ldr.w	r2, [r7, #384]	@ 0x180
 8001ee8:	601a      	str	r2, [r3, #0]
            for (int ak = 0; ak < n_free; ++ak)
 8001eea:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001eee:	3301      	adds	r3, #1
 8001ef0:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001ef4:	f8d7 2184 	ldr.w	r2, [r7, #388]	@ 0x184
 8001ef8:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8001efc:	429a      	cmp	r2, r3
 8001efe:	db99      	blt.n	8001e34 <Allocate_Thrusters_Bounded+0x368>
            }
            float s2 = 0.0f;
 8001f00:	f04f 0300 	mov.w	r3, #0
 8001f04:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
            for (int i = 0; i < N_U; ++i)
 8001f08:	2300      	movs	r3, #0
 8001f0a:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8001f0e:	e02a      	b.n	8001f66 <Allocate_Thrusters_Bounded+0x49a>
 8001f10:	ff800000 	.word	0xff800000
            	s2 += A_in[i][j] * u_resid[i];
 8001f14:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001f18:	4613      	mov	r3, r2
 8001f1a:	00db      	lsls	r3, r3, #3
 8001f1c:	1a9b      	subs	r3, r3, r2
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	461a      	mov	r2, r3
 8001f22:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001f26:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	441a      	add	r2, r3
 8001f2e:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	4413      	add	r3, r2
 8001f36:	ed93 7a00 	vldr	s14, [r3]
 8001f3a:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001f44:	443b      	add	r3, r7
 8001f46:	3b84      	subs	r3, #132	@ 0x84
 8001f48:	edd3 7a00 	vldr	s15, [r3]
 8001f4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f50:	ed97 7a5e 	vldr	s14, [r7, #376]	@ 0x178
 8001f54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f58:	edc7 7a5e 	vstr	s15, [r7, #376]	@ 0x178
            for (int i = 0; i < N_U; ++i)
 8001f5c:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001f60:	3301      	adds	r3, #1
 8001f62:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8001f66:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001f6a:	2b05      	cmp	r3, #5
 8001f6c:	ddd2      	ble.n	8001f14 <Allocate_Thrusters_Bounded+0x448>
            ATu[aj] = s2;
 8001f6e:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001f78:	443b      	add	r3, r7
 8001f7a:	3bbc      	subs	r3, #188	@ 0xbc
 8001f7c:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001f80:	601a      	str	r2, [r3, #0]
        for (int aj = 0; aj < n_free; ++aj)
 8001f82:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001f86:	3301      	adds	r3, #1
 8001f88:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001f8c:	f8d7 2188 	ldr.w	r2, [r7, #392]	@ 0x188
 8001f90:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8001f94:	429a      	cmp	r2, r3
 8001f96:	f6ff af3f 	blt.w	8001e18 <Allocate_Thrusters_Bounded+0x34c>
        }
        float l2 = lambda*lambda;
 8001f9a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001f9e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001fa2:	edd3 7a00 	vldr	s15, [r3]
 8001fa6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001faa:	edc7 7a5a 	vstr	s15, [r7, #360]	@ 0x168
        for (int a = 0; a < n_free; ++a)
 8001fae:	2300      	movs	r3, #0
 8001fb0:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 8001fb4:	e02a      	b.n	800200c <Allocate_Thrusters_Bounded+0x540>
        	ATA[a*n_free + a] += l2;
 8001fb6:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001fba:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001fbe:	fb03 f202 	mul.w	r2, r3, r2
 8001fc2:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001fc6:	4413      	add	r3, r2
 8001fc8:	f507 72dc 	add.w	r2, r7, #440	@ 0x1b8
 8001fcc:	f5a2 72ce 	sub.w	r2, r2, #412	@ 0x19c
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	4413      	add	r3, r2
 8001fd4:	ed93 7a00 	vldr	s14, [r3]
 8001fd8:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001fdc:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001fe0:	fb03 f202 	mul.w	r2, r3, r2
 8001fe4:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001fe8:	4413      	add	r3, r2
 8001fea:	edd7 7a5a 	vldr	s15, [r7, #360]	@ 0x168
 8001fee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ff2:	f507 72dc 	add.w	r2, r7, #440	@ 0x1b8
 8001ff6:	f5a2 72ce 	sub.w	r2, r2, #412	@ 0x19c
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	4413      	add	r3, r2
 8001ffe:	edc3 7a00 	vstr	s15, [r3]
        for (int a = 0; a < n_free; ++a)
 8002002:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8002006:	3301      	adds	r3, #1
 8002008:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 800200c:	f8d7 2170 	ldr.w	r2, [r7, #368]	@ 0x170
 8002010:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8002014:	429a      	cmp	r2, r3
 8002016:	dbce      	blt.n	8001fb6 <Allocate_Thrusters_Bounded+0x4ea>
        float T_free[N_T];
        if (n_free > 0)
 8002018:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 800201c:	2b00      	cmp	r3, #0
 800201e:	dd33      	ble.n	8002088 <Allocate_Thrusters_Bounded+0x5bc>
        {
            if (Cholesky_Solve(n_free, ATA, ATu, T_free) != 0)
 8002020:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8002024:	f107 02fc 	add.w	r2, r7, #252	@ 0xfc
 8002028:	f107 011c 	add.w	r1, r7, #28
 800202c:	f8d7 0198 	ldr.w	r0, [r7, #408]	@ 0x198
 8002030:	f7ff fa45 	bl	80014be <Cholesky_Solve>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d002      	beq.n	8002040 <Allocate_Thrusters_Bounded+0x574>
            	return -1;
 800203a:	f04f 33ff 	mov.w	r3, #4294967295
 800203e:	e034      	b.n	80020aa <Allocate_Thrusters_Bounded+0x5de>
            for (int a = 0; a < n_free; ++a)
 8002040:	2300      	movs	r3, #0
 8002042:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 8002046:	e019      	b.n	800207c <Allocate_Thrusters_Bounded+0x5b0>
            	T_out[ map_j[a] ] = T_free[a];
 8002048:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002052:	443b      	add	r3, r7
 8002054:	f853 3ca0 	ldr.w	r3, [r3, #-160]
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 800205e:	4413      	add	r3, r2
 8002060:	f8d7 216c 	ldr.w	r2, [r7, #364]	@ 0x16c
 8002064:	0092      	lsls	r2, r2, #2
 8002066:	f502 72dc 	add.w	r2, r2, #440	@ 0x1b8
 800206a:	443a      	add	r2, r7
 800206c:	3ad8      	subs	r2, #216	@ 0xd8
 800206e:	6812      	ldr	r2, [r2, #0]
 8002070:	601a      	str	r2, [r3, #0]
            for (int a = 0; a < n_free; ++a)
 8002072:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8002076:	3301      	adds	r3, #1
 8002078:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 800207c:	f8d7 216c 	ldr.w	r2, [r7, #364]	@ 0x16c
 8002080:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8002084:	429a      	cmp	r2, r3
 8002086:	dbdf      	blt.n	8002048 <Allocate_Thrusters_Bounded+0x57c>
    for (int iter = 0; iter < max_iter; ++iter)
 8002088:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 800208c:	3301      	adds	r3, #1
 800208e:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 8002092:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002096:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 800209a:	429a      	cmp	r2, r3
 800209c:	f6ff ad5b 	blt.w	8001b56 <Allocate_Thrusters_Bounded+0x8a>
 80020a0:	e002      	b.n	80020a8 <Allocate_Thrusters_Bounded+0x5dc>
        if (!changed) break;
 80020a2:	bf00      	nop
 80020a4:	e000      	b.n	80020a8 <Allocate_Thrusters_Bounded+0x5dc>
        if (n_fixed >= N_T) break;
 80020a6:	bf00      	nop
        }
    }
    return 0;
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	f507 77de 	add.w	r7, r7, #444	@ 0x1bc
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd90      	pop	{r4, r7, pc}

080020b4 <Thrust_To_PWM>:
	m->kr = (m->PWM_min - 1500) / (m->T_min - 0);
	m->b = m->PWM_max - m->k * m->T_max;
	m->br = m->PWM_min - m->kr * m->T_min;
}
float Thrust_To_PWM(const ThrusterMap *m, float T)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b085      	sub	sp, #20
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	ed87 0a00 	vstr	s0, [r7]
    if (T < m->T_min)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	edd3 7a00 	vldr	s15, [r3]
 80020c6:	ed97 7a00 	vldr	s14, [r7]
 80020ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020d2:	d502      	bpl.n	80020da <Thrust_To_PWM+0x26>
    	T = m->T_min;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	603b      	str	r3, [r7, #0]
    if (T > m->T_max)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	edd3 7a01 	vldr	s15, [r3, #4]
 80020e0:	ed97 7a00 	vldr	s14, [r7]
 80020e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020ec:	dd02      	ble.n	80020f4 <Thrust_To_PWM+0x40>
    	T = m->T_max;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	603b      	str	r3, [r7, #0]
    float pwm = m->k * T + m->b;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	ed93 7a04 	vldr	s14, [r3, #16]
 80020fa:	edd7 7a00 	vldr	s15, [r7]
 80020fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	edd3 7a05 	vldr	s15, [r3, #20]
 8002108:	ee77 7a27 	vadd.f32	s15, s14, s15
 800210c:	edc7 7a03 	vstr	s15, [r7, #12]
    if (pwm < m->PWM_min) pwm = m->PWM_min;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	edd3 7a02 	vldr	s15, [r3, #8]
 8002116:	ed97 7a03 	vldr	s14, [r7, #12]
 800211a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800211e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002122:	d502      	bpl.n	800212a <Thrust_To_PWM+0x76>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	60fb      	str	r3, [r7, #12]
    if (pwm > m->PWM_max) pwm = m->PWM_max;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002130:	ed97 7a03 	vldr	s14, [r7, #12]
 8002134:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800213c:	dd02      	ble.n	8002144 <Thrust_To_PWM+0x90>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	68db      	ldr	r3, [r3, #12]
 8002142:	60fb      	str	r3, [r7, #12]
    return pwm;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	ee07 3a90 	vmov	s15, r3
}
 800214a:	eeb0 0a67 	vmov.f32	s0, s15
 800214e:	3714      	adds	r7, #20
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr

08002158 <Map_All_To_PWM>:
void Map_All_To_PWM(const float T[N_T], const ThrusterMap maps[N_T], int16_t pwm_out[N_T])
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b086      	sub	sp, #24
 800215c:	af00      	add	r7, sp, #0
 800215e:	60f8      	str	r0, [r7, #12]
 8002160:	60b9      	str	r1, [r7, #8]
 8002162:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < N_T; ++i)
 8002164:	2300      	movs	r3, #0
 8002166:	617b      	str	r3, [r7, #20]
 8002168:	e01d      	b.n	80021a6 <Map_All_To_PWM+0x4e>
    	pwm_out[i] = (int16_t)Thrust_To_PWM(&maps[i], T[i]);
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	015b      	lsls	r3, r3, #5
 800216e:	68ba      	ldr	r2, [r7, #8]
 8002170:	18d1      	adds	r1, r2, r3
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	68fa      	ldr	r2, [r7, #12]
 8002178:	4413      	add	r3, r2
 800217a:	edd3 7a00 	vldr	s15, [r3]
 800217e:	eeb0 0a67 	vmov.f32	s0, s15
 8002182:	4608      	mov	r0, r1
 8002184:	f7ff ff96 	bl	80020b4 <Thrust_To_PWM>
 8002188:	eef0 7a40 	vmov.f32	s15, s0
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	005b      	lsls	r3, r3, #1
 8002190:	687a      	ldr	r2, [r7, #4]
 8002192:	4413      	add	r3, r2
 8002194:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002198:	ee17 2a90 	vmov	r2, s15
 800219c:	b212      	sxth	r2, r2
 800219e:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < N_T; ++i)
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	3301      	adds	r3, #1
 80021a4:	617b      	str	r3, [r7, #20]
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	2b06      	cmp	r3, #6
 80021aa:	ddde      	ble.n	800216a <Map_All_To_PWM+0x12>
}
 80021ac:	bf00      	nop
 80021ae:	bf00      	nop
 80021b0:	3718      	adds	r7, #24
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}

080021b6 <Allocate_And_Map>:
int Allocate_And_Map(const float A[N_U][N_T], const float u_cmd[N_U], float lambda,
                                   const ThrusterMap maps[N_T], int max_iter,
								   float T_out[N_T], int16_t pwm_out[N_T])
{
 80021b6:	b580      	push	{r7, lr}
 80021b8:	b098      	sub	sp, #96	@ 0x60
 80021ba:	af02      	add	r7, sp, #8
 80021bc:	6178      	str	r0, [r7, #20]
 80021be:	6139      	str	r1, [r7, #16]
 80021c0:	ed87 0a03 	vstr	s0, [r7, #12]
 80021c4:	60ba      	str	r2, [r7, #8]
 80021c6:	607b      	str	r3, [r7, #4]
	float Tmin[N_T], Tmax[N_T];
    for (int i = 0; i < N_T; ++i)
 80021c8:	2300      	movs	r3, #0
 80021ca:	657b      	str	r3, [r7, #84]	@ 0x54
 80021cc:	e018      	b.n	8002200 <Allocate_And_Map+0x4a>
    {
    	Tmin[i] = maps[i].T_min;
 80021ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021d0:	015b      	lsls	r3, r3, #5
 80021d2:	68ba      	ldr	r2, [r7, #8]
 80021d4:	4413      	add	r3, r2
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	3358      	adds	r3, #88	@ 0x58
 80021de:	443b      	add	r3, r7
 80021e0:	3b24      	subs	r3, #36	@ 0x24
 80021e2:	601a      	str	r2, [r3, #0]
    	Tmax[i] = maps[i].T_max;
 80021e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021e6:	015b      	lsls	r3, r3, #5
 80021e8:	68ba      	ldr	r2, [r7, #8]
 80021ea:	4413      	add	r3, r2
 80021ec:	685a      	ldr	r2, [r3, #4]
 80021ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	3358      	adds	r3, #88	@ 0x58
 80021f4:	443b      	add	r3, r7
 80021f6:	3b40      	subs	r3, #64	@ 0x40
 80021f8:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < N_T; ++i)
 80021fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021fc:	3301      	adds	r3, #1
 80021fe:	657b      	str	r3, [r7, #84]	@ 0x54
 8002200:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002202:	2b06      	cmp	r3, #6
 8002204:	dde3      	ble.n	80021ce <Allocate_And_Map+0x18>
    }
    int ok = Allocate_Thrusters_Bounded(A,u_cmd, lambda, Tmin, Tmax, max_iter, T_out);
 8002206:	f107 0118 	add.w	r1, r7, #24
 800220a:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800220e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002210:	9301      	str	r3, [sp, #4]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	9300      	str	r3, [sp, #0]
 8002216:	460b      	mov	r3, r1
 8002218:	ed97 0a03 	vldr	s0, [r7, #12]
 800221c:	6939      	ldr	r1, [r7, #16]
 800221e:	6978      	ldr	r0, [r7, #20]
 8002220:	f7ff fc54 	bl	8001acc <Allocate_Thrusters_Bounded>
 8002224:	6538      	str	r0, [r7, #80]	@ 0x50
    if (ok != 0)
 8002226:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002228:	2b00      	cmp	r3, #0
 800222a:	d001      	beq.n	8002230 <Allocate_And_Map+0x7a>
    	return ok;
 800222c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800222e:	e005      	b.n	800223c <Allocate_And_Map+0x86>
    Map_All_To_PWM(T_out, maps, pwm_out);
 8002230:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002232:	68b9      	ldr	r1, [r7, #8]
 8002234:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8002236:	f7ff ff8f 	bl	8002158 <Map_All_To_PWM>
    return 0;
 800223a:	2300      	movs	r3, #0
}
 800223c:	4618      	mov	r0, r3
 800223e:	3758      	adds	r7, #88	@ 0x58
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}

08002244 <u_zero>:
        r2 += ri * ri;
    }
    return sqrtf(r2);
}
void u_zero(float u[], int n )
{
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	6039      	str	r1, [r7, #0]
	for(int i=0;i<n;i++) u[i] = 0;
 800224e:	2300      	movs	r3, #0
 8002250:	60fb      	str	r3, [r7, #12]
 8002252:	e009      	b.n	8002268 <u_zero+0x24>
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	687a      	ldr	r2, [r7, #4]
 800225a:	4413      	add	r3, r2
 800225c:	f04f 0200 	mov.w	r2, #0
 8002260:	601a      	str	r2, [r3, #0]
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	3301      	adds	r3, #1
 8002266:	60fb      	str	r3, [r7, #12]
 8002268:	68fa      	ldr	r2, [r7, #12]
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	429a      	cmp	r2, r3
 800226e:	dbf1      	blt.n	8002254 <u_zero+0x10>
}
 8002270:	bf00      	nop
 8002272:	bf00      	nop
 8002274:	3714      	adds	r7, #20
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr

0800227e <clampf>:
 *  Created on: Jul 19, 2025
 *      Author: TC
 */
#include "PID.h"

float clampf(float v, float lo, float hi){
 800227e:	b480      	push	{r7}
 8002280:	b085      	sub	sp, #20
 8002282:	af00      	add	r7, sp, #0
 8002284:	ed87 0a03 	vstr	s0, [r7, #12]
 8002288:	edc7 0a02 	vstr	s1, [r7, #8]
 800228c:	ed87 1a01 	vstr	s2, [r7, #4]
	if(v<lo)
 8002290:	ed97 7a03 	vldr	s14, [r7, #12]
 8002294:	edd7 7a02 	vldr	s15, [r7, #8]
 8002298:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800229c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022a0:	d501      	bpl.n	80022a6 <clampf+0x28>
		return lo;
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	e00b      	b.n	80022be <clampf+0x40>
	if(v>hi)
 80022a6:	ed97 7a03 	vldr	s14, [r7, #12]
 80022aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80022ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022b6:	dd01      	ble.n	80022bc <clampf+0x3e>
		return hi;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	e000      	b.n	80022be <clampf+0x40>
	return v;
 80022bc:	68fb      	ldr	r3, [r7, #12]
}
 80022be:	ee07 3a90 	vmov	s15, r3
 80022c2:	eeb0 0a67 	vmov.f32	s0, s15
 80022c6:	3714      	adds	r7, #20
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <pid_update>:
float pid_update(PID* p, float error, float dt){
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b08a      	sub	sp, #40	@ 0x28
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	60f8      	str	r0, [r7, #12]
 80022d8:	ed87 0a02 	vstr	s0, [r7, #8]
 80022dc:	edc7 0a01 	vstr	s1, [r7, #4]
	float P = p->Kp * error;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	edd3 7a00 	vldr	s15, [r3]
 80022e6:	ed97 7a02 	vldr	s14, [r7, #8]
 80022ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022ee:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	p->integrator += p->Ki * error * dt;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	ed93 7a03 	vldr	s14, [r3, #12]
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	edd3 6a01 	vldr	s13, [r3, #4]
 80022fe:	edd7 7a02 	vldr	s15, [r7, #8]
 8002302:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002306:	edd7 7a01 	vldr	s15, [r7, #4]
 800230a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800230e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	edc3 7a03 	vstr	s15, [r3, #12]
	float deriv = (error - p->prev_error) / dt;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	edd3 7a04 	vldr	s15, [r3, #16]
 800231e:	ed97 7a02 	vldr	s14, [r7, #8]
 8002322:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002326:	ed97 7a01 	vldr	s14, [r7, #4]
 800232a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800232e:	edc7 7a08 	vstr	s15, [r7, #32]
	p->D_lpf += p->D_alpha * (deriv - p->D_lpf);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	ed93 7a05 	vldr	s14, [r3, #20]
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	edd3 6a06 	vldr	s13, [r3, #24]
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	edd3 7a05 	vldr	s15, [r3, #20]
 8002344:	ed97 6a08 	vldr	s12, [r7, #32]
 8002348:	ee76 7a67 	vsub.f32	s15, s12, s15
 800234c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002350:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	edc3 7a05 	vstr	s15, [r3, #20]
	float D = p->Kd * p->D_lpf;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	ed93 7a02 	vldr	s14, [r3, #8]
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	edd3 7a05 	vldr	s15, [r3, #20]
 8002366:	ee67 7a27 	vmul.f32	s15, s14, s15
 800236a:	edc7 7a07 	vstr	s15, [r7, #28]
	float u = P + p->integrator + D;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	ed93 7a03 	vldr	s14, [r3, #12]
 8002374:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002378:	ee77 7a27 	vadd.f32	s15, s14, s15
 800237c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002380:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002384:	edc7 7a06 	vstr	s15, [r7, #24]
	float u_sat = clampf(u, p->out_min, p->out_max);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	edd3 7a07 	vldr	s15, [r3, #28]
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	ed93 7a08 	vldr	s14, [r3, #32]
 8002394:	eeb0 1a47 	vmov.f32	s2, s14
 8002398:	eef0 0a67 	vmov.f32	s1, s15
 800239c:	ed97 0a06 	vldr	s0, [r7, #24]
 80023a0:	f7ff ff6d 	bl	800227e <clampf>
 80023a4:	ed87 0a05 	vstr	s0, [r7, #20]
	p->integrator += p->anti_windup_beta * (u_sat - u);
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	ed93 7a03 	vldr	s14, [r3, #12]
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 80023b4:	ed97 6a05 	vldr	s12, [r7, #20]
 80023b8:	edd7 7a06 	vldr	s15, [r7, #24]
 80023bc:	ee76 7a67 	vsub.f32	s15, s12, s15
 80023c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	edc3 7a03 	vstr	s15, [r3, #12]
	p->prev_error = error;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	68ba      	ldr	r2, [r7, #8]
 80023d2:	611a      	str	r2, [r3, #16]
	return u_sat;
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	ee07 3a90 	vmov	s15, r3
}
 80023da:	eeb0 0a67 	vmov.f32	s0, s15
 80023de:	3728      	adds	r7, #40	@ 0x28
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <HAL_TIM_PeriodElapsedCallback>:

volatile bool pressure_update_flag = false;
volatile bool imu_update_flag = false;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a09      	ldr	r2, [pc, #36]	@ (8002418 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d102      	bne.n	80023fc <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		imu_update_flag = true;
 80023f6:	4b09      	ldr	r3, [pc, #36]	@ (800241c <HAL_TIM_PeriodElapsedCallback+0x38>)
 80023f8:	2201      	movs	r2, #1
 80023fa:	701a      	strb	r2, [r3, #0]
	}
	if(htim->Instance == TIM6)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a07      	ldr	r2, [pc, #28]	@ (8002420 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d102      	bne.n	800240c <HAL_TIM_PeriodElapsedCallback+0x28>
	{
		pressure_update_flag = true; //every 10 ms
 8002406:	4b07      	ldr	r3, [pc, #28]	@ (8002424 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002408:	2201      	movs	r2, #1
 800240a:	701a      	strb	r2, [r3, #0]
	}
}
 800240c:	bf00      	nop
 800240e:	370c      	adds	r7, #12
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr
 8002418:	40000400 	.word	0x40000400
 800241c:	200009b9 	.word	0x200009b9
 8002420:	40001000 	.word	0x40001000
 8002424:	200009b8 	.word	0x200009b8

08002428 <main>:
{
	//MPU6050_Update(0.07f);
}

int main(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
  HAL_Init();
 800242c:	f003 fd8e 	bl	8005f4c <HAL_Init>
  SystemClock_Config();
 8002430:	f000 f864 	bl	80024fc <SystemClock_Config>
  MX_GPIO_Init();
 8002434:	f000 fbc2 	bl	8002bbc <MX_GPIO_Init>
  MX_DMA_Init();
 8002438:	f000 fb98 	bl	8002b6c <MX_DMA_Init>
  MX_TIM1_Init();
 800243c:	f000 f92c 	bl	8002698 <MX_TIM1_Init>
  MX_TIM8_Init();
 8002440:	f000 fab2 	bl	80029a8 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 8002444:	f000 fb68 	bl	8002b18 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8002448:	f000 f8f0 	bl	800262c <MX_SPI1_Init>
  MX_TIM2_Init();
 800244c:	f000 f9e8 	bl	8002820 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002450:	f000 fa5c 	bl	800290c <MX_TIM3_Init>
  MX_I2C1_Init();
 8002454:	f000 f8bc 	bl	80025d0 <MX_I2C1_Init>
  osKernelInitialize();
 8002458:	f009 f8d6 	bl	800b608 <osKernelInitialize>
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800245c:	4a1f      	ldr	r2, [pc, #124]	@ (80024dc <main+0xb4>)
 800245e:	2100      	movs	r1, #0
 8002460:	481f      	ldr	r0, [pc, #124]	@ (80024e0 <main+0xb8>)
 8002462:	f009 f91b 	bl	800b69c <osThreadNew>
 8002466:	4603      	mov	r3, r0
 8002468:	4a1e      	ldr	r2, [pc, #120]	@ (80024e4 <main+0xbc>)
 800246a:	6013      	str	r3, [r2, #0]
  osKernelStart();
 800246c:	f009 f8f0 	bl	800b650 <osKernelStart>

  Motors_Init_Values();
 8002470:	f002 f8fc 	bl	800466c <Motors_Init_Values>
  Motor_Set_timer(0, &htim1, 1);
 8002474:	2201      	movs	r2, #1
 8002476:	491c      	ldr	r1, [pc, #112]	@ (80024e8 <main+0xc0>)
 8002478:	2000      	movs	r0, #0
 800247a:	f002 f95b 	bl	8004734 <Motor_Set_timer>
  Motor_Set_timer(1, &htim1, 2);
 800247e:	2202      	movs	r2, #2
 8002480:	4919      	ldr	r1, [pc, #100]	@ (80024e8 <main+0xc0>)
 8002482:	2001      	movs	r0, #1
 8002484:	f002 f956 	bl	8004734 <Motor_Set_timer>
  Motor_Set_timer(2, &htim1, 3);
 8002488:	2203      	movs	r2, #3
 800248a:	4917      	ldr	r1, [pc, #92]	@ (80024e8 <main+0xc0>)
 800248c:	2002      	movs	r0, #2
 800248e:	f002 f951 	bl	8004734 <Motor_Set_timer>
  Motor_Set_timer(3, &htim1, 4);
 8002492:	2204      	movs	r2, #4
 8002494:	4914      	ldr	r1, [pc, #80]	@ (80024e8 <main+0xc0>)
 8002496:	2003      	movs	r0, #3
 8002498:	f002 f94c 	bl	8004734 <Motor_Set_timer>
  Motor_Set_timer(4, &htim8, 1);
 800249c:	2201      	movs	r2, #1
 800249e:	4913      	ldr	r1, [pc, #76]	@ (80024ec <main+0xc4>)
 80024a0:	2004      	movs	r0, #4
 80024a2:	f002 f947 	bl	8004734 <Motor_Set_timer>
  Motor_Set_timer(5, &htim8, 2);
 80024a6:	2202      	movs	r2, #2
 80024a8:	4910      	ldr	r1, [pc, #64]	@ (80024ec <main+0xc4>)
 80024aa:	2005      	movs	r0, #5
 80024ac:	f002 f942 	bl	8004734 <Motor_Set_timer>
  Motor_Enable(0xFF);
 80024b0:	20ff      	movs	r0, #255	@ 0xff
 80024b2:	f002 faa3 	bl	80049fc <Motor_Enable>

  Set_mavlink(&huart2, 1, 1);
 80024b6:	2201      	movs	r2, #1
 80024b8:	2101      	movs	r1, #1
 80024ba:	480d      	ldr	r0, [pc, #52]	@ (80024f0 <main+0xc8>)
 80024bc:	f001 ff8e 	bl	80043dc <Set_mavlink>
  Start_UART_DMA_Receive();
 80024c0:	f001 ffa6 	bl	8004410 <Start_UART_DMA_Receive>
  if(!MPU6050_Init()){}
 80024c4:	f002 fd10 	bl	8004ee8 <MPU6050_Init>
  Pressure_sensor_Setup(&hspi1,&htim2);
 80024c8:	490a      	ldr	r1, [pc, #40]	@ (80024f4 <main+0xcc>)
 80024ca:	480b      	ldr	r0, [pc, #44]	@ (80024f8 <main+0xd0>)
 80024cc:	f002 ff34 	bl	8005338 <Pressure_sensor_Setup>
  Pressure_sensor_Init();
 80024d0:	f002 ff48 	bl	8005364 <Pressure_sensor_Init>

  System_Init();
 80024d4:	f7fe feca 	bl	800126c <System_Init>
  //HAL_TIM_Base_Start_IT(&htim3);
  //HAL_TIM_Base_Start_IT(&htim6);
  //uint32_t last_send_time = 0;

  while (1)
 80024d8:	bf00      	nop
 80024da:	e7fd      	b.n	80024d8 <main+0xb0>
 80024dc:	0801238c 	.word	0x0801238c
 80024e0:	08002c29 	.word	0x08002c29
 80024e4:	200009b4 	.word	0x200009b4
 80024e8:	2000078c 	.word	0x2000078c
 80024ec:	20000864 	.word	0x20000864
 80024f0:	200008ac 	.word	0x200008ac
 80024f4:	200007d4 	.word	0x200007d4
 80024f8:	20000734 	.word	0x20000734

080024fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b094      	sub	sp, #80	@ 0x50
 8002500:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002502:	f107 0320 	add.w	r3, r7, #32
 8002506:	2230      	movs	r2, #48	@ 0x30
 8002508:	2100      	movs	r1, #0
 800250a:	4618      	mov	r0, r3
 800250c:	f00c fe01 	bl	800f112 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002510:	f107 030c 	add.w	r3, r7, #12
 8002514:	2200      	movs	r2, #0
 8002516:	601a      	str	r2, [r3, #0]
 8002518:	605a      	str	r2, [r3, #4]
 800251a:	609a      	str	r2, [r3, #8]
 800251c:	60da      	str	r2, [r3, #12]
 800251e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002520:	2300      	movs	r3, #0
 8002522:	60bb      	str	r3, [r7, #8]
 8002524:	4b28      	ldr	r3, [pc, #160]	@ (80025c8 <SystemClock_Config+0xcc>)
 8002526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002528:	4a27      	ldr	r2, [pc, #156]	@ (80025c8 <SystemClock_Config+0xcc>)
 800252a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800252e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002530:	4b25      	ldr	r3, [pc, #148]	@ (80025c8 <SystemClock_Config+0xcc>)
 8002532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002534:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002538:	60bb      	str	r3, [r7, #8]
 800253a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800253c:	2300      	movs	r3, #0
 800253e:	607b      	str	r3, [r7, #4]
 8002540:	4b22      	ldr	r3, [pc, #136]	@ (80025cc <SystemClock_Config+0xd0>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a21      	ldr	r2, [pc, #132]	@ (80025cc <SystemClock_Config+0xd0>)
 8002546:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800254a:	6013      	str	r3, [r2, #0]
 800254c:	4b1f      	ldr	r3, [pc, #124]	@ (80025cc <SystemClock_Config+0xd0>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002554:	607b      	str	r3, [r7, #4]
 8002556:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002558:	2302      	movs	r3, #2
 800255a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800255c:	2301      	movs	r3, #1
 800255e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002560:	2310      	movs	r3, #16
 8002562:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002564:	2302      	movs	r3, #2
 8002566:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002568:	2300      	movs	r3, #0
 800256a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800256c:	2308      	movs	r3, #8
 800256e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8002570:	2354      	movs	r3, #84	@ 0x54
 8002572:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002574:	2302      	movs	r3, #2
 8002576:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002578:	2304      	movs	r3, #4
 800257a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800257c:	f107 0320 	add.w	r3, r7, #32
 8002580:	4618      	mov	r0, r3
 8002582:	f005 fc3d 	bl	8007e00 <HAL_RCC_OscConfig>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d001      	beq.n	8002590 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800258c:	f000 fb54 	bl	8002c38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002590:	230f      	movs	r3, #15
 8002592:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002594:	2302      	movs	r3, #2
 8002596:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002598:	2300      	movs	r3, #0
 800259a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800259c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80025a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80025a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80025a6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80025a8:	f107 030c 	add.w	r3, r7, #12
 80025ac:	2102      	movs	r1, #2
 80025ae:	4618      	mov	r0, r3
 80025b0:	f005 fe9e 	bl	80082f0 <HAL_RCC_ClockConfig>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d001      	beq.n	80025be <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80025ba:	f000 fb3d 	bl	8002c38 <Error_Handler>
  }
}
 80025be:	bf00      	nop
 80025c0:	3750      	adds	r7, #80	@ 0x50
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	40023800 	.word	0x40023800
 80025cc:	40007000 	.word	0x40007000

080025d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80025d4:	4b12      	ldr	r3, [pc, #72]	@ (8002620 <MX_I2C1_Init+0x50>)
 80025d6:	4a13      	ldr	r2, [pc, #76]	@ (8002624 <MX_I2C1_Init+0x54>)
 80025d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80025da:	4b11      	ldr	r3, [pc, #68]	@ (8002620 <MX_I2C1_Init+0x50>)
 80025dc:	4a12      	ldr	r2, [pc, #72]	@ (8002628 <MX_I2C1_Init+0x58>)
 80025de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80025e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002620 <MX_I2C1_Init+0x50>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80025e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002620 <MX_I2C1_Init+0x50>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80025ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002620 <MX_I2C1_Init+0x50>)
 80025ee:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80025f2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80025f4:	4b0a      	ldr	r3, [pc, #40]	@ (8002620 <MX_I2C1_Init+0x50>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80025fa:	4b09      	ldr	r3, [pc, #36]	@ (8002620 <MX_I2C1_Init+0x50>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002600:	4b07      	ldr	r3, [pc, #28]	@ (8002620 <MX_I2C1_Init+0x50>)
 8002602:	2200      	movs	r2, #0
 8002604:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8002606:	4b06      	ldr	r3, [pc, #24]	@ (8002620 <MX_I2C1_Init+0x50>)
 8002608:	2280      	movs	r2, #128	@ 0x80
 800260a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800260c:	4804      	ldr	r0, [pc, #16]	@ (8002620 <MX_I2C1_Init+0x50>)
 800260e:	f004 fbe3 	bl	8006dd8 <HAL_I2C_Init>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d001      	beq.n	800261c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002618:	f000 fb0e 	bl	8002c38 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800261c:	bf00      	nop
 800261e:	bd80      	pop	{r7, pc}
 8002620:	200006e0 	.word	0x200006e0
 8002624:	40005400 	.word	0x40005400
 8002628:	000186a0 	.word	0x000186a0

0800262c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002630:	4b17      	ldr	r3, [pc, #92]	@ (8002690 <MX_SPI1_Init+0x64>)
 8002632:	4a18      	ldr	r2, [pc, #96]	@ (8002694 <MX_SPI1_Init+0x68>)
 8002634:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002636:	4b16      	ldr	r3, [pc, #88]	@ (8002690 <MX_SPI1_Init+0x64>)
 8002638:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800263c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800263e:	4b14      	ldr	r3, [pc, #80]	@ (8002690 <MX_SPI1_Init+0x64>)
 8002640:	2200      	movs	r2, #0
 8002642:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002644:	4b12      	ldr	r3, [pc, #72]	@ (8002690 <MX_SPI1_Init+0x64>)
 8002646:	2200      	movs	r2, #0
 8002648:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800264a:	4b11      	ldr	r3, [pc, #68]	@ (8002690 <MX_SPI1_Init+0x64>)
 800264c:	2200      	movs	r2, #0
 800264e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002650:	4b0f      	ldr	r3, [pc, #60]	@ (8002690 <MX_SPI1_Init+0x64>)
 8002652:	2200      	movs	r2, #0
 8002654:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002656:	4b0e      	ldr	r3, [pc, #56]	@ (8002690 <MX_SPI1_Init+0x64>)
 8002658:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800265c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800265e:	4b0c      	ldr	r3, [pc, #48]	@ (8002690 <MX_SPI1_Init+0x64>)
 8002660:	2230      	movs	r2, #48	@ 0x30
 8002662:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002664:	4b0a      	ldr	r3, [pc, #40]	@ (8002690 <MX_SPI1_Init+0x64>)
 8002666:	2200      	movs	r2, #0
 8002668:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800266a:	4b09      	ldr	r3, [pc, #36]	@ (8002690 <MX_SPI1_Init+0x64>)
 800266c:	2200      	movs	r2, #0
 800266e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002670:	4b07      	ldr	r3, [pc, #28]	@ (8002690 <MX_SPI1_Init+0x64>)
 8002672:	2200      	movs	r2, #0
 8002674:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002676:	4b06      	ldr	r3, [pc, #24]	@ (8002690 <MX_SPI1_Init+0x64>)
 8002678:	220a      	movs	r2, #10
 800267a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800267c:	4804      	ldr	r0, [pc, #16]	@ (8002690 <MX_SPI1_Init+0x64>)
 800267e:	f006 f817 	bl	80086b0 <HAL_SPI_Init>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d001      	beq.n	800268c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002688:	f000 fad6 	bl	8002c38 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800268c:	bf00      	nop
 800268e:	bd80      	pop	{r7, pc}
 8002690:	20000734 	.word	0x20000734
 8002694:	40013000 	.word	0x40013000

08002698 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b096      	sub	sp, #88	@ 0x58
 800269c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800269e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80026a2:	2200      	movs	r2, #0
 80026a4:	601a      	str	r2, [r3, #0]
 80026a6:	605a      	str	r2, [r3, #4]
 80026a8:	609a      	str	r2, [r3, #8]
 80026aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026ac:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80026b0:	2200      	movs	r2, #0
 80026b2:	601a      	str	r2, [r3, #0]
 80026b4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026ba:	2200      	movs	r2, #0
 80026bc:	601a      	str	r2, [r3, #0]
 80026be:	605a      	str	r2, [r3, #4]
 80026c0:	609a      	str	r2, [r3, #8]
 80026c2:	60da      	str	r2, [r3, #12]
 80026c4:	611a      	str	r2, [r3, #16]
 80026c6:	615a      	str	r2, [r3, #20]
 80026c8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80026ca:	1d3b      	adds	r3, r7, #4
 80026cc:	2220      	movs	r2, #32
 80026ce:	2100      	movs	r1, #0
 80026d0:	4618      	mov	r0, r3
 80026d2:	f00c fd1e 	bl	800f112 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80026d6:	4b50      	ldr	r3, [pc, #320]	@ (8002818 <MX_TIM1_Init+0x180>)
 80026d8:	4a50      	ldr	r2, [pc, #320]	@ (800281c <MX_TIM1_Init+0x184>)
 80026da:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 80026dc:	4b4e      	ldr	r3, [pc, #312]	@ (8002818 <MX_TIM1_Init+0x180>)
 80026de:	2253      	movs	r2, #83	@ 0x53
 80026e0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026e2:	4b4d      	ldr	r3, [pc, #308]	@ (8002818 <MX_TIM1_Init+0x180>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 80026e8:	4b4b      	ldr	r3, [pc, #300]	@ (8002818 <MX_TIM1_Init+0x180>)
 80026ea:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80026ee:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026f0:	4b49      	ldr	r3, [pc, #292]	@ (8002818 <MX_TIM1_Init+0x180>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80026f6:	4b48      	ldr	r3, [pc, #288]	@ (8002818 <MX_TIM1_Init+0x180>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026fc:	4b46      	ldr	r3, [pc, #280]	@ (8002818 <MX_TIM1_Init+0x180>)
 80026fe:	2200      	movs	r2, #0
 8002700:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002702:	4845      	ldr	r0, [pc, #276]	@ (8002818 <MX_TIM1_Init+0x180>)
 8002704:	f006 fda6 	bl	8009254 <HAL_TIM_Base_Init>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800270e:	f000 fa93 	bl	8002c38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002712:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002716:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002718:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800271c:	4619      	mov	r1, r3
 800271e:	483e      	ldr	r0, [pc, #248]	@ (8002818 <MX_TIM1_Init+0x180>)
 8002720:	f007 f92a 	bl	8009978 <HAL_TIM_ConfigClockSource>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d001      	beq.n	800272e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800272a:	f000 fa85 	bl	8002c38 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800272e:	483a      	ldr	r0, [pc, #232]	@ (8002818 <MX_TIM1_Init+0x180>)
 8002730:	f006 fddf 	bl	80092f2 <HAL_TIM_PWM_Init>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d001      	beq.n	800273e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800273a:	f000 fa7d 	bl	8002c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800273e:	2300      	movs	r3, #0
 8002740:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002742:	2300      	movs	r3, #0
 8002744:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002746:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800274a:	4619      	mov	r1, r3
 800274c:	4832      	ldr	r0, [pc, #200]	@ (8002818 <MX_TIM1_Init+0x180>)
 800274e:	f007 fd1f 	bl	800a190 <HAL_TIMEx_MasterConfigSynchronization>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d001      	beq.n	800275c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002758:	f000 fa6e 	bl	8002c38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800275c:	2360      	movs	r3, #96	@ 0x60
 800275e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002760:	2300      	movs	r3, #0
 8002762:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002764:	2300      	movs	r3, #0
 8002766:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002768:	2300      	movs	r3, #0
 800276a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800276c:	2300      	movs	r3, #0
 800276e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002770:	2300      	movs	r3, #0
 8002772:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002774:	2300      	movs	r3, #0
 8002776:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002778:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800277c:	2200      	movs	r2, #0
 800277e:	4619      	mov	r1, r3
 8002780:	4825      	ldr	r0, [pc, #148]	@ (8002818 <MX_TIM1_Init+0x180>)
 8002782:	f007 f837 	bl	80097f4 <HAL_TIM_PWM_ConfigChannel>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800278c:	f000 fa54 	bl	8002c38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002790:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002794:	2204      	movs	r2, #4
 8002796:	4619      	mov	r1, r3
 8002798:	481f      	ldr	r0, [pc, #124]	@ (8002818 <MX_TIM1_Init+0x180>)
 800279a:	f007 f82b 	bl	80097f4 <HAL_TIM_PWM_ConfigChannel>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d001      	beq.n	80027a8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80027a4:	f000 fa48 	bl	8002c38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80027a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027ac:	2208      	movs	r2, #8
 80027ae:	4619      	mov	r1, r3
 80027b0:	4819      	ldr	r0, [pc, #100]	@ (8002818 <MX_TIM1_Init+0x180>)
 80027b2:	f007 f81f 	bl	80097f4 <HAL_TIM_PWM_ConfigChannel>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d001      	beq.n	80027c0 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80027bc:	f000 fa3c 	bl	8002c38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80027c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027c4:	220c      	movs	r2, #12
 80027c6:	4619      	mov	r1, r3
 80027c8:	4813      	ldr	r0, [pc, #76]	@ (8002818 <MX_TIM1_Init+0x180>)
 80027ca:	f007 f813 	bl	80097f4 <HAL_TIM_PWM_ConfigChannel>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d001      	beq.n	80027d8 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 80027d4:	f000 fa30 	bl	8002c38 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80027d8:	2300      	movs	r3, #0
 80027da:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80027dc:	2300      	movs	r3, #0
 80027de:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80027e0:	2300      	movs	r3, #0
 80027e2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80027e4:	2300      	movs	r3, #0
 80027e6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80027e8:	2300      	movs	r3, #0
 80027ea:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80027ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80027f0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80027f2:	2300      	movs	r3, #0
 80027f4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80027f6:	1d3b      	adds	r3, r7, #4
 80027f8:	4619      	mov	r1, r3
 80027fa:	4807      	ldr	r0, [pc, #28]	@ (8002818 <MX_TIM1_Init+0x180>)
 80027fc:	f007 fd44 	bl	800a288 <HAL_TIMEx_ConfigBreakDeadTime>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8002806:	f000 fa17 	bl	8002c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800280a:	4803      	ldr	r0, [pc, #12]	@ (8002818 <MX_TIM1_Init+0x180>)
 800280c:	f003 f90c 	bl	8005a28 <HAL_TIM_MspPostInit>

}
 8002810:	bf00      	nop
 8002812:	3758      	adds	r7, #88	@ 0x58
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}
 8002818:	2000078c 	.word	0x2000078c
 800281c:	40010000 	.word	0x40010000

08002820 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b08e      	sub	sp, #56	@ 0x38
 8002824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002826:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800282a:	2200      	movs	r2, #0
 800282c:	601a      	str	r2, [r3, #0]
 800282e:	605a      	str	r2, [r3, #4]
 8002830:	609a      	str	r2, [r3, #8]
 8002832:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002834:	f107 0320 	add.w	r3, r7, #32
 8002838:	2200      	movs	r2, #0
 800283a:	601a      	str	r2, [r3, #0]
 800283c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800283e:	1d3b      	adds	r3, r7, #4
 8002840:	2200      	movs	r2, #0
 8002842:	601a      	str	r2, [r3, #0]
 8002844:	605a      	str	r2, [r3, #4]
 8002846:	609a      	str	r2, [r3, #8]
 8002848:	60da      	str	r2, [r3, #12]
 800284a:	611a      	str	r2, [r3, #16]
 800284c:	615a      	str	r2, [r3, #20]
 800284e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002850:	4b2d      	ldr	r3, [pc, #180]	@ (8002908 <MX_TIM2_Init+0xe8>)
 8002852:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002856:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002858:	4b2b      	ldr	r3, [pc, #172]	@ (8002908 <MX_TIM2_Init+0xe8>)
 800285a:	2200      	movs	r2, #0
 800285c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800285e:	4b2a      	ldr	r3, [pc, #168]	@ (8002908 <MX_TIM2_Init+0xe8>)
 8002860:	2200      	movs	r2, #0
 8002862:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2624;
 8002864:	4b28      	ldr	r3, [pc, #160]	@ (8002908 <MX_TIM2_Init+0xe8>)
 8002866:	f44f 6224 	mov.w	r2, #2624	@ 0xa40
 800286a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800286c:	4b26      	ldr	r3, [pc, #152]	@ (8002908 <MX_TIM2_Init+0xe8>)
 800286e:	2200      	movs	r2, #0
 8002870:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002872:	4b25      	ldr	r3, [pc, #148]	@ (8002908 <MX_TIM2_Init+0xe8>)
 8002874:	2200      	movs	r2, #0
 8002876:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002878:	4823      	ldr	r0, [pc, #140]	@ (8002908 <MX_TIM2_Init+0xe8>)
 800287a:	f006 fceb 	bl	8009254 <HAL_TIM_Base_Init>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002884:	f000 f9d8 	bl	8002c38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002888:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800288c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800288e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002892:	4619      	mov	r1, r3
 8002894:	481c      	ldr	r0, [pc, #112]	@ (8002908 <MX_TIM2_Init+0xe8>)
 8002896:	f007 f86f 	bl	8009978 <HAL_TIM_ConfigClockSource>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d001      	beq.n	80028a4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80028a0:	f000 f9ca 	bl	8002c38 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80028a4:	4818      	ldr	r0, [pc, #96]	@ (8002908 <MX_TIM2_Init+0xe8>)
 80028a6:	f006 fd24 	bl	80092f2 <HAL_TIM_PWM_Init>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d001      	beq.n	80028b4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80028b0:	f000 f9c2 	bl	8002c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028b4:	2300      	movs	r3, #0
 80028b6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028b8:	2300      	movs	r3, #0
 80028ba:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80028bc:	f107 0320 	add.w	r3, r7, #32
 80028c0:	4619      	mov	r1, r3
 80028c2:	4811      	ldr	r0, [pc, #68]	@ (8002908 <MX_TIM2_Init+0xe8>)
 80028c4:	f007 fc64 	bl	800a190 <HAL_TIMEx_MasterConfigSynchronization>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d001      	beq.n	80028d2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80028ce:	f000 f9b3 	bl	8002c38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80028d2:	2360      	movs	r3, #96	@ 0x60
 80028d4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1312;
 80028d6:	f44f 63a4 	mov.w	r3, #1312	@ 0x520
 80028da:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028dc:	2300      	movs	r3, #0
 80028de:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028e0:	2300      	movs	r3, #0
 80028e2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80028e4:	1d3b      	adds	r3, r7, #4
 80028e6:	2200      	movs	r2, #0
 80028e8:	4619      	mov	r1, r3
 80028ea:	4807      	ldr	r0, [pc, #28]	@ (8002908 <MX_TIM2_Init+0xe8>)
 80028ec:	f006 ff82 	bl	80097f4 <HAL_TIM_PWM_ConfigChannel>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80028f6:	f000 f99f 	bl	8002c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80028fa:	4803      	ldr	r0, [pc, #12]	@ (8002908 <MX_TIM2_Init+0xe8>)
 80028fc:	f003 f894 	bl	8005a28 <HAL_TIM_MspPostInit>

}
 8002900:	bf00      	nop
 8002902:	3738      	adds	r7, #56	@ 0x38
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}
 8002908:	200007d4 	.word	0x200007d4

0800290c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b086      	sub	sp, #24
 8002910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002912:	f107 0308 	add.w	r3, r7, #8
 8002916:	2200      	movs	r2, #0
 8002918:	601a      	str	r2, [r3, #0]
 800291a:	605a      	str	r2, [r3, #4]
 800291c:	609a      	str	r2, [r3, #8]
 800291e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002920:	463b      	mov	r3, r7
 8002922:	2200      	movs	r2, #0
 8002924:	601a      	str	r2, [r3, #0]
 8002926:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002928:	4b1d      	ldr	r3, [pc, #116]	@ (80029a0 <MX_TIM3_Init+0x94>)
 800292a:	4a1e      	ldr	r2, [pc, #120]	@ (80029a4 <MX_TIM3_Init+0x98>)
 800292c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8399;
 800292e:	4b1c      	ldr	r3, [pc, #112]	@ (80029a0 <MX_TIM3_Init+0x94>)
 8002930:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8002934:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002936:	4b1a      	ldr	r3, [pc, #104]	@ (80029a0 <MX_TIM3_Init+0x94>)
 8002938:	2200      	movs	r2, #0
 800293a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 800293c:	4b18      	ldr	r3, [pc, #96]	@ (80029a0 <MX_TIM3_Init+0x94>)
 800293e:	2263      	movs	r2, #99	@ 0x63
 8002940:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002942:	4b17      	ldr	r3, [pc, #92]	@ (80029a0 <MX_TIM3_Init+0x94>)
 8002944:	2200      	movs	r2, #0
 8002946:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002948:	4b15      	ldr	r3, [pc, #84]	@ (80029a0 <MX_TIM3_Init+0x94>)
 800294a:	2200      	movs	r2, #0
 800294c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800294e:	4814      	ldr	r0, [pc, #80]	@ (80029a0 <MX_TIM3_Init+0x94>)
 8002950:	f006 fc80 	bl	8009254 <HAL_TIM_Base_Init>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d001      	beq.n	800295e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800295a:	f000 f96d 	bl	8002c38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800295e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002962:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002964:	f107 0308 	add.w	r3, r7, #8
 8002968:	4619      	mov	r1, r3
 800296a:	480d      	ldr	r0, [pc, #52]	@ (80029a0 <MX_TIM3_Init+0x94>)
 800296c:	f007 f804 	bl	8009978 <HAL_TIM_ConfigClockSource>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002976:	f000 f95f 	bl	8002c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800297a:	2300      	movs	r3, #0
 800297c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800297e:	2300      	movs	r3, #0
 8002980:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002982:	463b      	mov	r3, r7
 8002984:	4619      	mov	r1, r3
 8002986:	4806      	ldr	r0, [pc, #24]	@ (80029a0 <MX_TIM3_Init+0x94>)
 8002988:	f007 fc02 	bl	800a190 <HAL_TIMEx_MasterConfigSynchronization>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002992:	f000 f951 	bl	8002c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002996:	bf00      	nop
 8002998:	3718      	adds	r7, #24
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	2000081c 	.word	0x2000081c
 80029a4:	40000400 	.word	0x40000400

080029a8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b096      	sub	sp, #88	@ 0x58
 80029ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80029ae:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80029b2:	2200      	movs	r2, #0
 80029b4:	601a      	str	r2, [r3, #0]
 80029b6:	605a      	str	r2, [r3, #4]
 80029b8:	609a      	str	r2, [r3, #8]
 80029ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029bc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80029c0:	2200      	movs	r2, #0
 80029c2:	601a      	str	r2, [r3, #0]
 80029c4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80029c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029ca:	2200      	movs	r2, #0
 80029cc:	601a      	str	r2, [r3, #0]
 80029ce:	605a      	str	r2, [r3, #4]
 80029d0:	609a      	str	r2, [r3, #8]
 80029d2:	60da      	str	r2, [r3, #12]
 80029d4:	611a      	str	r2, [r3, #16]
 80029d6:	615a      	str	r2, [r3, #20]
 80029d8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80029da:	1d3b      	adds	r3, r7, #4
 80029dc:	2220      	movs	r2, #32
 80029de:	2100      	movs	r1, #0
 80029e0:	4618      	mov	r0, r3
 80029e2:	f00c fb96 	bl	800f112 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80029e6:	4b4a      	ldr	r3, [pc, #296]	@ (8002b10 <MX_TIM8_Init+0x168>)
 80029e8:	4a4a      	ldr	r2, [pc, #296]	@ (8002b14 <MX_TIM8_Init+0x16c>)
 80029ea:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 80029ec:	4b48      	ldr	r3, [pc, #288]	@ (8002b10 <MX_TIM8_Init+0x168>)
 80029ee:	2253      	movs	r2, #83	@ 0x53
 80029f0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029f2:	4b47      	ldr	r3, [pc, #284]	@ (8002b10 <MX_TIM8_Init+0x168>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 19999;
 80029f8:	4b45      	ldr	r3, [pc, #276]	@ (8002b10 <MX_TIM8_Init+0x168>)
 80029fa:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80029fe:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a00:	4b43      	ldr	r3, [pc, #268]	@ (8002b10 <MX_TIM8_Init+0x168>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002a06:	4b42      	ldr	r3, [pc, #264]	@ (8002b10 <MX_TIM8_Init+0x168>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a0c:	4b40      	ldr	r3, [pc, #256]	@ (8002b10 <MX_TIM8_Init+0x168>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002a12:	483f      	ldr	r0, [pc, #252]	@ (8002b10 <MX_TIM8_Init+0x168>)
 8002a14:	f006 fc1e 	bl	8009254 <HAL_TIM_Base_Init>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d001      	beq.n	8002a22 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8002a1e:	f000 f90b 	bl	8002c38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a26:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002a28:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	4838      	ldr	r0, [pc, #224]	@ (8002b10 <MX_TIM8_Init+0x168>)
 8002a30:	f006 ffa2 	bl	8009978 <HAL_TIM_ConfigClockSource>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d001      	beq.n	8002a3e <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8002a3a:	f000 f8fd 	bl	8002c38 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002a3e:	4834      	ldr	r0, [pc, #208]	@ (8002b10 <MX_TIM8_Init+0x168>)
 8002a40:	f006 fc57 	bl	80092f2 <HAL_TIM_PWM_Init>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d001      	beq.n	8002a4e <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8002a4a:	f000 f8f5 	bl	8002c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a52:	2300      	movs	r3, #0
 8002a54:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002a56:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	482c      	ldr	r0, [pc, #176]	@ (8002b10 <MX_TIM8_Init+0x168>)
 8002a5e:	f007 fb97 	bl	800a190 <HAL_TIMEx_MasterConfigSynchronization>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d001      	beq.n	8002a6c <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8002a68:	f000 f8e6 	bl	8002c38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a6c:	2360      	movs	r3, #96	@ 0x60
 8002a6e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002a70:	2300      	movs	r3, #0
 8002a72:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a74:	2300      	movs	r3, #0
 8002a76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002a80:	2300      	movs	r3, #0
 8002a82:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002a84:	2300      	movs	r3, #0
 8002a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	4619      	mov	r1, r3
 8002a90:	481f      	ldr	r0, [pc, #124]	@ (8002b10 <MX_TIM8_Init+0x168>)
 8002a92:	f006 feaf 	bl	80097f4 <HAL_TIM_PWM_ConfigChannel>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d001      	beq.n	8002aa0 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8002a9c:	f000 f8cc 	bl	8002c38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002aa0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002aa4:	2204      	movs	r2, #4
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	4819      	ldr	r0, [pc, #100]	@ (8002b10 <MX_TIM8_Init+0x168>)
 8002aaa:	f006 fea3 	bl	80097f4 <HAL_TIM_PWM_ConfigChannel>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d001      	beq.n	8002ab8 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8002ab4:	f000 f8c0 	bl	8002c38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002ab8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002abc:	2208      	movs	r2, #8
 8002abe:	4619      	mov	r1, r3
 8002ac0:	4813      	ldr	r0, [pc, #76]	@ (8002b10 <MX_TIM8_Init+0x168>)
 8002ac2:	f006 fe97 	bl	80097f4 <HAL_TIM_PWM_ConfigChannel>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d001      	beq.n	8002ad0 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 8002acc:	f000 f8b4 	bl	8002c38 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002adc:	2300      	movs	r3, #0
 8002ade:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002ae4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002ae8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002aea:	2300      	movs	r3, #0
 8002aec:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002aee:	1d3b      	adds	r3, r7, #4
 8002af0:	4619      	mov	r1, r3
 8002af2:	4807      	ldr	r0, [pc, #28]	@ (8002b10 <MX_TIM8_Init+0x168>)
 8002af4:	f007 fbc8 	bl	800a288 <HAL_TIMEx_ConfigBreakDeadTime>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d001      	beq.n	8002b02 <MX_TIM8_Init+0x15a>
  {
    Error_Handler();
 8002afe:	f000 f89b 	bl	8002c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002b02:	4803      	ldr	r0, [pc, #12]	@ (8002b10 <MX_TIM8_Init+0x168>)
 8002b04:	f002 ff90 	bl	8005a28 <HAL_TIM_MspPostInit>

}
 8002b08:	bf00      	nop
 8002b0a:	3758      	adds	r7, #88	@ 0x58
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	20000864 	.word	0x20000864
 8002b14:	40010400 	.word	0x40010400

08002b18 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002b1c:	4b11      	ldr	r3, [pc, #68]	@ (8002b64 <MX_USART2_UART_Init+0x4c>)
 8002b1e:	4a12      	ldr	r2, [pc, #72]	@ (8002b68 <MX_USART2_UART_Init+0x50>)
 8002b20:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002b22:	4b10      	ldr	r3, [pc, #64]	@ (8002b64 <MX_USART2_UART_Init+0x4c>)
 8002b24:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002b28:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002b2a:	4b0e      	ldr	r3, [pc, #56]	@ (8002b64 <MX_USART2_UART_Init+0x4c>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002b30:	4b0c      	ldr	r3, [pc, #48]	@ (8002b64 <MX_USART2_UART_Init+0x4c>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002b36:	4b0b      	ldr	r3, [pc, #44]	@ (8002b64 <MX_USART2_UART_Init+0x4c>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002b3c:	4b09      	ldr	r3, [pc, #36]	@ (8002b64 <MX_USART2_UART_Init+0x4c>)
 8002b3e:	220c      	movs	r2, #12
 8002b40:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b42:	4b08      	ldr	r3, [pc, #32]	@ (8002b64 <MX_USART2_UART_Init+0x4c>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b48:	4b06      	ldr	r3, [pc, #24]	@ (8002b64 <MX_USART2_UART_Init+0x4c>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002b4e:	4805      	ldr	r0, [pc, #20]	@ (8002b64 <MX_USART2_UART_Init+0x4c>)
 8002b50:	f007 fc00 	bl	800a354 <HAL_UART_Init>
 8002b54:	4603      	mov	r3, r0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d001      	beq.n	8002b5e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002b5a:	f000 f86d 	bl	8002c38 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002b5e:	bf00      	nop
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	200008ac 	.word	0x200008ac
 8002b68:	40004400 	.word	0x40004400

08002b6c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002b72:	2300      	movs	r3, #0
 8002b74:	607b      	str	r3, [r7, #4]
 8002b76:	4b10      	ldr	r3, [pc, #64]	@ (8002bb8 <MX_DMA_Init+0x4c>)
 8002b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b7a:	4a0f      	ldr	r2, [pc, #60]	@ (8002bb8 <MX_DMA_Init+0x4c>)
 8002b7c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002b80:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b82:	4b0d      	ldr	r3, [pc, #52]	@ (8002bb8 <MX_DMA_Init+0x4c>)
 8002b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b86:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b8a:	607b      	str	r3, [r7, #4]
 8002b8c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8002b8e:	2200      	movs	r2, #0
 8002b90:	2105      	movs	r1, #5
 8002b92:	2010      	movs	r0, #16
 8002b94:	f003 fb4b 	bl	800622e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002b98:	2010      	movs	r0, #16
 8002b9a:	f003 fb64 	bl	8006266 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	2105      	movs	r1, #5
 8002ba2:	2011      	movs	r0, #17
 8002ba4:	f003 fb43 	bl	800622e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002ba8:	2011      	movs	r0, #17
 8002baa:	f003 fb5c 	bl	8006266 <HAL_NVIC_EnableIRQ>

}
 8002bae:	bf00      	nop
 8002bb0:	3708      	adds	r7, #8
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	40023800 	.word	0x40023800

08002bbc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b085      	sub	sp, #20
 8002bc0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	60fb      	str	r3, [r7, #12]
 8002bc6:	4b17      	ldr	r3, [pc, #92]	@ (8002c24 <MX_GPIO_Init+0x68>)
 8002bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bca:	4a16      	ldr	r2, [pc, #88]	@ (8002c24 <MX_GPIO_Init+0x68>)
 8002bcc:	f043 0301 	orr.w	r3, r3, #1
 8002bd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bd2:	4b14      	ldr	r3, [pc, #80]	@ (8002c24 <MX_GPIO_Init+0x68>)
 8002bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd6:	f003 0301 	and.w	r3, r3, #1
 8002bda:	60fb      	str	r3, [r7, #12]
 8002bdc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bde:	2300      	movs	r3, #0
 8002be0:	60bb      	str	r3, [r7, #8]
 8002be2:	4b10      	ldr	r3, [pc, #64]	@ (8002c24 <MX_GPIO_Init+0x68>)
 8002be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be6:	4a0f      	ldr	r2, [pc, #60]	@ (8002c24 <MX_GPIO_Init+0x68>)
 8002be8:	f043 0304 	orr.w	r3, r3, #4
 8002bec:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bee:	4b0d      	ldr	r3, [pc, #52]	@ (8002c24 <MX_GPIO_Init+0x68>)
 8002bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bf2:	f003 0304 	and.w	r3, r3, #4
 8002bf6:	60bb      	str	r3, [r7, #8]
 8002bf8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	607b      	str	r3, [r7, #4]
 8002bfe:	4b09      	ldr	r3, [pc, #36]	@ (8002c24 <MX_GPIO_Init+0x68>)
 8002c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c02:	4a08      	ldr	r2, [pc, #32]	@ (8002c24 <MX_GPIO_Init+0x68>)
 8002c04:	f043 0302 	orr.w	r3, r3, #2
 8002c08:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c0a:	4b06      	ldr	r3, [pc, #24]	@ (8002c24 <MX_GPIO_Init+0x68>)
 8002c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c0e:	f003 0302 	and.w	r3, r3, #2
 8002c12:	607b      	str	r3, [r7, #4]
 8002c14:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002c16:	bf00      	nop
 8002c18:	3714      	adds	r7, #20
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
 8002c22:	bf00      	nop
 8002c24:	40023800 	.word	0x40023800

08002c28 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b082      	sub	sp, #8
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002c30:	2001      	movs	r0, #1
 8002c32:	f008 fdc5 	bl	800b7c0 <osDelay>
 8002c36:	e7fb      	b.n	8002c30 <StartDefaultTask+0x8>

08002c38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c3c:	b672      	cpsid	i
}
 8002c3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c40:	bf00      	nop
 8002c42:	e7fd      	b.n	8002c40 <Error_Handler+0x8>

08002c44 <crc_accumulate>:
 *
 * @param data new char to hash
 * @param crcAccum the already accumulated checksum
 **/
static inline void crc_accumulate(uint8_t data, uint16_t *crcAccum)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b085      	sub	sp, #20
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	6039      	str	r1, [r7, #0]
 8002c4e:	71fb      	strb	r3, [r7, #7]
        /*Accumulate one byte of data into the CRC*/
        uint8_t tmp;

        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	881b      	ldrh	r3, [r3, #0]
 8002c54:	b2da      	uxtb	r2, r3
 8002c56:	79fb      	ldrb	r3, [r7, #7]
 8002c58:	4053      	eors	r3, r2
 8002c5a:	73fb      	strb	r3, [r7, #15]
        tmp ^= (tmp<<4);
 8002c5c:	7bfb      	ldrb	r3, [r7, #15]
 8002c5e:	011b      	lsls	r3, r3, #4
 8002c60:	b25a      	sxtb	r2, r3
 8002c62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c66:	4053      	eors	r3, r2
 8002c68:	b25b      	sxtb	r3, r3
 8002c6a:	73fb      	strb	r3, [r7, #15]
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	881b      	ldrh	r3, [r3, #0]
 8002c70:	0a1b      	lsrs	r3, r3, #8
 8002c72:	b29b      	uxth	r3, r3
 8002c74:	b21a      	sxth	r2, r3
 8002c76:	7bfb      	ldrb	r3, [r7, #15]
 8002c78:	021b      	lsls	r3, r3, #8
 8002c7a:	b21b      	sxth	r3, r3
 8002c7c:	4053      	eors	r3, r2
 8002c7e:	b21a      	sxth	r2, r3
 8002c80:	7bfb      	ldrb	r3, [r7, #15]
 8002c82:	00db      	lsls	r3, r3, #3
 8002c84:	b21b      	sxth	r3, r3
 8002c86:	4053      	eors	r3, r2
 8002c88:	b21a      	sxth	r2, r3
 8002c8a:	7bfb      	ldrb	r3, [r7, #15]
 8002c8c:	091b      	lsrs	r3, r3, #4
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	b21b      	sxth	r3, r3
 8002c92:	4053      	eors	r3, r2
 8002c94:	b21b      	sxth	r3, r3
 8002c96:	b29a      	uxth	r2, r3
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	801a      	strh	r2, [r3, #0]
}
 8002c9c:	bf00      	nop
 8002c9e:	3714      	adds	r7, #20
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr

08002ca8 <crc_init>:
 * @brief Initialize the buffer for the MCRF4XX CRC16
 *
 * @param crcAccum the 16 bit MCRF4XX CRC16
 */
static inline void crc_init(uint16_t* crcAccum)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
        *crcAccum = X25_INIT_CRC;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002cb6:	801a      	strh	r2, [r3, #0]
}
 8002cb8:	bf00      	nop
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr

08002cc4 <crc_calculate>:
 * @param  pBuffer buffer containing the byte array to hash
 * @param  length  length of the byte array
 * @return the checksum over the buffer bytes
 **/
static inline uint16_t crc_calculate(const uint8_t* pBuffer, uint16_t length)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b084      	sub	sp, #16
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
 8002ccc:	460b      	mov	r3, r1
 8002cce:	807b      	strh	r3, [r7, #2]
        uint16_t crcTmp;
        crc_init(&crcTmp);
 8002cd0:	f107 030e 	add.w	r3, r7, #14
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f7ff ffe7 	bl	8002ca8 <crc_init>
	while (length--) {
 8002cda:	e009      	b.n	8002cf0 <crc_calculate+0x2c>
                crc_accumulate(*pBuffer++, &crcTmp);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	1c5a      	adds	r2, r3, #1
 8002ce0:	607a      	str	r2, [r7, #4]
 8002ce2:	781b      	ldrb	r3, [r3, #0]
 8002ce4:	f107 020e 	add.w	r2, r7, #14
 8002ce8:	4611      	mov	r1, r2
 8002cea:	4618      	mov	r0, r3
 8002cec:	f7ff ffaa 	bl	8002c44 <crc_accumulate>
	while (length--) {
 8002cf0:	887b      	ldrh	r3, [r7, #2]
 8002cf2:	1e5a      	subs	r2, r3, #1
 8002cf4:	807a      	strh	r2, [r7, #2]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d1f0      	bne.n	8002cdc <crc_calculate+0x18>
        }
        return crcTmp;
 8002cfa:	89fb      	ldrh	r3, [r7, #14]
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3710      	adds	r7, #16
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}

08002d04 <crc_accumulate_buffer>:
 *
 * @param data new bytes to hash
 * @param crcAccum the already accumulated checksum
 **/
static inline void crc_accumulate_buffer(uint16_t *crcAccum, const char *pBuffer, uint16_t length)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b086      	sub	sp, #24
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	60b9      	str	r1, [r7, #8]
 8002d0e:	4613      	mov	r3, r2
 8002d10:	80fb      	strh	r3, [r7, #6]
	const uint8_t *p = (const uint8_t *)pBuffer;
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	617b      	str	r3, [r7, #20]
	while (length--) {
 8002d16:	e007      	b.n	8002d28 <crc_accumulate_buffer+0x24>
                crc_accumulate(*p++, crcAccum);
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	1c5a      	adds	r2, r3, #1
 8002d1c:	617a      	str	r2, [r7, #20]
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	68f9      	ldr	r1, [r7, #12]
 8002d22:	4618      	mov	r0, r3
 8002d24:	f7ff ff8e 	bl	8002c44 <crc_accumulate>
	while (length--) {
 8002d28:	88fb      	ldrh	r3, [r7, #6]
 8002d2a:	1e5a      	subs	r2, r3, #1
 8002d2c:	80fa      	strh	r2, [r7, #6]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d1f2      	bne.n	8002d18 <crc_accumulate_buffer+0x14>
        }
}
 8002d32:	bf00      	nop
 8002d34:	bf00      	nop
 8002d36:	3718      	adds	r7, #24
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}

08002d3c <mavlink_sha256_init>:
    0x748f82ee, 0x78a5636f, 0x84c87814, 0x8cc70208,
    0x90befffa, 0xa4506ceb, 0xbef9a3f7, 0xc67178f2
};

MAVLINK_HELPER void mavlink_sha256_init(mavlink_sha256_ctx *m)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
    m->sz[0] = 0;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	601a      	str	r2, [r3, #0]
    m->sz[1] = 0;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	605a      	str	r2, [r3, #4]
    m->counter[0] = 0x6a09e667;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	4a0e      	ldr	r2, [pc, #56]	@ (8002d8c <mavlink_sha256_init+0x50>)
 8002d54:	609a      	str	r2, [r3, #8]
    m->counter[1] = 0xbb67ae85;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	4a0d      	ldr	r2, [pc, #52]	@ (8002d90 <mavlink_sha256_init+0x54>)
 8002d5a:	60da      	str	r2, [r3, #12]
    m->counter[2] = 0x3c6ef372;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	4a0d      	ldr	r2, [pc, #52]	@ (8002d94 <mavlink_sha256_init+0x58>)
 8002d60:	611a      	str	r2, [r3, #16]
    m->counter[3] = 0xa54ff53a;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	4a0c      	ldr	r2, [pc, #48]	@ (8002d98 <mavlink_sha256_init+0x5c>)
 8002d66:	615a      	str	r2, [r3, #20]
    m->counter[4] = 0x510e527f;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	4a0c      	ldr	r2, [pc, #48]	@ (8002d9c <mavlink_sha256_init+0x60>)
 8002d6c:	619a      	str	r2, [r3, #24]
    m->counter[5] = 0x9b05688c;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	4a0b      	ldr	r2, [pc, #44]	@ (8002da0 <mavlink_sha256_init+0x64>)
 8002d72:	61da      	str	r2, [r3, #28]
    m->counter[6] = 0x1f83d9ab;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	4a0b      	ldr	r2, [pc, #44]	@ (8002da4 <mavlink_sha256_init+0x68>)
 8002d78:	621a      	str	r2, [r3, #32]
    m->counter[7] = 0x5be0cd19;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4a0a      	ldr	r2, [pc, #40]	@ (8002da8 <mavlink_sha256_init+0x6c>)
 8002d7e:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002d80:	bf00      	nop
 8002d82:	370c      	adds	r7, #12
 8002d84:	46bd      	mov	sp, r7
 8002d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8a:	4770      	bx	lr
 8002d8c:	6a09e667 	.word	0x6a09e667
 8002d90:	bb67ae85 	.word	0xbb67ae85
 8002d94:	3c6ef372 	.word	0x3c6ef372
 8002d98:	a54ff53a 	.word	0xa54ff53a
 8002d9c:	510e527f 	.word	0x510e527f
 8002da0:	9b05688c 	.word	0x9b05688c
 8002da4:	1f83d9ab 	.word	0x1f83d9ab
 8002da8:	5be0cd19 	.word	0x5be0cd19

08002dac <mavlink_sha256_calc>:

static inline void mavlink_sha256_calc(mavlink_sha256_ctx *m, uint32_t *in)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b0cf      	sub	sp, #316	@ 0x13c
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002db6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002dba:	6018      	str	r0, [r3, #0]
 8002dbc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002dc0:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002dc4:	6019      	str	r1, [r3, #0]
    uint32_t AA, BB, CC, DD, EE, FF, GG, HH;
    uint32_t data[64];
    int i;

    AA = m->counter[0];
 8002dc6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002dca:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    BB = m->counter[1];
 8002dd6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002dda:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	68db      	ldr	r3, [r3, #12]
 8002de2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    CC = m->counter[2];
 8002de6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002dea:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	691b      	ldr	r3, [r3, #16]
 8002df2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    DD = m->counter[3];
 8002df6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002dfa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	695b      	ldr	r3, [r3, #20]
 8002e02:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    EE = m->counter[4];
 8002e06:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002e0a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	699b      	ldr	r3, [r3, #24]
 8002e12:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    FF = m->counter[5];
 8002e16:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002e1a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	69db      	ldr	r3, [r3, #28]
 8002e22:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GG = m->counter[6];
 8002e26:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002e2a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	6a1b      	ldr	r3, [r3, #32]
 8002e32:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HH = m->counter[7];
 8002e36:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002e3a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e42:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118

    for (i = 0; i < 16; ++i)
 8002e46:	2300      	movs	r3, #0
 8002e48:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002e4c:	e016      	b.n	8002e7c <mavlink_sha256_calc+0xd0>
	data[i] = in[i];
 8002e4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e52:	009b      	lsls	r3, r3, #2
 8002e54:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8002e58:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 8002e5c:	6812      	ldr	r2, [r2, #0]
 8002e5e:	4413      	add	r3, r2
 8002e60:	6819      	ldr	r1, [r3, #0]
 8002e62:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002e66:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002e6a:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002e6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 0; i < 16; ++i)
 8002e72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e76:	3301      	adds	r3, #1
 8002e78:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002e7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e80:	2b0f      	cmp	r3, #15
 8002e82:	dde4      	ble.n	8002e4e <mavlink_sha256_calc+0xa2>
    for (i = 16; i < 64; ++i)
 8002e84:	2310      	movs	r3, #16
 8002e86:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002e8a:	e069      	b.n	8002f60 <mavlink_sha256_calc+0x1b4>
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8002e8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e90:	1e9a      	subs	r2, r3, #2
 8002e92:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002e96:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002e9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e9e:	ea4f 4273 	mov.w	r2, r3, ror #17
 8002ea2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ea6:	1e99      	subs	r1, r3, #2
 8002ea8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002eac:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002eb0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002eb4:	ea4f 43f3 	mov.w	r3, r3, ror #19
 8002eb8:	405a      	eors	r2, r3
 8002eba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ebe:	1e99      	subs	r1, r3, #2
 8002ec0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002ec4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002ec8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002ecc:	0a9b      	lsrs	r3, r3, #10
 8002ece:	405a      	eors	r2, r3
 8002ed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ed4:	1fd9      	subs	r1, r3, #7
 8002ed6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002eda:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002ede:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002ee2:	441a      	add	r2, r3
	    sigma0(data[i-15]) + data[i - 16];
 8002ee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ee8:	f1a3 010f 	sub.w	r1, r3, #15
 8002eec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002ef0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002ef4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002ef8:	ea4f 11f3 	mov.w	r1, r3, ror #7
 8002efc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f00:	f1a3 000f 	sub.w	r0, r3, #15
 8002f04:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002f08:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002f0c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8002f10:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8002f14:	4059      	eors	r1, r3
 8002f16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f1a:	f1a3 000f 	sub.w	r0, r3, #15
 8002f1e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002f22:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002f26:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8002f2a:	08db      	lsrs	r3, r3, #3
 8002f2c:	404b      	eors	r3, r1
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8002f2e:	441a      	add	r2, r3
	    sigma0(data[i-15]) + data[i - 16];
 8002f30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f34:	f1a3 0110 	sub.w	r1, r3, #16
 8002f38:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002f3c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002f40:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002f44:	18d1      	adds	r1, r2, r3
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8002f46:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002f4a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002f4e:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002f52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 16; i < 64; ++i)
 8002f56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f5a:	3301      	adds	r3, #1
 8002f5c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002f60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f64:	2b3f      	cmp	r3, #63	@ 0x3f
 8002f66:	dd91      	ble.n	8002e8c <mavlink_sha256_calc+0xe0>

    for (i = 0; i < 64; i++) {
 8002f68:	2300      	movs	r3, #0
 8002f6a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002f6e:	e078      	b.n	8003062 <mavlink_sha256_calc+0x2b6>
	uint32_t T1, T2;

	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8002f70:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002f74:	ea4f 12b3 	mov.w	r2, r3, ror #6
 8002f78:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002f7c:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8002f80:	405a      	eors	r2, r3
 8002f82:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002f86:	ea4f 6373 	mov.w	r3, r3, ror #25
 8002f8a:	405a      	eors	r2, r3
 8002f8c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002f90:	441a      	add	r2, r3
 8002f92:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 8002f96:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002f9a:	4019      	ands	r1, r3
 8002f9c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002fa0:	43d8      	mvns	r0, r3
 8002fa2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002fa6:	4003      	ands	r3, r0
 8002fa8:	404b      	eors	r3, r1
 8002faa:	441a      	add	r2, r3
 8002fac:	496e      	ldr	r1, [pc, #440]	@ (8003168 <mavlink_sha256_calc+0x3bc>)
 8002fae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fb2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002fb6:	441a      	add	r2, r3
 8002fb8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002fbc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002fc0:	f8d7 1114 	ldr.w	r1, [r7, #276]	@ 0x114
 8002fc4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002fc8:	4413      	add	r3, r2
 8002fca:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 8002fce:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002fd2:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8002fd6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002fda:	ea4f 3373 	mov.w	r3, r3, ror #13
 8002fde:	405a      	eors	r2, r3
 8002fe0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002fe4:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8002fe8:	405a      	eors	r2, r3
 8002fea:	f8d7 1130 	ldr.w	r1, [r7, #304]	@ 0x130
 8002fee:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002ff2:	4059      	eors	r1, r3
 8002ff4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002ff8:	4019      	ands	r1, r3
 8002ffa:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 8002ffe:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8003002:	4003      	ands	r3, r0
 8003004:	404b      	eors	r3, r1
 8003006:	4413      	add	r3, r2
 8003008:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
			     
	HH = GG;
 800300c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003010:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
	GG = FF;
 8003014:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003018:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	FF = EE;
 800301c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8003020:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
	EE = DD + T1;
 8003024:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8003028:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800302c:	4413      	add	r3, r2
 800302e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	DD = CC;
 8003032:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8003036:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
	CC = BB;
 800303a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800303e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	BB = AA;
 8003042:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003046:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
	AA = T1 + T2;
 800304a:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 800304e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003052:	4413      	add	r3, r2
 8003054:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    for (i = 0; i < 64; i++) {
 8003058:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800305c:	3301      	adds	r3, #1
 800305e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8003062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003066:	2b3f      	cmp	r3, #63	@ 0x3f
 8003068:	dd82      	ble.n	8002f70 <mavlink_sha256_calc+0x1c4>
    }

    m->counter[0] += AA;
 800306a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800306e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	689a      	ldr	r2, [r3, #8]
 8003076:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800307a:	441a      	add	r2, r3
 800307c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8003080:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	609a      	str	r2, [r3, #8]
    m->counter[1] += BB;
 8003088:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800308c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	68da      	ldr	r2, [r3, #12]
 8003094:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8003098:	441a      	add	r2, r3
 800309a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800309e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	60da      	str	r2, [r3, #12]
    m->counter[2] += CC;
 80030a6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80030aa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	691a      	ldr	r2, [r3, #16]
 80030b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80030b6:	441a      	add	r2, r3
 80030b8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80030bc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	611a      	str	r2, [r3, #16]
    m->counter[3] += DD;
 80030c4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80030c8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	695a      	ldr	r2, [r3, #20]
 80030d0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80030d4:	441a      	add	r2, r3
 80030d6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80030da:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	615a      	str	r2, [r3, #20]
    m->counter[4] += EE;
 80030e2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80030e6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	699a      	ldr	r2, [r3, #24]
 80030ee:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80030f2:	441a      	add	r2, r3
 80030f4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80030f8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	619a      	str	r2, [r3, #24]
    m->counter[5] += FF;
 8003100:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8003104:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	69da      	ldr	r2, [r3, #28]
 800310c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003110:	441a      	add	r2, r3
 8003112:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8003116:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	61da      	str	r2, [r3, #28]
    m->counter[6] += GG;
 800311e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8003122:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	6a1a      	ldr	r2, [r3, #32]
 800312a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800312e:	441a      	add	r2, r3
 8003130:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8003134:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	621a      	str	r2, [r3, #32]
    m->counter[7] += HH;
 800313c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8003140:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003148:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800314c:	441a      	add	r2, r3
 800314e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8003152:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800315a:	bf00      	nop
 800315c:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr
 8003168:	080123b0 	.word	0x080123b0

0800316c <mavlink_sha256_update>:

MAVLINK_HELPER void mavlink_sha256_update(mavlink_sha256_ctx *m, const void *v, uint32_t len)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b09c      	sub	sp, #112	@ 0x70
 8003170:	af00      	add	r7, sp, #0
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	607a      	str	r2, [r7, #4]
    const unsigned char *p = (const unsigned char *)v;
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    uint32_t old_sz = m->sz[0];
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	65fb      	str	r3, [r7, #92]	@ 0x5c
    uint32_t offset;

    m->sz[0] += len * 8;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	00db      	lsls	r3, r3, #3
 800318a:	441a      	add	r2, r3
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	601a      	str	r2, [r3, #0]
    if (m->sz[0] < old_sz)
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003196:	429a      	cmp	r2, r3
 8003198:	d904      	bls.n	80031a4 <mavlink_sha256_update+0x38>
	++m->sz[1];
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	1c5a      	adds	r2, r3, #1
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	605a      	str	r2, [r3, #4]
    offset = (old_sz / 8) % 64;
 80031a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80031a6:	08db      	lsrs	r3, r3, #3
 80031a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80031ac:	66bb      	str	r3, [r7, #104]	@ 0x68
    while(len > 0){
 80031ae:	e057      	b.n	8003260 <mavlink_sha256_update+0xf4>
	uint32_t l = 64 - offset;
 80031b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80031b2:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 80031b6:	667b      	str	r3, [r7, #100]	@ 0x64
        if (len < l) {
 80031b8:	687a      	ldr	r2, [r7, #4]
 80031ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80031bc:	429a      	cmp	r2, r3
 80031be:	d201      	bcs.n	80031c4 <mavlink_sha256_update+0x58>
            l = len;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	667b      	str	r3, [r7, #100]	@ 0x64
        }
	memcpy(m->u.save_bytes + offset, p, l);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 80031ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80031cc:	4413      	add	r3, r2
 80031ce:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80031d0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80031d2:	4618      	mov	r0, r3
 80031d4:	f00c f81d 	bl	800f212 <memcpy>
	offset += l;
 80031d8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80031da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80031dc:	4413      	add	r3, r2
 80031de:	66bb      	str	r3, [r7, #104]	@ 0x68
	p += l;
 80031e0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80031e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80031e4:	4413      	add	r3, r2
 80031e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
	len -= l;
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	607b      	str	r3, [r7, #4]
	if(offset == 64){
 80031f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80031f2:	2b40      	cmp	r3, #64	@ 0x40
 80031f4:	d134      	bne.n	8003260 <mavlink_sha256_update+0xf4>
	    int i;
	    uint32_t current[16];
	    const uint32_t *u = m->u.save_u32;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	3328      	adds	r3, #40	@ 0x28
 80031fa:	65bb      	str	r3, [r7, #88]	@ 0x58
	    for (i = 0; i < 16; i++){
 80031fc:	2300      	movs	r3, #0
 80031fe:	663b      	str	r3, [r7, #96]	@ 0x60
 8003200:	e023      	b.n	800324a <mavlink_sha256_update+0xde>
                const uint8_t *p1 = (const uint8_t *)&u[i];
 8003202:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003208:	4413      	add	r3, r2
 800320a:	657b      	str	r3, [r7, #84]	@ 0x54
                uint8_t *p2 = (uint8_t *)&current[i];
 800320c:	f107 0210 	add.w	r2, r7, #16
 8003210:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	4413      	add	r3, r2
 8003216:	653b      	str	r3, [r7, #80]	@ 0x50
                p2[0] = p1[3];
 8003218:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800321a:	3303      	adds	r3, #3
 800321c:	781a      	ldrb	r2, [r3, #0]
 800321e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003220:	701a      	strb	r2, [r3, #0]
                p2[1] = p1[2];
 8003222:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003224:	1c9a      	adds	r2, r3, #2
 8003226:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003228:	3301      	adds	r3, #1
 800322a:	7812      	ldrb	r2, [r2, #0]
 800322c:	701a      	strb	r2, [r3, #0]
                p2[2] = p1[1];
 800322e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003230:	1c5a      	adds	r2, r3, #1
 8003232:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003234:	3302      	adds	r3, #2
 8003236:	7812      	ldrb	r2, [r2, #0]
 8003238:	701a      	strb	r2, [r3, #0]
                p2[3] = p1[0];
 800323a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800323c:	3303      	adds	r3, #3
 800323e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003240:	7812      	ldrb	r2, [r2, #0]
 8003242:	701a      	strb	r2, [r3, #0]
	    for (i = 0; i < 16; i++){
 8003244:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003246:	3301      	adds	r3, #1
 8003248:	663b      	str	r3, [r7, #96]	@ 0x60
 800324a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800324c:	2b0f      	cmp	r3, #15
 800324e:	ddd8      	ble.n	8003202 <mavlink_sha256_update+0x96>
	    }
	    mavlink_sha256_calc(m, current);
 8003250:	f107 0310 	add.w	r3, r7, #16
 8003254:	4619      	mov	r1, r3
 8003256:	68f8      	ldr	r0, [r7, #12]
 8003258:	f7ff fda8 	bl	8002dac <mavlink_sha256_calc>
	    offset = 0;
 800325c:	2300      	movs	r3, #0
 800325e:	66bb      	str	r3, [r7, #104]	@ 0x68
    while(len > 0){
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d1a4      	bne.n	80031b0 <mavlink_sha256_update+0x44>
	}
    }
}
 8003266:	bf00      	nop
 8003268:	bf00      	nop
 800326a:	3770      	adds	r7, #112	@ 0x70
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}

08003270 <mavlink_sha256_final_48>:

/*
  get first 48 bits of final sha256 hash
 */
MAVLINK_HELPER void mavlink_sha256_final_48(mavlink_sha256_ctx *m, uint8_t result[6])
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b098      	sub	sp, #96	@ 0x60
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	6039      	str	r1, [r7, #0]
    unsigned char zeros[72];
    unsigned offset = (m->sz[0] / 8) % 64;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	08db      	lsrs	r3, r3, #3
 8003280:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003284:	65fb      	str	r3, [r7, #92]	@ 0x5c
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 8003286:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003288:	f1c3 0377 	rsb	r3, r3, #119	@ 0x77
 800328c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003290:	3301      	adds	r3, #1
 8003292:	65bb      	str	r3, [r7, #88]	@ 0x58
    uint8_t *p = (uint8_t *)&m->counter[0];
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	3308      	adds	r3, #8
 8003298:	657b      	str	r3, [r7, #84]	@ 0x54
    
    *zeros = 0x80;
 800329a:	2380      	movs	r3, #128	@ 0x80
 800329c:	733b      	strb	r3, [r7, #12]
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 800329e:	f107 030c 	add.w	r3, r7, #12
 80032a2:	3301      	adds	r3, #1
 80032a4:	2247      	movs	r2, #71	@ 0x47
 80032a6:	2100      	movs	r1, #0
 80032a8:	4618      	mov	r0, r3
 80032aa:	f00b ff32 	bl	800f112 <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032b4:	3307      	adds	r3, #7
 80032b6:	b2d2      	uxtb	r2, r2
 80032b8:	3360      	adds	r3, #96	@ 0x60
 80032ba:	443b      	add	r3, r7
 80032bc:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	0a1a      	lsrs	r2, r3, #8
 80032c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032c8:	3306      	adds	r3, #6
 80032ca:	b2d2      	uxtb	r2, r2
 80032cc:	3360      	adds	r3, #96	@ 0x60
 80032ce:	443b      	add	r3, r7
 80032d0:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	0c1a      	lsrs	r2, r3, #16
 80032da:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032dc:	3305      	adds	r3, #5
 80032de:	b2d2      	uxtb	r2, r2
 80032e0:	3360      	adds	r3, #96	@ 0x60
 80032e2:	443b      	add	r3, r7
 80032e4:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	0e1a      	lsrs	r2, r3, #24
 80032ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032f0:	3304      	adds	r3, #4
 80032f2:	b2d2      	uxtb	r2, r2
 80032f4:	3360      	adds	r3, #96	@ 0x60
 80032f6:	443b      	add	r3, r7
 80032f8:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	685a      	ldr	r2, [r3, #4]
 8003300:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003302:	3303      	adds	r3, #3
 8003304:	b2d2      	uxtb	r2, r2
 8003306:	3360      	adds	r3, #96	@ 0x60
 8003308:	443b      	add	r3, r7
 800330a:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	0a1a      	lsrs	r2, r3, #8
 8003314:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003316:	3302      	adds	r3, #2
 8003318:	b2d2      	uxtb	r2, r2
 800331a:	3360      	adds	r3, #96	@ 0x60
 800331c:	443b      	add	r3, r7
 800331e:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	0c1a      	lsrs	r2, r3, #16
 8003328:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800332a:	3301      	adds	r3, #1
 800332c:	b2d2      	uxtb	r2, r2
 800332e:	3360      	adds	r3, #96	@ 0x60
 8003330:	443b      	add	r3, r7
 8003332:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	0e1b      	lsrs	r3, r3, #24
 800333c:	b2d9      	uxtb	r1, r3
 800333e:	f107 020c 	add.w	r2, r7, #12
 8003342:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003344:	4413      	add	r3, r2
 8003346:	460a      	mov	r2, r1
 8003348:	701a      	strb	r2, [r3, #0]

    mavlink_sha256_update(m, zeros, dstart + 8);
 800334a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800334c:	f103 0208 	add.w	r2, r3, #8
 8003350:	f107 030c 	add.w	r3, r7, #12
 8003354:	4619      	mov	r1, r3
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f7ff ff08 	bl	800316c <mavlink_sha256_update>

    // this ordering makes the result consistent with taking the first
    // 6 bytes of more conventional sha256 functions. It assumes
    // little-endian ordering of m->counter
    result[0] = p[3];
 800335c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800335e:	78da      	ldrb	r2, [r3, #3]
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	701a      	strb	r2, [r3, #0]
    result[1] = p[2];
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	3301      	adds	r3, #1
 8003368:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800336a:	7892      	ldrb	r2, [r2, #2]
 800336c:	701a      	strb	r2, [r3, #0]
    result[2] = p[1];
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	3302      	adds	r3, #2
 8003372:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003374:	7852      	ldrb	r2, [r2, #1]
 8003376:	701a      	strb	r2, [r3, #0]
    result[3] = p[0];
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	3303      	adds	r3, #3
 800337c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800337e:	7812      	ldrb	r2, [r2, #0]
 8003380:	701a      	strb	r2, [r3, #0]
    result[4] = p[7];
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	3304      	adds	r3, #4
 8003386:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003388:	79d2      	ldrb	r2, [r2, #7]
 800338a:	701a      	strb	r2, [r3, #0]
    result[5] = p[6];
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	3305      	adds	r3, #5
 8003390:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003392:	7992      	ldrb	r2, [r2, #6]
 8003394:	701a      	strb	r2, [r3, #0]
}
 8003396:	bf00      	nop
 8003398:	3760      	adds	r7, #96	@ 0x60
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
	...

080033a0 <mavlink_get_channel_status>:
/*
 * Internal function to give access to the channel status for each channel
 */
#ifndef MAVLINK_GET_CHANNEL_STATUS
MAVLINK_HELPER mavlink_status_t* mavlink_get_channel_status(uint8_t chan)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b083      	sub	sp, #12
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	4603      	mov	r3, r0
 80033a8:	71fb      	strb	r3, [r7, #7]
	// No m_mavlink_status array defined in function,
	// has to be defined externally
#else
	static mavlink_status_t m_mavlink_status[MAVLINK_COMM_NUM_BUFFERS];
#endif
	return &m_mavlink_status[chan];
 80033aa:	79fa      	ldrb	r2, [r7, #7]
 80033ac:	4613      	mov	r3, r2
 80033ae:	005b      	lsls	r3, r3, #1
 80033b0:	4413      	add	r3, r2
 80033b2:	00db      	lsls	r3, r3, #3
 80033b4:	4a03      	ldr	r2, [pc, #12]	@ (80033c4 <mavlink_get_channel_status+0x24>)
 80033b6:	4413      	add	r3, r2
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	370c      	adds	r7, #12
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr
 80033c4:	200012d4 	.word	0x200012d4

080033c8 <mavlink_get_channel_buffer>:
/*
 * Internal function to give access to the channel buffer for each channel
 */
#ifndef MAVLINK_GET_CHANNEL_BUFFER
MAVLINK_HELPER mavlink_message_t* mavlink_get_channel_buffer(uint8_t chan)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	4603      	mov	r3, r0
 80033d0:	71fb      	strb	r3, [r7, #7]
	// No m_mavlink_buffer array defined in function,
	// has to be defined externally
#else
	static mavlink_message_t m_mavlink_buffer[MAVLINK_COMM_NUM_BUFFERS];
#endif
	return &m_mavlink_buffer[chan];
 80033d2:	79fb      	ldrb	r3, [r7, #7]
 80033d4:	f240 1223 	movw	r2, #291	@ 0x123
 80033d8:	fb02 f303 	mul.w	r3, r2, r3
 80033dc:	4a03      	ldr	r2, [pc, #12]	@ (80033ec <mavlink_get_channel_buffer+0x24>)
 80033de:	4413      	add	r3, r2
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	370c      	adds	r7, #12
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr
 80033ec:	20000e48 	.word	0x20000e48

080033f0 <mavlink_sign_packet>:
MAVLINK_HELPER uint8_t mavlink_sign_packet(mavlink_signing_t *signing,
					   uint8_t signature[MAVLINK_SIGNATURE_BLOCK_LEN],
					   const uint8_t *header, uint8_t header_len,
					   const uint8_t *packet, uint8_t packet_len,
					   const uint8_t crc[2])
{
 80033f0:	b5b0      	push	{r4, r5, r7, lr}
 80033f2:	b0a0      	sub	sp, #128	@ 0x80
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	60f8      	str	r0, [r7, #12]
 80033f8:	60b9      	str	r1, [r7, #8]
 80033fa:	607a      	str	r2, [r7, #4]
 80033fc:	70fb      	strb	r3, [r7, #3]
	mavlink_sha256_ctx ctx;
	union {
	    uint64_t t64;
	    uint8_t t8[8];
	} tstamp;
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d005      	beq.n	8003410 <mavlink_sign_packet+0x20>
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	781b      	ldrb	r3, [r3, #0]
 8003408:	f003 0301 	and.w	r3, r3, #1
 800340c:	2b00      	cmp	r3, #0
 800340e:	d101      	bne.n	8003414 <mavlink_sign_packet+0x24>
	    return 0;
 8003410:	2300      	movs	r3, #0
 8003412:	e04f      	b.n	80034b4 <mavlink_sign_packet+0xc4>
	}
	signature[0] = signing->link_id;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	785a      	ldrb	r2, [r3, #1]
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	701a      	strb	r2, [r3, #0]
	tstamp.t64 = signing->timestamp;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003422:	e9c7 2304 	strd	r2, r3, [r7, #16]
	memcpy(&signature[1], tstamp.t8, 6);
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	3301      	adds	r3, #1
 800342a:	f107 0110 	add.w	r1, r7, #16
 800342e:	2206      	movs	r2, #6
 8003430:	4618      	mov	r0, r3
 8003432:	f00b feee 	bl	800f212 <memcpy>
	signing->timestamp++;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800343c:	1c54      	adds	r4, r2, #1
 800343e:	f143 0500 	adc.w	r5, r3, #0
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	e9c3 4502 	strd	r4, r5, [r3, #8]
	
	mavlink_sha256_init(&ctx);
 8003448:	f107 0318 	add.w	r3, r7, #24
 800344c:	4618      	mov	r0, r3
 800344e:	f7ff fc75 	bl	8002d3c <mavlink_sha256_init>
	mavlink_sha256_update(&ctx, signing->secret_key, sizeof(signing->secret_key));
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	f103 0110 	add.w	r1, r3, #16
 8003458:	f107 0318 	add.w	r3, r7, #24
 800345c:	2220      	movs	r2, #32
 800345e:	4618      	mov	r0, r3
 8003460:	f7ff fe84 	bl	800316c <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, header, header_len);
 8003464:	78fa      	ldrb	r2, [r7, #3]
 8003466:	f107 0318 	add.w	r3, r7, #24
 800346a:	6879      	ldr	r1, [r7, #4]
 800346c:	4618      	mov	r0, r3
 800346e:	f7ff fe7d 	bl	800316c <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 8003472:	f897 2094 	ldrb.w	r2, [r7, #148]	@ 0x94
 8003476:	f107 0318 	add.w	r3, r7, #24
 800347a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800347e:	4618      	mov	r0, r3
 8003480:	f7ff fe74 	bl	800316c <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 8003484:	f107 0318 	add.w	r3, r7, #24
 8003488:	2202      	movs	r2, #2
 800348a:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 800348e:	4618      	mov	r0, r3
 8003490:	f7ff fe6c 	bl	800316c <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 8003494:	f107 0318 	add.w	r3, r7, #24
 8003498:	2207      	movs	r2, #7
 800349a:	68b9      	ldr	r1, [r7, #8]
 800349c:	4618      	mov	r0, r3
 800349e:	f7ff fe65 	bl	800316c <mavlink_sha256_update>
	mavlink_sha256_final_48(&ctx, &signature[7]);
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	1dda      	adds	r2, r3, #7
 80034a6:	f107 0318 	add.w	r3, r7, #24
 80034aa:	4611      	mov	r1, r2
 80034ac:	4618      	mov	r0, r3
 80034ae:	f7ff fedf 	bl	8003270 <mavlink_sha256_final_48>
	
	return MAVLINK_SIGNATURE_BLOCK_LEN;
 80034b2:	230d      	movs	r3, #13
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	3780      	adds	r7, #128	@ 0x80
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bdb0      	pop	{r4, r5, r7, pc}

080034bc <_mav_trim_payload>:
 * @param payload Serialised payload buffer.
 * @param length Length of full-width payload buffer.
 * @return Length of payload after zero-filled bytes are trimmed.
 */
MAVLINK_HELPER uint8_t _mav_trim_payload(const char *payload, uint8_t length)
{
 80034bc:	b480      	push	{r7}
 80034be:	b083      	sub	sp, #12
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
 80034c4:	460b      	mov	r3, r1
 80034c6:	70fb      	strb	r3, [r7, #3]
	while (length > 1 && payload[length-1] == 0) {
 80034c8:	e002      	b.n	80034d0 <_mav_trim_payload+0x14>
		length--;
 80034ca:	78fb      	ldrb	r3, [r7, #3]
 80034cc:	3b01      	subs	r3, #1
 80034ce:	70fb      	strb	r3, [r7, #3]
	while (length > 1 && payload[length-1] == 0) {
 80034d0:	78fb      	ldrb	r3, [r7, #3]
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d906      	bls.n	80034e4 <_mav_trim_payload+0x28>
 80034d6:	78fb      	ldrb	r3, [r7, #3]
 80034d8:	3b01      	subs	r3, #1
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	4413      	add	r3, r2
 80034de:	781b      	ldrb	r3, [r3, #0]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d0f2      	beq.n	80034ca <_mav_trim_payload+0xe>
	}
	return length;
 80034e4:	78fb      	ldrb	r3, [r7, #3]
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	370c      	adds	r7, #12
 80034ea:	46bd      	mov	sp, r7
 80034ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f0:	4770      	bx	lr
	...

080034f4 <mavlink_signature_check>:
 * @brief check a signature block for a packet
 */
MAVLINK_HELPER bool mavlink_signature_check(mavlink_signing_t *signing,
					    mavlink_signing_streams_t *signing_streams,
					    const mavlink_message_t *msg)
{
 80034f4:	b5b0      	push	{r4, r5, r7, lr}
 80034f6:	b0aa      	sub	sp, #168	@ 0xa8
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	60f8      	str	r0, [r7, #12]
 80034fc:	60b9      	str	r1, [r7, #8]
 80034fe:	607a      	str	r2, [r7, #4]
	if (signing == NULL) {
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d101      	bne.n	800350a <mavlink_signature_check+0x16>
		return true;
 8003506:	2301      	movs	r3, #1
 8003508:	e13e      	b.n	8003788 <mavlink_signature_check+0x294>
	}
        const uint8_t *p = (const uint8_t *)&msg->magic;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	3302      	adds	r3, #2
 800350e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
	const uint8_t *psig = msg->signature;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 8003518:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        const uint8_t *incoming_signature = psig+7;
 800351c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003520:	3307      	adds	r3, #7
 8003522:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
	mavlink_sha256_ctx ctx;
	uint8_t signature[6];
	uint16_t i;
        
	mavlink_sha256_init(&ctx);
 8003526:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800352a:	4618      	mov	r0, r3
 800352c:	f7ff fc06 	bl	8002d3c <mavlink_sha256_init>
	mavlink_sha256_update(&ctx, signing->secret_key, sizeof(signing->secret_key));
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f103 0110 	add.w	r1, r3, #16
 8003536:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800353a:	2220      	movs	r2, #32
 800353c:	4618      	mov	r0, r3
 800353e:	f7ff fe15 	bl	800316c <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, p, MAVLINK_NUM_HEADER_BYTES);
 8003542:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003546:	220a      	movs	r2, #10
 8003548:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 800354c:	4618      	mov	r0, r3
 800354e:	f7ff fe0d 	bl	800316c <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, _MAV_PAYLOAD(msg), msg->len);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	f103 010c 	add.w	r1, r3, #12
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	78db      	ldrb	r3, [r3, #3]
 800355c:	461a      	mov	r2, r3
 800355e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003562:	4618      	mov	r0, r3
 8003564:	f7ff fe02 	bl	800316c <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, msg->ck, 2);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	f503 718a 	add.w	r1, r3, #276	@ 0x114
 800356e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003572:	2202      	movs	r2, #2
 8003574:	4618      	mov	r0, r3
 8003576:	f7ff fdf9 	bl	800316c <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, psig, 1+6);
 800357a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800357e:	2207      	movs	r2, #7
 8003580:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8003584:	4618      	mov	r0, r3
 8003586:	f7ff fdf1 	bl	800316c <mavlink_sha256_update>
	mavlink_sha256_final_48(&ctx, signature);
 800358a:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800358e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003592:	4611      	mov	r1, r2
 8003594:	4618      	mov	r0, r3
 8003596:	f7ff fe6b 	bl	8003270 <mavlink_sha256_final_48>
        if (memcmp(signature, incoming_signature, 6) != 0) {
 800359a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800359e:	2206      	movs	r2, #6
 80035a0:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 80035a4:	4618      	mov	r0, r3
 80035a6:	f00b fda4 	bl	800f0f2 <memcmp>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d005      	beq.n	80035bc <mavlink_signature_check+0xc8>
                signing->last_status = MAVLINK_SIGNING_STATUS_BAD_SIGNATURE;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2202      	movs	r2, #2
 80035b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
		return false;
 80035b8:	2300      	movs	r3, #0
 80035ba:	e0e5      	b.n	8003788 <mavlink_signature_check+0x294>
	// now check timestamp
	union tstamp {
	    uint64_t t64;
	    uint8_t t8[8];
	} tstamp;
	uint8_t link_id = psig[0];
 80035bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80035c0:	781b      	ldrb	r3, [r3, #0]
 80035c2:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
	tstamp.t64 = 0;
 80035c6:	f04f 0200 	mov.w	r2, #0
 80035ca:	f04f 0300 	mov.w	r3, #0
 80035ce:	e9c7 2306 	strd	r2, r3, [r7, #24]
	memcpy(tstamp.t8, psig+1, 6);
 80035d2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80035d6:	1c59      	adds	r1, r3, #1
 80035d8:	f107 0318 	add.w	r3, r7, #24
 80035dc:	2206      	movs	r2, #6
 80035de:	4618      	mov	r0, r3
 80035e0:	f00b fe17 	bl	800f212 <memcpy>

	if (signing_streams == NULL) {
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d105      	bne.n	80035f6 <mavlink_signature_check+0x102>
                signing->last_status = MAVLINK_SIGNING_STATUS_NO_STREAMS;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2203      	movs	r2, #3
 80035ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                return false;
 80035f2:	2300      	movs	r3, #0
 80035f4:	e0c8      	b.n	8003788 <mavlink_signature_check+0x294>
	}
	
	// find stream
	for (i=0; i<signing_streams->num_signing_streams; i++) {
 80035f6:	2300      	movs	r3, #0
 80035f8:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
 80035fc:	e02b      	b.n	8003656 <mavlink_signature_check+0x162>
		if (msg->sysid == signing_streams->stream[i].sysid &&
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	79d9      	ldrb	r1, [r3, #7]
 8003602:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 8003606:	68b8      	ldr	r0, [r7, #8]
 8003608:	4613      	mov	r3, r2
 800360a:	00db      	lsls	r3, r3, #3
 800360c:	4413      	add	r3, r2
 800360e:	4403      	add	r3, r0
 8003610:	3303      	adds	r3, #3
 8003612:	781b      	ldrb	r3, [r3, #0]
 8003614:	4299      	cmp	r1, r3
 8003616:	d119      	bne.n	800364c <mavlink_signature_check+0x158>
		    msg->compid == signing_streams->stream[i].compid &&
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	7a19      	ldrb	r1, [r3, #8]
 800361c:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 8003620:	68b8      	ldr	r0, [r7, #8]
 8003622:	4613      	mov	r3, r2
 8003624:	00db      	lsls	r3, r3, #3
 8003626:	4413      	add	r3, r2
 8003628:	4403      	add	r3, r0
 800362a:	3304      	adds	r3, #4
 800362c:	781b      	ldrb	r3, [r3, #0]
		if (msg->sysid == signing_streams->stream[i].sysid &&
 800362e:	4299      	cmp	r1, r3
 8003630:	d10c      	bne.n	800364c <mavlink_signature_check+0x158>
		    link_id == signing_streams->stream[i].link_id) {
 8003632:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 8003636:	68b9      	ldr	r1, [r7, #8]
 8003638:	4613      	mov	r3, r2
 800363a:	00db      	lsls	r3, r3, #3
 800363c:	4413      	add	r3, r2
 800363e:	440b      	add	r3, r1
 8003640:	3302      	adds	r3, #2
 8003642:	781b      	ldrb	r3, [r3, #0]
		    msg->compid == signing_streams->stream[i].compid &&
 8003644:	f897 2097 	ldrb.w	r2, [r7, #151]	@ 0x97
 8003648:	429a      	cmp	r2, r3
 800364a:	d00b      	beq.n	8003664 <mavlink_signature_check+0x170>
	for (i=0; i<signing_streams->num_signing_streams; i++) {
 800364c:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8003650:	3301      	adds	r3, #1
 8003652:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	881b      	ldrh	r3, [r3, #0]
 800365a:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 800365e:	429a      	cmp	r2, r3
 8003660:	d3cd      	bcc.n	80035fe <mavlink_signature_check+0x10a>
 8003662:	e000      	b.n	8003666 <mavlink_signature_check+0x172>
			break;
 8003664:	bf00      	nop
		}
	}
	if (i == signing_streams->num_signing_streams) {
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	881b      	ldrh	r3, [r3, #0]
 800366a:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 800366e:	429a      	cmp	r2, r3
 8003670:	d146      	bne.n	8003700 <mavlink_signature_check+0x20c>
		if (signing_streams->num_signing_streams >= MAVLINK_MAX_SIGNING_STREAMS) {
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	881b      	ldrh	r3, [r3, #0]
 8003676:	2b0f      	cmp	r3, #15
 8003678:	d905      	bls.n	8003686 <mavlink_signature_check+0x192>
			// over max number of streams
                        signing->last_status = MAVLINK_SIGNING_STATUS_TOO_MANY_STREAMS;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2204      	movs	r2, #4
 800367e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                        return false;
 8003682:	2300      	movs	r3, #0
 8003684:	e080      	b.n	8003788 <mavlink_signature_check+0x294>
		}
		// new stream. Only accept if timestamp is not more than 1 minute old
		if (tstamp.t64 + 6000*1000UL < signing->timestamp) {
 8003686:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800368a:	4941      	ldr	r1, [pc, #260]	@ (8003790 <mavlink_signature_check+0x29c>)
 800368c:	1854      	adds	r4, r2, r1
 800368e:	f143 0500 	adc.w	r5, r3, #0
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003698:	4294      	cmp	r4, r2
 800369a:	eb75 0303 	sbcs.w	r3, r5, r3
 800369e:	d205      	bcs.n	80036ac <mavlink_signature_check+0x1b8>
                        signing->last_status = MAVLINK_SIGNING_STATUS_OLD_TIMESTAMP;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2205      	movs	r2, #5
 80036a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                        return false;
 80036a8:	2300      	movs	r3, #0
 80036aa:	e06d      	b.n	8003788 <mavlink_signature_check+0x294>
		}
		// add new stream
		signing_streams->stream[i].sysid = msg->sysid;
 80036ac:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	79d8      	ldrb	r0, [r3, #7]
 80036b4:	68b9      	ldr	r1, [r7, #8]
 80036b6:	4613      	mov	r3, r2
 80036b8:	00db      	lsls	r3, r3, #3
 80036ba:	4413      	add	r3, r2
 80036bc:	440b      	add	r3, r1
 80036be:	3303      	adds	r3, #3
 80036c0:	4602      	mov	r2, r0
 80036c2:	701a      	strb	r2, [r3, #0]
		signing_streams->stream[i].compid = msg->compid;
 80036c4:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	7a18      	ldrb	r0, [r3, #8]
 80036cc:	68b9      	ldr	r1, [r7, #8]
 80036ce:	4613      	mov	r3, r2
 80036d0:	00db      	lsls	r3, r3, #3
 80036d2:	4413      	add	r3, r2
 80036d4:	440b      	add	r3, r1
 80036d6:	3304      	adds	r3, #4
 80036d8:	4602      	mov	r2, r0
 80036da:	701a      	strb	r2, [r3, #0]
		signing_streams->stream[i].link_id = link_id;
 80036dc:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 80036e0:	68b9      	ldr	r1, [r7, #8]
 80036e2:	4613      	mov	r3, r2
 80036e4:	00db      	lsls	r3, r3, #3
 80036e6:	4413      	add	r3, r2
 80036e8:	440b      	add	r3, r1
 80036ea:	3302      	adds	r3, #2
 80036ec:	f897 2097 	ldrb.w	r2, [r7, #151]	@ 0x97
 80036f0:	701a      	strb	r2, [r3, #0]
		signing_streams->num_signing_streams++;
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	881b      	ldrh	r3, [r3, #0]
 80036f6:	3301      	adds	r3, #1
 80036f8:	b29a      	uxth	r2, r3
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	801a      	strh	r2, [r3, #0]
 80036fe:	e021      	b.n	8003744 <mavlink_signature_check+0x250>
	} else {
		union tstamp last_tstamp;
		last_tstamp.t64 = 0;
 8003700:	f04f 0200 	mov.w	r2, #0
 8003704:	f04f 0300 	mov.w	r3, #0
 8003708:	e9c7 2304 	strd	r2, r3, [r7, #16]
		memcpy(last_tstamp.t8, signing_streams->stream[i].timestamp_bytes, 6);
 800370c:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 8003710:	4613      	mov	r3, r2
 8003712:	00db      	lsls	r3, r3, #3
 8003714:	4413      	add	r3, r2
 8003716:	68ba      	ldr	r2, [r7, #8]
 8003718:	4413      	add	r3, r2
 800371a:	1d59      	adds	r1, r3, #5
 800371c:	f107 0310 	add.w	r3, r7, #16
 8003720:	2206      	movs	r2, #6
 8003722:	4618      	mov	r0, r3
 8003724:	f00b fd75 	bl	800f212 <memcpy>
		if (tstamp.t64 <= last_tstamp.t64) {
 8003728:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800372c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003730:	4290      	cmp	r0, r2
 8003732:	eb71 0303 	sbcs.w	r3, r1, r3
 8003736:	d305      	bcc.n	8003744 <mavlink_signature_check+0x250>
			// repeating old timestamp
                        signing->last_status = MAVLINK_SIGNING_STATUS_REPLAY;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2206      	movs	r2, #6
 800373c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                        return false;
 8003740:	2300      	movs	r3, #0
 8003742:	e021      	b.n	8003788 <mavlink_signature_check+0x294>
		}
	}

	// remember last timestamp
	memcpy(signing_streams->stream[i].timestamp_bytes, psig+1, 6);
 8003744:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 8003748:	4613      	mov	r3, r2
 800374a:	00db      	lsls	r3, r3, #3
 800374c:	4413      	add	r3, r2
 800374e:	68ba      	ldr	r2, [r7, #8]
 8003750:	4413      	add	r3, r2
 8003752:	1d58      	adds	r0, r3, #5
 8003754:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003758:	3301      	adds	r3, #1
 800375a:	2206      	movs	r2, #6
 800375c:	4619      	mov	r1, r3
 800375e:	f00b fd58 	bl	800f212 <memcpy>

	// our next timestamp must be at least this timestamp
	if (tstamp.t64 > signing->timestamp) {
 8003762:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003766:	68f9      	ldr	r1, [r7, #12]
 8003768:	e9d1 0102 	ldrd	r0, r1, [r1, #8]
 800376c:	4290      	cmp	r0, r2
 800376e:	eb71 0303 	sbcs.w	r3, r1, r3
 8003772:	d204      	bcs.n	800377e <mavlink_signature_check+0x28a>
		signing->timestamp = tstamp.t64;
 8003774:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003778:	68f9      	ldr	r1, [r7, #12]
 800377a:	e9c1 2302 	strd	r2, r3, [r1, #8]
	}
        signing->last_status = MAVLINK_SIGNING_STATUS_OK;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2201      	movs	r2, #1
 8003782:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        return true;
 8003786:	2301      	movs	r3, #1
}
 8003788:	4618      	mov	r0, r3
 800378a:	37a8      	adds	r7, #168	@ 0xa8
 800378c:	46bd      	mov	sp, r7
 800378e:	bdb0      	pop	{r4, r5, r7, pc}
 8003790:	005b8d80 	.word	0x005b8d80

08003794 <mavlink_finalize_message_buffer>:
 * @param system_id Id of the sending (this) system, 1-127
 * @param length Message length
 */
MAVLINK_HELPER uint16_t mavlink_finalize_message_buffer(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id,
						      mavlink_status_t* status, uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
 8003794:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003796:	b08f      	sub	sp, #60	@ 0x3c
 8003798:	af04      	add	r7, sp, #16
 800379a:	60f8      	str	r0, [r7, #12]
 800379c:	607b      	str	r3, [r7, #4]
 800379e:	460b      	mov	r3, r1
 80037a0:	72fb      	strb	r3, [r7, #11]
 80037a2:	4613      	mov	r3, r2
 80037a4:	72bb      	strb	r3, [r7, #10]
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	7b1b      	ldrb	r3, [r3, #12]
 80037aa:	f003 0302 	and.w	r3, r3, #2
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	bf14      	ite	ne
 80037b2:	2301      	movne	r3, #1
 80037b4:	2300      	moveq	r3, #0
 80037b6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
#ifndef MAVLINK_NO_SIGN_PACKET
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 80037ba:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80037be:	f083 0301 	eor.w	r3, r3, #1
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d00c      	beq.n	80037e2 <mavlink_finalize_message_buffer+0x4e>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	691b      	ldr	r3, [r3, #16]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d008      	beq.n	80037e2 <mavlink_finalize_message_buffer+0x4e>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	691b      	ldr	r3, [r3, #16]
 80037d4:	781b      	ldrb	r3, [r3, #0]
 80037d6:	f003 0301 	and.w	r3, r3, #1
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d001      	beq.n	80037e2 <mavlink_finalize_message_buffer+0x4e>
 80037de:	2301      	movs	r3, #1
 80037e0:	e000      	b.n	80037e4 <mavlink_finalize_message_buffer+0x50>
 80037e2:	2300      	movs	r3, #0
 80037e4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80037e8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80037ec:	f003 0301 	and.w	r3, r3, #1
 80037f0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
#else
	bool signing = false;
#endif
	uint8_t signature_len = signing? MAVLINK_SIGNATURE_BLOCK_LEN : 0;
 80037f4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d001      	beq.n	8003800 <mavlink_finalize_message_buffer+0x6c>
 80037fc:	230d      	movs	r3, #13
 80037fe:	e000      	b.n	8003802 <mavlink_finalize_message_buffer+0x6e>
 8003800:	2300      	movs	r3, #0
 8003802:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        uint8_t header_len = MAVLINK_CORE_HEADER_LEN+1;
 8003806:	230a      	movs	r3, #10
 8003808:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t buf[MAVLINK_CORE_HEADER_LEN+1];
	if (mavlink1) {
 800380c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003810:	2b00      	cmp	r3, #0
 8003812:	d006      	beq.n	8003822 <mavlink_finalize_message_buffer+0x8e>
		msg->magic = MAVLINK_STX_MAVLINK1;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	22fe      	movs	r2, #254	@ 0xfe
 8003818:	709a      	strb	r2, [r3, #2]
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 800381a:	2306      	movs	r3, #6
 800381c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003820:	e002      	b.n	8003828 <mavlink_finalize_message_buffer+0x94>
	} else {
		msg->magic = MAVLINK_STX;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	22fd      	movs	r2, #253	@ 0xfd
 8003826:	709a      	strb	r2, [r3, #2]
	}
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8003828:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800382c:	2b00      	cmp	r3, #0
 800382e:	d10a      	bne.n	8003846 <mavlink_finalize_message_buffer+0xb2>
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	330c      	adds	r3, #12
 8003834:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8003838:	4611      	mov	r1, r2
 800383a:	4618      	mov	r0, r3
 800383c:	f7ff fe3e 	bl	80034bc <_mav_trim_payload>
 8003840:	4603      	mov	r3, r0
 8003842:	461a      	mov	r2, r3
 8003844:	e001      	b.n	800384a <mavlink_finalize_message_buffer+0xb6>
 8003846:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	70da      	strb	r2, [r3, #3]
	msg->sysid = system_id;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	7afa      	ldrb	r2, [r7, #11]
 8003852:	71da      	strb	r2, [r3, #7]
	msg->compid = component_id;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	7aba      	ldrb	r2, [r7, #10]
 8003858:	721a      	strb	r2, [r3, #8]
	msg->incompat_flags = 0;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2200      	movs	r2, #0
 800385e:	711a      	strb	r2, [r3, #4]
	if (signing) {
 8003860:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003864:	2b00      	cmp	r3, #0
 8003866:	d006      	beq.n	8003876 <mavlink_finalize_message_buffer+0xe2>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	791b      	ldrb	r3, [r3, #4]
 800386c:	f043 0301 	orr.w	r3, r3, #1
 8003870:	b2da      	uxtb	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	711a      	strb	r2, [r3, #4]
	}
	msg->compat_flags = 0;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2200      	movs	r2, #0
 800387a:	715a      	strb	r2, [r3, #5]
	msg->seq = status->current_tx_seq;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	799a      	ldrb	r2, [r3, #6]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	719a      	strb	r2, [r3, #6]
	status->current_tx_seq = status->current_tx_seq + 1;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	799b      	ldrb	r3, [r3, #6]
 8003888:	3301      	adds	r3, #1
 800388a:	b2da      	uxtb	r2, r3
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	719a      	strb	r2, [r3, #6]

	// form the header as a byte array for the crc
	buf[0] = msg->magic;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	789b      	ldrb	r3, [r3, #2]
 8003894:	763b      	strb	r3, [r7, #24]
	buf[1] = msg->len;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	78db      	ldrb	r3, [r3, #3]
 800389a:	767b      	strb	r3, [r7, #25]
	if (mavlink1) {
 800389c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d013      	beq.n	80038cc <mavlink_finalize_message_buffer+0x138>
		buf[2] = msg->seq;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	799b      	ldrb	r3, [r3, #6]
 80038a8:	76bb      	strb	r3, [r7, #26]
		buf[3] = msg->sysid;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	79db      	ldrb	r3, [r3, #7]
 80038ae:	76fb      	strb	r3, [r7, #27]
		buf[4] = msg->compid;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	7a1b      	ldrb	r3, [r3, #8]
 80038b4:	773b      	strb	r3, [r7, #28]
		buf[5] = msg->msgid & 0xFF;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	7a5a      	ldrb	r2, [r3, #9]
 80038ba:	7a99      	ldrb	r1, [r3, #10]
 80038bc:	0209      	lsls	r1, r1, #8
 80038be:	430a      	orrs	r2, r1
 80038c0:	7adb      	ldrb	r3, [r3, #11]
 80038c2:	041b      	lsls	r3, r3, #16
 80038c4:	4313      	orrs	r3, r2
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	777b      	strb	r3, [r7, #29]
 80038ca:	e030      	b.n	800392e <mavlink_finalize_message_buffer+0x19a>
	} else {
		buf[2] = msg->incompat_flags;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	791b      	ldrb	r3, [r3, #4]
 80038d0:	76bb      	strb	r3, [r7, #26]
		buf[3] = msg->compat_flags;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	795b      	ldrb	r3, [r3, #5]
 80038d6:	76fb      	strb	r3, [r7, #27]
		buf[4] = msg->seq;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	799b      	ldrb	r3, [r3, #6]
 80038dc:	773b      	strb	r3, [r7, #28]
		buf[5] = msg->sysid;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	79db      	ldrb	r3, [r3, #7]
 80038e2:	777b      	strb	r3, [r7, #29]
		buf[6] = msg->compid;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	7a1b      	ldrb	r3, [r3, #8]
 80038e8:	77bb      	strb	r3, [r7, #30]
		buf[7] = msg->msgid & 0xFF;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	7a5a      	ldrb	r2, [r3, #9]
 80038ee:	7a99      	ldrb	r1, [r3, #10]
 80038f0:	0209      	lsls	r1, r1, #8
 80038f2:	430a      	orrs	r2, r1
 80038f4:	7adb      	ldrb	r3, [r3, #11]
 80038f6:	041b      	lsls	r3, r3, #16
 80038f8:	4313      	orrs	r3, r2
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	77fb      	strb	r3, [r7, #31]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	7a5a      	ldrb	r2, [r3, #9]
 8003902:	7a99      	ldrb	r1, [r3, #10]
 8003904:	0209      	lsls	r1, r1, #8
 8003906:	430a      	orrs	r2, r1
 8003908:	7adb      	ldrb	r3, [r3, #11]
 800390a:	041b      	lsls	r3, r3, #16
 800390c:	4313      	orrs	r3, r2
 800390e:	121b      	asrs	r3, r3, #8
 8003910:	b2db      	uxtb	r3, r3
 8003912:	f887 3020 	strb.w	r3, [r7, #32]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	7a5a      	ldrb	r2, [r3, #9]
 800391a:	7a99      	ldrb	r1, [r3, #10]
 800391c:	0209      	lsls	r1, r1, #8
 800391e:	430a      	orrs	r2, r1
 8003920:	7adb      	ldrb	r3, [r3, #11]
 8003922:	041b      	lsls	r3, r3, #16
 8003924:	4313      	orrs	r3, r2
 8003926:	141b      	asrs	r3, r3, #16
 8003928:	b2db      	uxtb	r3, r3
 800392a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	}
	
	uint16_t checksum = crc_calculate(&buf[1], header_len-1);
 800392e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003932:	b29b      	uxth	r3, r3
 8003934:	3b01      	subs	r3, #1
 8003936:	b29a      	uxth	r2, r3
 8003938:	f107 0318 	add.w	r3, r7, #24
 800393c:	3301      	adds	r3, #1
 800393e:	4611      	mov	r1, r2
 8003940:	4618      	mov	r0, r3
 8003942:	f7ff f9bf 	bl	8002cc4 <crc_calculate>
 8003946:	4603      	mov	r3, r0
 8003948:	82fb      	strh	r3, [r7, #22]
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	f103 010c 	add.w	r1, r3, #12
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	78db      	ldrb	r3, [r3, #3]
 8003954:	461a      	mov	r2, r3
 8003956:	f107 0316 	add.w	r3, r7, #22
 800395a:	4618      	mov	r0, r3
 800395c:	f7ff f9d2 	bl	8002d04 <crc_accumulate_buffer>
	crc_accumulate(crc_extra, &checksum);
 8003960:	f107 0216 	add.w	r2, r7, #22
 8003964:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8003968:	4611      	mov	r1, r2
 800396a:	4618      	mov	r0, r3
 800396c:	f7ff f96a 	bl	8002c44 <crc_accumulate>
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 8003970:	8af9      	ldrh	r1, [r7, #22]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	330c      	adds	r3, #12
 8003976:	68fa      	ldr	r2, [r7, #12]
 8003978:	78d2      	ldrb	r2, [r2, #3]
 800397a:	4413      	add	r3, r2
 800397c:	b2ca      	uxtb	r2, r1
 800397e:	701a      	strb	r2, [r3, #0]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 8003980:	8afb      	ldrh	r3, [r7, #22]
 8003982:	0a1b      	lsrs	r3, r3, #8
 8003984:	b299      	uxth	r1, r3
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	f103 020c 	add.w	r2, r3, #12
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	78db      	ldrb	r3, [r3, #3]
 8003990:	3301      	adds	r3, #1
 8003992:	4413      	add	r3, r2
 8003994:	b2ca      	uxtb	r2, r1
 8003996:	701a      	strb	r2, [r3, #0]

	msg->checksum = checksum;
 8003998:	8afa      	ldrh	r2, [r7, #22]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	801a      	strh	r2, [r3, #0]

#ifndef MAVLINK_NO_SIGN_PACKET
	if (signing) {
 800399e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d01a      	beq.n	80039dc <mavlink_finalize_message_buffer+0x248>
		mavlink_sign_packet(status->signing,
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	691c      	ldr	r4, [r3, #16]
				    msg->signature,
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	f503 758b 	add.w	r5, r3, #278	@ 0x116
				    (const uint8_t *)buf, header_len,
				    (const uint8_t *)_MAV_PAYLOAD(msg), msg->len,
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	330c      	adds	r3, #12
		mavlink_sign_packet(status->signing,
 80039b4:	68fa      	ldr	r2, [r7, #12]
 80039b6:	78d2      	ldrb	r2, [r2, #3]
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 80039b8:	68f9      	ldr	r1, [r7, #12]
 80039ba:	310c      	adds	r1, #12
 80039bc:	68f8      	ldr	r0, [r7, #12]
 80039be:	78c0      	ldrb	r0, [r0, #3]
		mavlink_sign_packet(status->signing,
 80039c0:	4401      	add	r1, r0
 80039c2:	f897 6027 	ldrb.w	r6, [r7, #39]	@ 0x27
 80039c6:	f107 0018 	add.w	r0, r7, #24
 80039ca:	9102      	str	r1, [sp, #8]
 80039cc:	9201      	str	r2, [sp, #4]
 80039ce:	9300      	str	r3, [sp, #0]
 80039d0:	4633      	mov	r3, r6
 80039d2:	4602      	mov	r2, r0
 80039d4:	4629      	mov	r1, r5
 80039d6:	4620      	mov	r0, r4
 80039d8:	f7ff fd0a 	bl	80033f0 <mavlink_sign_packet>
	}
#endif

	return msg->len + header_len + 2 + signature_len;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	78db      	ldrb	r3, [r3, #3]
 80039e0:	461a      	mov	r2, r3
 80039e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039e6:	b29b      	uxth	r3, r3
 80039e8:	4413      	add	r3, r2
 80039ea:	b29a      	uxth	r2, r3
 80039ec:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80039f0:	b29b      	uxth	r3, r3
 80039f2:	4413      	add	r3, r2
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	3302      	adds	r3, #2
 80039f8:	b29b      	uxth	r3, r3
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	372c      	adds	r7, #44	@ 0x2c
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003a02 <mavlink_finalize_message_chan>:

MAVLINK_HELPER uint16_t mavlink_finalize_message_chan(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id,
						      uint8_t chan, uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
 8003a02:	b580      	push	{r7, lr}
 8003a04:	b088      	sub	sp, #32
 8003a06:	af04      	add	r7, sp, #16
 8003a08:	6078      	str	r0, [r7, #4]
 8003a0a:	4608      	mov	r0, r1
 8003a0c:	4611      	mov	r1, r2
 8003a0e:	461a      	mov	r2, r3
 8003a10:	4603      	mov	r3, r0
 8003a12:	70fb      	strb	r3, [r7, #3]
 8003a14:	460b      	mov	r3, r1
 8003a16:	70bb      	strb	r3, [r7, #2]
 8003a18:	4613      	mov	r3, r2
 8003a1a:	707b      	strb	r3, [r7, #1]
	mavlink_status_t *status = mavlink_get_channel_status(chan);
 8003a1c:	787b      	ldrb	r3, [r7, #1]
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f7ff fcbe 	bl	80033a0 <mavlink_get_channel_status>
 8003a24:	60f8      	str	r0, [r7, #12]
	return mavlink_finalize_message_buffer(msg, system_id, component_id, status, min_length, length, crc_extra);
 8003a26:	78ba      	ldrb	r2, [r7, #2]
 8003a28:	78f9      	ldrb	r1, [r7, #3]
 8003a2a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003a2e:	9302      	str	r3, [sp, #8]
 8003a30:	7f3b      	ldrb	r3, [r7, #28]
 8003a32:	9301      	str	r3, [sp, #4]
 8003a34:	7e3b      	ldrb	r3, [r7, #24]
 8003a36:	9300      	str	r3, [sp, #0]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f7ff feaa 	bl	8003794 <mavlink_finalize_message_buffer>
 8003a40:	4603      	mov	r3, r0
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3710      	adds	r7, #16
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}

08003a4a <mavlink_finalize_message>:
/**
 * @brief Finalize a MAVLink message with MAVLINK_COMM_0 as default channel
 */
MAVLINK_HELPER uint16_t mavlink_finalize_message(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id, 
						 uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
 8003a4a:	b580      	push	{r7, lr}
 8003a4c:	b086      	sub	sp, #24
 8003a4e:	af04      	add	r7, sp, #16
 8003a50:	6078      	str	r0, [r7, #4]
 8003a52:	4608      	mov	r0, r1
 8003a54:	4611      	mov	r1, r2
 8003a56:	461a      	mov	r2, r3
 8003a58:	4603      	mov	r3, r0
 8003a5a:	70fb      	strb	r3, [r7, #3]
 8003a5c:	460b      	mov	r3, r1
 8003a5e:	70bb      	strb	r3, [r7, #2]
 8003a60:	4613      	mov	r3, r2
 8003a62:	707b      	strb	r3, [r7, #1]
    return mavlink_finalize_message_chan(msg, system_id, component_id, MAVLINK_COMM_0, min_length, length, crc_extra);
 8003a64:	78ba      	ldrb	r2, [r7, #2]
 8003a66:	78f9      	ldrb	r1, [r7, #3]
 8003a68:	7d3b      	ldrb	r3, [r7, #20]
 8003a6a:	9302      	str	r3, [sp, #8]
 8003a6c:	7c3b      	ldrb	r3, [r7, #16]
 8003a6e:	9301      	str	r3, [sp, #4]
 8003a70:	787b      	ldrb	r3, [r7, #1]
 8003a72:	9300      	str	r3, [sp, #0]
 8003a74:	2300      	movs	r3, #0
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f7ff ffc3 	bl	8003a02 <mavlink_finalize_message_chan>
 8003a7c:	4603      	mov	r3, r0
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3708      	adds	r7, #8
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}

08003a86 <_mav_parse_error>:

static inline void _mav_parse_error(mavlink_status_t *status)
{
 8003a86:	b480      	push	{r7}
 8003a88:	b083      	sub	sp, #12
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	6078      	str	r0, [r7, #4]
    status->parse_error++;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	789b      	ldrb	r3, [r3, #2]
 8003a92:	3301      	adds	r3, #1
 8003a94:	b2da      	uxtb	r2, r3
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	709a      	strb	r2, [r3, #2]
}
 8003a9a:	bf00      	nop
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr

08003aa6 <mavlink_start_checksum>:
	int32_t int32;
};


MAVLINK_HELPER void mavlink_start_checksum(mavlink_message_t* msg)
{
 8003aa6:	b580      	push	{r7, lr}
 8003aa8:	b084      	sub	sp, #16
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	6078      	str	r0, [r7, #4]
	uint16_t crcTmp = 0;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	81fb      	strh	r3, [r7, #14]
	crc_init(&crcTmp);
 8003ab2:	f107 030e 	add.w	r3, r7, #14
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	f7ff f8f6 	bl	8002ca8 <crc_init>
	msg->checksum = crcTmp;
 8003abc:	89fa      	ldrh	r2, [r7, #14]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	801a      	strh	r2, [r3, #0]
}
 8003ac2:	bf00      	nop
 8003ac4:	3710      	adds	r7, #16
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}

08003aca <mavlink_update_checksum>:

MAVLINK_HELPER void mavlink_update_checksum(mavlink_message_t* msg, uint8_t c)
{
 8003aca:	b580      	push	{r7, lr}
 8003acc:	b084      	sub	sp, #16
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	6078      	str	r0, [r7, #4]
 8003ad2:	460b      	mov	r3, r1
 8003ad4:	70fb      	strb	r3, [r7, #3]
	uint16_t checksum = msg->checksum;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	881b      	ldrh	r3, [r3, #0]
 8003ada:	b29b      	uxth	r3, r3
 8003adc:	81fb      	strh	r3, [r7, #14]
	crc_accumulate(c, &checksum);
 8003ade:	f107 020e 	add.w	r2, r7, #14
 8003ae2:	78fb      	ldrb	r3, [r7, #3]
 8003ae4:	4611      	mov	r1, r2
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f7ff f8ac 	bl	8002c44 <crc_accumulate>
	msg->checksum = checksum;
 8003aec:	89fa      	ldrh	r2, [r7, #14]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	801a      	strh	r2, [r3, #0]
}
 8003af2:	bf00      	nop
 8003af4:	3710      	adds	r7, #16
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}
	...

08003afc <mavlink_get_msg_entry>:
/*
  return the crc_entry value for a msgid
*/
#ifndef MAVLINK_GET_MSG_ENTRY
MAVLINK_HELPER const mavlink_msg_entry_t *mavlink_get_msg_entry(uint32_t msgid)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b087      	sub	sp, #28
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
	static const mavlink_msg_entry_t mavlink_message_crcs[] = MAVLINK_MESSAGE_CRCS;
        /*
	  use a bisection search to find the right entry. A perfect hash may be better
	  Note that this assumes the table is sorted by msgid
	*/
        uint32_t low=0, high=sizeof(mavlink_message_crcs)/sizeof(mavlink_message_crcs[0]) - 1;
 8003b04:	2300      	movs	r3, #0
 8003b06:	617b      	str	r3, [r7, #20]
 8003b08:	f240 1377 	movw	r3, #375	@ 0x177
 8003b0c:	613b      	str	r3, [r7, #16]
        while (low < high) {
 8003b0e:	e025      	b.n	8003b5c <mavlink_get_msg_entry+0x60>
            uint32_t mid = (low+1+high)/2;
 8003b10:	697a      	ldr	r2, [r7, #20]
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	4413      	add	r3, r2
 8003b16:	3301      	adds	r3, #1
 8003b18:	085b      	lsrs	r3, r3, #1
 8003b1a:	60fb      	str	r3, [r7, #12]
            if (msgid < mavlink_message_crcs[mid].msgid) {
 8003b1c:	491e      	ldr	r1, [pc, #120]	@ (8003b98 <mavlink_get_msg_entry+0x9c>)
 8003b1e:	68fa      	ldr	r2, [r7, #12]
 8003b20:	4613      	mov	r3, r2
 8003b22:	005b      	lsls	r3, r3, #1
 8003b24:	4413      	add	r3, r2
 8003b26:	009b      	lsls	r3, r3, #2
 8003b28:	440b      	add	r3, r1
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d203      	bcs.n	8003b3a <mavlink_get_msg_entry+0x3e>
                high = mid-1;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	3b01      	subs	r3, #1
 8003b36:	613b      	str	r3, [r7, #16]
                continue;
 8003b38:	e010      	b.n	8003b5c <mavlink_get_msg_entry+0x60>
            }
            if (msgid > mavlink_message_crcs[mid].msgid) {
 8003b3a:	4917      	ldr	r1, [pc, #92]	@ (8003b98 <mavlink_get_msg_entry+0x9c>)
 8003b3c:	68fa      	ldr	r2, [r7, #12]
 8003b3e:	4613      	mov	r3, r2
 8003b40:	005b      	lsls	r3, r3, #1
 8003b42:	4413      	add	r3, r2
 8003b44:	009b      	lsls	r3, r3, #2
 8003b46:	440b      	add	r3, r1
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	687a      	ldr	r2, [r7, #4]
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d902      	bls.n	8003b56 <mavlink_get_msg_entry+0x5a>
                low = mid;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	617b      	str	r3, [r7, #20]
                continue;
 8003b54:	e002      	b.n	8003b5c <mavlink_get_msg_entry+0x60>
            }
            low = mid;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	617b      	str	r3, [r7, #20]
            break;
 8003b5a:	e003      	b.n	8003b64 <mavlink_get_msg_entry+0x68>
        while (low < high) {
 8003b5c:	697a      	ldr	r2, [r7, #20]
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d3d5      	bcc.n	8003b10 <mavlink_get_msg_entry+0x14>
        }
        if (mavlink_message_crcs[low].msgid != msgid) {
 8003b64:	490c      	ldr	r1, [pc, #48]	@ (8003b98 <mavlink_get_msg_entry+0x9c>)
 8003b66:	697a      	ldr	r2, [r7, #20]
 8003b68:	4613      	mov	r3, r2
 8003b6a:	005b      	lsls	r3, r3, #1
 8003b6c:	4413      	add	r3, r2
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	440b      	add	r3, r1
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	687a      	ldr	r2, [r7, #4]
 8003b76:	429a      	cmp	r2, r3
 8003b78:	d001      	beq.n	8003b7e <mavlink_get_msg_entry+0x82>
            // msgid is not in the table
            return NULL;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	e006      	b.n	8003b8c <mavlink_get_msg_entry+0x90>
        }
        return &mavlink_message_crcs[low];
 8003b7e:	697a      	ldr	r2, [r7, #20]
 8003b80:	4613      	mov	r3, r2
 8003b82:	005b      	lsls	r3, r3, #1
 8003b84:	4413      	add	r3, r2
 8003b86:	009b      	lsls	r3, r3, #2
 8003b88:	4a03      	ldr	r2, [pc, #12]	@ (8003b98 <mavlink_get_msg_entry+0x9c>)
 8003b8a:	4413      	add	r3, r2
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	371c      	adds	r7, #28
 8003b90:	46bd      	mov	sp, r7
 8003b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b96:	4770      	bx	lr
 8003b98:	080124b0 	.word	0x080124b0

08003b9c <mavlink_frame_char_buffer>:
MAVLINK_HELPER uint8_t mavlink_frame_char_buffer(mavlink_message_t* rxmsg, 
                                                 mavlink_status_t* status,
                                                 uint8_t c, 
                                                 mavlink_message_t* r_message, 
                                                 mavlink_status_t* r_mavlink_status)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b088      	sub	sp, #32
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	60f8      	str	r0, [r7, #12]
 8003ba4:	60b9      	str	r1, [r7, #8]
 8003ba6:	603b      	str	r3, [r7, #0]
 8003ba8:	4613      	mov	r3, r2
 8003baa:	71fb      	strb	r3, [r7, #7]

	status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	701a      	strb	r2, [r3, #0]

	switch (status->parse_state)
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	78db      	ldrb	r3, [r3, #3]
 8003bb6:	2b0f      	cmp	r3, #15
 8003bb8:	f200 826c 	bhi.w	8004094 <mavlink_frame_char_buffer+0x4f8>
 8003bbc:	a201      	add	r2, pc, #4	@ (adr r2, 8003bc4 <mavlink_frame_char_buffer+0x28>)
 8003bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bc2:	bf00      	nop
 8003bc4:	08003c05 	.word	0x08003c05
 8003bc8:	08003c05 	.word	0x08003c05
 8003bcc:	08003c63 	.word	0x08003c63
 8003bd0:	08003cc9 	.word	0x08003cc9
 8003bd4:	08003cfd 	.word	0x08003cfd
 8003bd8:	08003d15 	.word	0x08003d15
 8003bdc:	08003d2d 	.word	0x08003d2d
 8003be0:	08003d45 	.word	0x08003d45
 8003be4:	08003d5d 	.word	0x08003d5d
 8003be8:	08003db7 	.word	0x08003db7
 8003bec:	08003e03 	.word	0x08003e03
 8003bf0:	08003e5f 	.word	0x08003e5f
 8003bf4:	08003e97 	.word	0x08003e97
 8003bf8:	08003f23 	.word	0x08003f23
 8003bfc:	08003f23 	.word	0x08003f23
 8003c00:	08003fdf 	.word	0x08003fdf
	{
	case MAVLINK_PARSE_STATE_UNINIT:
	case MAVLINK_PARSE_STATE_IDLE:
		if (c == MAVLINK_STX)
 8003c04:	79fb      	ldrb	r3, [r7, #7]
 8003c06:	2bfd      	cmp	r3, #253	@ 0xfd
 8003c08:	d113      	bne.n	8003c32 <mavlink_frame_char_buffer+0x96>
		{
			status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	2202      	movs	r2, #2
 8003c0e:	70da      	strb	r2, [r3, #3]
			rxmsg->len = 0;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2200      	movs	r2, #0
 8003c14:	70da      	strb	r2, [r3, #3]
			rxmsg->magic = c;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	79fa      	ldrb	r2, [r7, #7]
 8003c1a:	709a      	strb	r2, [r3, #2]
                        status->flags &= ~MAVLINK_STATUS_FLAG_IN_MAVLINK1;
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	7b1b      	ldrb	r3, [r3, #12]
 8003c20:	f023 0301 	bic.w	r3, r3, #1
 8003c24:	b2da      	uxtb	r2, r3
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	731a      	strb	r2, [r3, #12]
			mavlink_start_checksum(rxmsg);
 8003c2a:	68f8      	ldr	r0, [r7, #12]
 8003c2c:	f7ff ff3b 	bl	8003aa6 <mavlink_start_checksum>
			rxmsg->len = 0;
			rxmsg->magic = c;
                        status->flags |= MAVLINK_STATUS_FLAG_IN_MAVLINK1;
			mavlink_start_checksum(rxmsg);
		}
		break;
 8003c30:	e227      	b.n	8004082 <mavlink_frame_char_buffer+0x4e6>
		} else if (c == MAVLINK_STX_MAVLINK1)
 8003c32:	79fb      	ldrb	r3, [r7, #7]
 8003c34:	2bfe      	cmp	r3, #254	@ 0xfe
 8003c36:	f040 8224 	bne.w	8004082 <mavlink_frame_char_buffer+0x4e6>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	2202      	movs	r2, #2
 8003c3e:	70da      	strb	r2, [r3, #3]
			rxmsg->len = 0;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2200      	movs	r2, #0
 8003c44:	70da      	strb	r2, [r3, #3]
			rxmsg->magic = c;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	79fa      	ldrb	r2, [r7, #7]
 8003c4a:	709a      	strb	r2, [r3, #2]
                        status->flags |= MAVLINK_STATUS_FLAG_IN_MAVLINK1;
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	7b1b      	ldrb	r3, [r3, #12]
 8003c50:	f043 0301 	orr.w	r3, r3, #1
 8003c54:	b2da      	uxtb	r2, r3
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	731a      	strb	r2, [r3, #12]
			mavlink_start_checksum(rxmsg);
 8003c5a:	68f8      	ldr	r0, [r7, #12]
 8003c5c:	f7ff ff23 	bl	8003aa6 <mavlink_start_checksum>
		break;
 8003c60:	e20f      	b.n	8004082 <mavlink_frame_char_buffer+0x4e6>

	case MAVLINK_PARSE_STATE_GOT_STX:
			if (status->msg_received 
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	781b      	ldrb	r3, [r3, #0]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d00f      	beq.n	8003c8a <mavlink_frame_char_buffer+0xee>
#if (MAVLINK_MAX_PAYLOAD_LEN < 255)
				|| c > MAVLINK_MAX_PAYLOAD_LEN
#endif
				)
		{
			status->buffer_overrun++;
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	785b      	ldrb	r3, [r3, #1]
 8003c6e:	3301      	adds	r3, #1
 8003c70:	b2da      	uxtb	r2, r3
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	705a      	strb	r2, [r3, #1]
			_mav_parse_error(status);
 8003c76:	68b8      	ldr	r0, [r7, #8]
 8003c78:	f7ff ff05 	bl	8003a86 <_mav_parse_error>
			status->msg_received = 0;
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	701a      	strb	r2, [r3, #0]
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	2201      	movs	r2, #1
 8003c86:	70da      	strb	r2, [r3, #3]
                            status->parse_state = MAVLINK_PARSE_STATE_GOT_COMPAT_FLAGS;
                        } else {
                            status->parse_state = MAVLINK_PARSE_STATE_GOT_LENGTH;
                        }
		}
		break;
 8003c88:	e204      	b.n	8004094 <mavlink_frame_char_buffer+0x4f8>
			rxmsg->len = c;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	79fa      	ldrb	r2, [r7, #7]
 8003c8e:	70da      	strb	r2, [r3, #3]
			status->packet_idx = 0;
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	2200      	movs	r2, #0
 8003c94:	711a      	strb	r2, [r3, #4]
			mavlink_update_checksum(rxmsg, c);
 8003c96:	79fb      	ldrb	r3, [r7, #7]
 8003c98:	4619      	mov	r1, r3
 8003c9a:	68f8      	ldr	r0, [r7, #12]
 8003c9c:	f7ff ff15 	bl	8003aca <mavlink_update_checksum>
                        if (status->flags & MAVLINK_STATUS_FLAG_IN_MAVLINK1) {
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	7b1b      	ldrb	r3, [r3, #12]
 8003ca4:	f003 0301 	and.w	r3, r3, #1
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d009      	beq.n	8003cc0 <mavlink_frame_char_buffer+0x124>
                            rxmsg->incompat_flags = 0;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	711a      	strb	r2, [r3, #4]
                            rxmsg->compat_flags = 0;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	715a      	strb	r2, [r3, #5]
                            status->parse_state = MAVLINK_PARSE_STATE_GOT_COMPAT_FLAGS;
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	2205      	movs	r2, #5
 8003cbc:	70da      	strb	r2, [r3, #3]
		break;
 8003cbe:	e1e9      	b.n	8004094 <mavlink_frame_char_buffer+0x4f8>
                            status->parse_state = MAVLINK_PARSE_STATE_GOT_LENGTH;
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	2203      	movs	r2, #3
 8003cc4:	70da      	strb	r2, [r3, #3]
		break;
 8003cc6:	e1e5      	b.n	8004094 <mavlink_frame_char_buffer+0x4f8>

	case MAVLINK_PARSE_STATE_GOT_LENGTH:
		rxmsg->incompat_flags = c;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	79fa      	ldrb	r2, [r7, #7]
 8003ccc:	711a      	strb	r2, [r3, #4]
		if ((rxmsg->incompat_flags & ~MAVLINK_IFLAG_MASK) != 0) {
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	791b      	ldrb	r3, [r3, #4]
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d909      	bls.n	8003cea <mavlink_frame_char_buffer+0x14e>
			// message includes an incompatible feature flag
			_mav_parse_error(status);
 8003cd6:	68b8      	ldr	r0, [r7, #8]
 8003cd8:	f7ff fed5 	bl	8003a86 <_mav_parse_error>
			status->msg_received = 0;
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	701a      	strb	r2, [r3, #0]
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	70da      	strb	r2, [r3, #3]
			break;
 8003ce8:	e1d4      	b.n	8004094 <mavlink_frame_char_buffer+0x4f8>
		}
		mavlink_update_checksum(rxmsg, c);
 8003cea:	79fb      	ldrb	r3, [r7, #7]
 8003cec:	4619      	mov	r1, r3
 8003cee:	68f8      	ldr	r0, [r7, #12]
 8003cf0:	f7ff feeb 	bl	8003aca <mavlink_update_checksum>
		status->parse_state = MAVLINK_PARSE_STATE_GOT_INCOMPAT_FLAGS;
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	2204      	movs	r2, #4
 8003cf8:	70da      	strb	r2, [r3, #3]
		break;
 8003cfa:	e1cb      	b.n	8004094 <mavlink_frame_char_buffer+0x4f8>

	case MAVLINK_PARSE_STATE_GOT_INCOMPAT_FLAGS:
		rxmsg->compat_flags = c;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	79fa      	ldrb	r2, [r7, #7]
 8003d00:	715a      	strb	r2, [r3, #5]
		mavlink_update_checksum(rxmsg, c);
 8003d02:	79fb      	ldrb	r3, [r7, #7]
 8003d04:	4619      	mov	r1, r3
 8003d06:	68f8      	ldr	r0, [r7, #12]
 8003d08:	f7ff fedf 	bl	8003aca <mavlink_update_checksum>
		status->parse_state = MAVLINK_PARSE_STATE_GOT_COMPAT_FLAGS;
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	2205      	movs	r2, #5
 8003d10:	70da      	strb	r2, [r3, #3]
		break;
 8003d12:	e1bf      	b.n	8004094 <mavlink_frame_char_buffer+0x4f8>

	case MAVLINK_PARSE_STATE_GOT_COMPAT_FLAGS:
		rxmsg->seq = c;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	79fa      	ldrb	r2, [r7, #7]
 8003d18:	719a      	strb	r2, [r3, #6]
		mavlink_update_checksum(rxmsg, c);
 8003d1a:	79fb      	ldrb	r3, [r7, #7]
 8003d1c:	4619      	mov	r1, r3
 8003d1e:	68f8      	ldr	r0, [r7, #12]
 8003d20:	f7ff fed3 	bl	8003aca <mavlink_update_checksum>
		status->parse_state = MAVLINK_PARSE_STATE_GOT_SEQ;
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	2206      	movs	r2, #6
 8003d28:	70da      	strb	r2, [r3, #3]
		break;
 8003d2a:	e1b3      	b.n	8004094 <mavlink_frame_char_buffer+0x4f8>
                
	case MAVLINK_PARSE_STATE_GOT_SEQ:
		rxmsg->sysid = c;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	79fa      	ldrb	r2, [r7, #7]
 8003d30:	71da      	strb	r2, [r3, #7]
		mavlink_update_checksum(rxmsg, c);
 8003d32:	79fb      	ldrb	r3, [r7, #7]
 8003d34:	4619      	mov	r1, r3
 8003d36:	68f8      	ldr	r0, [r7, #12]
 8003d38:	f7ff fec7 	bl	8003aca <mavlink_update_checksum>
		status->parse_state = MAVLINK_PARSE_STATE_GOT_SYSID;
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	2207      	movs	r2, #7
 8003d40:	70da      	strb	r2, [r3, #3]
		break;
 8003d42:	e1a7      	b.n	8004094 <mavlink_frame_char_buffer+0x4f8>

	case MAVLINK_PARSE_STATE_GOT_SYSID:
		rxmsg->compid = c;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	79fa      	ldrb	r2, [r7, #7]
 8003d48:	721a      	strb	r2, [r3, #8]
		mavlink_update_checksum(rxmsg, c);
 8003d4a:	79fb      	ldrb	r3, [r7, #7]
 8003d4c:	4619      	mov	r1, r3
 8003d4e:	68f8      	ldr	r0, [r7, #12]
 8003d50:	f7ff febb 	bl	8003aca <mavlink_update_checksum>
                status->parse_state = MAVLINK_PARSE_STATE_GOT_COMPID;
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	2208      	movs	r2, #8
 8003d58:	70da      	strb	r2, [r3, #3]
		break;
 8003d5a:	e19b      	b.n	8004094 <mavlink_frame_char_buffer+0x4f8>

	case MAVLINK_PARSE_STATE_GOT_COMPID:
		rxmsg->msgid = c;
 8003d5c:	79fb      	ldrb	r3, [r7, #7]
 8003d5e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003d62:	68fa      	ldr	r2, [r7, #12]
 8003d64:	b2d9      	uxtb	r1, r3
 8003d66:	2000      	movs	r0, #0
 8003d68:	4301      	orrs	r1, r0
 8003d6a:	7251      	strb	r1, [r2, #9]
 8003d6c:	0a19      	lsrs	r1, r3, #8
 8003d6e:	b2c9      	uxtb	r1, r1
 8003d70:	2000      	movs	r0, #0
 8003d72:	4301      	orrs	r1, r0
 8003d74:	7291      	strb	r1, [r2, #10]
 8003d76:	0c1b      	lsrs	r3, r3, #16
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	2100      	movs	r1, #0
 8003d7c:	430b      	orrs	r3, r1
 8003d7e:	72d3      	strb	r3, [r2, #11]
		mavlink_update_checksum(rxmsg, c);
 8003d80:	79fb      	ldrb	r3, [r7, #7]
 8003d82:	4619      	mov	r1, r3
 8003d84:	68f8      	ldr	r0, [r7, #12]
 8003d86:	f7ff fea0 	bl	8003aca <mavlink_update_checksum>
		if (status->flags & MAVLINK_STATUS_FLAG_IN_MAVLINK1) {
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	7b1b      	ldrb	r3, [r3, #12]
 8003d8e:	f003 0301 	and.w	r3, r3, #1
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d00b      	beq.n	8003dae <mavlink_frame_char_buffer+0x212>
			if(rxmsg->len > 0) {
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	78db      	ldrb	r3, [r3, #3]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d003      	beq.n	8003da6 <mavlink_frame_char_buffer+0x20a>
				status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID3;
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	220b      	movs	r2, #11
 8003da2:	70da      	strb	r2, [r3, #3]
			}
#endif
		} else {
			status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID1;
		}
		break;
 8003da4:	e176      	b.n	8004094 <mavlink_frame_char_buffer+0x4f8>
				status->parse_state = MAVLINK_PARSE_STATE_GOT_PAYLOAD;
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	220c      	movs	r2, #12
 8003daa:	70da      	strb	r2, [r3, #3]
		break;
 8003dac:	e172      	b.n	8004094 <mavlink_frame_char_buffer+0x4f8>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID1;
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	2209      	movs	r2, #9
 8003db2:	70da      	strb	r2, [r3, #3]
		break;
 8003db4:	e16e      	b.n	8004094 <mavlink_frame_char_buffer+0x4f8>

	case MAVLINK_PARSE_STATE_GOT_MSGID1:
		rxmsg->msgid |= ((uint32_t)c)<<8;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	7a5a      	ldrb	r2, [r3, #9]
 8003dba:	7a99      	ldrb	r1, [r3, #10]
 8003dbc:	0209      	lsls	r1, r1, #8
 8003dbe:	430a      	orrs	r2, r1
 8003dc0:	7adb      	ldrb	r3, [r3, #11]
 8003dc2:	041b      	lsls	r3, r3, #16
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	79fb      	ldrb	r3, [r7, #7]
 8003dca:	021b      	lsls	r3, r3, #8
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	b2d1      	uxtb	r1, r2
 8003dd6:	2000      	movs	r0, #0
 8003dd8:	4301      	orrs	r1, r0
 8003dda:	7259      	strb	r1, [r3, #9]
 8003ddc:	0a11      	lsrs	r1, r2, #8
 8003dde:	b2c9      	uxtb	r1, r1
 8003de0:	2000      	movs	r0, #0
 8003de2:	4301      	orrs	r1, r0
 8003de4:	7299      	strb	r1, [r3, #10]
 8003de6:	0c12      	lsrs	r2, r2, #16
 8003de8:	b2d2      	uxtb	r2, r2
 8003dea:	2100      	movs	r1, #0
 8003dec:	430a      	orrs	r2, r1
 8003dee:	72da      	strb	r2, [r3, #11]
		mavlink_update_checksum(rxmsg, c);
 8003df0:	79fb      	ldrb	r3, [r7, #7]
 8003df2:	4619      	mov	r1, r3
 8003df4:	68f8      	ldr	r0, [r7, #12]
 8003df6:	f7ff fe68 	bl	8003aca <mavlink_update_checksum>
		status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID2;
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	220a      	movs	r2, #10
 8003dfe:	70da      	strb	r2, [r3, #3]
		break;
 8003e00:	e148      	b.n	8004094 <mavlink_frame_char_buffer+0x4f8>

	case MAVLINK_PARSE_STATE_GOT_MSGID2:
		rxmsg->msgid |= ((uint32_t)c)<<16;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	7a5a      	ldrb	r2, [r3, #9]
 8003e06:	7a99      	ldrb	r1, [r3, #10]
 8003e08:	0209      	lsls	r1, r1, #8
 8003e0a:	430a      	orrs	r2, r1
 8003e0c:	7adb      	ldrb	r3, [r3, #11]
 8003e0e:	041b      	lsls	r3, r3, #16
 8003e10:	4313      	orrs	r3, r2
 8003e12:	461a      	mov	r2, r3
 8003e14:	79fb      	ldrb	r3, [r7, #7]
 8003e16:	041b      	lsls	r3, r3, #16
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	b2d1      	uxtb	r1, r2
 8003e22:	2000      	movs	r0, #0
 8003e24:	4301      	orrs	r1, r0
 8003e26:	7259      	strb	r1, [r3, #9]
 8003e28:	0a11      	lsrs	r1, r2, #8
 8003e2a:	b2c9      	uxtb	r1, r1
 8003e2c:	2000      	movs	r0, #0
 8003e2e:	4301      	orrs	r1, r0
 8003e30:	7299      	strb	r1, [r3, #10]
 8003e32:	0c12      	lsrs	r2, r2, #16
 8003e34:	b2d2      	uxtb	r2, r2
 8003e36:	2100      	movs	r1, #0
 8003e38:	430a      	orrs	r2, r1
 8003e3a:	72da      	strb	r2, [r3, #11]
		mavlink_update_checksum(rxmsg, c);
 8003e3c:	79fb      	ldrb	r3, [r7, #7]
 8003e3e:	4619      	mov	r1, r3
 8003e40:	68f8      	ldr	r0, [r7, #12]
 8003e42:	f7ff fe42 	bl	8003aca <mavlink_update_checksum>
		if(rxmsg->len > 0){
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	78db      	ldrb	r3, [r3, #3]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d003      	beq.n	8003e56 <mavlink_frame_char_buffer+0x2ba>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID3;
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	220b      	movs	r2, #11
 8003e52:	70da      	strb	r2, [r3, #3]
			_mav_parse_error(status);
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
			break;
        }
#endif
		break;
 8003e54:	e11e      	b.n	8004094 <mavlink_frame_char_buffer+0x4f8>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_PAYLOAD;
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	220c      	movs	r2, #12
 8003e5a:	70da      	strb	r2, [r3, #3]
		break;
 8003e5c:	e11a      	b.n	8004094 <mavlink_frame_char_buffer+0x4f8>
                
	case MAVLINK_PARSE_STATE_GOT_MSGID3:
		_MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx++] = (char)c;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	f103 020c 	add.w	r2, r3, #12
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	791b      	ldrb	r3, [r3, #4]
 8003e68:	1c59      	adds	r1, r3, #1
 8003e6a:	b2c8      	uxtb	r0, r1
 8003e6c:	68b9      	ldr	r1, [r7, #8]
 8003e6e:	7108      	strb	r0, [r1, #4]
 8003e70:	4413      	add	r3, r2
 8003e72:	79fa      	ldrb	r2, [r7, #7]
 8003e74:	701a      	strb	r2, [r3, #0]
		mavlink_update_checksum(rxmsg, c);
 8003e76:	79fb      	ldrb	r3, [r7, #7]
 8003e78:	4619      	mov	r1, r3
 8003e7a:	68f8      	ldr	r0, [r7, #12]
 8003e7c:	f7ff fe25 	bl	8003aca <mavlink_update_checksum>
		if (status->packet_idx == rxmsg->len)
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	791a      	ldrb	r2, [r3, #4]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	78db      	ldrb	r3, [r3, #3]
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	f040 80fc 	bne.w	8004086 <mavlink_frame_char_buffer+0x4ea>
		{
			status->parse_state = MAVLINK_PARSE_STATE_GOT_PAYLOAD;
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	220c      	movs	r2, #12
 8003e92:	70da      	strb	r2, [r3, #3]
		}
		break;
 8003e94:	e0f7      	b.n	8004086 <mavlink_frame_char_buffer+0x4ea>

	case MAVLINK_PARSE_STATE_GOT_PAYLOAD: {
		const mavlink_msg_entry_t *e = mavlink_get_msg_entry(rxmsg->msgid);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	7a5a      	ldrb	r2, [r3, #9]
 8003e9a:	7a99      	ldrb	r1, [r3, #10]
 8003e9c:	0209      	lsls	r1, r1, #8
 8003e9e:	430a      	orrs	r2, r1
 8003ea0:	7adb      	ldrb	r3, [r3, #11]
 8003ea2:	041b      	lsls	r3, r3, #16
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f7ff fe28 	bl	8003afc <mavlink_get_msg_entry>
 8003eac:	61b8      	str	r0, [r7, #24]
		uint8_t crc_extra = e?e->crc_extra:0;
 8003eae:	69bb      	ldr	r3, [r7, #24]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d002      	beq.n	8003eba <mavlink_frame_char_buffer+0x31e>
 8003eb4:	69bb      	ldr	r3, [r7, #24]
 8003eb6:	791b      	ldrb	r3, [r3, #4]
 8003eb8:	e000      	b.n	8003ebc <mavlink_frame_char_buffer+0x320>
 8003eba:	2300      	movs	r3, #0
 8003ebc:	75fb      	strb	r3, [r7, #23]
		mavlink_update_checksum(rxmsg, crc_extra);
 8003ebe:	7dfb      	ldrb	r3, [r7, #23]
 8003ec0:	4619      	mov	r1, r3
 8003ec2:	68f8      	ldr	r0, [r7, #12]
 8003ec4:	f7ff fe01 	bl	8003aca <mavlink_update_checksum>
		if (c != (rxmsg->checksum & 0xFF)) {
 8003ec8:	79fa      	ldrb	r2, [r7, #7]
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	881b      	ldrh	r3, [r3, #0]
 8003ece:	b29b      	uxth	r3, r3
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d003      	beq.n	8003ede <mavlink_frame_char_buffer+0x342>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_BAD_CRC1;
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	220e      	movs	r2, #14
 8003eda:	70da      	strb	r2, [r3, #3]
 8003edc:	e002      	b.n	8003ee4 <mavlink_frame_char_buffer+0x348>
		} else {
			status->parse_state = MAVLINK_PARSE_STATE_GOT_CRC1;
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	220d      	movs	r2, #13
 8003ee2:	70da      	strb	r2, [r3, #3]
		}
                rxmsg->ck[0] = c;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	79fa      	ldrb	r2, [r7, #7]
 8003ee8:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114

		// zero-fill the packet to cope with short incoming packets
                if (e && status->packet_idx < e->max_msg_len) {
 8003eec:	69bb      	ldr	r3, [r7, #24]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	f000 80cb 	beq.w	800408a <mavlink_frame_char_buffer+0x4ee>
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	791a      	ldrb	r2, [r3, #4]
 8003ef8:	69bb      	ldr	r3, [r7, #24]
 8003efa:	799b      	ldrb	r3, [r3, #6]
 8003efc:	429a      	cmp	r2, r3
 8003efe:	f080 80c4 	bcs.w	800408a <mavlink_frame_char_buffer+0x4ee>
                        memset(&_MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx], 0, e->max_msg_len - status->packet_idx);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	330c      	adds	r3, #12
 8003f06:	68ba      	ldr	r2, [r7, #8]
 8003f08:	7912      	ldrb	r2, [r2, #4]
 8003f0a:	1898      	adds	r0, r3, r2
 8003f0c:	69bb      	ldr	r3, [r7, #24]
 8003f0e:	799b      	ldrb	r3, [r3, #6]
 8003f10:	461a      	mov	r2, r3
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	791b      	ldrb	r3, [r3, #4]
 8003f16:	1ad3      	subs	r3, r2, r3
 8003f18:	461a      	mov	r2, r3
 8003f1a:	2100      	movs	r1, #0
 8003f1c:	f00b f8f9 	bl	800f112 <memset>
		}
		break;
 8003f20:	e0b3      	b.n	800408a <mavlink_frame_char_buffer+0x4ee>
        }

	case MAVLINK_PARSE_STATE_GOT_CRC1:
	case MAVLINK_PARSE_STATE_GOT_BAD_CRC1:
		if (status->parse_state == MAVLINK_PARSE_STATE_GOT_BAD_CRC1 || c != (rxmsg->checksum >> 8)) {
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	78db      	ldrb	r3, [r3, #3]
 8003f26:	2b0e      	cmp	r3, #14
 8003f28:	d008      	beq.n	8003f3c <mavlink_frame_char_buffer+0x3a0>
 8003f2a:	79fb      	ldrb	r3, [r7, #7]
 8003f2c:	b29a      	uxth	r2, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	881b      	ldrh	r3, [r3, #0]
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	0a1b      	lsrs	r3, r3, #8
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	429a      	cmp	r2, r3
 8003f3a:	d003      	beq.n	8003f44 <mavlink_frame_char_buffer+0x3a8>
			// got a bad CRC message
			status->msg_received = MAVLINK_FRAMING_BAD_CRC;
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	2202      	movs	r2, #2
 8003f40:	701a      	strb	r2, [r3, #0]
 8003f42:	e002      	b.n	8003f4a <mavlink_frame_char_buffer+0x3ae>
		} else {
			// Successfully got message
			status->msg_received = MAVLINK_FRAMING_OK;
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	2201      	movs	r2, #1
 8003f48:	701a      	strb	r2, [r3, #0]
		}
		rxmsg->ck[1] = c;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	79fa      	ldrb	r2, [r7, #7]
 8003f4e:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115

		if (rxmsg->incompat_flags & MAVLINK_IFLAG_SIGNED) {
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	791b      	ldrb	r3, [r3, #4]
 8003f56:	f003 0301 	and.w	r3, r3, #1
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d00e      	beq.n	8003f7c <mavlink_frame_char_buffer+0x3e0>
			status->parse_state = MAVLINK_PARSE_STATE_SIGNATURE_WAIT;
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	220f      	movs	r2, #15
 8003f62:	70da      	strb	r2, [r3, #3]
			status->signature_wait = MAVLINK_SIGNATURE_BLOCK_LEN;
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	220d      	movs	r2, #13
 8003f68:	735a      	strb	r2, [r3, #13]

			// If the CRC is already wrong, don't overwrite msg_received,
			// otherwise we can end up with garbage flagged as valid.
			if (status->msg_received != MAVLINK_FRAMING_BAD_CRC) {
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	781b      	ldrb	r3, [r3, #0]
 8003f6e:	2b02      	cmp	r3, #2
 8003f70:	f000 808d 	beq.w	800408e <mavlink_frame_char_buffer+0x4f2>
				status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	2200      	movs	r2, #0
 8003f78:	701a      	strb	r2, [r3, #0]
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
			if (r_message != NULL) {
				memcpy(r_message, rxmsg, sizeof(mavlink_message_t));
			}
		}
		break;
 8003f7a:	e088      	b.n	800408e <mavlink_frame_char_buffer+0x4f2>
			if (status->signing &&
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	691b      	ldr	r3, [r3, #16]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d01f      	beq.n	8003fc4 <mavlink_frame_char_buffer+0x428>
			   	(status->signing->accept_unsigned_callback == NULL ||
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	691b      	ldr	r3, [r3, #16]
 8003f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
			if (status->signing &&
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d013      	beq.n	8003fb6 <mavlink_frame_char_buffer+0x41a>
			   	 !status->signing->accept_unsigned_callback(status, rxmsg->msgid))) {
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	691b      	ldr	r3, [r3, #16]
 8003f92:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	7a59      	ldrb	r1, [r3, #9]
 8003f98:	7a98      	ldrb	r0, [r3, #10]
 8003f9a:	0200      	lsls	r0, r0, #8
 8003f9c:	4301      	orrs	r1, r0
 8003f9e:	7adb      	ldrb	r3, [r3, #11]
 8003fa0:	041b      	lsls	r3, r3, #16
 8003fa2:	430b      	orrs	r3, r1
 8003fa4:	4619      	mov	r1, r3
 8003fa6:	68b8      	ldr	r0, [r7, #8]
 8003fa8:	4790      	blx	r2
 8003faa:	4603      	mov	r3, r0
 8003fac:	f083 0301 	eor.w	r3, r3, #1
 8003fb0:	b2db      	uxtb	r3, r3
			   	(status->signing->accept_unsigned_callback == NULL ||
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d006      	beq.n	8003fc4 <mavlink_frame_char_buffer+0x428>
				if (status->msg_received != MAVLINK_FRAMING_BAD_CRC) {
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	781b      	ldrb	r3, [r3, #0]
 8003fba:	2b02      	cmp	r3, #2
 8003fbc:	d002      	beq.n	8003fc4 <mavlink_frame_char_buffer+0x428>
					status->msg_received = MAVLINK_FRAMING_BAD_SIGNATURE;
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	2203      	movs	r2, #3
 8003fc2:	701a      	strb	r2, [r3, #0]
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	70da      	strb	r2, [r3, #3]
			if (r_message != NULL) {
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d05e      	beq.n	800408e <mavlink_frame_char_buffer+0x4f2>
				memcpy(r_message, rxmsg, sizeof(mavlink_message_t));
 8003fd0:	f240 1223 	movw	r2, #291	@ 0x123
 8003fd4:	68f9      	ldr	r1, [r7, #12]
 8003fd6:	6838      	ldr	r0, [r7, #0]
 8003fd8:	f00b f91b 	bl	800f212 <memcpy>
		break;
 8003fdc:	e057      	b.n	800408e <mavlink_frame_char_buffer+0x4f2>
	case MAVLINK_PARSE_STATE_SIGNATURE_WAIT:
		rxmsg->signature[MAVLINK_SIGNATURE_BLOCK_LEN-status->signature_wait] = c;
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	7b5b      	ldrb	r3, [r3, #13]
 8003fe2:	f1c3 030d 	rsb	r3, r3, #13
 8003fe6:	68fa      	ldr	r2, [r7, #12]
 8003fe8:	4413      	add	r3, r2
 8003fea:	79fa      	ldrb	r2, [r7, #7]
 8003fec:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
		status->signature_wait--;
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	7b5b      	ldrb	r3, [r3, #13]
 8003ff4:	3b01      	subs	r3, #1
 8003ff6:	b2da      	uxtb	r2, r3
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	735a      	strb	r2, [r3, #13]
		if (status->signature_wait == 0) {
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	7b5b      	ldrb	r3, [r3, #13]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d146      	bne.n	8004092 <mavlink_frame_char_buffer+0x4f6>
			// we have the whole signature, check it is OK
#ifndef MAVLINK_NO_SIGNATURE_CHECK
			bool sig_ok = mavlink_signature_check(status->signing, status->signing_streams, rxmsg);
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	6918      	ldr	r0, [r3, #16]
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	695b      	ldr	r3, [r3, #20]
 800400c:	68fa      	ldr	r2, [r7, #12]
 800400e:	4619      	mov	r1, r3
 8004010:	f7ff fa70 	bl	80034f4 <mavlink_signature_check>
 8004014:	4603      	mov	r3, r0
 8004016:	77fb      	strb	r3, [r7, #31]
#else
			bool sig_ok = true;
#endif
			if (!sig_ok &&
 8004018:	7ffb      	ldrb	r3, [r7, #31]
 800401a:	f083 0301 	eor.w	r3, r3, #1
 800401e:	b2db      	uxtb	r3, r3
 8004020:	2b00      	cmp	r3, #0
 8004022:	d017      	beq.n	8004054 <mavlink_frame_char_buffer+0x4b8>
			   	(status->signing->accept_unsigned_callback &&
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	691b      	ldr	r3, [r3, #16]
 8004028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
			if (!sig_ok &&
 800402a:	2b00      	cmp	r3, #0
 800402c:	d012      	beq.n	8004054 <mavlink_frame_char_buffer+0x4b8>
			   	 status->signing->accept_unsigned_callback(status, rxmsg->msgid))) {
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	691b      	ldr	r3, [r3, #16]
 8004032:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	7a59      	ldrb	r1, [r3, #9]
 8004038:	7a98      	ldrb	r0, [r3, #10]
 800403a:	0200      	lsls	r0, r0, #8
 800403c:	4301      	orrs	r1, r0
 800403e:	7adb      	ldrb	r3, [r3, #11]
 8004040:	041b      	lsls	r3, r3, #16
 8004042:	430b      	orrs	r3, r1
 8004044:	4619      	mov	r1, r3
 8004046:	68b8      	ldr	r0, [r7, #8]
 8004048:	4790      	blx	r2
 800404a:	4603      	mov	r3, r0
			   	(status->signing->accept_unsigned_callback &&
 800404c:	2b00      	cmp	r3, #0
 800404e:	d001      	beq.n	8004054 <mavlink_frame_char_buffer+0x4b8>
				// accepted via application level override
				sig_ok = true;
 8004050:	2301      	movs	r3, #1
 8004052:	77fb      	strb	r3, [r7, #31]
			}
			if (sig_ok) {
 8004054:	7ffb      	ldrb	r3, [r7, #31]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d003      	beq.n	8004062 <mavlink_frame_char_buffer+0x4c6>
				status->msg_received = MAVLINK_FRAMING_OK;
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	2201      	movs	r2, #1
 800405e:	701a      	strb	r2, [r3, #0]
 8004060:	e002      	b.n	8004068 <mavlink_frame_char_buffer+0x4cc>
			} else {
				status->msg_received = MAVLINK_FRAMING_BAD_SIGNATURE;
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	2203      	movs	r2, #3
 8004066:	701a      	strb	r2, [r3, #0]
			}
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	2201      	movs	r2, #1
 800406c:	70da      	strb	r2, [r3, #3]
			if (r_message !=NULL) {
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d00e      	beq.n	8004092 <mavlink_frame_char_buffer+0x4f6>
				memcpy(r_message, rxmsg, sizeof(mavlink_message_t));
 8004074:	f240 1223 	movw	r2, #291	@ 0x123
 8004078:	68f9      	ldr	r1, [r7, #12]
 800407a:	6838      	ldr	r0, [r7, #0]
 800407c:	f00b f8c9 	bl	800f212 <memcpy>
			}
		}
		break;
 8004080:	e007      	b.n	8004092 <mavlink_frame_char_buffer+0x4f6>
		break;
 8004082:	bf00      	nop
 8004084:	e006      	b.n	8004094 <mavlink_frame_char_buffer+0x4f8>
		break;
 8004086:	bf00      	nop
 8004088:	e004      	b.n	8004094 <mavlink_frame_char_buffer+0x4f8>
		break;
 800408a:	bf00      	nop
 800408c:	e002      	b.n	8004094 <mavlink_frame_char_buffer+0x4f8>
		break;
 800408e:	bf00      	nop
 8004090:	e000      	b.n	8004094 <mavlink_frame_char_buffer+0x4f8>
		break;
 8004092:	bf00      	nop
	}

	// If a message has been successfully decoded, check index
	if (status->msg_received == MAVLINK_FRAMING_OK)
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	781b      	ldrb	r3, [r3, #0]
 8004098:	2b01      	cmp	r3, #1
 800409a:	d110      	bne.n	80040be <mavlink_frame_char_buffer+0x522>
		//while(status->current_seq != rxmsg->seq)
		//{
		//	status->packet_rx_drop_count++;
		//               status->current_seq++;
		//}
		status->current_rx_seq = rxmsg->seq;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	799a      	ldrb	r2, [r3, #6]
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	715a      	strb	r2, [r3, #5]
		// Initial condition: If no packet has been received so far, drop count is undefined
		if (status->packet_rx_success_count == 0) status->packet_rx_drop_count = 0;
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	891b      	ldrh	r3, [r3, #8]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d102      	bne.n	80040b2 <mavlink_frame_char_buffer+0x516>
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	2200      	movs	r2, #0
 80040b0:	815a      	strh	r2, [r3, #10]
		// Count this packet as received
		status->packet_rx_success_count++;
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	891b      	ldrh	r3, [r3, #8]
 80040b6:	3301      	adds	r3, #1
 80040b8:	b29a      	uxth	r2, r3
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	811a      	strh	r2, [r3, #8]
	}

       if (r_message != NULL) {
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d003      	beq.n	80040cc <mavlink_frame_char_buffer+0x530>
           r_message->len = rxmsg->len; // Provide visibility on how far we are into current msg
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	78da      	ldrb	r2, [r3, #3]
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	70da      	strb	r2, [r3, #3]
       }
       if (r_mavlink_status != NULL) {	
 80040cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d01a      	beq.n	8004108 <mavlink_frame_char_buffer+0x56c>
           r_mavlink_status->parse_state = status->parse_state;
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	78da      	ldrb	r2, [r3, #3]
 80040d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040d8:	70da      	strb	r2, [r3, #3]
           r_mavlink_status->packet_idx = status->packet_idx;
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	791a      	ldrb	r2, [r3, #4]
 80040de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040e0:	711a      	strb	r2, [r3, #4]
           r_mavlink_status->current_rx_seq = status->current_rx_seq+1;
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	795b      	ldrb	r3, [r3, #5]
 80040e6:	3301      	adds	r3, #1
 80040e8:	b2da      	uxtb	r2, r3
 80040ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040ec:	715a      	strb	r2, [r3, #5]
           r_mavlink_status->packet_rx_success_count = status->packet_rx_success_count;
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	891a      	ldrh	r2, [r3, #8]
 80040f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040f4:	811a      	strh	r2, [r3, #8]
           r_mavlink_status->packet_rx_drop_count = status->parse_error;
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	789b      	ldrb	r3, [r3, #2]
 80040fa:	461a      	mov	r2, r3
 80040fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040fe:	815a      	strh	r2, [r3, #10]
           r_mavlink_status->flags = status->flags;
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	7b1a      	ldrb	r2, [r3, #12]
 8004104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004106:	731a      	strb	r2, [r3, #12]
       }
       status->parse_error = 0;
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	2200      	movs	r2, #0
 800410c:	709a      	strb	r2, [r3, #2]

	if (status->msg_received == MAVLINK_FRAMING_BAD_CRC) {
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	781b      	ldrb	r3, [r3, #0]
 8004112:	2b02      	cmp	r3, #2
 8004114:	d110      	bne.n	8004138 <mavlink_frame_char_buffer+0x59c>
		  msg CRC with the one on the wire so that if the
		  caller decides to forward the message anyway that
		  mavlink_msg_to_send_buffer() won't overwrite the
		  checksum
		 */
            if (r_message != NULL) {
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d00d      	beq.n	8004138 <mavlink_frame_char_buffer+0x59c>
                r_message->checksum = rxmsg->ck[0] | (rxmsg->ck[1]<<8);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8004122:	b21a      	sxth	r2, r3
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 800412a:	021b      	lsls	r3, r3, #8
 800412c:	b21b      	sxth	r3, r3
 800412e:	4313      	orrs	r3, r2
 8004130:	b21b      	sxth	r3, r3
 8004132:	b29a      	uxth	r2, r3
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	801a      	strh	r2, [r3, #0]
            }
	}

	return status->msg_received;
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	781b      	ldrb	r3, [r3, #0]
}
 800413c:	4618      	mov	r0, r3
 800413e:	3720      	adds	r7, #32
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}

08004144 <mavlink_frame_char>:
 *
 *
 * @endcode
 */
MAVLINK_HELPER uint8_t mavlink_frame_char(uint8_t chan, uint8_t c, mavlink_message_t* r_message, mavlink_status_t* r_mavlink_status)
{
 8004144:	b590      	push	{r4, r7, lr}
 8004146:	b087      	sub	sp, #28
 8004148:	af02      	add	r7, sp, #8
 800414a:	60ba      	str	r2, [r7, #8]
 800414c:	607b      	str	r3, [r7, #4]
 800414e:	4603      	mov	r3, r0
 8004150:	73fb      	strb	r3, [r7, #15]
 8004152:	460b      	mov	r3, r1
 8004154:	73bb      	strb	r3, [r7, #14]
	return mavlink_frame_char_buffer(mavlink_get_channel_buffer(chan),
 8004156:	7bfb      	ldrb	r3, [r7, #15]
 8004158:	4618      	mov	r0, r3
 800415a:	f7ff f935 	bl	80033c8 <mavlink_get_channel_buffer>
 800415e:	4604      	mov	r4, r0
 8004160:	7bfb      	ldrb	r3, [r7, #15]
 8004162:	4618      	mov	r0, r3
 8004164:	f7ff f91c 	bl	80033a0 <mavlink_get_channel_status>
 8004168:	4601      	mov	r1, r0
 800416a:	7bba      	ldrb	r2, [r7, #14]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	9300      	str	r3, [sp, #0]
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	4620      	mov	r0, r4
 8004174:	f7ff fd12 	bl	8003b9c <mavlink_frame_char_buffer>
 8004178:	4603      	mov	r3, r0
					 mavlink_get_channel_status(chan),
					 c,
					 r_message,
					 r_mavlink_status);
}
 800417a:	4618      	mov	r0, r3
 800417c:	3714      	adds	r7, #20
 800417e:	46bd      	mov	sp, r7
 8004180:	bd90      	pop	{r4, r7, pc}

08004182 <mavlink_parse_char>:
 *
 *
 * @endcode
 */
MAVLINK_HELPER uint8_t mavlink_parse_char(uint8_t chan, uint8_t c, mavlink_message_t* r_message, mavlink_status_t* r_mavlink_status)
{
 8004182:	b580      	push	{r7, lr}
 8004184:	b088      	sub	sp, #32
 8004186:	af00      	add	r7, sp, #0
 8004188:	60ba      	str	r2, [r7, #8]
 800418a:	607b      	str	r3, [r7, #4]
 800418c:	4603      	mov	r3, r0
 800418e:	73fb      	strb	r3, [r7, #15]
 8004190:	460b      	mov	r3, r1
 8004192:	73bb      	strb	r3, [r7, #14]
    uint8_t msg_received = mavlink_frame_char(chan, c, r_message, r_mavlink_status);
 8004194:	7bb9      	ldrb	r1, [r7, #14]
 8004196:	7bf8      	ldrb	r0, [r7, #15]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	68ba      	ldr	r2, [r7, #8]
 800419c:	f7ff ffd2 	bl	8004144 <mavlink_frame_char>
 80041a0:	4603      	mov	r3, r0
 80041a2:	77fb      	strb	r3, [r7, #31]
    if (msg_received == MAVLINK_FRAMING_BAD_CRC ||
 80041a4:	7ffb      	ldrb	r3, [r7, #31]
 80041a6:	2b02      	cmp	r3, #2
 80041a8:	d002      	beq.n	80041b0 <mavlink_parse_char+0x2e>
 80041aa:	7ffb      	ldrb	r3, [r7, #31]
 80041ac:	2b03      	cmp	r3, #3
 80041ae:	d120      	bne.n	80041f2 <mavlink_parse_char+0x70>
	msg_received == MAVLINK_FRAMING_BAD_SIGNATURE) {
	    // we got a bad CRC. Treat as a parse failure
	    mavlink_message_t* rxmsg = mavlink_get_channel_buffer(chan);
 80041b0:	7bfb      	ldrb	r3, [r7, #15]
 80041b2:	4618      	mov	r0, r3
 80041b4:	f7ff f908 	bl	80033c8 <mavlink_get_channel_buffer>
 80041b8:	61b8      	str	r0, [r7, #24]
	    mavlink_status_t* status = mavlink_get_channel_status(chan);
 80041ba:	7bfb      	ldrb	r3, [r7, #15]
 80041bc:	4618      	mov	r0, r3
 80041be:	f7ff f8ef 	bl	80033a0 <mavlink_get_channel_status>
 80041c2:	6178      	str	r0, [r7, #20]
	    _mav_parse_error(status);
 80041c4:	6978      	ldr	r0, [r7, #20]
 80041c6:	f7ff fc5e 	bl	8003a86 <_mav_parse_error>
	    status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	2200      	movs	r2, #0
 80041ce:	701a      	strb	r2, [r3, #0]
	    status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	2201      	movs	r2, #1
 80041d4:	70da      	strb	r2, [r3, #3]
	    if (c == MAVLINK_STX)
 80041d6:	7bbb      	ldrb	r3, [r7, #14]
 80041d8:	2bfd      	cmp	r3, #253	@ 0xfd
 80041da:	d108      	bne.n	80041ee <mavlink_parse_char+0x6c>
	    {
		    status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	2202      	movs	r2, #2
 80041e0:	70da      	strb	r2, [r3, #3]
		    rxmsg->len = 0;
 80041e2:	69bb      	ldr	r3, [r7, #24]
 80041e4:	2200      	movs	r2, #0
 80041e6:	70da      	strb	r2, [r3, #3]
		    mavlink_start_checksum(rxmsg);
 80041e8:	69b8      	ldr	r0, [r7, #24]
 80041ea:	f7ff fc5c 	bl	8003aa6 <mavlink_start_checksum>
	    }
	    return 0;
 80041ee:	2300      	movs	r3, #0
 80041f0:	e000      	b.n	80041f4 <mavlink_parse_char+0x72>
    }
    return msg_received;
 80041f2:	7ffb      	ldrb	r3, [r7, #31]
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3720      	adds	r7, #32
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}

080041fc <mavlink_msg_attitude_pack>:
 * @param yawspeed [rad/s] Yaw angular speed
 * @return length of the message in bytes (excluding serial stream start sign)
 */
static inline uint16_t mavlink_msg_attitude_pack(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg,
                               uint32_t time_boot_ms, float roll, float pitch, float yaw, float rollspeed, float pitchspeed, float yawspeed)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b094      	sub	sp, #80	@ 0x50
 8004200:	af02      	add	r7, sp, #8
 8004202:	623a      	str	r2, [r7, #32]
 8004204:	61fb      	str	r3, [r7, #28]
 8004206:	ed87 0a06 	vstr	s0, [r7, #24]
 800420a:	edc7 0a05 	vstr	s1, [r7, #20]
 800420e:	ed87 1a04 	vstr	s2, [r7, #16]
 8004212:	edc7 1a03 	vstr	s3, [r7, #12]
 8004216:	ed87 2a02 	vstr	s4, [r7, #8]
 800421a:	edc7 2a01 	vstr	s5, [r7, #4]
 800421e:	4603      	mov	r3, r0
 8004220:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004224:	460b      	mov	r3, r1
 8004226:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    _mav_put_float(buf, 24, yawspeed);

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_ATTITUDE_LEN);
#else
    mavlink_attitude_t packet;
    packet.time_boot_ms = time_boot_ms;
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    packet.roll = roll;
 800422e:	69bb      	ldr	r3, [r7, #24]
 8004230:	633b      	str	r3, [r7, #48]	@ 0x30
    packet.pitch = pitch;
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	637b      	str	r3, [r7, #52]	@ 0x34
    packet.yaw = yaw;
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	63bb      	str	r3, [r7, #56]	@ 0x38
    packet.rollspeed = rollspeed;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    packet.pitchspeed = pitchspeed;
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	643b      	str	r3, [r7, #64]	@ 0x40
    packet.yawspeed = yawspeed;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	647b      	str	r3, [r7, #68]	@ 0x44

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_ATTITUDE_LEN);
 8004246:	6a3b      	ldr	r3, [r7, #32]
 8004248:	330c      	adds	r3, #12
 800424a:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800424e:	221c      	movs	r2, #28
 8004250:	4618      	mov	r0, r3
 8004252:	f00a ffde 	bl	800f212 <memcpy>
#endif

    msg->msgid = MAVLINK_MSG_ID_ATTITUDE;
 8004256:	6a3b      	ldr	r3, [r7, #32]
 8004258:	2200      	movs	r2, #0
 800425a:	f042 021e 	orr.w	r2, r2, #30
 800425e:	725a      	strb	r2, [r3, #9]
 8004260:	2200      	movs	r2, #0
 8004262:	729a      	strb	r2, [r3, #10]
 8004264:	2200      	movs	r2, #0
 8004266:	72da      	strb	r2, [r3, #11]
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_ATTITUDE_MIN_LEN, MAVLINK_MSG_ID_ATTITUDE_LEN, MAVLINK_MSG_ID_ATTITUDE_CRC);
 8004268:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800426c:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 8004270:	2327      	movs	r3, #39	@ 0x27
 8004272:	9301      	str	r3, [sp, #4]
 8004274:	231c      	movs	r3, #28
 8004276:	9300      	str	r3, [sp, #0]
 8004278:	231c      	movs	r3, #28
 800427a:	6a38      	ldr	r0, [r7, #32]
 800427c:	f7ff fbe5 	bl	8003a4a <mavlink_finalize_message>
 8004280:	4603      	mov	r3, r0
}
 8004282:	4618      	mov	r0, r3
 8004284:	3748      	adds	r7, #72	@ 0x48
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}

0800428a <mavlink_msg_attitude_encode>:
 * @param component_id ID of this component (e.g. 200 for IMU)
 * @param msg The MAVLink message to compress the data into
 * @param attitude C-struct to read the message contents from
 */
static inline uint16_t mavlink_msg_attitude_encode(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg, const mavlink_attitude_t* attitude)
{
 800428a:	b580      	push	{r7, lr}
 800428c:	b084      	sub	sp, #16
 800428e:	af00      	add	r7, sp, #0
 8004290:	60ba      	str	r2, [r7, #8]
 8004292:	607b      	str	r3, [r7, #4]
 8004294:	4603      	mov	r3, r0
 8004296:	73fb      	strb	r3, [r7, #15]
 8004298:	460b      	mov	r3, r1
 800429a:	73bb      	strb	r3, [r7, #14]
    return mavlink_msg_attitude_pack(system_id, component_id, msg, attitude->time_boot_ms, attitude->roll, attitude->pitch, attitude->yaw, attitude->rollspeed, attitude->pitchspeed, attitude->yawspeed);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	edd3 7a01 	vldr	s15, [r3, #4]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	ed93 7a02 	vldr	s14, [r3, #8]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	edd3 6a03 	vldr	s13, [r3, #12]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	ed93 6a04 	vldr	s12, [r3, #16]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	edd3 5a05 	vldr	s11, [r3, #20]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	ed93 5a06 	vldr	s10, [r3, #24]
 80042c4:	7bb9      	ldrb	r1, [r7, #14]
 80042c6:	7bf8      	ldrb	r0, [r7, #15]
 80042c8:	eef0 2a45 	vmov.f32	s5, s10
 80042cc:	eeb0 2a65 	vmov.f32	s4, s11
 80042d0:	eef0 1a46 	vmov.f32	s3, s12
 80042d4:	eeb0 1a66 	vmov.f32	s2, s13
 80042d8:	eef0 0a47 	vmov.f32	s1, s14
 80042dc:	eeb0 0a67 	vmov.f32	s0, s15
 80042e0:	4613      	mov	r3, r2
 80042e2:	68ba      	ldr	r2, [r7, #8]
 80042e4:	f7ff ff8a 	bl	80041fc <mavlink_msg_attitude_pack>
 80042e8:	4603      	mov	r3, r0
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3710      	adds	r7, #16
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}

080042f2 <mavlink_msg_manual_control_decode>:
 *
 * @param msg The message to decode
 * @param manual_control C-struct to decode the message contents into
 */
static inline void mavlink_msg_manual_control_decode(const mavlink_message_t* msg, mavlink_manual_control_t* manual_control)
{
 80042f2:	b580      	push	{r7, lr}
 80042f4:	b084      	sub	sp, #16
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	6078      	str	r0, [r7, #4]
 80042fa:	6039      	str	r1, [r7, #0]
    manual_control->aux3 = mavlink_msg_manual_control_get_aux3(msg);
    manual_control->aux4 = mavlink_msg_manual_control_get_aux4(msg);
    manual_control->aux5 = mavlink_msg_manual_control_get_aux5(msg);
    manual_control->aux6 = mavlink_msg_manual_control_get_aux6(msg);
#else
        uint8_t len = msg->len < MAVLINK_MSG_ID_MANUAL_CONTROL_LEN? msg->len : MAVLINK_MSG_ID_MANUAL_CONTROL_LEN;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	78db      	ldrb	r3, [r3, #3]
 8004300:	2b1e      	cmp	r3, #30
 8004302:	bf28      	it	cs
 8004304:	231e      	movcs	r3, #30
 8004306:	73fb      	strb	r3, [r7, #15]
        memset(manual_control, 0, MAVLINK_MSG_ID_MANUAL_CONTROL_LEN);
 8004308:	221e      	movs	r2, #30
 800430a:	2100      	movs	r1, #0
 800430c:	6838      	ldr	r0, [r7, #0]
 800430e:	f00a ff00 	bl	800f112 <memset>
    memcpy(manual_control, _MAV_PAYLOAD(msg), len);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	330c      	adds	r3, #12
 8004316:	7bfa      	ldrb	r2, [r7, #15]
 8004318:	4619      	mov	r1, r3
 800431a:	6838      	ldr	r0, [r7, #0]
 800431c:	f00a ff79 	bl	800f212 <memcpy>
#endif
}
 8004320:	bf00      	nop
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}

08004328 <mavlink_msg_vfr_hud_pack>:
 * @param climb [m/s] Current climb rate.
 * @return length of the message in bytes (excluding serial stream start sign)
 */
static inline uint16_t mavlink_msg_vfr_hud_pack(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg,
                               float airspeed, float groundspeed, int16_t heading, uint16_t throttle, float alt, float climb)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b08e      	sub	sp, #56	@ 0x38
 800432c:	af02      	add	r7, sp, #8
 800432e:	613a      	str	r2, [r7, #16]
 8004330:	ed87 0a03 	vstr	s0, [r7, #12]
 8004334:	edc7 0a02 	vstr	s1, [r7, #8]
 8004338:	461a      	mov	r2, r3
 800433a:	ed87 1a01 	vstr	s2, [r7, #4]
 800433e:	edc7 1a00 	vstr	s3, [r7]
 8004342:	4603      	mov	r3, r0
 8004344:	75fb      	strb	r3, [r7, #23]
 8004346:	460b      	mov	r3, r1
 8004348:	75bb      	strb	r3, [r7, #22]
 800434a:	4613      	mov	r3, r2
 800434c:	82bb      	strh	r3, [r7, #20]
    _mav_put_uint16_t(buf, 18, throttle);

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_VFR_HUD_LEN);
#else
    mavlink_vfr_hud_t packet;
    packet.airspeed = airspeed;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	61fb      	str	r3, [r7, #28]
    packet.groundspeed = groundspeed;
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	623b      	str	r3, [r7, #32]
    packet.alt = alt;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	627b      	str	r3, [r7, #36]	@ 0x24
    packet.climb = climb;
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	62bb      	str	r3, [r7, #40]	@ 0x28
    packet.heading = heading;
 800435e:	8abb      	ldrh	r3, [r7, #20]
 8004360:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    packet.throttle = throttle;
 8004362:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8004364:	85fb      	strh	r3, [r7, #46]	@ 0x2e

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_VFR_HUD_LEN);
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	330c      	adds	r3, #12
 800436a:	f107 011c 	add.w	r1, r7, #28
 800436e:	2214      	movs	r2, #20
 8004370:	4618      	mov	r0, r3
 8004372:	f00a ff4e 	bl	800f212 <memcpy>
#endif

    msg->msgid = MAVLINK_MSG_ID_VFR_HUD;
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	2200      	movs	r2, #0
 800437a:	f042 024a 	orr.w	r2, r2, #74	@ 0x4a
 800437e:	725a      	strb	r2, [r3, #9]
 8004380:	2200      	movs	r2, #0
 8004382:	729a      	strb	r2, [r3, #10]
 8004384:	2200      	movs	r2, #0
 8004386:	72da      	strb	r2, [r3, #11]
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_VFR_HUD_MIN_LEN, MAVLINK_MSG_ID_VFR_HUD_LEN, MAVLINK_MSG_ID_VFR_HUD_CRC);
 8004388:	7dba      	ldrb	r2, [r7, #22]
 800438a:	7df9      	ldrb	r1, [r7, #23]
 800438c:	2314      	movs	r3, #20
 800438e:	9301      	str	r3, [sp, #4]
 8004390:	2314      	movs	r3, #20
 8004392:	9300      	str	r3, [sp, #0]
 8004394:	2314      	movs	r3, #20
 8004396:	6938      	ldr	r0, [r7, #16]
 8004398:	f7ff fb57 	bl	8003a4a <mavlink_finalize_message>
 800439c:	4603      	mov	r3, r0
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3730      	adds	r7, #48	@ 0x30
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}

080043a6 <mavlink_msg_command_long_decode>:
 *
 * @param msg The message to decode
 * @param command_long C-struct to decode the message contents into
 */
static inline void mavlink_msg_command_long_decode(const mavlink_message_t* msg, mavlink_command_long_t* command_long)
{
 80043a6:	b580      	push	{r7, lr}
 80043a8:	b084      	sub	sp, #16
 80043aa:	af00      	add	r7, sp, #0
 80043ac:	6078      	str	r0, [r7, #4]
 80043ae:	6039      	str	r1, [r7, #0]
    command_long->command = mavlink_msg_command_long_get_command(msg);
    command_long->target_system = mavlink_msg_command_long_get_target_system(msg);
    command_long->target_component = mavlink_msg_command_long_get_target_component(msg);
    command_long->confirmation = mavlink_msg_command_long_get_confirmation(msg);
#else
        uint8_t len = msg->len < MAVLINK_MSG_ID_COMMAND_LONG_LEN? msg->len : MAVLINK_MSG_ID_COMMAND_LONG_LEN;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	78db      	ldrb	r3, [r3, #3]
 80043b4:	2b21      	cmp	r3, #33	@ 0x21
 80043b6:	bf28      	it	cs
 80043b8:	2321      	movcs	r3, #33	@ 0x21
 80043ba:	73fb      	strb	r3, [r7, #15]
        memset(command_long, 0, MAVLINK_MSG_ID_COMMAND_LONG_LEN);
 80043bc:	2221      	movs	r2, #33	@ 0x21
 80043be:	2100      	movs	r1, #0
 80043c0:	6838      	ldr	r0, [r7, #0]
 80043c2:	f00a fea6 	bl	800f112 <memset>
    memcpy(command_long, _MAV_PAYLOAD(msg), len);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	330c      	adds	r3, #12
 80043ca:	7bfa      	ldrb	r2, [r7, #15]
 80043cc:	4619      	mov	r1, r3
 80043ce:	6838      	ldr	r0, [r7, #0]
 80043d0:	f00a ff1f 	bl	800f212 <memcpy>
#endif
}
 80043d4:	bf00      	nop
 80043d6:	3710      	adds	r7, #16
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}

080043dc <Set_mavlink>:
        { 2, 2, 2 },
        { 6, 6, 6 }
    }
};
void Set_mavlink(UART_HandleTypeDef *huart, uint8_t SYSID, uint8_t COMPID)
{
 80043dc:	b480      	push	{r7}
 80043de:	b083      	sub	sp, #12
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
 80043e4:	460b      	mov	r3, r1
 80043e6:	70fb      	strb	r3, [r7, #3]
 80043e8:	4613      	mov	r3, r2
 80043ea:	70bb      	strb	r3, [r7, #2]
	mavlink.huart = huart;
 80043ec:	4a07      	ldr	r2, [pc, #28]	@ (800440c <Set_mavlink+0x30>)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6013      	str	r3, [r2, #0]
	mavlink.SystemID = SYSID;
 80043f2:	4a06      	ldr	r2, [pc, #24]	@ (800440c <Set_mavlink+0x30>)
 80043f4:	78fb      	ldrb	r3, [r7, #3]
 80043f6:	7113      	strb	r3, [r2, #4]
	mavlink.ComponentID = COMPID;
 80043f8:	4a04      	ldr	r2, [pc, #16]	@ (800440c <Set_mavlink+0x30>)
 80043fa:	78bb      	ldrb	r3, [r7, #2]
 80043fc:	7153      	strb	r3, [r2, #5]
}
 80043fe:	bf00      	nop
 8004400:	370c      	adds	r7, #12
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr
 800440a:	bf00      	nop
 800440c:	20000d40 	.word	0x20000d40

08004410 <Start_UART_DMA_Receive>:
void Start_UART_DMA_Receive()
{
 8004410:	b580      	push	{r7, lr}
 8004412:	af00      	add	r7, sp, #0
    HAL_UARTEx_ReceiveToIdle_DMA(mavlink.huart, Mavlink_rx_buffer, MAVLINK_BUFFER_SIZE);
 8004414:	4b04      	ldr	r3, [pc, #16]	@ (8004428 <Start_UART_DMA_Receive+0x18>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800441c:	4903      	ldr	r1, [pc, #12]	@ (800442c <Start_UART_DMA_Receive+0x1c>)
 800441e:	4618      	mov	r0, r3
 8004420:	f005 ffe8 	bl	800a3f4 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8004424:	bf00      	nop
 8004426:	bd80      	pop	{r7, pc}
 8004428:	20000d40 	.word	0x20000d40
 800442c:	20000d48 	.word	0x20000d48

08004430 <HAL_UART_TxCpltCallback>:
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004430:	b480      	push	{r7}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
    if (huart == mavlink.huart) {
 8004438:	4b06      	ldr	r3, [pc, #24]	@ (8004454 <HAL_UART_TxCpltCallback+0x24>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	687a      	ldr	r2, [r7, #4]
 800443e:	429a      	cmp	r2, r3
 8004440:	d102      	bne.n	8004448 <HAL_UART_TxCpltCallback+0x18>
        uart_tx_busy = false;
 8004442:	4b05      	ldr	r3, [pc, #20]	@ (8004458 <HAL_UART_TxCpltCallback+0x28>)
 8004444:	2200      	movs	r2, #0
 8004446:	701a      	strb	r2, [r3, #0]
    }
}
 8004448:	bf00      	nop
 800444a:	370c      	adds	r7, #12
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr
 8004454:	20000d40 	.word	0x20000d40
 8004458:	200009ba 	.word	0x200009ba

0800445c <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b084      	sub	sp, #16
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	460b      	mov	r3, r1
 8004466:	807b      	strh	r3, [r7, #2]
    if (huart == mavlink.huart)
 8004468:	4b13      	ldr	r3, [pc, #76]	@ (80044b8 <HAL_UARTEx_RxEventCallback+0x5c>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	687a      	ldr	r2, [r7, #4]
 800446e:	429a      	cmp	r2, r3
 8004470:	d11d      	bne.n	80044ae <HAL_UARTEx_RxEventCallback+0x52>
    {
        for (uint16_t i = 0; i < Size; i++)
 8004472:	2300      	movs	r3, #0
 8004474:	81fb      	strh	r3, [r7, #14]
 8004476:	e010      	b.n	800449a <HAL_UARTEx_RxEventCallback+0x3e>
        {
            if (mavlink_parse_char(MAVLINK_COMM_0, Mavlink_rx_buffer[i], &msg, &status))
 8004478:	89fb      	ldrh	r3, [r7, #14]
 800447a:	4a10      	ldr	r2, [pc, #64]	@ (80044bc <HAL_UARTEx_RxEventCallback+0x60>)
 800447c:	5cd1      	ldrb	r1, [r2, r3]
 800447e:	4b10      	ldr	r3, [pc, #64]	@ (80044c0 <HAL_UARTEx_RxEventCallback+0x64>)
 8004480:	4a10      	ldr	r2, [pc, #64]	@ (80044c4 <HAL_UARTEx_RxEventCallback+0x68>)
 8004482:	2000      	movs	r0, #0
 8004484:	f7ff fe7d 	bl	8004182 <mavlink_parse_char>
 8004488:	4603      	mov	r3, r0
 800448a:	2b00      	cmp	r3, #0
 800448c:	d002      	beq.n	8004494 <HAL_UARTEx_RxEventCallback+0x38>
            {
                Msg_processing(&msg);
 800448e:	480d      	ldr	r0, [pc, #52]	@ (80044c4 <HAL_UARTEx_RxEventCallback+0x68>)
 8004490:	f000 f88c 	bl	80045ac <Msg_processing>
        for (uint16_t i = 0; i < Size; i++)
 8004494:	89fb      	ldrh	r3, [r7, #14]
 8004496:	3301      	adds	r3, #1
 8004498:	81fb      	strh	r3, [r7, #14]
 800449a:	89fa      	ldrh	r2, [r7, #14]
 800449c:	887b      	ldrh	r3, [r7, #2]
 800449e:	429a      	cmp	r2, r3
 80044a0:	d3ea      	bcc.n	8004478 <HAL_UARTEx_RxEventCallback+0x1c>
            }
        }
        if (HAL_UARTEx_ReceiveToIdle_DMA(huart, Mavlink_rx_buffer, MAVLINK_BUFFER_SIZE) != HAL_OK)
 80044a2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80044a6:	4905      	ldr	r1, [pc, #20]	@ (80044bc <HAL_UARTEx_RxEventCallback+0x60>)
 80044a8:	6878      	ldr	r0, [r7, #4]
 80044aa:	f005 ffa3 	bl	800a3f4 <HAL_UARTEx_ReceiveToIdle_DMA>
	    {
                   // Handle error
	    }
    }
}
 80044ae:	bf00      	nop
 80044b0:	3710      	adds	r7, #16
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	bf00      	nop
 80044b8:	20000d40 	.word	0x20000d40
 80044bc:	20000d48 	.word	0x20000d48
 80044c0:	20000c04 	.word	0x20000c04
 80044c4:	20000c1c 	.word	0x20000c1c

080044c8 <HAL_UART_ErrorCallback>:
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b082      	sub	sp, #8
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
    if (huart == mavlink.huart)
 80044d0:	4b07      	ldr	r3, [pc, #28]	@ (80044f0 <HAL_UART_ErrorCallback+0x28>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	687a      	ldr	r2, [r7, #4]
 80044d6:	429a      	cmp	r2, r3
 80044d8:	d105      	bne.n	80044e6 <HAL_UART_ErrorCallback+0x1e>
    {
        HAL_UARTEx_ReceiveToIdle_DMA(huart, Mavlink_rx_buffer, MAVLINK_BUFFER_SIZE);
 80044da:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80044de:	4905      	ldr	r1, [pc, #20]	@ (80044f4 <HAL_UART_ErrorCallback+0x2c>)
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f005 ff87 	bl	800a3f4 <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 80044e6:	bf00      	nop
 80044e8:	3708      	adds	r7, #8
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	bf00      	nop
 80044f0:	20000d40 	.word	0x20000d40
 80044f4:	20000d48 	.word	0x20000d48

080044f8 <UpdateAttitude>:
        	break;
        chunk_seq++;
    }
}
void UpdateAttitude(float roll, float pitch, float yaw)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b08c      	sub	sp, #48	@ 0x30
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	ed87 0a03 	vstr	s0, [r7, #12]
 8004502:	edc7 0a02 	vstr	s1, [r7, #8]
 8004506:	ed87 1a01 	vstr	s2, [r7, #4]
    mavlink_attitude_t attitude = {
        .time_boot_ms = HAL_GetTick(),
 800450a:	f001 fd85 	bl	8006018 <HAL_GetTick>
 800450e:	4603      	mov	r3, r0
    mavlink_attitude_t attitude = {
 8004510:	617b      	str	r3, [r7, #20]
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	61bb      	str	r3, [r7, #24]
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	61fb      	str	r3, [r7, #28]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	623b      	str	r3, [r7, #32]
 800451e:	f04f 0300 	mov.w	r3, #0
 8004522:	627b      	str	r3, [r7, #36]	@ 0x24
 8004524:	f04f 0300 	mov.w	r3, #0
 8004528:	62bb      	str	r3, [r7, #40]	@ 0x28
 800452a:	f04f 0300 	mov.w	r3, #0
 800452e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        .rollspeed = 0,
        .pitchspeed = 0,
        .yawspeed = 0

    };
    mavlink_msg_attitude_encode(1, MAV_COMP_ID_AUTOPILOT1, &latest_attitude_msg, &attitude);
 8004530:	f107 0314 	add.w	r3, r7, #20
 8004534:	4a05      	ldr	r2, [pc, #20]	@ (800454c <UpdateAttitude+0x54>)
 8004536:	2101      	movs	r1, #1
 8004538:	2001      	movs	r0, #1
 800453a:	f7ff fea6 	bl	800428a <mavlink_msg_attitude_encode>
    attitude_msg_ready = true;
 800453e:	4b04      	ldr	r3, [pc, #16]	@ (8004550 <UpdateAttitude+0x58>)
 8004540:	2201      	movs	r2, #1
 8004542:	701a      	strb	r2, [r3, #0]
}
 8004544:	bf00      	nop
 8004546:	3730      	adds	r7, #48	@ 0x30
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}
 800454c:	200009bc 	.word	0x200009bc
 8004550:	20000adf 	.word	0x20000adf

08004554 <UpdateVfrHud>:
void UpdateVfrHud(float speed, float heading, float depth)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b086      	sub	sp, #24
 8004558:	af02      	add	r7, sp, #8
 800455a:	ed87 0a03 	vstr	s0, [r7, #12]
 800455e:	edc7 0a02 	vstr	s1, [r7, #8]
 8004562:	ed87 1a01 	vstr	s2, [r7, #4]
	mavlink_msg_vfr_hud_pack(1, 1, &latest_vfrhud_msg, 0, speed, heading, 0, depth, 0);
 8004566:	edd7 7a02 	vldr	s15, [r7, #8]
 800456a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800456e:	ee17 3a90 	vmov	r3, s15
 8004572:	b21b      	sxth	r3, r3
 8004574:	2200      	movs	r2, #0
 8004576:	9200      	str	r2, [sp, #0]
 8004578:	eddf 1a09 	vldr	s3, [pc, #36]	@ 80045a0 <UpdateVfrHud+0x4c>
 800457c:	ed97 1a01 	vldr	s2, [r7, #4]
 8004580:	edd7 0a03 	vldr	s1, [r7, #12]
 8004584:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 80045a0 <UpdateVfrHud+0x4c>
 8004588:	4a06      	ldr	r2, [pc, #24]	@ (80045a4 <UpdateVfrHud+0x50>)
 800458a:	2101      	movs	r1, #1
 800458c:	2001      	movs	r0, #1
 800458e:	f7ff fecb 	bl	8004328 <mavlink_msg_vfr_hud_pack>
	vfrhud_msg_ready = true;
 8004592:	4b05      	ldr	r3, [pc, #20]	@ (80045a8 <UpdateVfrHud+0x54>)
 8004594:	2201      	movs	r2, #1
 8004596:	701a      	strb	r2, [r3, #0]
}
 8004598:	bf00      	nop
 800459a:	3710      	adds	r7, #16
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}
 80045a0:	00000000 	.word	0x00000000
 80045a4:	20000ae0 	.word	0x20000ae0
 80045a8:	20000c03 	.word	0x20000c03

080045ac <Msg_processing>:
    mavlink_msg_scaled_pressure2_encode(1, MAV_COMP_ID_AUTOPILOT1, &msg, &msg_data);
    uint16_t len = mavlink_msg_to_send_buffer(buffer, &msg);
    HAL_UART_Transmit_DMA(mavlink.huart, buffer, len);
}
void Msg_processing(mavlink_message_t* msg)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b094      	sub	sp, #80	@ 0x50
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
	switch (msg->msgid)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	7a5a      	ldrb	r2, [r3, #9]
 80045b8:	7a99      	ldrb	r1, [r3, #10]
 80045ba:	0209      	lsls	r1, r1, #8
 80045bc:	430a      	orrs	r2, r1
 80045be:	7adb      	ldrb	r3, [r3, #11]
 80045c0:	041b      	lsls	r3, r3, #16
 80045c2:	4313      	orrs	r3, r2
 80045c4:	2b45      	cmp	r3, #69	@ 0x45
 80045c6:	d002      	beq.n	80045ce <Msg_processing+0x22>
 80045c8:	2b4c      	cmp	r3, #76	@ 0x4c
 80045ca:	d029      	beq.n	8004620 <Msg_processing+0x74>

		}
        break;
    }
    default:
    	break;
 80045cc:	e049      	b.n	8004662 <Msg_processing+0xb6>
        mavlink_msg_manual_control_decode(msg, &cmd);
 80045ce:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80045d2:	4619      	mov	r1, r3
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f7ff fe8c 	bl	80042f2 <mavlink_msg_manual_control_decode>
        Move_Update(cmd.x ,cmd.y, cmd.z, cmd.r);
 80045da:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 80045de:	ee07 3a90 	vmov	s15, r3
 80045e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80045e6:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 80045ea:	ee07 3a10 	vmov	s14, r3
 80045ee:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80045f2:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 80045f6:	ee06 3a90 	vmov	s13, r3
 80045fa:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80045fe:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8004602:	ee06 3a10 	vmov	s12, r3
 8004606:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800460a:	eef0 1a46 	vmov.f32	s3, s12
 800460e:	eeb0 1a66 	vmov.f32	s2, s13
 8004612:	eef0 0a47 	vmov.f32	s1, s14
 8004616:	eeb0 0a67 	vmov.f32	s0, s15
 800461a:	f000 fc0f 	bl	8004e3c <Move_Update>
        break;
 800461e:	e020      	b.n	8004662 <Msg_processing+0xb6>
        mavlink_msg_command_long_decode(msg, &cmd);
 8004620:	f107 030c 	add.w	r3, r7, #12
 8004624:	4619      	mov	r1, r3
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f7ff febd 	bl	80043a6 <mavlink_msg_command_long_decode>
        if (cmd.command == MAV_CMD_DO_FLIGHTTERMINATION) //power
 800462c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800462e:	2bb9      	cmp	r3, #185	@ 0xb9
 8004630:	d016      	beq.n	8004660 <Msg_processing+0xb4>
        else if (cmd.command == MAV_CMD_COMPONENT_ARM_DISARM)
 8004632:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004634:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8004638:	d110      	bne.n	800465c <Msg_processing+0xb0>
        	if(cmd.param1 == 1)
 800463a:	edd7 7a03 	vldr	s15, [r7, #12]
 800463e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004642:	eef4 7a47 	vcmp.f32	s15, s14
 8004646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800464a:	d103      	bne.n	8004654 <Msg_processing+0xa8>
        		Motor_Enable(0xFF);
 800464c:	20ff      	movs	r0, #255	@ 0xff
 800464e:	f000 f9d5 	bl	80049fc <Motor_Enable>
        break;
 8004652:	e005      	b.n	8004660 <Msg_processing+0xb4>
        		Motor_Disable(0xFF);
 8004654:	20ff      	movs	r0, #255	@ 0xff
 8004656:	f000 fb5b 	bl	8004d10 <Motor_Disable>
        break;
 800465a:	e001      	b.n	8004660 <Msg_processing+0xb4>
        else if(cmd.command == MAV_CMD_DO_SET_SERVO)//light
 800465c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800465e:	2bb7      	cmp	r3, #183	@ 0xb7
        break;
 8004660:	bf00      	nop
    }
}
 8004662:	bf00      	nop
 8004664:	3750      	adds	r7, #80	@ 0x50
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}
	...

0800466c <Motors_Init_Values>:
Motor motors[MAX_MOTORS];
volatile bool IsCalibratedESC = false;
volatile bool thrusters_enabled = false;

void Motors_Init_Values()
{
 800466c:	b480      	push	{r7}
 800466e:	b083      	sub	sp, #12
 8004670:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < MAX_MOTORS; i++)
 8004672:	2300      	movs	r3, #0
 8004674:	71fb      	strb	r3, [r7, #7]
 8004676:	e051      	b.n	800471c <Motors_Init_Values+0xb0>
	{
		 motors[i].id = i;
 8004678:	79fa      	ldrb	r2, [r7, #7]
 800467a:	492d      	ldr	r1, [pc, #180]	@ (8004730 <Motors_Init_Values+0xc4>)
 800467c:	4613      	mov	r3, r2
 800467e:	005b      	lsls	r3, r3, #1
 8004680:	4413      	add	r3, r2
 8004682:	00db      	lsls	r3, r3, #3
 8004684:	440b      	add	r3, r1
 8004686:	79fa      	ldrb	r2, [r7, #7]
 8004688:	701a      	strb	r2, [r3, #0]
		 motors[i].htim = 0;
 800468a:	79fa      	ldrb	r2, [r7, #7]
 800468c:	4928      	ldr	r1, [pc, #160]	@ (8004730 <Motors_Init_Values+0xc4>)
 800468e:	4613      	mov	r3, r2
 8004690:	005b      	lsls	r3, r3, #1
 8004692:	4413      	add	r3, r2
 8004694:	00db      	lsls	r3, r3, #3
 8004696:	440b      	add	r3, r1
 8004698:	3304      	adds	r3, #4
 800469a:	2200      	movs	r2, #0
 800469c:	601a      	str	r2, [r3, #0]
		 motors[i].channel = 0;
 800469e:	79fa      	ldrb	r2, [r7, #7]
 80046a0:	4923      	ldr	r1, [pc, #140]	@ (8004730 <Motors_Init_Values+0xc4>)
 80046a2:	4613      	mov	r3, r2
 80046a4:	005b      	lsls	r3, r3, #1
 80046a6:	4413      	add	r3, r2
 80046a8:	00db      	lsls	r3, r3, #3
 80046aa:	440b      	add	r3, r1
 80046ac:	3308      	adds	r3, #8
 80046ae:	2200      	movs	r2, #0
 80046b0:	601a      	str	r2, [r3, #0]
	     motors[i].speed = MOTOR_SPEED_MIN;
 80046b2:	79fa      	ldrb	r2, [r7, #7]
 80046b4:	491e      	ldr	r1, [pc, #120]	@ (8004730 <Motors_Init_Values+0xc4>)
 80046b6:	4613      	mov	r3, r2
 80046b8:	005b      	lsls	r3, r3, #1
 80046ba:	4413      	add	r3, r2
 80046bc:	00db      	lsls	r3, r3, #3
 80046be:	440b      	add	r3, r1
 80046c0:	330c      	adds	r3, #12
 80046c2:	2200      	movs	r2, #0
 80046c4:	701a      	strb	r2, [r3, #0]
		 motors[i].direction = MOTOR_DIRECTION_STOP;
 80046c6:	79fa      	ldrb	r2, [r7, #7]
 80046c8:	4919      	ldr	r1, [pc, #100]	@ (8004730 <Motors_Init_Values+0xc4>)
 80046ca:	4613      	mov	r3, r2
 80046cc:	005b      	lsls	r3, r3, #1
 80046ce:	4413      	add	r3, r2
 80046d0:	00db      	lsls	r3, r3, #3
 80046d2:	440b      	add	r3, r1
 80046d4:	330d      	adds	r3, #13
 80046d6:	2200      	movs	r2, #0
 80046d8:	701a      	strb	r2, [r3, #0]
		 motors[i].enabled = 0;
 80046da:	79fa      	ldrb	r2, [r7, #7]
 80046dc:	4914      	ldr	r1, [pc, #80]	@ (8004730 <Motors_Init_Values+0xc4>)
 80046de:	4613      	mov	r3, r2
 80046e0:	005b      	lsls	r3, r3, #1
 80046e2:	4413      	add	r3, r2
 80046e4:	00db      	lsls	r3, r3, #3
 80046e6:	440b      	add	r3, r1
 80046e8:	330e      	adds	r3, #14
 80046ea:	2200      	movs	r2, #0
 80046ec:	701a      	strb	r2, [r3, #0]
		 motors[i].ramp_rate = 0;
 80046ee:	79fa      	ldrb	r2, [r7, #7]
 80046f0:	490f      	ldr	r1, [pc, #60]	@ (8004730 <Motors_Init_Values+0xc4>)
 80046f2:	4613      	mov	r3, r2
 80046f4:	005b      	lsls	r3, r3, #1
 80046f6:	4413      	add	r3, r2
 80046f8:	00db      	lsls	r3, r3, #3
 80046fa:	440b      	add	r3, r1
 80046fc:	330f      	adds	r3, #15
 80046fe:	2200      	movs	r2, #0
 8004700:	701a      	strb	r2, [r3, #0]
		 motors[i].state = 	MOTOR_STATUS_OK;
 8004702:	79fa      	ldrb	r2, [r7, #7]
 8004704:	490a      	ldr	r1, [pc, #40]	@ (8004730 <Motors_Init_Values+0xc4>)
 8004706:	4613      	mov	r3, r2
 8004708:	005b      	lsls	r3, r3, #1
 800470a:	4413      	add	r3, r2
 800470c:	00db      	lsls	r3, r3, #3
 800470e:	440b      	add	r3, r1
 8004710:	3314      	adds	r3, #20
 8004712:	2200      	movs	r2, #0
 8004714:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < MAX_MOTORS; i++)
 8004716:	79fb      	ldrb	r3, [r7, #7]
 8004718:	3301      	adds	r3, #1
 800471a:	71fb      	strb	r3, [r7, #7]
 800471c:	79fb      	ldrb	r3, [r7, #7]
 800471e:	2b05      	cmp	r3, #5
 8004720:	d9aa      	bls.n	8004678 <Motors_Init_Values+0xc>
	}
}
 8004722:	bf00      	nop
 8004724:	bf00      	nop
 8004726:	370c      	adds	r7, #12
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr
 8004730:	20001334 	.word	0x20001334

08004734 <Motor_Set_timer>:

void Motor_Set_timer(uint8_t motor_id, TIM_HandleTypeDef *htim, uint32_t channel)
{
 8004734:	b480      	push	{r7}
 8004736:	b085      	sub	sp, #20
 8004738:	af00      	add	r7, sp, #0
 800473a:	4603      	mov	r3, r0
 800473c:	60b9      	str	r1, [r7, #8]
 800473e:	607a      	str	r2, [r7, #4]
 8004740:	73fb      	strb	r3, [r7, #15]
	motors[motor_id].htim= htim;
 8004742:	7bfa      	ldrb	r2, [r7, #15]
 8004744:	490c      	ldr	r1, [pc, #48]	@ (8004778 <Motor_Set_timer+0x44>)
 8004746:	4613      	mov	r3, r2
 8004748:	005b      	lsls	r3, r3, #1
 800474a:	4413      	add	r3, r2
 800474c:	00db      	lsls	r3, r3, #3
 800474e:	440b      	add	r3, r1
 8004750:	3304      	adds	r3, #4
 8004752:	68ba      	ldr	r2, [r7, #8]
 8004754:	601a      	str	r2, [r3, #0]
	motors[motor_id].channel = channel;
 8004756:	7bfa      	ldrb	r2, [r7, #15]
 8004758:	4907      	ldr	r1, [pc, #28]	@ (8004778 <Motor_Set_timer+0x44>)
 800475a:	4613      	mov	r3, r2
 800475c:	005b      	lsls	r3, r3, #1
 800475e:	4413      	add	r3, r2
 8004760:	00db      	lsls	r3, r3, #3
 8004762:	440b      	add	r3, r1
 8004764:	3308      	adds	r3, #8
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	601a      	str	r2, [r3, #0]
}
 800476a:	bf00      	nop
 800476c:	3714      	adds	r7, #20
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	20001334 	.word	0x20001334

0800477c <Motor_CalibrateESC>:

void Motor_CalibrateESC(uint8_t motor_id)
{
 800477c:	b590      	push	{r4, r7, lr}
 800477e:	b085      	sub	sp, #20
 8004780:	af00      	add	r7, sp, #0
 8004782:	4603      	mov	r3, r0
 8004784:	71fb      	strb	r3, [r7, #7]
	if (motor_id == 0xFF)
 8004786:	79fb      	ldrb	r3, [r7, #7]
 8004788:	2bff      	cmp	r3, #255	@ 0xff
 800478a:	f040 8097 	bne.w	80048bc <Motor_CalibrateESC+0x140>
	{
		for(uint8_t i = 0; i < MAX_MOTORS; i++)
 800478e:	2300      	movs	r3, #0
 8004790:	73fb      	strb	r3, [r7, #15]
 8004792:	e08e      	b.n	80048b2 <Motor_CalibrateESC+0x136>
		{

			HAL_TIM_PWM_Start(motors[i].htim, GetTimChannel(motors[i].channel));
 8004794:	7bfa      	ldrb	r2, [r7, #15]
 8004796:	4997      	ldr	r1, [pc, #604]	@ (80049f4 <Motor_CalibrateESC+0x278>)
 8004798:	4613      	mov	r3, r2
 800479a:	005b      	lsls	r3, r3, #1
 800479c:	4413      	add	r3, r2
 800479e:	00db      	lsls	r3, r3, #3
 80047a0:	440b      	add	r3, r1
 80047a2:	3304      	adds	r3, #4
 80047a4:	681c      	ldr	r4, [r3, #0]
 80047a6:	7bfa      	ldrb	r2, [r7, #15]
 80047a8:	4992      	ldr	r1, [pc, #584]	@ (80049f4 <Motor_CalibrateESC+0x278>)
 80047aa:	4613      	mov	r3, r2
 80047ac:	005b      	lsls	r3, r3, #1
 80047ae:	4413      	add	r3, r2
 80047b0:	00db      	lsls	r3, r3, #3
 80047b2:	440b      	add	r3, r1
 80047b4:	3308      	adds	r3, #8
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	4618      	mov	r0, r3
 80047bc:	f000 fb1a 	bl	8004df4 <GetTimChannel>
 80047c0:	4603      	mov	r3, r0
 80047c2:	4619      	mov	r1, r3
 80047c4:	4620      	mov	r0, r4
 80047c6:	f004 fded 	bl	80093a4 <HAL_TIM_PWM_Start>
			__HAL_TIM_SET_COMPARE(motors[i].htim, GetTimChannel(motors[i].channel), PWM_NEUTRAL);
 80047ca:	7bfa      	ldrb	r2, [r7, #15]
 80047cc:	4989      	ldr	r1, [pc, #548]	@ (80049f4 <Motor_CalibrateESC+0x278>)
 80047ce:	4613      	mov	r3, r2
 80047d0:	005b      	lsls	r3, r3, #1
 80047d2:	4413      	add	r3, r2
 80047d4:	00db      	lsls	r3, r3, #3
 80047d6:	440b      	add	r3, r1
 80047d8:	3308      	adds	r3, #8
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	4618      	mov	r0, r3
 80047e0:	f000 fb08 	bl	8004df4 <GetTimChannel>
 80047e4:	4603      	mov	r3, r0
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d10d      	bne.n	8004806 <Motor_CalibrateESC+0x8a>
 80047ea:	7bfa      	ldrb	r2, [r7, #15]
 80047ec:	4981      	ldr	r1, [pc, #516]	@ (80049f4 <Motor_CalibrateESC+0x278>)
 80047ee:	4613      	mov	r3, r2
 80047f0:	005b      	lsls	r3, r3, #1
 80047f2:	4413      	add	r3, r2
 80047f4:	00db      	lsls	r3, r3, #3
 80047f6:	440b      	add	r3, r1
 80047f8:	3304      	adds	r3, #4
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8004802:	635a      	str	r2, [r3, #52]	@ 0x34
 8004804:	e048      	b.n	8004898 <Motor_CalibrateESC+0x11c>
 8004806:	7bfa      	ldrb	r2, [r7, #15]
 8004808:	497a      	ldr	r1, [pc, #488]	@ (80049f4 <Motor_CalibrateESC+0x278>)
 800480a:	4613      	mov	r3, r2
 800480c:	005b      	lsls	r3, r3, #1
 800480e:	4413      	add	r3, r2
 8004810:	00db      	lsls	r3, r3, #3
 8004812:	440b      	add	r3, r1
 8004814:	3308      	adds	r3, #8
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	b2db      	uxtb	r3, r3
 800481a:	4618      	mov	r0, r3
 800481c:	f000 faea 	bl	8004df4 <GetTimChannel>
 8004820:	4603      	mov	r3, r0
 8004822:	2b04      	cmp	r3, #4
 8004824:	d10d      	bne.n	8004842 <Motor_CalibrateESC+0xc6>
 8004826:	7bfa      	ldrb	r2, [r7, #15]
 8004828:	4972      	ldr	r1, [pc, #456]	@ (80049f4 <Motor_CalibrateESC+0x278>)
 800482a:	4613      	mov	r3, r2
 800482c:	005b      	lsls	r3, r3, #1
 800482e:	4413      	add	r3, r2
 8004830:	00db      	lsls	r3, r3, #3
 8004832:	440b      	add	r3, r1
 8004834:	3304      	adds	r3, #4
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 800483e:	6393      	str	r3, [r2, #56]	@ 0x38
 8004840:	e02a      	b.n	8004898 <Motor_CalibrateESC+0x11c>
 8004842:	7bfa      	ldrb	r2, [r7, #15]
 8004844:	496b      	ldr	r1, [pc, #428]	@ (80049f4 <Motor_CalibrateESC+0x278>)
 8004846:	4613      	mov	r3, r2
 8004848:	005b      	lsls	r3, r3, #1
 800484a:	4413      	add	r3, r2
 800484c:	00db      	lsls	r3, r3, #3
 800484e:	440b      	add	r3, r1
 8004850:	3308      	adds	r3, #8
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	b2db      	uxtb	r3, r3
 8004856:	4618      	mov	r0, r3
 8004858:	f000 facc 	bl	8004df4 <GetTimChannel>
 800485c:	4603      	mov	r3, r0
 800485e:	2b08      	cmp	r3, #8
 8004860:	d10d      	bne.n	800487e <Motor_CalibrateESC+0x102>
 8004862:	7bfa      	ldrb	r2, [r7, #15]
 8004864:	4963      	ldr	r1, [pc, #396]	@ (80049f4 <Motor_CalibrateESC+0x278>)
 8004866:	4613      	mov	r3, r2
 8004868:	005b      	lsls	r3, r3, #1
 800486a:	4413      	add	r3, r2
 800486c:	00db      	lsls	r3, r3, #3
 800486e:	440b      	add	r3, r1
 8004870:	3304      	adds	r3, #4
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 800487a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800487c:	e00c      	b.n	8004898 <Motor_CalibrateESC+0x11c>
 800487e:	7bfa      	ldrb	r2, [r7, #15]
 8004880:	495c      	ldr	r1, [pc, #368]	@ (80049f4 <Motor_CalibrateESC+0x278>)
 8004882:	4613      	mov	r3, r2
 8004884:	005b      	lsls	r3, r3, #1
 8004886:	4413      	add	r3, r2
 8004888:	00db      	lsls	r3, r3, #3
 800488a:	440b      	add	r3, r1
 800488c:	3304      	adds	r3, #4
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8004896:	6413      	str	r3, [r2, #64]	@ 0x40
			motors[i].enabled = 1;
 8004898:	7bfa      	ldrb	r2, [r7, #15]
 800489a:	4956      	ldr	r1, [pc, #344]	@ (80049f4 <Motor_CalibrateESC+0x278>)
 800489c:	4613      	mov	r3, r2
 800489e:	005b      	lsls	r3, r3, #1
 80048a0:	4413      	add	r3, r2
 80048a2:	00db      	lsls	r3, r3, #3
 80048a4:	440b      	add	r3, r1
 80048a6:	330e      	adds	r3, #14
 80048a8:	2201      	movs	r2, #1
 80048aa:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i < MAX_MOTORS; i++)
 80048ac:	7bfb      	ldrb	r3, [r7, #15]
 80048ae:	3301      	adds	r3, #1
 80048b0:	73fb      	strb	r3, [r7, #15]
 80048b2:	7bfb      	ldrb	r3, [r7, #15]
 80048b4:	2b05      	cmp	r3, #5
 80048b6:	f67f af6d 	bls.w	8004794 <Motor_CalibrateESC+0x18>
 80048ba:	e08f      	b.n	80049dc <Motor_CalibrateESC+0x260>
		}
	}
	else if(motor_id >= 0 && motor_id <= 6)
 80048bc:	79fb      	ldrb	r3, [r7, #7]
 80048be:	2b06      	cmp	r3, #6
 80048c0:	f200 808c 	bhi.w	80049dc <Motor_CalibrateESC+0x260>
	{
		HAL_TIM_PWM_Start(motors[motor_id].htim, GetTimChannel(motors[motor_id].channel));
 80048c4:	79fa      	ldrb	r2, [r7, #7]
 80048c6:	494b      	ldr	r1, [pc, #300]	@ (80049f4 <Motor_CalibrateESC+0x278>)
 80048c8:	4613      	mov	r3, r2
 80048ca:	005b      	lsls	r3, r3, #1
 80048cc:	4413      	add	r3, r2
 80048ce:	00db      	lsls	r3, r3, #3
 80048d0:	440b      	add	r3, r1
 80048d2:	3304      	adds	r3, #4
 80048d4:	681c      	ldr	r4, [r3, #0]
 80048d6:	79fa      	ldrb	r2, [r7, #7]
 80048d8:	4946      	ldr	r1, [pc, #280]	@ (80049f4 <Motor_CalibrateESC+0x278>)
 80048da:	4613      	mov	r3, r2
 80048dc:	005b      	lsls	r3, r3, #1
 80048de:	4413      	add	r3, r2
 80048e0:	00db      	lsls	r3, r3, #3
 80048e2:	440b      	add	r3, r1
 80048e4:	3308      	adds	r3, #8
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	4618      	mov	r0, r3
 80048ec:	f000 fa82 	bl	8004df4 <GetTimChannel>
 80048f0:	4603      	mov	r3, r0
 80048f2:	4619      	mov	r1, r3
 80048f4:	4620      	mov	r0, r4
 80048f6:	f004 fd55 	bl	80093a4 <HAL_TIM_PWM_Start>
		__HAL_TIM_SET_COMPARE(motors[motor_id].htim, GetTimChannel(motors[motor_id].channel), PWM_NEUTRAL);
 80048fa:	79fa      	ldrb	r2, [r7, #7]
 80048fc:	493d      	ldr	r1, [pc, #244]	@ (80049f4 <Motor_CalibrateESC+0x278>)
 80048fe:	4613      	mov	r3, r2
 8004900:	005b      	lsls	r3, r3, #1
 8004902:	4413      	add	r3, r2
 8004904:	00db      	lsls	r3, r3, #3
 8004906:	440b      	add	r3, r1
 8004908:	3308      	adds	r3, #8
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	b2db      	uxtb	r3, r3
 800490e:	4618      	mov	r0, r3
 8004910:	f000 fa70 	bl	8004df4 <GetTimChannel>
 8004914:	4603      	mov	r3, r0
 8004916:	2b00      	cmp	r3, #0
 8004918:	d10d      	bne.n	8004936 <Motor_CalibrateESC+0x1ba>
 800491a:	79fa      	ldrb	r2, [r7, #7]
 800491c:	4935      	ldr	r1, [pc, #212]	@ (80049f4 <Motor_CalibrateESC+0x278>)
 800491e:	4613      	mov	r3, r2
 8004920:	005b      	lsls	r3, r3, #1
 8004922:	4413      	add	r3, r2
 8004924:	00db      	lsls	r3, r3, #3
 8004926:	440b      	add	r3, r1
 8004928:	3304      	adds	r3, #4
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8004932:	635a      	str	r2, [r3, #52]	@ 0x34
 8004934:	e048      	b.n	80049c8 <Motor_CalibrateESC+0x24c>
 8004936:	79fa      	ldrb	r2, [r7, #7]
 8004938:	492e      	ldr	r1, [pc, #184]	@ (80049f4 <Motor_CalibrateESC+0x278>)
 800493a:	4613      	mov	r3, r2
 800493c:	005b      	lsls	r3, r3, #1
 800493e:	4413      	add	r3, r2
 8004940:	00db      	lsls	r3, r3, #3
 8004942:	440b      	add	r3, r1
 8004944:	3308      	adds	r3, #8
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	b2db      	uxtb	r3, r3
 800494a:	4618      	mov	r0, r3
 800494c:	f000 fa52 	bl	8004df4 <GetTimChannel>
 8004950:	4603      	mov	r3, r0
 8004952:	2b04      	cmp	r3, #4
 8004954:	d10d      	bne.n	8004972 <Motor_CalibrateESC+0x1f6>
 8004956:	79fa      	ldrb	r2, [r7, #7]
 8004958:	4926      	ldr	r1, [pc, #152]	@ (80049f4 <Motor_CalibrateESC+0x278>)
 800495a:	4613      	mov	r3, r2
 800495c:	005b      	lsls	r3, r3, #1
 800495e:	4413      	add	r3, r2
 8004960:	00db      	lsls	r3, r3, #3
 8004962:	440b      	add	r3, r1
 8004964:	3304      	adds	r3, #4
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 800496e:	6393      	str	r3, [r2, #56]	@ 0x38
 8004970:	e02a      	b.n	80049c8 <Motor_CalibrateESC+0x24c>
 8004972:	79fa      	ldrb	r2, [r7, #7]
 8004974:	491f      	ldr	r1, [pc, #124]	@ (80049f4 <Motor_CalibrateESC+0x278>)
 8004976:	4613      	mov	r3, r2
 8004978:	005b      	lsls	r3, r3, #1
 800497a:	4413      	add	r3, r2
 800497c:	00db      	lsls	r3, r3, #3
 800497e:	440b      	add	r3, r1
 8004980:	3308      	adds	r3, #8
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	b2db      	uxtb	r3, r3
 8004986:	4618      	mov	r0, r3
 8004988:	f000 fa34 	bl	8004df4 <GetTimChannel>
 800498c:	4603      	mov	r3, r0
 800498e:	2b08      	cmp	r3, #8
 8004990:	d10d      	bne.n	80049ae <Motor_CalibrateESC+0x232>
 8004992:	79fa      	ldrb	r2, [r7, #7]
 8004994:	4917      	ldr	r1, [pc, #92]	@ (80049f4 <Motor_CalibrateESC+0x278>)
 8004996:	4613      	mov	r3, r2
 8004998:	005b      	lsls	r3, r3, #1
 800499a:	4413      	add	r3, r2
 800499c:	00db      	lsls	r3, r3, #3
 800499e:	440b      	add	r3, r1
 80049a0:	3304      	adds	r3, #4
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	681a      	ldr	r2, [r3, #0]
 80049a6:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 80049aa:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80049ac:	e00c      	b.n	80049c8 <Motor_CalibrateESC+0x24c>
 80049ae:	79fa      	ldrb	r2, [r7, #7]
 80049b0:	4910      	ldr	r1, [pc, #64]	@ (80049f4 <Motor_CalibrateESC+0x278>)
 80049b2:	4613      	mov	r3, r2
 80049b4:	005b      	lsls	r3, r3, #1
 80049b6:	4413      	add	r3, r2
 80049b8:	00db      	lsls	r3, r3, #3
 80049ba:	440b      	add	r3, r1
 80049bc:	3304      	adds	r3, #4
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	681a      	ldr	r2, [r3, #0]
 80049c2:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 80049c6:	6413      	str	r3, [r2, #64]	@ 0x40
		motors[motor_id].enabled = 1;
 80049c8:	79fa      	ldrb	r2, [r7, #7]
 80049ca:	490a      	ldr	r1, [pc, #40]	@ (80049f4 <Motor_CalibrateESC+0x278>)
 80049cc:	4613      	mov	r3, r2
 80049ce:	005b      	lsls	r3, r3, #1
 80049d0:	4413      	add	r3, r2
 80049d2:	00db      	lsls	r3, r3, #3
 80049d4:	440b      	add	r3, r1
 80049d6:	330e      	adds	r3, #14
 80049d8:	2201      	movs	r2, #1
 80049da:	701a      	strb	r2, [r3, #0]
	}
	HAL_Delay(10000);
 80049dc:	f242 7010 	movw	r0, #10000	@ 0x2710
 80049e0:	f001 fb26 	bl	8006030 <HAL_Delay>
	IsCalibratedESC = true;
 80049e4:	4b04      	ldr	r3, [pc, #16]	@ (80049f8 <Motor_CalibrateESC+0x27c>)
 80049e6:	2201      	movs	r2, #1
 80049e8:	701a      	strb	r2, [r3, #0]
}
 80049ea:	bf00      	nop
 80049ec:	3714      	adds	r7, #20
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd90      	pop	{r4, r7, pc}
 80049f2:	bf00      	nop
 80049f4:	20001334 	.word	0x20001334
 80049f8:	200013c4 	.word	0x200013c4

080049fc <Motor_Enable>:

void Motor_Enable(uint8_t motor_id)
{
 80049fc:	b590      	push	{r4, r7, lr}
 80049fe:	b085      	sub	sp, #20
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	4603      	mov	r3, r0
 8004a04:	71fb      	strb	r3, [r7, #7]
	if (motor_id == 0xFF)
 8004a06:	79fb      	ldrb	r3, [r7, #7]
 8004a08:	2bff      	cmp	r3, #255	@ 0xff
 8004a0a:	f040 80b2 	bne.w	8004b72 <Motor_Enable+0x176>
	{
		if(!IsCalibratedESC)
 8004a0e:	4b5e      	ldr	r3, [pc, #376]	@ (8004b88 <Motor_Enable+0x18c>)
 8004a10:	781b      	ldrb	r3, [r3, #0]
 8004a12:	b2db      	uxtb	r3, r3
 8004a14:	f083 0301 	eor.w	r3, r3, #1
 8004a18:	b2db      	uxtb	r3, r3
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d006      	beq.n	8004a2c <Motor_Enable+0x30>
		{
			Motor_CalibrateESC(0xFF);
 8004a1e:	20ff      	movs	r0, #255	@ 0xff
 8004a20:	f7ff feac 	bl	800477c <Motor_CalibrateESC>
			thrusters_enabled = true;
 8004a24:	4b59      	ldr	r3, [pc, #356]	@ (8004b8c <Motor_Enable+0x190>)
 8004a26:	2201      	movs	r2, #1
 8004a28:	701a      	strb	r2, [r3, #0]
	}
	else if(motor_id >= 0 && motor_id <= 6)
	{
		Motor_CalibrateESC(motor_id);
	}
}
 8004a2a:	e0a9      	b.n	8004b80 <Motor_Enable+0x184>
		else if(!thrusters_enabled)
 8004a2c:	4b57      	ldr	r3, [pc, #348]	@ (8004b8c <Motor_Enable+0x190>)
 8004a2e:	781b      	ldrb	r3, [r3, #0]
 8004a30:	b2db      	uxtb	r3, r3
 8004a32:	f083 0301 	eor.w	r3, r3, #1
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	f000 80a1 	beq.w	8004b80 <Motor_Enable+0x184>
			for(uint8_t i = 0; i < MAX_MOTORS; i++)
 8004a3e:	2300      	movs	r3, #0
 8004a40:	73fb      	strb	r3, [r7, #15]
 8004a42:	e08e      	b.n	8004b62 <Motor_Enable+0x166>
				HAL_TIM_PWM_Start(motors[i].htim, GetTimChannel(motors[i].channel));
 8004a44:	7bfa      	ldrb	r2, [r7, #15]
 8004a46:	4952      	ldr	r1, [pc, #328]	@ (8004b90 <Motor_Enable+0x194>)
 8004a48:	4613      	mov	r3, r2
 8004a4a:	005b      	lsls	r3, r3, #1
 8004a4c:	4413      	add	r3, r2
 8004a4e:	00db      	lsls	r3, r3, #3
 8004a50:	440b      	add	r3, r1
 8004a52:	3304      	adds	r3, #4
 8004a54:	681c      	ldr	r4, [r3, #0]
 8004a56:	7bfa      	ldrb	r2, [r7, #15]
 8004a58:	494d      	ldr	r1, [pc, #308]	@ (8004b90 <Motor_Enable+0x194>)
 8004a5a:	4613      	mov	r3, r2
 8004a5c:	005b      	lsls	r3, r3, #1
 8004a5e:	4413      	add	r3, r2
 8004a60:	00db      	lsls	r3, r3, #3
 8004a62:	440b      	add	r3, r1
 8004a64:	3308      	adds	r3, #8
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f000 f9c2 	bl	8004df4 <GetTimChannel>
 8004a70:	4603      	mov	r3, r0
 8004a72:	4619      	mov	r1, r3
 8004a74:	4620      	mov	r0, r4
 8004a76:	f004 fc95 	bl	80093a4 <HAL_TIM_PWM_Start>
				__HAL_TIM_SET_COMPARE(motors[i].htim, GetTimChannel(motors[i].channel), PWM_NEUTRAL);
 8004a7a:	7bfa      	ldrb	r2, [r7, #15]
 8004a7c:	4944      	ldr	r1, [pc, #272]	@ (8004b90 <Motor_Enable+0x194>)
 8004a7e:	4613      	mov	r3, r2
 8004a80:	005b      	lsls	r3, r3, #1
 8004a82:	4413      	add	r3, r2
 8004a84:	00db      	lsls	r3, r3, #3
 8004a86:	440b      	add	r3, r1
 8004a88:	3308      	adds	r3, #8
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f000 f9b0 	bl	8004df4 <GetTimChannel>
 8004a94:	4603      	mov	r3, r0
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d10d      	bne.n	8004ab6 <Motor_Enable+0xba>
 8004a9a:	7bfa      	ldrb	r2, [r7, #15]
 8004a9c:	493c      	ldr	r1, [pc, #240]	@ (8004b90 <Motor_Enable+0x194>)
 8004a9e:	4613      	mov	r3, r2
 8004aa0:	005b      	lsls	r3, r3, #1
 8004aa2:	4413      	add	r3, r2
 8004aa4:	00db      	lsls	r3, r3, #3
 8004aa6:	440b      	add	r3, r1
 8004aa8:	3304      	adds	r3, #4
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8004ab2:	635a      	str	r2, [r3, #52]	@ 0x34
 8004ab4:	e048      	b.n	8004b48 <Motor_Enable+0x14c>
 8004ab6:	7bfa      	ldrb	r2, [r7, #15]
 8004ab8:	4935      	ldr	r1, [pc, #212]	@ (8004b90 <Motor_Enable+0x194>)
 8004aba:	4613      	mov	r3, r2
 8004abc:	005b      	lsls	r3, r3, #1
 8004abe:	4413      	add	r3, r2
 8004ac0:	00db      	lsls	r3, r3, #3
 8004ac2:	440b      	add	r3, r1
 8004ac4:	3308      	adds	r3, #8
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	4618      	mov	r0, r3
 8004acc:	f000 f992 	bl	8004df4 <GetTimChannel>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	2b04      	cmp	r3, #4
 8004ad4:	d10d      	bne.n	8004af2 <Motor_Enable+0xf6>
 8004ad6:	7bfa      	ldrb	r2, [r7, #15]
 8004ad8:	492d      	ldr	r1, [pc, #180]	@ (8004b90 <Motor_Enable+0x194>)
 8004ada:	4613      	mov	r3, r2
 8004adc:	005b      	lsls	r3, r3, #1
 8004ade:	4413      	add	r3, r2
 8004ae0:	00db      	lsls	r3, r3, #3
 8004ae2:	440b      	add	r3, r1
 8004ae4:	3304      	adds	r3, #4
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8004aee:	6393      	str	r3, [r2, #56]	@ 0x38
 8004af0:	e02a      	b.n	8004b48 <Motor_Enable+0x14c>
 8004af2:	7bfa      	ldrb	r2, [r7, #15]
 8004af4:	4926      	ldr	r1, [pc, #152]	@ (8004b90 <Motor_Enable+0x194>)
 8004af6:	4613      	mov	r3, r2
 8004af8:	005b      	lsls	r3, r3, #1
 8004afa:	4413      	add	r3, r2
 8004afc:	00db      	lsls	r3, r3, #3
 8004afe:	440b      	add	r3, r1
 8004b00:	3308      	adds	r3, #8
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	4618      	mov	r0, r3
 8004b08:	f000 f974 	bl	8004df4 <GetTimChannel>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	2b08      	cmp	r3, #8
 8004b10:	d10d      	bne.n	8004b2e <Motor_Enable+0x132>
 8004b12:	7bfa      	ldrb	r2, [r7, #15]
 8004b14:	491e      	ldr	r1, [pc, #120]	@ (8004b90 <Motor_Enable+0x194>)
 8004b16:	4613      	mov	r3, r2
 8004b18:	005b      	lsls	r3, r3, #1
 8004b1a:	4413      	add	r3, r2
 8004b1c:	00db      	lsls	r3, r3, #3
 8004b1e:	440b      	add	r3, r1
 8004b20:	3304      	adds	r3, #4
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8004b2a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8004b2c:	e00c      	b.n	8004b48 <Motor_Enable+0x14c>
 8004b2e:	7bfa      	ldrb	r2, [r7, #15]
 8004b30:	4917      	ldr	r1, [pc, #92]	@ (8004b90 <Motor_Enable+0x194>)
 8004b32:	4613      	mov	r3, r2
 8004b34:	005b      	lsls	r3, r3, #1
 8004b36:	4413      	add	r3, r2
 8004b38:	00db      	lsls	r3, r3, #3
 8004b3a:	440b      	add	r3, r1
 8004b3c:	3304      	adds	r3, #4
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8004b46:	6413      	str	r3, [r2, #64]	@ 0x40
				motors[i].enabled = 1;
 8004b48:	7bfa      	ldrb	r2, [r7, #15]
 8004b4a:	4911      	ldr	r1, [pc, #68]	@ (8004b90 <Motor_Enable+0x194>)
 8004b4c:	4613      	mov	r3, r2
 8004b4e:	005b      	lsls	r3, r3, #1
 8004b50:	4413      	add	r3, r2
 8004b52:	00db      	lsls	r3, r3, #3
 8004b54:	440b      	add	r3, r1
 8004b56:	330e      	adds	r3, #14
 8004b58:	2201      	movs	r2, #1
 8004b5a:	701a      	strb	r2, [r3, #0]
			for(uint8_t i = 0; i < MAX_MOTORS; i++)
 8004b5c:	7bfb      	ldrb	r3, [r7, #15]
 8004b5e:	3301      	adds	r3, #1
 8004b60:	73fb      	strb	r3, [r7, #15]
 8004b62:	7bfb      	ldrb	r3, [r7, #15]
 8004b64:	2b05      	cmp	r3, #5
 8004b66:	f67f af6d 	bls.w	8004a44 <Motor_Enable+0x48>
			thrusters_enabled = true;
 8004b6a:	4b08      	ldr	r3, [pc, #32]	@ (8004b8c <Motor_Enable+0x190>)
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	701a      	strb	r2, [r3, #0]
}
 8004b70:	e006      	b.n	8004b80 <Motor_Enable+0x184>
	else if(motor_id >= 0 && motor_id <= 6)
 8004b72:	79fb      	ldrb	r3, [r7, #7]
 8004b74:	2b06      	cmp	r3, #6
 8004b76:	d803      	bhi.n	8004b80 <Motor_Enable+0x184>
		Motor_CalibrateESC(motor_id);
 8004b78:	79fb      	ldrb	r3, [r7, #7]
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f7ff fdfe 	bl	800477c <Motor_CalibrateESC>
}
 8004b80:	bf00      	nop
 8004b82:	3714      	adds	r7, #20
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd90      	pop	{r4, r7, pc}
 8004b88:	200013c4 	.word	0x200013c4
 8004b8c:	200013c5 	.word	0x200013c5
 8004b90:	20001334 	.word	0x20001334

08004b94 <Motor_SetSpeed>:

void Motor_SetSpeed(uint8_t motor_id, int16_t speed)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b082      	sub	sp, #8
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	460a      	mov	r2, r1
 8004b9e:	71fb      	strb	r3, [r7, #7]
 8004ba0:	4613      	mov	r3, r2
 8004ba2:	80bb      	strh	r3, [r7, #4]
	if(thrusters_enabled)
 8004ba4:	4b37      	ldr	r3, [pc, #220]	@ (8004c84 <Motor_SetSpeed+0xf0>)
 8004ba6:	781b      	ldrb	r3, [r3, #0]
 8004ba8:	b2db      	uxtb	r3, r3
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d066      	beq.n	8004c7c <Motor_SetSpeed+0xe8>
	{
		__HAL_TIM_SET_COMPARE(motors[motor_id].htim, GetTimChannel(motors[motor_id].channel), speed);
 8004bae:	79fa      	ldrb	r2, [r7, #7]
 8004bb0:	4935      	ldr	r1, [pc, #212]	@ (8004c88 <Motor_SetSpeed+0xf4>)
 8004bb2:	4613      	mov	r3, r2
 8004bb4:	005b      	lsls	r3, r3, #1
 8004bb6:	4413      	add	r3, r2
 8004bb8:	00db      	lsls	r3, r3, #3
 8004bba:	440b      	add	r3, r1
 8004bbc:	3308      	adds	r3, #8
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	b2db      	uxtb	r3, r3
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f000 f916 	bl	8004df4 <GetTimChannel>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d10d      	bne.n	8004bea <Motor_SetSpeed+0x56>
 8004bce:	79fa      	ldrb	r2, [r7, #7]
 8004bd0:	492d      	ldr	r1, [pc, #180]	@ (8004c88 <Motor_SetSpeed+0xf4>)
 8004bd2:	4613      	mov	r3, r2
 8004bd4:	005b      	lsls	r3, r3, #1
 8004bd6:	4413      	add	r3, r2
 8004bd8:	00db      	lsls	r3, r3, #3
 8004bda:	440b      	add	r3, r1
 8004bdc:	3304      	adds	r3, #4
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004be6:	635a      	str	r2, [r3, #52]	@ 0x34
	}
}
 8004be8:	e048      	b.n	8004c7c <Motor_SetSpeed+0xe8>
		__HAL_TIM_SET_COMPARE(motors[motor_id].htim, GetTimChannel(motors[motor_id].channel), speed);
 8004bea:	79fa      	ldrb	r2, [r7, #7]
 8004bec:	4926      	ldr	r1, [pc, #152]	@ (8004c88 <Motor_SetSpeed+0xf4>)
 8004bee:	4613      	mov	r3, r2
 8004bf0:	005b      	lsls	r3, r3, #1
 8004bf2:	4413      	add	r3, r2
 8004bf4:	00db      	lsls	r3, r3, #3
 8004bf6:	440b      	add	r3, r1
 8004bf8:	3308      	adds	r3, #8
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f000 f8f8 	bl	8004df4 <GetTimChannel>
 8004c04:	4603      	mov	r3, r0
 8004c06:	2b04      	cmp	r3, #4
 8004c08:	d10d      	bne.n	8004c26 <Motor_SetSpeed+0x92>
 8004c0a:	79fa      	ldrb	r2, [r7, #7]
 8004c0c:	491e      	ldr	r1, [pc, #120]	@ (8004c88 <Motor_SetSpeed+0xf4>)
 8004c0e:	4613      	mov	r3, r2
 8004c10:	005b      	lsls	r3, r3, #1
 8004c12:	4413      	add	r3, r2
 8004c14:	00db      	lsls	r3, r3, #3
 8004c16:	440b      	add	r3, r1
 8004c18:	3304      	adds	r3, #4
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004c22:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8004c24:	e02a      	b.n	8004c7c <Motor_SetSpeed+0xe8>
		__HAL_TIM_SET_COMPARE(motors[motor_id].htim, GetTimChannel(motors[motor_id].channel), speed);
 8004c26:	79fa      	ldrb	r2, [r7, #7]
 8004c28:	4917      	ldr	r1, [pc, #92]	@ (8004c88 <Motor_SetSpeed+0xf4>)
 8004c2a:	4613      	mov	r3, r2
 8004c2c:	005b      	lsls	r3, r3, #1
 8004c2e:	4413      	add	r3, r2
 8004c30:	00db      	lsls	r3, r3, #3
 8004c32:	440b      	add	r3, r1
 8004c34:	3308      	adds	r3, #8
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f000 f8da 	bl	8004df4 <GetTimChannel>
 8004c40:	4603      	mov	r3, r0
 8004c42:	2b08      	cmp	r3, #8
 8004c44:	d10d      	bne.n	8004c62 <Motor_SetSpeed+0xce>
 8004c46:	79fa      	ldrb	r2, [r7, #7]
 8004c48:	490f      	ldr	r1, [pc, #60]	@ (8004c88 <Motor_SetSpeed+0xf4>)
 8004c4a:	4613      	mov	r3, r2
 8004c4c:	005b      	lsls	r3, r3, #1
 8004c4e:	4413      	add	r3, r2
 8004c50:	00db      	lsls	r3, r3, #3
 8004c52:	440b      	add	r3, r1
 8004c54:	3304      	adds	r3, #4
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004c5e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8004c60:	e00c      	b.n	8004c7c <Motor_SetSpeed+0xe8>
		__HAL_TIM_SET_COMPARE(motors[motor_id].htim, GetTimChannel(motors[motor_id].channel), speed);
 8004c62:	79fa      	ldrb	r2, [r7, #7]
 8004c64:	4908      	ldr	r1, [pc, #32]	@ (8004c88 <Motor_SetSpeed+0xf4>)
 8004c66:	4613      	mov	r3, r2
 8004c68:	005b      	lsls	r3, r3, #1
 8004c6a:	4413      	add	r3, r2
 8004c6c:	00db      	lsls	r3, r3, #3
 8004c6e:	440b      	add	r3, r1
 8004c70:	3304      	adds	r3, #4
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004c7a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8004c7c:	bf00      	nop
 8004c7e:	3708      	adds	r7, #8
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}
 8004c84:	200013c5 	.word	0x200013c5
 8004c88:	20001334 	.word	0x20001334

08004c8c <SetSpeed>:

void SetSpeed(int16_t* PWM)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b084      	sub	sp, #16
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
	for(uint8_t i = 0; i < MAX_MOTORS; i++)
 8004c94:	2300      	movs	r3, #0
 8004c96:	73fb      	strb	r3, [r7, #15]
 8004c98:	e00d      	b.n	8004cb6 <SetSpeed+0x2a>
	{
		Motor_SetSpeed(i,PWM[i]);
 8004c9a:	7bfb      	ldrb	r3, [r7, #15]
 8004c9c:	005b      	lsls	r3, r3, #1
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	4413      	add	r3, r2
 8004ca2:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004ca6:	7bfb      	ldrb	r3, [r7, #15]
 8004ca8:	4611      	mov	r1, r2
 8004caa:	4618      	mov	r0, r3
 8004cac:	f7ff ff72 	bl	8004b94 <Motor_SetSpeed>
	for(uint8_t i = 0; i < MAX_MOTORS; i++)
 8004cb0:	7bfb      	ldrb	r3, [r7, #15]
 8004cb2:	3301      	adds	r3, #1
 8004cb4:	73fb      	strb	r3, [r7, #15]
 8004cb6:	7bfb      	ldrb	r3, [r7, #15]
 8004cb8:	2b05      	cmp	r3, #5
 8004cba:	d9ee      	bls.n	8004c9a <SetSpeed+0xe>
	}
}
 8004cbc:	bf00      	nop
 8004cbe:	bf00      	nop
 8004cc0:	3710      	adds	r7, #16
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}

08004cc6 <Motor_Stop>:
{
	motors[motor_id].direction = direction;
}

void Motor_Stop(uint8_t motor_id)
{
 8004cc6:	b580      	push	{r7, lr}
 8004cc8:	b084      	sub	sp, #16
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	4603      	mov	r3, r0
 8004cce:	71fb      	strb	r3, [r7, #7]
	if (motor_id == 0xFF)
 8004cd0:	79fb      	ldrb	r3, [r7, #7]
 8004cd2:	2bff      	cmp	r3, #255	@ 0xff
 8004cd4:	d10f      	bne.n	8004cf6 <Motor_Stop+0x30>
	{
		for(uint8_t i = 0; i < MAX_MOTORS; i++)
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	73fb      	strb	r3, [r7, #15]
 8004cda:	e008      	b.n	8004cee <Motor_Stop+0x28>
		{
			Motor_SetSpeed(i, PWM_NEUTRAL);
 8004cdc:	7bfb      	ldrb	r3, [r7, #15]
 8004cde:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f7ff ff56 	bl	8004b94 <Motor_SetSpeed>
		for(uint8_t i = 0; i < MAX_MOTORS; i++)
 8004ce8:	7bfb      	ldrb	r3, [r7, #15]
 8004cea:	3301      	adds	r3, #1
 8004cec:	73fb      	strb	r3, [r7, #15]
 8004cee:	7bfb      	ldrb	r3, [r7, #15]
 8004cf0:	2b05      	cmp	r3, #5
 8004cf2:	d9f3      	bls.n	8004cdc <Motor_Stop+0x16>
	}
	else if(motor_id >= 0 && motor_id <= MAX_MOTORS)
	{
		Motor_SetSpeed(motor_id, PWM_NEUTRAL);
	}
}
 8004cf4:	e008      	b.n	8004d08 <Motor_Stop+0x42>
	else if(motor_id >= 0 && motor_id <= MAX_MOTORS)
 8004cf6:	79fb      	ldrb	r3, [r7, #7]
 8004cf8:	2b06      	cmp	r3, #6
 8004cfa:	d805      	bhi.n	8004d08 <Motor_Stop+0x42>
		Motor_SetSpeed(motor_id, PWM_NEUTRAL);
 8004cfc:	79fb      	ldrb	r3, [r7, #7]
 8004cfe:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 8004d02:	4618      	mov	r0, r3
 8004d04:	f7ff ff46 	bl	8004b94 <Motor_SetSpeed>
}
 8004d08:	bf00      	nop
 8004d0a:	3710      	adds	r7, #16
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}

08004d10 <Motor_Disable>:

void Motor_Disable(uint8_t motor_id)
{
 8004d10:	b590      	push	{r4, r7, lr}
 8004d12:	b085      	sub	sp, #20
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	4603      	mov	r3, r0
 8004d18:	71fb      	strb	r3, [r7, #7]
	if (motor_id == 0xFF)
 8004d1a:	79fb      	ldrb	r3, [r7, #7]
 8004d1c:	2bff      	cmp	r3, #255	@ 0xff
 8004d1e:	d135      	bne.n	8004d8c <Motor_Disable+0x7c>
	{
		for(uint8_t i = 0; i < MAX_MOTORS; i++)
 8004d20:	2300      	movs	r3, #0
 8004d22:	73fb      	strb	r3, [r7, #15]
 8004d24:	e02b      	b.n	8004d7e <Motor_Disable+0x6e>
		{
			Motor_Stop(i);
 8004d26:	7bfb      	ldrb	r3, [r7, #15]
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f7ff ffcc 	bl	8004cc6 <Motor_Stop>
		    HAL_TIM_PWM_Stop(motors[i].htim, GetTimChannel(motors[i].channel));
 8004d2e:	7bfa      	ldrb	r2, [r7, #15]
 8004d30:	492e      	ldr	r1, [pc, #184]	@ (8004dec <Motor_Disable+0xdc>)
 8004d32:	4613      	mov	r3, r2
 8004d34:	005b      	lsls	r3, r3, #1
 8004d36:	4413      	add	r3, r2
 8004d38:	00db      	lsls	r3, r3, #3
 8004d3a:	440b      	add	r3, r1
 8004d3c:	3304      	adds	r3, #4
 8004d3e:	681c      	ldr	r4, [r3, #0]
 8004d40:	7bfa      	ldrb	r2, [r7, #15]
 8004d42:	492a      	ldr	r1, [pc, #168]	@ (8004dec <Motor_Disable+0xdc>)
 8004d44:	4613      	mov	r3, r2
 8004d46:	005b      	lsls	r3, r3, #1
 8004d48:	4413      	add	r3, r2
 8004d4a:	00db      	lsls	r3, r3, #3
 8004d4c:	440b      	add	r3, r1
 8004d4e:	3308      	adds	r3, #8
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	4618      	mov	r0, r3
 8004d56:	f000 f84d 	bl	8004df4 <GetTimChannel>
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	4619      	mov	r1, r3
 8004d5e:	4620      	mov	r0, r4
 8004d60:	f004 fbe8 	bl	8009534 <HAL_TIM_PWM_Stop>
		    motors[i].enabled = 0;
 8004d64:	7bfa      	ldrb	r2, [r7, #15]
 8004d66:	4921      	ldr	r1, [pc, #132]	@ (8004dec <Motor_Disable+0xdc>)
 8004d68:	4613      	mov	r3, r2
 8004d6a:	005b      	lsls	r3, r3, #1
 8004d6c:	4413      	add	r3, r2
 8004d6e:	00db      	lsls	r3, r3, #3
 8004d70:	440b      	add	r3, r1
 8004d72:	330e      	adds	r3, #14
 8004d74:	2200      	movs	r2, #0
 8004d76:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i < MAX_MOTORS; i++)
 8004d78:	7bfb      	ldrb	r3, [r7, #15]
 8004d7a:	3301      	adds	r3, #1
 8004d7c:	73fb      	strb	r3, [r7, #15]
 8004d7e:	7bfb      	ldrb	r3, [r7, #15]
 8004d80:	2b05      	cmp	r3, #5
 8004d82:	d9d0      	bls.n	8004d26 <Motor_Disable+0x16>
	    }
		thrusters_enabled = false;
 8004d84:	4b1a      	ldr	r3, [pc, #104]	@ (8004df0 <Motor_Disable+0xe0>)
 8004d86:	2200      	movs	r2, #0
 8004d88:	701a      	strb	r2, [r3, #0]
	{
		Motor_Stop(motor_id);
		HAL_TIM_PWM_Stop(motors[motor_id].htim, GetTimChannel(motors[motor_id].channel));
		motors[motor_id].enabled = 0;
	}
}
 8004d8a:	e02b      	b.n	8004de4 <Motor_Disable+0xd4>
	else if(motor_id >= 0 && motor_id <= 6)
 8004d8c:	79fb      	ldrb	r3, [r7, #7]
 8004d8e:	2b06      	cmp	r3, #6
 8004d90:	d828      	bhi.n	8004de4 <Motor_Disable+0xd4>
		Motor_Stop(motor_id);
 8004d92:	79fb      	ldrb	r3, [r7, #7]
 8004d94:	4618      	mov	r0, r3
 8004d96:	f7ff ff96 	bl	8004cc6 <Motor_Stop>
		HAL_TIM_PWM_Stop(motors[motor_id].htim, GetTimChannel(motors[motor_id].channel));
 8004d9a:	79fa      	ldrb	r2, [r7, #7]
 8004d9c:	4913      	ldr	r1, [pc, #76]	@ (8004dec <Motor_Disable+0xdc>)
 8004d9e:	4613      	mov	r3, r2
 8004da0:	005b      	lsls	r3, r3, #1
 8004da2:	4413      	add	r3, r2
 8004da4:	00db      	lsls	r3, r3, #3
 8004da6:	440b      	add	r3, r1
 8004da8:	3304      	adds	r3, #4
 8004daa:	681c      	ldr	r4, [r3, #0]
 8004dac:	79fa      	ldrb	r2, [r7, #7]
 8004dae:	490f      	ldr	r1, [pc, #60]	@ (8004dec <Motor_Disable+0xdc>)
 8004db0:	4613      	mov	r3, r2
 8004db2:	005b      	lsls	r3, r3, #1
 8004db4:	4413      	add	r3, r2
 8004db6:	00db      	lsls	r3, r3, #3
 8004db8:	440b      	add	r3, r1
 8004dba:	3308      	adds	r3, #8
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	f000 f817 	bl	8004df4 <GetTimChannel>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	4619      	mov	r1, r3
 8004dca:	4620      	mov	r0, r4
 8004dcc:	f004 fbb2 	bl	8009534 <HAL_TIM_PWM_Stop>
		motors[motor_id].enabled = 0;
 8004dd0:	79fa      	ldrb	r2, [r7, #7]
 8004dd2:	4906      	ldr	r1, [pc, #24]	@ (8004dec <Motor_Disable+0xdc>)
 8004dd4:	4613      	mov	r3, r2
 8004dd6:	005b      	lsls	r3, r3, #1
 8004dd8:	4413      	add	r3, r2
 8004dda:	00db      	lsls	r3, r3, #3
 8004ddc:	440b      	add	r3, r1
 8004dde:	330e      	adds	r3, #14
 8004de0:	2200      	movs	r2, #0
 8004de2:	701a      	strb	r2, [r3, #0]
}
 8004de4:	bf00      	nop
 8004de6:	3714      	adds	r7, #20
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd90      	pop	{r4, r7, pc}
 8004dec:	20001334 	.word	0x20001334
 8004df0:	200013c5 	.word	0x200013c5

08004df4 <GetTimChannel>:
uint32_t GetTimChannel(uint8_t ch)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b083      	sub	sp, #12
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	71fb      	strb	r3, [r7, #7]
    switch (ch) {
 8004dfe:	79fb      	ldrb	r3, [r7, #7]
 8004e00:	3b01      	subs	r3, #1
 8004e02:	2b03      	cmp	r3, #3
 8004e04:	d812      	bhi.n	8004e2c <GetTimChannel+0x38>
 8004e06:	a201      	add	r2, pc, #4	@ (adr r2, 8004e0c <GetTimChannel+0x18>)
 8004e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e0c:	08004e1d 	.word	0x08004e1d
 8004e10:	08004e21 	.word	0x08004e21
 8004e14:	08004e25 	.word	0x08004e25
 8004e18:	08004e29 	.word	0x08004e29
        case 1: return TIM_CHANNEL_1;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	e006      	b.n	8004e2e <GetTimChannel+0x3a>
        case 2: return TIM_CHANNEL_2;
 8004e20:	2304      	movs	r3, #4
 8004e22:	e004      	b.n	8004e2e <GetTimChannel+0x3a>
        case 3: return TIM_CHANNEL_3;
 8004e24:	2308      	movs	r3, #8
 8004e26:	e002      	b.n	8004e2e <GetTimChannel+0x3a>
        case 4: return TIM_CHANNEL_4;
 8004e28:	230c      	movs	r3, #12
 8004e2a:	e000      	b.n	8004e2e <GetTimChannel+0x3a>
        default: return 0;
 8004e2c:	2300      	movs	r3, #0
    }
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	370c      	adds	r7, #12
 8004e32:	46bd      	mov	sp, r7
 8004e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e38:	4770      	bx	lr
 8004e3a:	bf00      	nop

08004e3c <Move_Update>:
{
	Motor_Disable(motor_id);
	Motor_Enable(motor_id);
}
void Move_Update(float Fx, float Fy, float Fz, float Mz)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b088      	sub	sp, #32
 8004e40:	af02      	add	r7, sp, #8
 8004e42:	ed87 0a03 	vstr	s0, [r7, #12]
 8004e46:	edc7 0a02 	vstr	s1, [r7, #8]
 8004e4a:	ed87 1a01 	vstr	s2, [r7, #4]
 8004e4e:	edc7 1a00 	vstr	s3, [r7]
	u_zero(u, 6);
 8004e52:	2106      	movs	r1, #6
 8004e54:	480f      	ldr	r0, [pc, #60]	@ (8004e94 <Move_Update+0x58>)
 8004e56:	f7fd f9f5 	bl	8002244 <u_zero>
	if(abs(Fz) >= 0)
	{
		u[2] = Fz;
 8004e5a:	4a0e      	ldr	r2, [pc, #56]	@ (8004e94 <Move_Update+0x58>)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6093      	str	r3, [r2, #8]
		int ok = Allocate_And_Map(A, u, lambda, maps, 5, T, PWM);
 8004e60:	4b0d      	ldr	r3, [pc, #52]	@ (8004e98 <Move_Update+0x5c>)
 8004e62:	edd3 7a00 	vldr	s15, [r3]
 8004e66:	4b0d      	ldr	r3, [pc, #52]	@ (8004e9c <Move_Update+0x60>)
 8004e68:	9301      	str	r3, [sp, #4]
 8004e6a:	4b0d      	ldr	r3, [pc, #52]	@ (8004ea0 <Move_Update+0x64>)
 8004e6c:	9300      	str	r3, [sp, #0]
 8004e6e:	2305      	movs	r3, #5
 8004e70:	4a0c      	ldr	r2, [pc, #48]	@ (8004ea4 <Move_Update+0x68>)
 8004e72:	eeb0 0a67 	vmov.f32	s0, s15
 8004e76:	4907      	ldr	r1, [pc, #28]	@ (8004e94 <Move_Update+0x58>)
 8004e78:	480b      	ldr	r0, [pc, #44]	@ (8004ea8 <Move_Update+0x6c>)
 8004e7a:	f7fd f99c 	bl	80021b6 <Allocate_And_Map>
 8004e7e:	6178      	str	r0, [r7, #20]
		if(!ok)
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d102      	bne.n	8004e8c <Move_Update+0x50>
		{
			SetSpeed(PWM);
 8004e86:	4805      	ldr	r0, [pc, #20]	@ (8004e9c <Move_Update+0x60>)
 8004e88:	f7ff ff00 	bl	8004c8c <SetSpeed>
		if(!ok)
		{
			SetSpeed(PWM);
		}
	}
}
 8004e8c:	bf00      	nop
 8004e8e:	3718      	adds	r7, #24
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}
 8004e94:	200006ac 	.word	0x200006ac
 8004e98:	20000288 	.word	0x20000288
 8004e9c:	20000258 	.word	0x20000258
 8004ea0:	200006c4 	.word	0x200006c4
 8004ea4:	20000178 	.word	0x20000178
 8004ea8:	200004b4 	.word	0x200004b4

08004eac <MPU6050_ReadWhoAmI>:
static float pitch_filtered = 0.0f;
static float yaw_filtered = 0.0f;
static const float alpha = 0.96f;

bool MPU6050_ReadWhoAmI(uint8_t *whoami)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b086      	sub	sp, #24
 8004eb0:	af04      	add	r7, sp, #16
 8004eb2:	6078      	str	r0, [r7, #4]
    return HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I_REG, I2C_MEMADD_SIZE_8BIT, whoami, 1, HAL_MAX_DELAY) == HAL_OK;
 8004eb4:	f04f 33ff 	mov.w	r3, #4294967295
 8004eb8:	9302      	str	r3, [sp, #8]
 8004eba:	2301      	movs	r3, #1
 8004ebc:	9301      	str	r3, [sp, #4]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	9300      	str	r3, [sp, #0]
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	2275      	movs	r2, #117	@ 0x75
 8004ec6:	21d0      	movs	r1, #208	@ 0xd0
 8004ec8:	4806      	ldr	r0, [pc, #24]	@ (8004ee4 <MPU6050_ReadWhoAmI+0x38>)
 8004eca:	f002 f9c7 	bl	800725c <HAL_I2C_Mem_Read>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	bf0c      	ite	eq
 8004ed4:	2301      	moveq	r3, #1
 8004ed6:	2300      	movne	r3, #0
 8004ed8:	b2db      	uxtb	r3, r3
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	3708      	adds	r7, #8
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd80      	pop	{r7, pc}
 8004ee2:	bf00      	nop
 8004ee4:	200006e0 	.word	0x200006e0

08004ee8 <MPU6050_Init>:

bool MPU6050_Init(void)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b084      	sub	sp, #16
 8004eec:	af02      	add	r7, sp, #8
    uint8_t check;
    if (!MPU6050_ReadWhoAmI(&check) || check != 0x68) {
 8004eee:	1dfb      	adds	r3, r7, #7
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	f7ff ffdb 	bl	8004eac <MPU6050_ReadWhoAmI>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	f083 0301 	eor.w	r3, r3, #1
 8004efc:	b2db      	uxtb	r3, r3
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d102      	bne.n	8004f08 <MPU6050_Init+0x20>
 8004f02:	79fb      	ldrb	r3, [r7, #7]
 8004f04:	2b68      	cmp	r3, #104	@ 0x68
 8004f06:	d001      	beq.n	8004f0c <MPU6050_Init+0x24>
        return false;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	e013      	b.n	8004f34 <MPU6050_Init+0x4c>
    }

    uint8_t data[2] = { PWR_MGMT_1, 0x00 };
 8004f0c:	236b      	movs	r3, #107	@ 0x6b
 8004f0e:	80bb      	strh	r3, [r7, #4]
    if (HAL_I2C_Master_Transmit(&hi2c1, MPU6050_ADDR, data, 2, HAL_MAX_DELAY) != HAL_OK)
 8004f10:	1d3a      	adds	r2, r7, #4
 8004f12:	f04f 33ff 	mov.w	r3, #4294967295
 8004f16:	9300      	str	r3, [sp, #0]
 8004f18:	2302      	movs	r3, #2
 8004f1a:	21d0      	movs	r1, #208	@ 0xd0
 8004f1c:	4807      	ldr	r0, [pc, #28]	@ (8004f3c <MPU6050_Init+0x54>)
 8004f1e:	f002 f89f 	bl	8007060 <HAL_I2C_Master_Transmit>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d001      	beq.n	8004f2c <MPU6050_Init+0x44>
        return false;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	e003      	b.n	8004f34 <MPU6050_Init+0x4c>

    HAL_Delay(100);
 8004f2c:	2064      	movs	r0, #100	@ 0x64
 8004f2e:	f001 f87f 	bl	8006030 <HAL_Delay>
    return true;
 8004f32:	2301      	movs	r3, #1
}
 8004f34:	4618      	mov	r0, r3
 8004f36:	3708      	adds	r7, #8
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bd80      	pop	{r7, pc}
 8004f3c:	200006e0 	.word	0x200006e0

08004f40 <MPU6050_Update>:

IMUData MPU6050_Update(float dt)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	ed2d 8b02 	vpush	{d8}
 8004f46:	b096      	sub	sp, #88	@ 0x58
 8004f48:	af04      	add	r7, sp, #16
 8004f4a:	ed87 0a05 	vstr	s0, [r7, #20]
	IMUData imudata = {0};
 8004f4e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004f52:	2200      	movs	r2, #0
 8004f54:	601a      	str	r2, [r3, #0]
 8004f56:	605a      	str	r2, [r3, #4]
 8004f58:	609a      	str	r2, [r3, #8]
    uint8_t rawData[14];
    if (HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H, I2C_MEMADD_SIZE_8BIT, rawData, 14, HAL_MAX_DELAY) != HAL_OK)
 8004f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8004f5e:	9302      	str	r3, [sp, #8]
 8004f60:	230e      	movs	r3, #14
 8004f62:	9301      	str	r3, [sp, #4]
 8004f64:	f107 0318 	add.w	r3, r7, #24
 8004f68:	9300      	str	r3, [sp, #0]
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	223b      	movs	r2, #59	@ 0x3b
 8004f6e:	21d0      	movs	r1, #208	@ 0xd0
 8004f70:	4806      	ldr	r0, [pc, #24]	@ (8004f8c <MPU6050_Update+0x4c>)
 8004f72:	f002 f973 	bl	800725c <HAL_I2C_Mem_Read>
 8004f76:	4603      	mov	r3, r0
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d009      	beq.n	8004f90 <MPU6050_Update+0x50>
        return imudata;
 8004f7c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004f80:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8004f84:	ca07      	ldmia	r2, {r0, r1, r2}
 8004f86:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8004f8a:	e192      	b.n	80052b2 <MPU6050_Update+0x372>
 8004f8c:	200006e0 	.word	0x200006e0

    AcX = (int16_t)(rawData[0] << 8 | rawData[1]);
 8004f90:	7e3b      	ldrb	r3, [r7, #24]
 8004f92:	021b      	lsls	r3, r3, #8
 8004f94:	b21a      	sxth	r2, r3
 8004f96:	7e7b      	ldrb	r3, [r7, #25]
 8004f98:	b21b      	sxth	r3, r3
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	b21a      	sxth	r2, r3
 8004f9e:	4bd2      	ldr	r3, [pc, #840]	@ (80052e8 <MPU6050_Update+0x3a8>)
 8004fa0:	801a      	strh	r2, [r3, #0]
    AcY = (int16_t)(rawData[2] << 8 | rawData[3]);
 8004fa2:	7ebb      	ldrb	r3, [r7, #26]
 8004fa4:	021b      	lsls	r3, r3, #8
 8004fa6:	b21a      	sxth	r2, r3
 8004fa8:	7efb      	ldrb	r3, [r7, #27]
 8004faa:	b21b      	sxth	r3, r3
 8004fac:	4313      	orrs	r3, r2
 8004fae:	b21a      	sxth	r2, r3
 8004fb0:	4bce      	ldr	r3, [pc, #824]	@ (80052ec <MPU6050_Update+0x3ac>)
 8004fb2:	801a      	strh	r2, [r3, #0]
    AcZ = (int16_t)(rawData[4] << 8 | rawData[5]);
 8004fb4:	7f3b      	ldrb	r3, [r7, #28]
 8004fb6:	021b      	lsls	r3, r3, #8
 8004fb8:	b21a      	sxth	r2, r3
 8004fba:	7f7b      	ldrb	r3, [r7, #29]
 8004fbc:	b21b      	sxth	r3, r3
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	b21a      	sxth	r2, r3
 8004fc2:	4bcb      	ldr	r3, [pc, #812]	@ (80052f0 <MPU6050_Update+0x3b0>)
 8004fc4:	801a      	strh	r2, [r3, #0]
    GyX = (int16_t)(rawData[8] << 8 | rawData[9]);
 8004fc6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004fca:	021b      	lsls	r3, r3, #8
 8004fcc:	b21a      	sxth	r2, r3
 8004fce:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004fd2:	b21b      	sxth	r3, r3
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	b21a      	sxth	r2, r3
 8004fd8:	4bc6      	ldr	r3, [pc, #792]	@ (80052f4 <MPU6050_Update+0x3b4>)
 8004fda:	801a      	strh	r2, [r3, #0]
    GyY = (int16_t)(rawData[10] << 8 | rawData[11]);
 8004fdc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8004fe0:	021b      	lsls	r3, r3, #8
 8004fe2:	b21a      	sxth	r2, r3
 8004fe4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004fe8:	b21b      	sxth	r3, r3
 8004fea:	4313      	orrs	r3, r2
 8004fec:	b21a      	sxth	r2, r3
 8004fee:	4bc2      	ldr	r3, [pc, #776]	@ (80052f8 <MPU6050_Update+0x3b8>)
 8004ff0:	801a      	strh	r2, [r3, #0]
    GyZ = (int16_t)(rawData[12] << 8) | rawData[13];
 8004ff2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004ff6:	021b      	lsls	r3, r3, #8
 8004ff8:	b21a      	sxth	r2, r3
 8004ffa:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004ffe:	b21b      	sxth	r3, r3
 8005000:	4313      	orrs	r3, r2
 8005002:	b21a      	sxth	r2, r3
 8005004:	4bbd      	ldr	r3, [pc, #756]	@ (80052fc <MPU6050_Update+0x3bc>)
 8005006:	801a      	strh	r2, [r3, #0]

    ax = AcX / 16384.0f;
 8005008:	4bb7      	ldr	r3, [pc, #732]	@ (80052e8 <MPU6050_Update+0x3a8>)
 800500a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800500e:	ee07 3a90 	vmov	s15, r3
 8005012:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005016:	eddf 6aba 	vldr	s13, [pc, #744]	@ 8005300 <MPU6050_Update+0x3c0>
 800501a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800501e:	4bb9      	ldr	r3, [pc, #740]	@ (8005304 <MPU6050_Update+0x3c4>)
 8005020:	edc3 7a00 	vstr	s15, [r3]
    ay = AcY / 16384.0f;
 8005024:	4bb1      	ldr	r3, [pc, #708]	@ (80052ec <MPU6050_Update+0x3ac>)
 8005026:	f9b3 3000 	ldrsh.w	r3, [r3]
 800502a:	ee07 3a90 	vmov	s15, r3
 800502e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005032:	eddf 6ab3 	vldr	s13, [pc, #716]	@ 8005300 <MPU6050_Update+0x3c0>
 8005036:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800503a:	4bb3      	ldr	r3, [pc, #716]	@ (8005308 <MPU6050_Update+0x3c8>)
 800503c:	edc3 7a00 	vstr	s15, [r3]
    az = AcZ / 16384.0f;
 8005040:	4bab      	ldr	r3, [pc, #684]	@ (80052f0 <MPU6050_Update+0x3b0>)
 8005042:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005046:	ee07 3a90 	vmov	s15, r3
 800504a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800504e:	eddf 6aac 	vldr	s13, [pc, #688]	@ 8005300 <MPU6050_Update+0x3c0>
 8005052:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005056:	4bad      	ldr	r3, [pc, #692]	@ (800530c <MPU6050_Update+0x3cc>)
 8005058:	edc3 7a00 	vstr	s15, [r3]
    gx = GyX / 131.0f;
 800505c:	4ba5      	ldr	r3, [pc, #660]	@ (80052f4 <MPU6050_Update+0x3b4>)
 800505e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005062:	ee07 3a90 	vmov	s15, r3
 8005066:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800506a:	eddf 6aa9 	vldr	s13, [pc, #676]	@ 8005310 <MPU6050_Update+0x3d0>
 800506e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005072:	4ba8      	ldr	r3, [pc, #672]	@ (8005314 <MPU6050_Update+0x3d4>)
 8005074:	edc3 7a00 	vstr	s15, [r3]
    gy = GyY / 131.0f;
 8005078:	4b9f      	ldr	r3, [pc, #636]	@ (80052f8 <MPU6050_Update+0x3b8>)
 800507a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800507e:	ee07 3a90 	vmov	s15, r3
 8005082:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005086:	eddf 6aa2 	vldr	s13, [pc, #648]	@ 8005310 <MPU6050_Update+0x3d0>
 800508a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800508e:	4ba2      	ldr	r3, [pc, #648]	@ (8005318 <MPU6050_Update+0x3d8>)
 8005090:	edc3 7a00 	vstr	s15, [r3]
    gz = GyZ / 131.0f;
 8005094:	4b99      	ldr	r3, [pc, #612]	@ (80052fc <MPU6050_Update+0x3bc>)
 8005096:	f9b3 3000 	ldrsh.w	r3, [r3]
 800509a:	ee07 3a90 	vmov	s15, r3
 800509e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80050a2:	eddf 6a9b 	vldr	s13, [pc, #620]	@ 8005310 <MPU6050_Update+0x3d0>
 80050a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80050aa:	4b9c      	ldr	r3, [pc, #624]	@ (800531c <MPU6050_Update+0x3dc>)
 80050ac:	edc3 7a00 	vstr	s15, [r3]

    float roll_accel = atan2f(-ay, sqrtf(ax * ax + az * az)) * 180.0f / M_PI;
 80050b0:	4b95      	ldr	r3, [pc, #596]	@ (8005308 <MPU6050_Update+0x3c8>)
 80050b2:	edd3 7a00 	vldr	s15, [r3]
 80050b6:	eeb1 8a67 	vneg.f32	s16, s15
 80050ba:	4b92      	ldr	r3, [pc, #584]	@ (8005304 <MPU6050_Update+0x3c4>)
 80050bc:	ed93 7a00 	vldr	s14, [r3]
 80050c0:	4b90      	ldr	r3, [pc, #576]	@ (8005304 <MPU6050_Update+0x3c4>)
 80050c2:	edd3 7a00 	vldr	s15, [r3]
 80050c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80050ca:	4b90      	ldr	r3, [pc, #576]	@ (800530c <MPU6050_Update+0x3cc>)
 80050cc:	edd3 6a00 	vldr	s13, [r3]
 80050d0:	4b8e      	ldr	r3, [pc, #568]	@ (800530c <MPU6050_Update+0x3cc>)
 80050d2:	edd3 7a00 	vldr	s15, [r3]
 80050d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80050da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80050de:	eeb0 0a67 	vmov.f32	s0, s15
 80050e2:	f00b ff8f 	bl	8011004 <sqrtf>
 80050e6:	eef0 7a40 	vmov.f32	s15, s0
 80050ea:	eef0 0a67 	vmov.f32	s1, s15
 80050ee:	eeb0 0a48 	vmov.f32	s0, s16
 80050f2:	f00b ff85 	bl	8011000 <atan2f>
 80050f6:	eef0 7a40 	vmov.f32	s15, s0
 80050fa:	ed9f 7a89 	vldr	s14, [pc, #548]	@ 8005320 <MPU6050_Update+0x3e0>
 80050fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005102:	ee17 0a90 	vmov	r0, s15
 8005106:	f7fb fa1f 	bl	8000548 <__aeabi_f2d>
 800510a:	a375      	add	r3, pc, #468	@ (adr r3, 80052e0 <MPU6050_Update+0x3a0>)
 800510c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005110:	f7fb fb9c 	bl	800084c <__aeabi_ddiv>
 8005114:	4602      	mov	r2, r0
 8005116:	460b      	mov	r3, r1
 8005118:	4610      	mov	r0, r2
 800511a:	4619      	mov	r1, r3
 800511c:	f7fb fd44 	bl	8000ba8 <__aeabi_d2f>
 8005120:	4603      	mov	r3, r0
 8005122:	647b      	str	r3, [r7, #68]	@ 0x44
    roll_filtered = alpha * (roll_filtered + gx * dt) + (1.0f - alpha) * roll_accel;
 8005124:	4b7b      	ldr	r3, [pc, #492]	@ (8005314 <MPU6050_Update+0x3d4>)
 8005126:	ed93 7a00 	vldr	s14, [r3]
 800512a:	edd7 7a05 	vldr	s15, [r7, #20]
 800512e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005132:	4b7c      	ldr	r3, [pc, #496]	@ (8005324 <MPU6050_Update+0x3e4>)
 8005134:	edd3 7a00 	vldr	s15, [r3]
 8005138:	ee77 7a27 	vadd.f32	s15, s14, s15
 800513c:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 8005328 <MPU6050_Update+0x3e8>
 8005140:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005144:	eddf 7a78 	vldr	s15, [pc, #480]	@ 8005328 <MPU6050_Update+0x3e8>
 8005148:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800514c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005150:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8005154:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005158:	ee77 7a27 	vadd.f32	s15, s14, s15
 800515c:	4b71      	ldr	r3, [pc, #452]	@ (8005324 <MPU6050_Update+0x3e4>)
 800515e:	edc3 7a00 	vstr	s15, [r3]
    imudata.roll = roundf(roll_filtered*100.0f)/100.0f;
 8005162:	4b70      	ldr	r3, [pc, #448]	@ (8005324 <MPU6050_Update+0x3e4>)
 8005164:	edd3 7a00 	vldr	s15, [r3]
 8005168:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 800532c <MPU6050_Update+0x3ec>
 800516c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005170:	eeb0 0a67 	vmov.f32	s0, s15
 8005174:	f00b ff68 	bl	8011048 <roundf>
 8005178:	eeb0 7a40 	vmov.f32	s14, s0
 800517c:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 800532c <MPU6050_Update+0x3ec>
 8005180:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005184:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    float pitch_accel = atan2f(-ax, sqrtf(ay * ay + az * az)) * 180.0f / M_PI;
 8005188:	4b5e      	ldr	r3, [pc, #376]	@ (8005304 <MPU6050_Update+0x3c4>)
 800518a:	edd3 7a00 	vldr	s15, [r3]
 800518e:	eeb1 8a67 	vneg.f32	s16, s15
 8005192:	4b5d      	ldr	r3, [pc, #372]	@ (8005308 <MPU6050_Update+0x3c8>)
 8005194:	ed93 7a00 	vldr	s14, [r3]
 8005198:	4b5b      	ldr	r3, [pc, #364]	@ (8005308 <MPU6050_Update+0x3c8>)
 800519a:	edd3 7a00 	vldr	s15, [r3]
 800519e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80051a2:	4b5a      	ldr	r3, [pc, #360]	@ (800530c <MPU6050_Update+0x3cc>)
 80051a4:	edd3 6a00 	vldr	s13, [r3]
 80051a8:	4b58      	ldr	r3, [pc, #352]	@ (800530c <MPU6050_Update+0x3cc>)
 80051aa:	edd3 7a00 	vldr	s15, [r3]
 80051ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80051b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80051b6:	eeb0 0a67 	vmov.f32	s0, s15
 80051ba:	f00b ff23 	bl	8011004 <sqrtf>
 80051be:	eef0 7a40 	vmov.f32	s15, s0
 80051c2:	eef0 0a67 	vmov.f32	s1, s15
 80051c6:	eeb0 0a48 	vmov.f32	s0, s16
 80051ca:	f00b ff19 	bl	8011000 <atan2f>
 80051ce:	eef0 7a40 	vmov.f32	s15, s0
 80051d2:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 8005320 <MPU6050_Update+0x3e0>
 80051d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80051da:	ee17 0a90 	vmov	r0, s15
 80051de:	f7fb f9b3 	bl	8000548 <__aeabi_f2d>
 80051e2:	a33f      	add	r3, pc, #252	@ (adr r3, 80052e0 <MPU6050_Update+0x3a0>)
 80051e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051e8:	f7fb fb30 	bl	800084c <__aeabi_ddiv>
 80051ec:	4602      	mov	r2, r0
 80051ee:	460b      	mov	r3, r1
 80051f0:	4610      	mov	r0, r2
 80051f2:	4619      	mov	r1, r3
 80051f4:	f7fb fcd8 	bl	8000ba8 <__aeabi_d2f>
 80051f8:	4603      	mov	r3, r0
 80051fa:	643b      	str	r3, [r7, #64]	@ 0x40
    pitch_filtered = alpha * (pitch_filtered + gy * dt) + (1.0f - alpha) * pitch_accel;
 80051fc:	4b46      	ldr	r3, [pc, #280]	@ (8005318 <MPU6050_Update+0x3d8>)
 80051fe:	ed93 7a00 	vldr	s14, [r3]
 8005202:	edd7 7a05 	vldr	s15, [r7, #20]
 8005206:	ee27 7a27 	vmul.f32	s14, s14, s15
 800520a:	4b49      	ldr	r3, [pc, #292]	@ (8005330 <MPU6050_Update+0x3f0>)
 800520c:	edd3 7a00 	vldr	s15, [r3]
 8005210:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005214:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8005328 <MPU6050_Update+0x3e8>
 8005218:	ee27 7a87 	vmul.f32	s14, s15, s14
 800521c:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8005328 <MPU6050_Update+0x3e8>
 8005220:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005224:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005228:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800522c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005230:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005234:	4b3e      	ldr	r3, [pc, #248]	@ (8005330 <MPU6050_Update+0x3f0>)
 8005236:	edc3 7a00 	vstr	s15, [r3]
    imudata.pitch = roundf(pitch_filtered*100.0f)/100.0f;
 800523a:	4b3d      	ldr	r3, [pc, #244]	@ (8005330 <MPU6050_Update+0x3f0>)
 800523c:	edd3 7a00 	vldr	s15, [r3]
 8005240:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800532c <MPU6050_Update+0x3ec>
 8005244:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005248:	eeb0 0a67 	vmov.f32	s0, s15
 800524c:	f00b fefc 	bl	8011048 <roundf>
 8005250:	eeb0 7a40 	vmov.f32	s14, s0
 8005254:	eddf 6a35 	vldr	s13, [pc, #212]	@ 800532c <MPU6050_Update+0x3ec>
 8005258:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800525c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    yaw_filtered += gz * dt;
 8005260:	4b2e      	ldr	r3, [pc, #184]	@ (800531c <MPU6050_Update+0x3dc>)
 8005262:	ed93 7a00 	vldr	s14, [r3]
 8005266:	edd7 7a05 	vldr	s15, [r7, #20]
 800526a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800526e:	4b31      	ldr	r3, [pc, #196]	@ (8005334 <MPU6050_Update+0x3f4>)
 8005270:	edd3 7a00 	vldr	s15, [r3]
 8005274:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005278:	4b2e      	ldr	r3, [pc, #184]	@ (8005334 <MPU6050_Update+0x3f4>)
 800527a:	edc3 7a00 	vstr	s15, [r3]
    imudata.yaw = roundf(yaw_filtered * 100.0f) / 100.0f;
 800527e:	4b2d      	ldr	r3, [pc, #180]	@ (8005334 <MPU6050_Update+0x3f4>)
 8005280:	edd3 7a00 	vldr	s15, [r3]
 8005284:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 800532c <MPU6050_Update+0x3ec>
 8005288:	ee67 7a87 	vmul.f32	s15, s15, s14
 800528c:	eeb0 0a67 	vmov.f32	s0, s15
 8005290:	f00b feda 	bl	8011048 <roundf>
 8005294:	eeb0 7a40 	vmov.f32	s14, s0
 8005298:	eddf 6a24 	vldr	s13, [pc, #144]	@ 800532c <MPU6050_Update+0x3ec>
 800529c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80052a0:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    return imudata;
 80052a4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80052a8:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80052ac:	ca07      	ldmia	r2, {r0, r1, r2}
 80052ae:	e883 0007 	stmia.w	r3, {r0, r1, r2}
}
 80052b2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80052b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80052b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052b8:	ee06 1a90 	vmov	s13, r1
 80052bc:	ee07 2a10 	vmov	s14, r2
 80052c0:	ee07 3a90 	vmov	s15, r3
 80052c4:	eeb0 0a66 	vmov.f32	s0, s13
 80052c8:	eef0 0a47 	vmov.f32	s1, s14
 80052cc:	eeb0 1a67 	vmov.f32	s2, s15
 80052d0:	3748      	adds	r7, #72	@ 0x48
 80052d2:	46bd      	mov	sp, r7
 80052d4:	ecbd 8b02 	vpop	{d8}
 80052d8:	bd80      	pop	{r7, pc}
 80052da:	bf00      	nop
 80052dc:	f3af 8000 	nop.w
 80052e0:	54442d18 	.word	0x54442d18
 80052e4:	400921fb 	.word	0x400921fb
 80052e8:	200013c6 	.word	0x200013c6
 80052ec:	200013c8 	.word	0x200013c8
 80052f0:	200013ca 	.word	0x200013ca
 80052f4:	200013cc 	.word	0x200013cc
 80052f8:	200013ce 	.word	0x200013ce
 80052fc:	200013d0 	.word	0x200013d0
 8005300:	46800000 	.word	0x46800000
 8005304:	200013d4 	.word	0x200013d4
 8005308:	200013d8 	.word	0x200013d8
 800530c:	200013dc 	.word	0x200013dc
 8005310:	43030000 	.word	0x43030000
 8005314:	200013e0 	.word	0x200013e0
 8005318:	200013e4 	.word	0x200013e4
 800531c:	200013e8 	.word	0x200013e8
 8005320:	43340000 	.word	0x43340000
 8005324:	200013ec 	.word	0x200013ec
 8005328:	3f75c28f 	.word	0x3f75c28f
 800532c:	42c80000 	.word	0x42c80000
 8005330:	200013f0 	.word	0x200013f0
 8005334:	200013f4 	.word	0x200013f4

08005338 <Pressure_sensor_Setup>:
volatile float temperature;
volatile float pressure;
volatile float depth;

void Pressure_sensor_Setup(SPI_HandleTypeDef *spi, TIM_HandleTypeDef *htim)
{
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	6039      	str	r1, [r7, #0]
	MS5540C_SPI = spi;
 8005342:	4a06      	ldr	r2, [pc, #24]	@ (800535c <Pressure_sensor_Setup+0x24>)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6013      	str	r3, [r2, #0]
	MS5540C_MCLK_TIM = htim;
 8005348:	4a05      	ldr	r2, [pc, #20]	@ (8005360 <Pressure_sensor_Setup+0x28>)
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	6013      	str	r3, [r2, #0]
}
 800534e:	bf00      	nop
 8005350:	370c      	adds	r7, #12
 8005352:	46bd      	mov	sp, r7
 8005354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005358:	4770      	bx	lr
 800535a:	bf00      	nop
 800535c:	200013f8 	.word	0x200013f8
 8005360:	200013fc 	.word	0x200013fc

08005364 <Pressure_sensor_Init>:
void Pressure_sensor_Init()
{
 8005364:	b580      	push	{r7, lr}
 8005366:	af00      	add	r7, sp, #0
	  HAL_TIM_PWM_Start(MS5540C_MCLK_TIM, TIM_CHANNEL_1);
 8005368:	4b35      	ldr	r3, [pc, #212]	@ (8005440 <Pressure_sensor_Init+0xdc>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	2100      	movs	r1, #0
 800536e:	4618      	mov	r0, r3
 8005370:	f004 f818 	bl	80093a4 <HAL_TIM_PWM_Start>
	  HAL_Delay(100);
 8005374:	2064      	movs	r0, #100	@ 0x64
 8005376:	f000 fe5b 	bl	8006030 <HAL_Delay>
	  HAL_SPI_Init(MS5540C_SPI);
 800537a:	4b32      	ldr	r3, [pc, #200]	@ (8005444 <Pressure_sensor_Init+0xe0>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4618      	mov	r0, r3
 8005380:	f003 f996 	bl	80086b0 <HAL_SPI_Init>
	  c1 = Read_Calibration_Word(0x1D, 0x50);
 8005384:	2150      	movs	r1, #80	@ 0x50
 8005386:	201d      	movs	r0, #29
 8005388:	f000 f886 	bl	8005498 <Read_Calibration_Word>
 800538c:	4603      	mov	r3, r0
 800538e:	461a      	mov	r2, r3
 8005390:	4b2d      	ldr	r3, [pc, #180]	@ (8005448 <Pressure_sensor_Init+0xe4>)
 8005392:	801a      	strh	r2, [r3, #0]
	  c2 = Read_Calibration_Word(0x1D, 0x60);
 8005394:	2160      	movs	r1, #96	@ 0x60
 8005396:	201d      	movs	r0, #29
 8005398:	f000 f87e 	bl	8005498 <Read_Calibration_Word>
 800539c:	4603      	mov	r3, r0
 800539e:	461a      	mov	r2, r3
 80053a0:	4b2a      	ldr	r3, [pc, #168]	@ (800544c <Pressure_sensor_Init+0xe8>)
 80053a2:	801a      	strh	r2, [r3, #0]
	  c3 = Read_Calibration_Word(0x1D, 0x90);
 80053a4:	2190      	movs	r1, #144	@ 0x90
 80053a6:	201d      	movs	r0, #29
 80053a8:	f000 f876 	bl	8005498 <Read_Calibration_Word>
 80053ac:	4603      	mov	r3, r0
 80053ae:	461a      	mov	r2, r3
 80053b0:	4b27      	ldr	r3, [pc, #156]	@ (8005450 <Pressure_sensor_Init+0xec>)
 80053b2:	801a      	strh	r2, [r3, #0]
	  c4 = Read_Calibration_Word(0x1D, 0xA0);
 80053b4:	21a0      	movs	r1, #160	@ 0xa0
 80053b6:	201d      	movs	r0, #29
 80053b8:	f000 f86e 	bl	8005498 <Read_Calibration_Word>
 80053bc:	4603      	mov	r3, r0
 80053be:	461a      	mov	r2, r3
 80053c0:	4b24      	ldr	r3, [pc, #144]	@ (8005454 <Pressure_sensor_Init+0xf0>)
 80053c2:	801a      	strh	r2, [r3, #0]
	  c1 = (c1 >> 1) & 0x7FFF;
 80053c4:	4b20      	ldr	r3, [pc, #128]	@ (8005448 <Pressure_sensor_Init+0xe4>)
 80053c6:	881b      	ldrh	r3, [r3, #0]
 80053c8:	085b      	lsrs	r3, r3, #1
 80053ca:	b29a      	uxth	r2, r3
 80053cc:	4b1e      	ldr	r3, [pc, #120]	@ (8005448 <Pressure_sensor_Init+0xe4>)
 80053ce:	801a      	strh	r2, [r3, #0]
	  c5 = ((c1 & 0x0001) << 10) | ((c2 >> 6) & 0x03FF);
 80053d0:	4b1d      	ldr	r3, [pc, #116]	@ (8005448 <Pressure_sensor_Init+0xe4>)
 80053d2:	881b      	ldrh	r3, [r3, #0]
 80053d4:	029b      	lsls	r3, r3, #10
 80053d6:	b21b      	sxth	r3, r3
 80053d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053dc:	b21a      	sxth	r2, r3
 80053de:	4b1b      	ldr	r3, [pc, #108]	@ (800544c <Pressure_sensor_Init+0xe8>)
 80053e0:	881b      	ldrh	r3, [r3, #0]
 80053e2:	099b      	lsrs	r3, r3, #6
 80053e4:	b29b      	uxth	r3, r3
 80053e6:	b21b      	sxth	r3, r3
 80053e8:	4313      	orrs	r3, r2
 80053ea:	b21b      	sxth	r3, r3
 80053ec:	b29a      	uxth	r2, r3
 80053ee:	4b1a      	ldr	r3, [pc, #104]	@ (8005458 <Pressure_sensor_Init+0xf4>)
 80053f0:	801a      	strh	r2, [r3, #0]
	  c6 = c2 & 0x003F;
 80053f2:	4b16      	ldr	r3, [pc, #88]	@ (800544c <Pressure_sensor_Init+0xe8>)
 80053f4:	881b      	ldrh	r3, [r3, #0]
 80053f6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80053fa:	b29a      	uxth	r2, r3
 80053fc:	4b17      	ldr	r3, [pc, #92]	@ (800545c <Pressure_sensor_Init+0xf8>)
 80053fe:	801a      	strh	r2, [r3, #0]
	  c2 = ((c3 & 0x003F) << 6) | (c4 & 0x003F);
 8005400:	4b13      	ldr	r3, [pc, #76]	@ (8005450 <Pressure_sensor_Init+0xec>)
 8005402:	881b      	ldrh	r3, [r3, #0]
 8005404:	019b      	lsls	r3, r3, #6
 8005406:	b21b      	sxth	r3, r3
 8005408:	f403 637c 	and.w	r3, r3, #4032	@ 0xfc0
 800540c:	b21a      	sxth	r2, r3
 800540e:	4b11      	ldr	r3, [pc, #68]	@ (8005454 <Pressure_sensor_Init+0xf0>)
 8005410:	881b      	ldrh	r3, [r3, #0]
 8005412:	b21b      	sxth	r3, r3
 8005414:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005418:	b21b      	sxth	r3, r3
 800541a:	4313      	orrs	r3, r2
 800541c:	b21b      	sxth	r3, r3
 800541e:	b29a      	uxth	r2, r3
 8005420:	4b0a      	ldr	r3, [pc, #40]	@ (800544c <Pressure_sensor_Init+0xe8>)
 8005422:	801a      	strh	r2, [r3, #0]
	  c3 = (c4 >> 6) & 0x03FF;
 8005424:	4b0b      	ldr	r3, [pc, #44]	@ (8005454 <Pressure_sensor_Init+0xf0>)
 8005426:	881b      	ldrh	r3, [r3, #0]
 8005428:	099b      	lsrs	r3, r3, #6
 800542a:	b29a      	uxth	r2, r3
 800542c:	4b08      	ldr	r3, [pc, #32]	@ (8005450 <Pressure_sensor_Init+0xec>)
 800542e:	801a      	strh	r2, [r3, #0]
	  c4 = (c3 >> 6) & 0x03FF;
 8005430:	4b07      	ldr	r3, [pc, #28]	@ (8005450 <Pressure_sensor_Init+0xec>)
 8005432:	881b      	ldrh	r3, [r3, #0]
 8005434:	099b      	lsrs	r3, r3, #6
 8005436:	b29a      	uxth	r2, r3
 8005438:	4b06      	ldr	r3, [pc, #24]	@ (8005454 <Pressure_sensor_Init+0xf0>)
 800543a:	801a      	strh	r2, [r3, #0]
}
 800543c:	bf00      	nop
 800543e:	bd80      	pop	{r7, pc}
 8005440:	200013fc 	.word	0x200013fc
 8005444:	200013f8 	.word	0x200013f8
 8005448:	20001404 	.word	0x20001404
 800544c:	20001406 	.word	0x20001406
 8005450:	20001408 	.word	0x20001408
 8005454:	2000140a 	.word	0x2000140a
 8005458:	2000140c 	.word	0x2000140c
 800545c:	2000140e 	.word	0x2000140e

08005460 <Sensor_Reset>:
void Sensor_Reset(void)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b082      	sub	sp, #8
 8005464:	af00      	add	r7, sp, #0
  uint8_t reset_cmd[] = {0x15, 0x55, 0x40};
 8005466:	4a0a      	ldr	r2, [pc, #40]	@ (8005490 <Sensor_Reset+0x30>)
 8005468:	1d3b      	adds	r3, r7, #4
 800546a:	6812      	ldr	r2, [r2, #0]
 800546c:	4611      	mov	r1, r2
 800546e:	8019      	strh	r1, [r3, #0]
 8005470:	3302      	adds	r3, #2
 8005472:	0c12      	lsrs	r2, r2, #16
 8005474:	701a      	strb	r2, [r3, #0]
  HAL_SPI_Transmit(MS5540C_SPI, reset_cmd, sizeof(reset_cmd), HAL_MAX_DELAY);
 8005476:	4b07      	ldr	r3, [pc, #28]	@ (8005494 <Sensor_Reset+0x34>)
 8005478:	6818      	ldr	r0, [r3, #0]
 800547a:	1d39      	adds	r1, r7, #4
 800547c:	f04f 33ff 	mov.w	r3, #4294967295
 8005480:	2203      	movs	r2, #3
 8005482:	f003 f99e 	bl	80087c2 <HAL_SPI_Transmit>
}
 8005486:	bf00      	nop
 8005488:	3708      	adds	r7, #8
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}
 800548e:	bf00      	nop
 8005490:	08012370 	.word	0x08012370
 8005494:	200013f8 	.word	0x200013f8

08005498 <Read_Calibration_Word>:
uint16_t Read_Calibration_Word(uint8_t cmd1, uint8_t cmd2)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b084      	sub	sp, #16
 800549c:	af00      	add	r7, sp, #0
 800549e:	4603      	mov	r3, r0
 80054a0:	460a      	mov	r2, r1
 80054a2:	71fb      	strb	r3, [r7, #7]
 80054a4:	4613      	mov	r3, r2
 80054a6:	71bb      	strb	r3, [r7, #6]
  uint8_t tx_buf[2] = {cmd1, cmd2};
 80054a8:	79fb      	ldrb	r3, [r7, #7]
 80054aa:	733b      	strb	r3, [r7, #12]
 80054ac:	79bb      	ldrb	r3, [r7, #6]
 80054ae:	737b      	strb	r3, [r7, #13]
  uint8_t rx_buf[2] = {0};
 80054b0:	2300      	movs	r3, #0
 80054b2:	813b      	strh	r3, [r7, #8]
  Sensor_Reset();
 80054b4:	f7ff ffd4 	bl	8005460 <Sensor_Reset>
  HAL_SPI_Transmit(MS5540C_SPI, tx_buf, sizeof(tx_buf), HAL_MAX_DELAY);
 80054b8:	4b1b      	ldr	r3, [pc, #108]	@ (8005528 <Read_Calibration_Word+0x90>)
 80054ba:	6818      	ldr	r0, [r3, #0]
 80054bc:	f107 010c 	add.w	r1, r7, #12
 80054c0:	f04f 33ff 	mov.w	r3, #4294967295
 80054c4:	2202      	movs	r2, #2
 80054c6:	f003 f97c 	bl	80087c2 <HAL_SPI_Transmit>
  MS5540C_SPI->Init.CLKPolarity = SPI_POLARITY_LOW;
 80054ca:	4b17      	ldr	r3, [pc, #92]	@ (8005528 <Read_Calibration_Word+0x90>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	2200      	movs	r2, #0
 80054d0:	611a      	str	r2, [r3, #16]
  MS5540C_SPI->Init.CLKPhase = SPI_PHASE_2EDGE;
 80054d2:	4b15      	ldr	r3, [pc, #84]	@ (8005528 <Read_Calibration_Word+0x90>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	2201      	movs	r2, #1
 80054d8:	615a      	str	r2, [r3, #20]
  HAL_SPI_Init(MS5540C_SPI);
 80054da:	4b13      	ldr	r3, [pc, #76]	@ (8005528 <Read_Calibration_Word+0x90>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4618      	mov	r0, r3
 80054e0:	f003 f8e6 	bl	80086b0 <HAL_SPI_Init>
  HAL_SPI_Receive(MS5540C_SPI, rx_buf, sizeof(rx_buf), HAL_MAX_DELAY);
 80054e4:	4b10      	ldr	r3, [pc, #64]	@ (8005528 <Read_Calibration_Word+0x90>)
 80054e6:	6818      	ldr	r0, [r3, #0]
 80054e8:	f107 0108 	add.w	r1, r7, #8
 80054ec:	f04f 33ff 	mov.w	r3, #4294967295
 80054f0:	2202      	movs	r2, #2
 80054f2:	f003 faaa 	bl	8008a4a <HAL_SPI_Receive>
  MS5540C_SPI->Init.CLKPolarity = SPI_POLARITY_LOW;
 80054f6:	4b0c      	ldr	r3, [pc, #48]	@ (8005528 <Read_Calibration_Word+0x90>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	2200      	movs	r2, #0
 80054fc:	611a      	str	r2, [r3, #16]
  MS5540C_SPI->Init.CLKPhase = SPI_PHASE_1EDGE;
 80054fe:	4b0a      	ldr	r3, [pc, #40]	@ (8005528 <Read_Calibration_Word+0x90>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	2200      	movs	r2, #0
 8005504:	615a      	str	r2, [r3, #20]
  HAL_SPI_Init(MS5540C_SPI);
 8005506:	4b08      	ldr	r3, [pc, #32]	@ (8005528 <Read_Calibration_Word+0x90>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4618      	mov	r0, r3
 800550c:	f003 f8d0 	bl	80086b0 <HAL_SPI_Init>
  return (rx_buf[0] << 8) | rx_buf[1];
 8005510:	7a3b      	ldrb	r3, [r7, #8]
 8005512:	021b      	lsls	r3, r3, #8
 8005514:	b21a      	sxth	r2, r3
 8005516:	7a7b      	ldrb	r3, [r7, #9]
 8005518:	b21b      	sxth	r3, r3
 800551a:	4313      	orrs	r3, r2
 800551c:	b21b      	sxth	r3, r3
 800551e:	b29b      	uxth	r3, r3
}
 8005520:	4618      	mov	r0, r3
 8005522:	3710      	adds	r7, #16
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}
 8005528:	200013f8 	.word	0x200013f8

0800552c <Read_Pressure>:
uint16_t Read_Pressure(void)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b082      	sub	sp, #8
 8005530:	af00      	add	r7, sp, #0
  uint8_t press_cmd[] = {0x0F, 0x40};
 8005532:	f244 030f 	movw	r3, #16399	@ 0x400f
 8005536:	80bb      	strh	r3, [r7, #4]
  uint8_t rx_buf[2] = {0};
 8005538:	2300      	movs	r3, #0
 800553a:	803b      	strh	r3, [r7, #0]
  Sensor_Reset();
 800553c:	f7ff ff90 	bl	8005460 <Sensor_Reset>
  HAL_SPI_Transmit(MS5540C_SPI, press_cmd, sizeof(press_cmd), HAL_MAX_DELAY);
 8005540:	4b1c      	ldr	r3, [pc, #112]	@ (80055b4 <Read_Pressure+0x88>)
 8005542:	6818      	ldr	r0, [r3, #0]
 8005544:	1d39      	adds	r1, r7, #4
 8005546:	f04f 33ff 	mov.w	r3, #4294967295
 800554a:	2202      	movs	r2, #2
 800554c:	f003 f939 	bl	80087c2 <HAL_SPI_Transmit>
  HAL_Delay(35);
 8005550:	2023      	movs	r0, #35	@ 0x23
 8005552:	f000 fd6d 	bl	8006030 <HAL_Delay>
  MS5540C_SPI->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005556:	4b17      	ldr	r3, [pc, #92]	@ (80055b4 <Read_Pressure+0x88>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	2200      	movs	r2, #0
 800555c:	611a      	str	r2, [r3, #16]
  MS5540C_SPI->Init.CLKPhase = SPI_PHASE_2EDGE;
 800555e:	4b15      	ldr	r3, [pc, #84]	@ (80055b4 <Read_Pressure+0x88>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	2201      	movs	r2, #1
 8005564:	615a      	str	r2, [r3, #20]
  HAL_SPI_Init(MS5540C_SPI);
 8005566:	4b13      	ldr	r3, [pc, #76]	@ (80055b4 <Read_Pressure+0x88>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4618      	mov	r0, r3
 800556c:	f003 f8a0 	bl	80086b0 <HAL_SPI_Init>
  HAL_SPI_Receive(MS5540C_SPI, rx_buf, sizeof(rx_buf), HAL_MAX_DELAY);
 8005570:	4b10      	ldr	r3, [pc, #64]	@ (80055b4 <Read_Pressure+0x88>)
 8005572:	6818      	ldr	r0, [r3, #0]
 8005574:	4639      	mov	r1, r7
 8005576:	f04f 33ff 	mov.w	r3, #4294967295
 800557a:	2202      	movs	r2, #2
 800557c:	f003 fa65 	bl	8008a4a <HAL_SPI_Receive>
  MS5540C_SPI->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005580:	4b0c      	ldr	r3, [pc, #48]	@ (80055b4 <Read_Pressure+0x88>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	2200      	movs	r2, #0
 8005586:	611a      	str	r2, [r3, #16]
  MS5540C_SPI->Init.CLKPhase = SPI_PHASE_1EDGE;
 8005588:	4b0a      	ldr	r3, [pc, #40]	@ (80055b4 <Read_Pressure+0x88>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	2200      	movs	r2, #0
 800558e:	615a      	str	r2, [r3, #20]
  HAL_SPI_Init(MS5540C_SPI);
 8005590:	4b08      	ldr	r3, [pc, #32]	@ (80055b4 <Read_Pressure+0x88>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4618      	mov	r0, r3
 8005596:	f003 f88b 	bl	80086b0 <HAL_SPI_Init>
  return (rx_buf[0] << 8) | rx_buf[1];
 800559a:	783b      	ldrb	r3, [r7, #0]
 800559c:	021b      	lsls	r3, r3, #8
 800559e:	b21a      	sxth	r2, r3
 80055a0:	787b      	ldrb	r3, [r7, #1]
 80055a2:	b21b      	sxth	r3, r3
 80055a4:	4313      	orrs	r3, r2
 80055a6:	b21b      	sxth	r3, r3
 80055a8:	b29b      	uxth	r3, r3
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3708      	adds	r7, #8
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop
 80055b4:	200013f8 	.word	0x200013f8

080055b8 <Read_Temperature>:
uint16_t Read_Temperature(void)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b082      	sub	sp, #8
 80055bc:	af00      	add	r7, sp, #0
  uint8_t temp_cmd[] = {0x0F, 0x20};
 80055be:	f242 030f 	movw	r3, #8207	@ 0x200f
 80055c2:	80bb      	strh	r3, [r7, #4]
  uint8_t rx_buf[2] = {0};
 80055c4:	2300      	movs	r3, #0
 80055c6:	803b      	strh	r3, [r7, #0]
  //Sensor_Reset();
  HAL_SPI_Transmit(MS5540C_SPI, temp_cmd, sizeof(temp_cmd), HAL_MAX_DELAY);
 80055c8:	4b1c      	ldr	r3, [pc, #112]	@ (800563c <Read_Temperature+0x84>)
 80055ca:	6818      	ldr	r0, [r3, #0]
 80055cc:	1d39      	adds	r1, r7, #4
 80055ce:	f04f 33ff 	mov.w	r3, #4294967295
 80055d2:	2202      	movs	r2, #2
 80055d4:	f003 f8f5 	bl	80087c2 <HAL_SPI_Transmit>
  HAL_Delay(35);
 80055d8:	2023      	movs	r0, #35	@ 0x23
 80055da:	f000 fd29 	bl	8006030 <HAL_Delay>
  MS5540C_SPI->Init.CLKPolarity = SPI_POLARITY_LOW;
 80055de:	4b17      	ldr	r3, [pc, #92]	@ (800563c <Read_Temperature+0x84>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	2200      	movs	r2, #0
 80055e4:	611a      	str	r2, [r3, #16]
  MS5540C_SPI->Init.CLKPhase = SPI_PHASE_2EDGE;
 80055e6:	4b15      	ldr	r3, [pc, #84]	@ (800563c <Read_Temperature+0x84>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	2201      	movs	r2, #1
 80055ec:	615a      	str	r2, [r3, #20]
  HAL_SPI_Init(MS5540C_SPI);
 80055ee:	4b13      	ldr	r3, [pc, #76]	@ (800563c <Read_Temperature+0x84>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4618      	mov	r0, r3
 80055f4:	f003 f85c 	bl	80086b0 <HAL_SPI_Init>
  HAL_SPI_Receive(MS5540C_SPI, rx_buf, sizeof(rx_buf), HAL_MAX_DELAY);
 80055f8:	4b10      	ldr	r3, [pc, #64]	@ (800563c <Read_Temperature+0x84>)
 80055fa:	6818      	ldr	r0, [r3, #0]
 80055fc:	4639      	mov	r1, r7
 80055fe:	f04f 33ff 	mov.w	r3, #4294967295
 8005602:	2202      	movs	r2, #2
 8005604:	f003 fa21 	bl	8008a4a <HAL_SPI_Receive>
  MS5540C_SPI->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005608:	4b0c      	ldr	r3, [pc, #48]	@ (800563c <Read_Temperature+0x84>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	2200      	movs	r2, #0
 800560e:	611a      	str	r2, [r3, #16]
  MS5540C_SPI->Init.CLKPhase = SPI_PHASE_1EDGE;
 8005610:	4b0a      	ldr	r3, [pc, #40]	@ (800563c <Read_Temperature+0x84>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	2200      	movs	r2, #0
 8005616:	615a      	str	r2, [r3, #20]
  HAL_SPI_Init(MS5540C_SPI);
 8005618:	4b08      	ldr	r3, [pc, #32]	@ (800563c <Read_Temperature+0x84>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4618      	mov	r0, r3
 800561e:	f003 f847 	bl	80086b0 <HAL_SPI_Init>
  return (rx_buf[0] << 8) | rx_buf[1];
 8005622:	783b      	ldrb	r3, [r7, #0]
 8005624:	021b      	lsls	r3, r3, #8
 8005626:	b21a      	sxth	r2, r3
 8005628:	787b      	ldrb	r3, [r7, #1]
 800562a:	b21b      	sxth	r3, r3
 800562c:	4313      	orrs	r3, r2
 800562e:	b21b      	sxth	r3, r3
 8005630:	b29b      	uxth	r3, r3
}
 8005632:	4618      	mov	r0, r3
 8005634:	3708      	adds	r7, #8
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}
 800563a:	bf00      	nop
 800563c:	200013f8 	.word	0x200013f8

08005640 <MS5540_Update>:
TPDData MS5540_Update()
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b092      	sub	sp, #72	@ 0x48
 8005644:	af00      	add	r7, sp, #0
	TPDData TPDdata = {0};
 8005646:	f107 0310 	add.w	r3, r7, #16
 800564a:	2200      	movs	r2, #0
 800564c:	601a      	str	r2, [r3, #0]
 800564e:	605a      	str	r2, [r3, #4]
 8005650:	609a      	str	r2, [r3, #8]
	D1 = Read_Pressure();
 8005652:	f7ff ff6b 	bl	800552c <Read_Pressure>
 8005656:	4603      	mov	r3, r0
 8005658:	461a      	mov	r2, r3
 800565a:	4b54      	ldr	r3, [pc, #336]	@ (80057ac <MS5540_Update+0x16c>)
 800565c:	801a      	strh	r2, [r3, #0]
	D2 = Read_Temperature();
 800565e:	f7ff ffab 	bl	80055b8 <Read_Temperature>
 8005662:	4603      	mov	r3, r0
 8005664:	461a      	mov	r2, r3
 8005666:	4b52      	ldr	r3, [pc, #328]	@ (80057b0 <MS5540_Update+0x170>)
 8005668:	801a      	strh	r2, [r3, #0]
	long UT1 = (c5 << 3) + 20224;
 800566a:	4b52      	ldr	r3, [pc, #328]	@ (80057b4 <MS5540_Update+0x174>)
 800566c:	881b      	ldrh	r3, [r3, #0]
 800566e:	00db      	lsls	r3, r3, #3
 8005670:	f503 439e 	add.w	r3, r3, #20224	@ 0x4f00
 8005674:	647b      	str	r3, [r7, #68]	@ 0x44
	long dT = D2 - UT1;
 8005676:	4b4e      	ldr	r3, [pc, #312]	@ (80057b0 <MS5540_Update+0x170>)
 8005678:	881b      	ldrh	r3, [r3, #0]
 800567a:	461a      	mov	r2, r3
 800567c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	643b      	str	r3, [r7, #64]	@ 0x40
	long TEMP = 200 + ((dT * (c6 + 50)) >> 10);
 8005682:	4b4d      	ldr	r3, [pc, #308]	@ (80057b8 <MS5540_Update+0x178>)
 8005684:	881b      	ldrh	r3, [r3, #0]
 8005686:	3332      	adds	r3, #50	@ 0x32
 8005688:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800568a:	fb02 f303 	mul.w	r3, r2, r3
 800568e:	129b      	asrs	r3, r3, #10
 8005690:	33c8      	adds	r3, #200	@ 0xc8
 8005692:	63fb      	str	r3, [r7, #60]	@ 0x3c
	long OFF = (c2 * 4) + (((c4 - 512) * dT) >> 12);
 8005694:	4b49      	ldr	r3, [pc, #292]	@ (80057bc <MS5540_Update+0x17c>)
 8005696:	881b      	ldrh	r3, [r3, #0]
 8005698:	009a      	lsls	r2, r3, #2
 800569a:	4b49      	ldr	r3, [pc, #292]	@ (80057c0 <MS5540_Update+0x180>)
 800569c:	881b      	ldrh	r3, [r3, #0]
 800569e:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 80056a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80056a4:	fb01 f303 	mul.w	r3, r1, r3
 80056a8:	131b      	asrs	r3, r3, #12
 80056aa:	4413      	add	r3, r2
 80056ac:	63bb      	str	r3, [r7, #56]	@ 0x38
	long SENS = c1 + ((c3 * dT) >> 10) + 24576;
 80056ae:	4b45      	ldr	r3, [pc, #276]	@ (80057c4 <MS5540_Update+0x184>)
 80056b0:	881b      	ldrh	r3, [r3, #0]
 80056b2:	461a      	mov	r2, r3
 80056b4:	4b44      	ldr	r3, [pc, #272]	@ (80057c8 <MS5540_Update+0x188>)
 80056b6:	881b      	ldrh	r3, [r3, #0]
 80056b8:	4619      	mov	r1, r3
 80056ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80056bc:	fb01 f303 	mul.w	r3, r1, r3
 80056c0:	129b      	asrs	r3, r3, #10
 80056c2:	4413      	add	r3, r2
 80056c4:	f503 43c0 	add.w	r3, r3, #24576	@ 0x6000
 80056c8:	637b      	str	r3, [r7, #52]	@ 0x34
	long X = ((SENS * (D1 - 7168)) >> 14) - OFF;
 80056ca:	4b38      	ldr	r3, [pc, #224]	@ (80057ac <MS5540_Update+0x16c>)
 80056cc:	881b      	ldrh	r3, [r3, #0]
 80056ce:	f5a3 53e0 	sub.w	r3, r3, #7168	@ 0x1c00
 80056d2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80056d4:	fb02 f303 	mul.w	r3, r2, r3
 80056d8:	139a      	asrs	r2, r3, #14
 80056da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056dc:	1ad3      	subs	r3, r2, r3
 80056de:	633b      	str	r3, [r7, #48]	@ 0x30
	long PCOMP = ((X * 10) >> 5) + 2500;
 80056e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056e2:	4613      	mov	r3, r2
 80056e4:	009b      	lsls	r3, r3, #2
 80056e6:	4413      	add	r3, r2
 80056e8:	005b      	lsls	r3, r3, #1
 80056ea:	115b      	asrs	r3, r3, #5
 80056ec:	f603 13c4 	addw	r3, r3, #2500	@ 0x9c4
 80056f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	TPDdata.temperature = TEMP / 10.0f;
 80056f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056f4:	ee07 3a90 	vmov	s15, r3
 80056f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80056fc:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8005700:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005704:	edc7 7a04 	vstr	s15, [r7, #16]
	TPDdata.pressure = PCOMP / 10.0f;
 8005708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800570a:	ee07 3a90 	vmov	s15, r3
 800570e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005712:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8005716:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800571a:	edc7 7a05 	vstr	s15, [r7, #20]
	float pressure_diff = pressure - 1009.0f;
 800571e:	4b2b      	ldr	r3, [pc, #172]	@ (80057cc <MS5540_Update+0x18c>)
 8005720:	edd3 7a00 	vldr	s15, [r3]
 8005724:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80057d0 <MS5540_Update+0x190>
 8005728:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800572c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	pressure_diff = roundf(pressure_diff*100.0f)/100.0f;
 8005730:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8005734:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 80057d4 <MS5540_Update+0x194>
 8005738:	ee67 7a87 	vmul.f32	s15, s15, s14
 800573c:	eeb0 0a67 	vmov.f32	s0, s15
 8005740:	f00b fc82 	bl	8011048 <roundf>
 8005744:	eeb0 7a40 	vmov.f32	s14, s0
 8005748:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80057d4 <MS5540_Update+0x194>
 800574c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005750:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	TPDdata.depth = (pressure_diff > 0) ? pressure_diff * 1.02f : 0.0f;
 8005754:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8005758:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800575c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005760:	dd06      	ble.n	8005770 <MS5540_Update+0x130>
 8005762:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8005766:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80057d8 <MS5540_Update+0x198>
 800576a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800576e:	e001      	b.n	8005774 <MS5540_Update+0x134>
 8005770:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80057dc <MS5540_Update+0x19c>
 8005774:	edc7 7a06 	vstr	s15, [r7, #24]
	return TPDdata;
 8005778:	f107 031c 	add.w	r3, r7, #28
 800577c:	f107 0210 	add.w	r2, r7, #16
 8005780:	ca07      	ldmia	r2, {r0, r1, r2}
 8005782:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8005786:	69f9      	ldr	r1, [r7, #28]
 8005788:	6a3a      	ldr	r2, [r7, #32]
 800578a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800578c:	ee06 1a90 	vmov	s13, r1
 8005790:	ee07 2a10 	vmov	s14, r2
 8005794:	ee07 3a90 	vmov	s15, r3
}
 8005798:	eeb0 0a66 	vmov.f32	s0, s13
 800579c:	eef0 0a47 	vmov.f32	s1, s14
 80057a0:	eeb0 1a67 	vmov.f32	s2, s15
 80057a4:	3748      	adds	r7, #72	@ 0x48
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}
 80057aa:	bf00      	nop
 80057ac:	20001400 	.word	0x20001400
 80057b0:	20001402 	.word	0x20001402
 80057b4:	2000140c 	.word	0x2000140c
 80057b8:	2000140e 	.word	0x2000140e
 80057bc:	20001406 	.word	0x20001406
 80057c0:	2000140a 	.word	0x2000140a
 80057c4:	20001404 	.word	0x20001404
 80057c8:	20001408 	.word	0x20001408
 80057cc:	20001410 	.word	0x20001410
 80057d0:	447c4000 	.word	0x447c4000
 80057d4:	42c80000 	.word	0x42c80000
 80057d8:	3f828f5c 	.word	0x3f828f5c
 80057dc:	00000000 	.word	0x00000000

080057e0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b082      	sub	sp, #8
 80057e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057e6:	2300      	movs	r3, #0
 80057e8:	607b      	str	r3, [r7, #4]
 80057ea:	4b12      	ldr	r3, [pc, #72]	@ (8005834 <HAL_MspInit+0x54>)
 80057ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057ee:	4a11      	ldr	r2, [pc, #68]	@ (8005834 <HAL_MspInit+0x54>)
 80057f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80057f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80057f6:	4b0f      	ldr	r3, [pc, #60]	@ (8005834 <HAL_MspInit+0x54>)
 80057f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80057fe:	607b      	str	r3, [r7, #4]
 8005800:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005802:	2300      	movs	r3, #0
 8005804:	603b      	str	r3, [r7, #0]
 8005806:	4b0b      	ldr	r3, [pc, #44]	@ (8005834 <HAL_MspInit+0x54>)
 8005808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800580a:	4a0a      	ldr	r2, [pc, #40]	@ (8005834 <HAL_MspInit+0x54>)
 800580c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005810:	6413      	str	r3, [r2, #64]	@ 0x40
 8005812:	4b08      	ldr	r3, [pc, #32]	@ (8005834 <HAL_MspInit+0x54>)
 8005814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005816:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800581a:	603b      	str	r3, [r7, #0]
 800581c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800581e:	2200      	movs	r2, #0
 8005820:	210f      	movs	r1, #15
 8005822:	f06f 0001 	mvn.w	r0, #1
 8005826:	f000 fd02 	bl	800622e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800582a:	bf00      	nop
 800582c:	3708      	adds	r7, #8
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}
 8005832:	bf00      	nop
 8005834:	40023800 	.word	0x40023800

08005838 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b08a      	sub	sp, #40	@ 0x28
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005840:	f107 0314 	add.w	r3, r7, #20
 8005844:	2200      	movs	r2, #0
 8005846:	601a      	str	r2, [r3, #0]
 8005848:	605a      	str	r2, [r3, #4]
 800584a:	609a      	str	r2, [r3, #8]
 800584c:	60da      	str	r2, [r3, #12]
 800584e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a19      	ldr	r2, [pc, #100]	@ (80058bc <HAL_I2C_MspInit+0x84>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d12b      	bne.n	80058b2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800585a:	2300      	movs	r3, #0
 800585c:	613b      	str	r3, [r7, #16]
 800585e:	4b18      	ldr	r3, [pc, #96]	@ (80058c0 <HAL_I2C_MspInit+0x88>)
 8005860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005862:	4a17      	ldr	r2, [pc, #92]	@ (80058c0 <HAL_I2C_MspInit+0x88>)
 8005864:	f043 0302 	orr.w	r3, r3, #2
 8005868:	6313      	str	r3, [r2, #48]	@ 0x30
 800586a:	4b15      	ldr	r3, [pc, #84]	@ (80058c0 <HAL_I2C_MspInit+0x88>)
 800586c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800586e:	f003 0302 	and.w	r3, r3, #2
 8005872:	613b      	str	r3, [r7, #16]
 8005874:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005876:	23c0      	movs	r3, #192	@ 0xc0
 8005878:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800587a:	2312      	movs	r3, #18
 800587c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800587e:	2300      	movs	r3, #0
 8005880:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005882:	2303      	movs	r3, #3
 8005884:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005886:	2304      	movs	r3, #4
 8005888:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800588a:	f107 0314 	add.w	r3, r7, #20
 800588e:	4619      	mov	r1, r3
 8005890:	480c      	ldr	r0, [pc, #48]	@ (80058c4 <HAL_I2C_MspInit+0x8c>)
 8005892:	f001 f905 	bl	8006aa0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005896:	2300      	movs	r3, #0
 8005898:	60fb      	str	r3, [r7, #12]
 800589a:	4b09      	ldr	r3, [pc, #36]	@ (80058c0 <HAL_I2C_MspInit+0x88>)
 800589c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800589e:	4a08      	ldr	r2, [pc, #32]	@ (80058c0 <HAL_I2C_MspInit+0x88>)
 80058a0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80058a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80058a6:	4b06      	ldr	r3, [pc, #24]	@ (80058c0 <HAL_I2C_MspInit+0x88>)
 80058a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80058ae:	60fb      	str	r3, [r7, #12]
 80058b0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80058b2:	bf00      	nop
 80058b4:	3728      	adds	r7, #40	@ 0x28
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}
 80058ba:	bf00      	nop
 80058bc:	40005400 	.word	0x40005400
 80058c0:	40023800 	.word	0x40023800
 80058c4:	40020400 	.word	0x40020400

080058c8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b08a      	sub	sp, #40	@ 0x28
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058d0:	f107 0314 	add.w	r3, r7, #20
 80058d4:	2200      	movs	r2, #0
 80058d6:	601a      	str	r2, [r3, #0]
 80058d8:	605a      	str	r2, [r3, #4]
 80058da:	609a      	str	r2, [r3, #8]
 80058dc:	60da      	str	r2, [r3, #12]
 80058de:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a19      	ldr	r2, [pc, #100]	@ (800594c <HAL_SPI_MspInit+0x84>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d12b      	bne.n	8005942 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80058ea:	2300      	movs	r3, #0
 80058ec:	613b      	str	r3, [r7, #16]
 80058ee:	4b18      	ldr	r3, [pc, #96]	@ (8005950 <HAL_SPI_MspInit+0x88>)
 80058f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058f2:	4a17      	ldr	r2, [pc, #92]	@ (8005950 <HAL_SPI_MspInit+0x88>)
 80058f4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80058f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80058fa:	4b15      	ldr	r3, [pc, #84]	@ (8005950 <HAL_SPI_MspInit+0x88>)
 80058fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005902:	613b      	str	r3, [r7, #16]
 8005904:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005906:	2300      	movs	r3, #0
 8005908:	60fb      	str	r3, [r7, #12]
 800590a:	4b11      	ldr	r3, [pc, #68]	@ (8005950 <HAL_SPI_MspInit+0x88>)
 800590c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800590e:	4a10      	ldr	r2, [pc, #64]	@ (8005950 <HAL_SPI_MspInit+0x88>)
 8005910:	f043 0301 	orr.w	r3, r3, #1
 8005914:	6313      	str	r3, [r2, #48]	@ 0x30
 8005916:	4b0e      	ldr	r3, [pc, #56]	@ (8005950 <HAL_SPI_MspInit+0x88>)
 8005918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800591a:	f003 0301 	and.w	r3, r3, #1
 800591e:	60fb      	str	r3, [r7, #12]
 8005920:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005922:	23e0      	movs	r3, #224	@ 0xe0
 8005924:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005926:	2302      	movs	r3, #2
 8005928:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800592a:	2300      	movs	r3, #0
 800592c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800592e:	2303      	movs	r3, #3
 8005930:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005932:	2305      	movs	r3, #5
 8005934:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005936:	f107 0314 	add.w	r3, r7, #20
 800593a:	4619      	mov	r1, r3
 800593c:	4805      	ldr	r0, [pc, #20]	@ (8005954 <HAL_SPI_MspInit+0x8c>)
 800593e:	f001 f8af 	bl	8006aa0 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8005942:	bf00      	nop
 8005944:	3728      	adds	r7, #40	@ 0x28
 8005946:	46bd      	mov	sp, r7
 8005948:	bd80      	pop	{r7, pc}
 800594a:	bf00      	nop
 800594c:	40013000 	.word	0x40013000
 8005950:	40023800 	.word	0x40023800
 8005954:	40020000 	.word	0x40020000

08005958 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b086      	sub	sp, #24
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a2c      	ldr	r2, [pc, #176]	@ (8005a18 <HAL_TIM_Base_MspInit+0xc0>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d10e      	bne.n	8005988 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800596a:	2300      	movs	r3, #0
 800596c:	617b      	str	r3, [r7, #20]
 800596e:	4b2b      	ldr	r3, [pc, #172]	@ (8005a1c <HAL_TIM_Base_MspInit+0xc4>)
 8005970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005972:	4a2a      	ldr	r2, [pc, #168]	@ (8005a1c <HAL_TIM_Base_MspInit+0xc4>)
 8005974:	f043 0301 	orr.w	r3, r3, #1
 8005978:	6453      	str	r3, [r2, #68]	@ 0x44
 800597a:	4b28      	ldr	r3, [pc, #160]	@ (8005a1c <HAL_TIM_Base_MspInit+0xc4>)
 800597c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800597e:	f003 0301 	and.w	r3, r3, #1
 8005982:	617b      	str	r3, [r7, #20]
 8005984:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8005986:	e042      	b.n	8005a0e <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM2)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005990:	d10e      	bne.n	80059b0 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005992:	2300      	movs	r3, #0
 8005994:	613b      	str	r3, [r7, #16]
 8005996:	4b21      	ldr	r3, [pc, #132]	@ (8005a1c <HAL_TIM_Base_MspInit+0xc4>)
 8005998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800599a:	4a20      	ldr	r2, [pc, #128]	@ (8005a1c <HAL_TIM_Base_MspInit+0xc4>)
 800599c:	f043 0301 	orr.w	r3, r3, #1
 80059a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80059a2:	4b1e      	ldr	r3, [pc, #120]	@ (8005a1c <HAL_TIM_Base_MspInit+0xc4>)
 80059a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059a6:	f003 0301 	and.w	r3, r3, #1
 80059aa:	613b      	str	r3, [r7, #16]
 80059ac:	693b      	ldr	r3, [r7, #16]
}
 80059ae:	e02e      	b.n	8005a0e <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM3)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a1a      	ldr	r2, [pc, #104]	@ (8005a20 <HAL_TIM_Base_MspInit+0xc8>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d116      	bne.n	80059e8 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80059ba:	2300      	movs	r3, #0
 80059bc:	60fb      	str	r3, [r7, #12]
 80059be:	4b17      	ldr	r3, [pc, #92]	@ (8005a1c <HAL_TIM_Base_MspInit+0xc4>)
 80059c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059c2:	4a16      	ldr	r2, [pc, #88]	@ (8005a1c <HAL_TIM_Base_MspInit+0xc4>)
 80059c4:	f043 0302 	orr.w	r3, r3, #2
 80059c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80059ca:	4b14      	ldr	r3, [pc, #80]	@ (8005a1c <HAL_TIM_Base_MspInit+0xc4>)
 80059cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ce:	f003 0302 	and.w	r3, r3, #2
 80059d2:	60fb      	str	r3, [r7, #12]
 80059d4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80059d6:	2200      	movs	r2, #0
 80059d8:	2105      	movs	r1, #5
 80059da:	201d      	movs	r0, #29
 80059dc:	f000 fc27 	bl	800622e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80059e0:	201d      	movs	r0, #29
 80059e2:	f000 fc40 	bl	8006266 <HAL_NVIC_EnableIRQ>
}
 80059e6:	e012      	b.n	8005a0e <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM8)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a0d      	ldr	r2, [pc, #52]	@ (8005a24 <HAL_TIM_Base_MspInit+0xcc>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d10d      	bne.n	8005a0e <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80059f2:	2300      	movs	r3, #0
 80059f4:	60bb      	str	r3, [r7, #8]
 80059f6:	4b09      	ldr	r3, [pc, #36]	@ (8005a1c <HAL_TIM_Base_MspInit+0xc4>)
 80059f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059fa:	4a08      	ldr	r2, [pc, #32]	@ (8005a1c <HAL_TIM_Base_MspInit+0xc4>)
 80059fc:	f043 0302 	orr.w	r3, r3, #2
 8005a00:	6453      	str	r3, [r2, #68]	@ 0x44
 8005a02:	4b06      	ldr	r3, [pc, #24]	@ (8005a1c <HAL_TIM_Base_MspInit+0xc4>)
 8005a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a06:	f003 0302 	and.w	r3, r3, #2
 8005a0a:	60bb      	str	r3, [r7, #8]
 8005a0c:	68bb      	ldr	r3, [r7, #8]
}
 8005a0e:	bf00      	nop
 8005a10:	3718      	adds	r7, #24
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
 8005a16:	bf00      	nop
 8005a18:	40010000 	.word	0x40010000
 8005a1c:	40023800 	.word	0x40023800
 8005a20:	40000400 	.word	0x40000400
 8005a24:	40010400 	.word	0x40010400

08005a28 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b08a      	sub	sp, #40	@ 0x28
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a30:	f107 0314 	add.w	r3, r7, #20
 8005a34:	2200      	movs	r2, #0
 8005a36:	601a      	str	r2, [r3, #0]
 8005a38:	605a      	str	r2, [r3, #4]
 8005a3a:	609a      	str	r2, [r3, #8]
 8005a3c:	60da      	str	r2, [r3, #12]
 8005a3e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a37      	ldr	r2, [pc, #220]	@ (8005b24 <HAL_TIM_MspPostInit+0xfc>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d11f      	bne.n	8005a8a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	613b      	str	r3, [r7, #16]
 8005a4e:	4b36      	ldr	r3, [pc, #216]	@ (8005b28 <HAL_TIM_MspPostInit+0x100>)
 8005a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a52:	4a35      	ldr	r2, [pc, #212]	@ (8005b28 <HAL_TIM_MspPostInit+0x100>)
 8005a54:	f043 0301 	orr.w	r3, r3, #1
 8005a58:	6313      	str	r3, [r2, #48]	@ 0x30
 8005a5a:	4b33      	ldr	r3, [pc, #204]	@ (8005b28 <HAL_TIM_MspPostInit+0x100>)
 8005a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a5e:	f003 0301 	and.w	r3, r3, #1
 8005a62:	613b      	str	r3, [r7, #16]
 8005a64:	693b      	ldr	r3, [r7, #16]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8005a66:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8005a6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a6c:	2302      	movs	r3, #2
 8005a6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a70:	2300      	movs	r3, #0
 8005a72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a74:	2300      	movs	r3, #0
 8005a76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a7c:	f107 0314 	add.w	r3, r7, #20
 8005a80:	4619      	mov	r1, r3
 8005a82:	482a      	ldr	r0, [pc, #168]	@ (8005b2c <HAL_TIM_MspPostInit+0x104>)
 8005a84:	f001 f80c 	bl	8006aa0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8005a88:	e047      	b.n	8005b1a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM2)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a92:	d11e      	bne.n	8005ad2 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a94:	2300      	movs	r3, #0
 8005a96:	60fb      	str	r3, [r7, #12]
 8005a98:	4b23      	ldr	r3, [pc, #140]	@ (8005b28 <HAL_TIM_MspPostInit+0x100>)
 8005a9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a9c:	4a22      	ldr	r2, [pc, #136]	@ (8005b28 <HAL_TIM_MspPostInit+0x100>)
 8005a9e:	f043 0301 	orr.w	r3, r3, #1
 8005aa2:	6313      	str	r3, [r2, #48]	@ 0x30
 8005aa4:	4b20      	ldr	r3, [pc, #128]	@ (8005b28 <HAL_TIM_MspPostInit+0x100>)
 8005aa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aa8:	f003 0301 	and.w	r3, r3, #1
 8005aac:	60fb      	str	r3, [r7, #12]
 8005aae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ab4:	2302      	movs	r3, #2
 8005ab6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005abc:	2300      	movs	r3, #0
 8005abe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ac4:	f107 0314 	add.w	r3, r7, #20
 8005ac8:	4619      	mov	r1, r3
 8005aca:	4818      	ldr	r0, [pc, #96]	@ (8005b2c <HAL_TIM_MspPostInit+0x104>)
 8005acc:	f000 ffe8 	bl	8006aa0 <HAL_GPIO_Init>
}
 8005ad0:	e023      	b.n	8005b1a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM8)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4a16      	ldr	r2, [pc, #88]	@ (8005b30 <HAL_TIM_MspPostInit+0x108>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d11e      	bne.n	8005b1a <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005adc:	2300      	movs	r3, #0
 8005ade:	60bb      	str	r3, [r7, #8]
 8005ae0:	4b11      	ldr	r3, [pc, #68]	@ (8005b28 <HAL_TIM_MspPostInit+0x100>)
 8005ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ae4:	4a10      	ldr	r2, [pc, #64]	@ (8005b28 <HAL_TIM_MspPostInit+0x100>)
 8005ae6:	f043 0304 	orr.w	r3, r3, #4
 8005aea:	6313      	str	r3, [r2, #48]	@ 0x30
 8005aec:	4b0e      	ldr	r3, [pc, #56]	@ (8005b28 <HAL_TIM_MspPostInit+0x100>)
 8005aee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005af0:	f003 0304 	and.w	r3, r3, #4
 8005af4:	60bb      	str	r3, [r7, #8]
 8005af6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8005af8:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8005afc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005afe:	2302      	movs	r3, #2
 8005b00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b02:	2300      	movs	r3, #0
 8005b04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b06:	2300      	movs	r3, #0
 8005b08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8005b0a:	2303      	movs	r3, #3
 8005b0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005b0e:	f107 0314 	add.w	r3, r7, #20
 8005b12:	4619      	mov	r1, r3
 8005b14:	4807      	ldr	r0, [pc, #28]	@ (8005b34 <HAL_TIM_MspPostInit+0x10c>)
 8005b16:	f000 ffc3 	bl	8006aa0 <HAL_GPIO_Init>
}
 8005b1a:	bf00      	nop
 8005b1c:	3728      	adds	r7, #40	@ 0x28
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}
 8005b22:	bf00      	nop
 8005b24:	40010000 	.word	0x40010000
 8005b28:	40023800 	.word	0x40023800
 8005b2c:	40020000 	.word	0x40020000
 8005b30:	40010400 	.word	0x40010400
 8005b34:	40020800 	.word	0x40020800

08005b38 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b08a      	sub	sp, #40	@ 0x28
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b40:	f107 0314 	add.w	r3, r7, #20
 8005b44:	2200      	movs	r2, #0
 8005b46:	601a      	str	r2, [r3, #0]
 8005b48:	605a      	str	r2, [r3, #4]
 8005b4a:	609a      	str	r2, [r3, #8]
 8005b4c:	60da      	str	r2, [r3, #12]
 8005b4e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a4d      	ldr	r2, [pc, #308]	@ (8005c8c <HAL_UART_MspInit+0x154>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	f040 8093 	bne.w	8005c82 <HAL_UART_MspInit+0x14a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	613b      	str	r3, [r7, #16]
 8005b60:	4b4b      	ldr	r3, [pc, #300]	@ (8005c90 <HAL_UART_MspInit+0x158>)
 8005b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b64:	4a4a      	ldr	r2, [pc, #296]	@ (8005c90 <HAL_UART_MspInit+0x158>)
 8005b66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8005b6c:	4b48      	ldr	r3, [pc, #288]	@ (8005c90 <HAL_UART_MspInit+0x158>)
 8005b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b74:	613b      	str	r3, [r7, #16]
 8005b76:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005b78:	2300      	movs	r3, #0
 8005b7a:	60fb      	str	r3, [r7, #12]
 8005b7c:	4b44      	ldr	r3, [pc, #272]	@ (8005c90 <HAL_UART_MspInit+0x158>)
 8005b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b80:	4a43      	ldr	r2, [pc, #268]	@ (8005c90 <HAL_UART_MspInit+0x158>)
 8005b82:	f043 0301 	orr.w	r3, r3, #1
 8005b86:	6313      	str	r3, [r2, #48]	@ 0x30
 8005b88:	4b41      	ldr	r3, [pc, #260]	@ (8005c90 <HAL_UART_MspInit+0x158>)
 8005b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b8c:	f003 0301 	and.w	r3, r3, #1
 8005b90:	60fb      	str	r3, [r7, #12]
 8005b92:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005b94:	230c      	movs	r3, #12
 8005b96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b98:	2302      	movs	r3, #2
 8005b9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005ba0:	2303      	movs	r3, #3
 8005ba2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005ba4:	2307      	movs	r3, #7
 8005ba6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ba8:	f107 0314 	add.w	r3, r7, #20
 8005bac:	4619      	mov	r1, r3
 8005bae:	4839      	ldr	r0, [pc, #228]	@ (8005c94 <HAL_UART_MspInit+0x15c>)
 8005bb0:	f000 ff76 	bl	8006aa0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8005bb4:	4b38      	ldr	r3, [pc, #224]	@ (8005c98 <HAL_UART_MspInit+0x160>)
 8005bb6:	4a39      	ldr	r2, [pc, #228]	@ (8005c9c <HAL_UART_MspInit+0x164>)
 8005bb8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8005bba:	4b37      	ldr	r3, [pc, #220]	@ (8005c98 <HAL_UART_MspInit+0x160>)
 8005bbc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005bc0:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005bc2:	4b35      	ldr	r3, [pc, #212]	@ (8005c98 <HAL_UART_MspInit+0x160>)
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005bc8:	4b33      	ldr	r3, [pc, #204]	@ (8005c98 <HAL_UART_MspInit+0x160>)
 8005bca:	2200      	movs	r2, #0
 8005bcc:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005bce:	4b32      	ldr	r3, [pc, #200]	@ (8005c98 <HAL_UART_MspInit+0x160>)
 8005bd0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005bd4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005bd6:	4b30      	ldr	r3, [pc, #192]	@ (8005c98 <HAL_UART_MspInit+0x160>)
 8005bd8:	2200      	movs	r2, #0
 8005bda:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005bdc:	4b2e      	ldr	r3, [pc, #184]	@ (8005c98 <HAL_UART_MspInit+0x160>)
 8005bde:	2200      	movs	r2, #0
 8005be0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8005be2:	4b2d      	ldr	r3, [pc, #180]	@ (8005c98 <HAL_UART_MspInit+0x160>)
 8005be4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005be8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8005bea:	4b2b      	ldr	r3, [pc, #172]	@ (8005c98 <HAL_UART_MspInit+0x160>)
 8005bec:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005bf0:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005bf2:	4b29      	ldr	r3, [pc, #164]	@ (8005c98 <HAL_UART_MspInit+0x160>)
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8005bf8:	4827      	ldr	r0, [pc, #156]	@ (8005c98 <HAL_UART_MspInit+0x160>)
 8005bfa:	f000 fb4f 	bl	800629c <HAL_DMA_Init>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d001      	beq.n	8005c08 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8005c04:	f7fd f818 	bl	8002c38 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	4a23      	ldr	r2, [pc, #140]	@ (8005c98 <HAL_UART_MspInit+0x160>)
 8005c0c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005c0e:	4a22      	ldr	r2, [pc, #136]	@ (8005c98 <HAL_UART_MspInit+0x160>)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8005c14:	4b22      	ldr	r3, [pc, #136]	@ (8005ca0 <HAL_UART_MspInit+0x168>)
 8005c16:	4a23      	ldr	r2, [pc, #140]	@ (8005ca4 <HAL_UART_MspInit+0x16c>)
 8005c18:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8005c1a:	4b21      	ldr	r3, [pc, #132]	@ (8005ca0 <HAL_UART_MspInit+0x168>)
 8005c1c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005c20:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005c22:	4b1f      	ldr	r3, [pc, #124]	@ (8005ca0 <HAL_UART_MspInit+0x168>)
 8005c24:	2240      	movs	r2, #64	@ 0x40
 8005c26:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005c28:	4b1d      	ldr	r3, [pc, #116]	@ (8005ca0 <HAL_UART_MspInit+0x168>)
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005c2e:	4b1c      	ldr	r3, [pc, #112]	@ (8005ca0 <HAL_UART_MspInit+0x168>)
 8005c30:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005c34:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005c36:	4b1a      	ldr	r3, [pc, #104]	@ (8005ca0 <HAL_UART_MspInit+0x168>)
 8005c38:	2200      	movs	r2, #0
 8005c3a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005c3c:	4b18      	ldr	r3, [pc, #96]	@ (8005ca0 <HAL_UART_MspInit+0x168>)
 8005c3e:	2200      	movs	r2, #0
 8005c40:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8005c42:	4b17      	ldr	r3, [pc, #92]	@ (8005ca0 <HAL_UART_MspInit+0x168>)
 8005c44:	2200      	movs	r2, #0
 8005c46:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005c48:	4b15      	ldr	r3, [pc, #84]	@ (8005ca0 <HAL_UART_MspInit+0x168>)
 8005c4a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005c4e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005c50:	4b13      	ldr	r3, [pc, #76]	@ (8005ca0 <HAL_UART_MspInit+0x168>)
 8005c52:	2200      	movs	r2, #0
 8005c54:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005c56:	4812      	ldr	r0, [pc, #72]	@ (8005ca0 <HAL_UART_MspInit+0x168>)
 8005c58:	f000 fb20 	bl	800629c <HAL_DMA_Init>
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d001      	beq.n	8005c66 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8005c62:	f7fc ffe9 	bl	8002c38 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	4a0d      	ldr	r2, [pc, #52]	@ (8005ca0 <HAL_UART_MspInit+0x168>)
 8005c6a:	639a      	str	r2, [r3, #56]	@ 0x38
 8005c6c:	4a0c      	ldr	r2, [pc, #48]	@ (8005ca0 <HAL_UART_MspInit+0x168>)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8005c72:	2200      	movs	r2, #0
 8005c74:	2105      	movs	r1, #5
 8005c76:	2026      	movs	r0, #38	@ 0x26
 8005c78:	f000 fad9 	bl	800622e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005c7c:	2026      	movs	r0, #38	@ 0x26
 8005c7e:	f000 faf2 	bl	8006266 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8005c82:	bf00      	nop
 8005c84:	3728      	adds	r7, #40	@ 0x28
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}
 8005c8a:	bf00      	nop
 8005c8c:	40004400 	.word	0x40004400
 8005c90:	40023800 	.word	0x40023800
 8005c94:	40020000 	.word	0x40020000
 8005c98:	200008f4 	.word	0x200008f4
 8005c9c:	40026088 	.word	0x40026088
 8005ca0:	20000954 	.word	0x20000954
 8005ca4:	400260a0 	.word	0x400260a0

08005ca8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005cac:	bf00      	nop
 8005cae:	e7fd      	b.n	8005cac <NMI_Handler+0x4>

08005cb0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005cb4:	bf00      	nop
 8005cb6:	e7fd      	b.n	8005cb4 <HardFault_Handler+0x4>

08005cb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005cbc:	bf00      	nop
 8005cbe:	e7fd      	b.n	8005cbc <MemManage_Handler+0x4>

08005cc0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005cc4:	bf00      	nop
 8005cc6:	e7fd      	b.n	8005cc4 <BusFault_Handler+0x4>

08005cc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005ccc:	bf00      	nop
 8005cce:	e7fd      	b.n	8005ccc <UsageFault_Handler+0x4>

08005cd0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005cd4:	bf00      	nop
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cdc:	4770      	bx	lr

08005cde <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005cde:	b580      	push	{r7, lr}
 8005ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005ce2:	f000 f985 	bl	8005ff0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8005ce6:	f007 fb29 	bl	800d33c <xTaskGetSchedulerState>
 8005cea:	4603      	mov	r3, r0
 8005cec:	2b01      	cmp	r3, #1
 8005cee:	d001      	beq.n	8005cf4 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8005cf0:	f008 fa22 	bl	800e138 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005cf4:	bf00      	nop
 8005cf6:	bd80      	pop	{r7, pc}

08005cf8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8005cfc:	4802      	ldr	r0, [pc, #8]	@ (8005d08 <DMA1_Stream5_IRQHandler+0x10>)
 8005cfe:	f000 fc65 	bl	80065cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8005d02:	bf00      	nop
 8005d04:	bd80      	pop	{r7, pc}
 8005d06:	bf00      	nop
 8005d08:	200008f4 	.word	0x200008f4

08005d0c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005d10:	4802      	ldr	r0, [pc, #8]	@ (8005d1c <DMA1_Stream6_IRQHandler+0x10>)
 8005d12:	f000 fc5b 	bl	80065cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8005d16:	bf00      	nop
 8005d18:	bd80      	pop	{r7, pc}
 8005d1a:	bf00      	nop
 8005d1c:	20000954 	.word	0x20000954

08005d20 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005d24:	4802      	ldr	r0, [pc, #8]	@ (8005d30 <TIM3_IRQHandler+0x10>)
 8005d26:	f003 fc75 	bl	8009614 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8005d2a:	bf00      	nop
 8005d2c:	bd80      	pop	{r7, pc}
 8005d2e:	bf00      	nop
 8005d30:	2000081c 	.word	0x2000081c

08005d34 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005d38:	4802      	ldr	r0, [pc, #8]	@ (8005d44 <USART2_IRQHandler+0x10>)
 8005d3a:	f004 fbb9 	bl	800a4b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005d3e:	bf00      	nop
 8005d40:	bd80      	pop	{r7, pc}
 8005d42:	bf00      	nop
 8005d44:	200008ac 	.word	0x200008ac

08005d48 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	af00      	add	r7, sp, #0
  return 1;
 8005d4c:	2301      	movs	r3, #1
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr

08005d58 <_kill>:

int _kill(int pid, int sig)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b082      	sub	sp, #8
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
 8005d60:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005d62:	f009 fa29 	bl	800f1b8 <__errno>
 8005d66:	4603      	mov	r3, r0
 8005d68:	2216      	movs	r2, #22
 8005d6a:	601a      	str	r2, [r3, #0]
  return -1;
 8005d6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3708      	adds	r7, #8
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}

08005d78 <_exit>:

void _exit (int status)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b082      	sub	sp, #8
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005d80:	f04f 31ff 	mov.w	r1, #4294967295
 8005d84:	6878      	ldr	r0, [r7, #4]
 8005d86:	f7ff ffe7 	bl	8005d58 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005d8a:	bf00      	nop
 8005d8c:	e7fd      	b.n	8005d8a <_exit+0x12>

08005d8e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005d8e:	b580      	push	{r7, lr}
 8005d90:	b086      	sub	sp, #24
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	60f8      	str	r0, [r7, #12]
 8005d96:	60b9      	str	r1, [r7, #8]
 8005d98:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	617b      	str	r3, [r7, #20]
 8005d9e:	e00a      	b.n	8005db6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005da0:	f3af 8000 	nop.w
 8005da4:	4601      	mov	r1, r0
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	1c5a      	adds	r2, r3, #1
 8005daa:	60ba      	str	r2, [r7, #8]
 8005dac:	b2ca      	uxtb	r2, r1
 8005dae:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	3301      	adds	r3, #1
 8005db4:	617b      	str	r3, [r7, #20]
 8005db6:	697a      	ldr	r2, [r7, #20]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	429a      	cmp	r2, r3
 8005dbc:	dbf0      	blt.n	8005da0 <_read+0x12>
  }

  return len;
 8005dbe:	687b      	ldr	r3, [r7, #4]
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3718      	adds	r7, #24
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}

08005dc8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b086      	sub	sp, #24
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	60f8      	str	r0, [r7, #12]
 8005dd0:	60b9      	str	r1, [r7, #8]
 8005dd2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	617b      	str	r3, [r7, #20]
 8005dd8:	e009      	b.n	8005dee <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	1c5a      	adds	r2, r3, #1
 8005dde:	60ba      	str	r2, [r7, #8]
 8005de0:	781b      	ldrb	r3, [r3, #0]
 8005de2:	4618      	mov	r0, r3
 8005de4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	3301      	adds	r3, #1
 8005dec:	617b      	str	r3, [r7, #20]
 8005dee:	697a      	ldr	r2, [r7, #20]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	429a      	cmp	r2, r3
 8005df4:	dbf1      	blt.n	8005dda <_write+0x12>
  }
  return len;
 8005df6:	687b      	ldr	r3, [r7, #4]
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3718      	adds	r7, #24
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <_close>:

int _close(int file)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b083      	sub	sp, #12
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005e08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	370c      	adds	r7, #12
 8005e10:	46bd      	mov	sp, r7
 8005e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e16:	4770      	bx	lr

08005e18 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b083      	sub	sp, #12
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005e28:	605a      	str	r2, [r3, #4]
  return 0;
 8005e2a:	2300      	movs	r3, #0
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	370c      	adds	r7, #12
 8005e30:	46bd      	mov	sp, r7
 8005e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e36:	4770      	bx	lr

08005e38 <_isatty>:

int _isatty(int file)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b083      	sub	sp, #12
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005e40:	2301      	movs	r3, #1
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	370c      	adds	r7, #12
 8005e46:	46bd      	mov	sp, r7
 8005e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4c:	4770      	bx	lr

08005e4e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005e4e:	b480      	push	{r7}
 8005e50:	b085      	sub	sp, #20
 8005e52:	af00      	add	r7, sp, #0
 8005e54:	60f8      	str	r0, [r7, #12]
 8005e56:	60b9      	str	r1, [r7, #8]
 8005e58:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005e5a:	2300      	movs	r3, #0
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	3714      	adds	r7, #20
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr

08005e68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b086      	sub	sp, #24
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005e70:	4a14      	ldr	r2, [pc, #80]	@ (8005ec4 <_sbrk+0x5c>)
 8005e72:	4b15      	ldr	r3, [pc, #84]	@ (8005ec8 <_sbrk+0x60>)
 8005e74:	1ad3      	subs	r3, r2, r3
 8005e76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005e78:	697b      	ldr	r3, [r7, #20]
 8005e7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005e7c:	4b13      	ldr	r3, [pc, #76]	@ (8005ecc <_sbrk+0x64>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d102      	bne.n	8005e8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005e84:	4b11      	ldr	r3, [pc, #68]	@ (8005ecc <_sbrk+0x64>)
 8005e86:	4a12      	ldr	r2, [pc, #72]	@ (8005ed0 <_sbrk+0x68>)
 8005e88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005e8a:	4b10      	ldr	r3, [pc, #64]	@ (8005ecc <_sbrk+0x64>)
 8005e8c:	681a      	ldr	r2, [r3, #0]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	4413      	add	r3, r2
 8005e92:	693a      	ldr	r2, [r7, #16]
 8005e94:	429a      	cmp	r2, r3
 8005e96:	d207      	bcs.n	8005ea8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005e98:	f009 f98e 	bl	800f1b8 <__errno>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	220c      	movs	r2, #12
 8005ea0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8005ea6:	e009      	b.n	8005ebc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005ea8:	4b08      	ldr	r3, [pc, #32]	@ (8005ecc <_sbrk+0x64>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005eae:	4b07      	ldr	r3, [pc, #28]	@ (8005ecc <_sbrk+0x64>)
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	4413      	add	r3, r2
 8005eb6:	4a05      	ldr	r2, [pc, #20]	@ (8005ecc <_sbrk+0x64>)
 8005eb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005eba:	68fb      	ldr	r3, [r7, #12]
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	3718      	adds	r7, #24
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}
 8005ec4:	20020000 	.word	0x20020000
 8005ec8:	00000400 	.word	0x00000400
 8005ecc:	20001414 	.word	0x20001414
 8005ed0:	20005eb8 	.word	0x20005eb8

08005ed4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005ed8:	4b06      	ldr	r3, [pc, #24]	@ (8005ef4 <SystemInit+0x20>)
 8005eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ede:	4a05      	ldr	r2, [pc, #20]	@ (8005ef4 <SystemInit+0x20>)
 8005ee0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005ee4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005ee8:	bf00      	nop
 8005eea:	46bd      	mov	sp, r7
 8005eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef0:	4770      	bx	lr
 8005ef2:	bf00      	nop
 8005ef4:	e000ed00 	.word	0xe000ed00

08005ef8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005ef8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005f30 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8005efc:	f7ff ffea 	bl	8005ed4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005f00:	480c      	ldr	r0, [pc, #48]	@ (8005f34 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005f02:	490d      	ldr	r1, [pc, #52]	@ (8005f38 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005f04:	4a0d      	ldr	r2, [pc, #52]	@ (8005f3c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005f06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005f08:	e002      	b.n	8005f10 <LoopCopyDataInit>

08005f0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005f0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005f0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005f0e:	3304      	adds	r3, #4

08005f10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005f10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005f12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005f14:	d3f9      	bcc.n	8005f0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005f16:	4a0a      	ldr	r2, [pc, #40]	@ (8005f40 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005f18:	4c0a      	ldr	r4, [pc, #40]	@ (8005f44 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005f1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005f1c:	e001      	b.n	8005f22 <LoopFillZerobss>

08005f1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005f1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005f20:	3204      	adds	r2, #4

08005f22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005f22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005f24:	d3fb      	bcc.n	8005f1e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8005f26:	f009 f94d 	bl	800f1c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005f2a:	f7fc fa7d 	bl	8002428 <main>
  bx  lr    
 8005f2e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005f30:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005f34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005f38:	20000464 	.word	0x20000464
  ldr r2, =_sidata
 8005f3c:	08013c00 	.word	0x08013c00
  ldr r2, =_sbss
 8005f40:	20000464 	.word	0x20000464
  ldr r4, =_ebss
 8005f44:	20005eb8 	.word	0x20005eb8

08005f48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005f48:	e7fe      	b.n	8005f48 <ADC_IRQHandler>
	...

08005f4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005f50:	4b0e      	ldr	r3, [pc, #56]	@ (8005f8c <HAL_Init+0x40>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4a0d      	ldr	r2, [pc, #52]	@ (8005f8c <HAL_Init+0x40>)
 8005f56:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005f5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005f5c:	4b0b      	ldr	r3, [pc, #44]	@ (8005f8c <HAL_Init+0x40>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a0a      	ldr	r2, [pc, #40]	@ (8005f8c <HAL_Init+0x40>)
 8005f62:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005f66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005f68:	4b08      	ldr	r3, [pc, #32]	@ (8005f8c <HAL_Init+0x40>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a07      	ldr	r2, [pc, #28]	@ (8005f8c <HAL_Init+0x40>)
 8005f6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005f74:	2003      	movs	r0, #3
 8005f76:	f000 f94f 	bl	8006218 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005f7a:	200f      	movs	r0, #15
 8005f7c:	f000 f808 	bl	8005f90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005f80:	f7ff fc2e 	bl	80057e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005f84:	2300      	movs	r3, #0
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	bd80      	pop	{r7, pc}
 8005f8a:	bf00      	nop
 8005f8c:	40023c00 	.word	0x40023c00

08005f90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b082      	sub	sp, #8
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005f98:	4b12      	ldr	r3, [pc, #72]	@ (8005fe4 <HAL_InitTick+0x54>)
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	4b12      	ldr	r3, [pc, #72]	@ (8005fe8 <HAL_InitTick+0x58>)
 8005f9e:	781b      	ldrb	r3, [r3, #0]
 8005fa0:	4619      	mov	r1, r3
 8005fa2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005fa6:	fbb3 f3f1 	udiv	r3, r3, r1
 8005faa:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fae:	4618      	mov	r0, r3
 8005fb0:	f000 f967 	bl	8006282 <HAL_SYSTICK_Config>
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d001      	beq.n	8005fbe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	e00e      	b.n	8005fdc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2b0f      	cmp	r3, #15
 8005fc2:	d80a      	bhi.n	8005fda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	6879      	ldr	r1, [r7, #4]
 8005fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8005fcc:	f000 f92f 	bl	800622e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005fd0:	4a06      	ldr	r2, [pc, #24]	@ (8005fec <HAL_InitTick+0x5c>)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	e000      	b.n	8005fdc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005fda:	2301      	movs	r3, #1
}
 8005fdc:	4618      	mov	r0, r3
 8005fde:	3708      	adds	r7, #8
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	bd80      	pop	{r7, pc}
 8005fe4:	2000028c 	.word	0x2000028c
 8005fe8:	20000294 	.word	0x20000294
 8005fec:	20000290 	.word	0x20000290

08005ff0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005ff0:	b480      	push	{r7}
 8005ff2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005ff4:	4b06      	ldr	r3, [pc, #24]	@ (8006010 <HAL_IncTick+0x20>)
 8005ff6:	781b      	ldrb	r3, [r3, #0]
 8005ff8:	461a      	mov	r2, r3
 8005ffa:	4b06      	ldr	r3, [pc, #24]	@ (8006014 <HAL_IncTick+0x24>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4413      	add	r3, r2
 8006000:	4a04      	ldr	r2, [pc, #16]	@ (8006014 <HAL_IncTick+0x24>)
 8006002:	6013      	str	r3, [r2, #0]
}
 8006004:	bf00      	nop
 8006006:	46bd      	mov	sp, r7
 8006008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600c:	4770      	bx	lr
 800600e:	bf00      	nop
 8006010:	20000294 	.word	0x20000294
 8006014:	20001418 	.word	0x20001418

08006018 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006018:	b480      	push	{r7}
 800601a:	af00      	add	r7, sp, #0
  return uwTick;
 800601c:	4b03      	ldr	r3, [pc, #12]	@ (800602c <HAL_GetTick+0x14>)
 800601e:	681b      	ldr	r3, [r3, #0]
}
 8006020:	4618      	mov	r0, r3
 8006022:	46bd      	mov	sp, r7
 8006024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006028:	4770      	bx	lr
 800602a:	bf00      	nop
 800602c:	20001418 	.word	0x20001418

08006030 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b084      	sub	sp, #16
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006038:	f7ff ffee 	bl	8006018 <HAL_GetTick>
 800603c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006048:	d005      	beq.n	8006056 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800604a:	4b0a      	ldr	r3, [pc, #40]	@ (8006074 <HAL_Delay+0x44>)
 800604c:	781b      	ldrb	r3, [r3, #0]
 800604e:	461a      	mov	r2, r3
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	4413      	add	r3, r2
 8006054:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006056:	bf00      	nop
 8006058:	f7ff ffde 	bl	8006018 <HAL_GetTick>
 800605c:	4602      	mov	r2, r0
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	1ad3      	subs	r3, r2, r3
 8006062:	68fa      	ldr	r2, [r7, #12]
 8006064:	429a      	cmp	r2, r3
 8006066:	d8f7      	bhi.n	8006058 <HAL_Delay+0x28>
  {
  }
}
 8006068:	bf00      	nop
 800606a:	bf00      	nop
 800606c:	3710      	adds	r7, #16
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}
 8006072:	bf00      	nop
 8006074:	20000294 	.word	0x20000294

08006078 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006078:	b480      	push	{r7}
 800607a:	b085      	sub	sp, #20
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	f003 0307 	and.w	r3, r3, #7
 8006086:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006088:	4b0c      	ldr	r3, [pc, #48]	@ (80060bc <__NVIC_SetPriorityGrouping+0x44>)
 800608a:	68db      	ldr	r3, [r3, #12]
 800608c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800608e:	68ba      	ldr	r2, [r7, #8]
 8006090:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006094:	4013      	ands	r3, r2
 8006096:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80060a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80060a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80060a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80060aa:	4a04      	ldr	r2, [pc, #16]	@ (80060bc <__NVIC_SetPriorityGrouping+0x44>)
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	60d3      	str	r3, [r2, #12]
}
 80060b0:	bf00      	nop
 80060b2:	3714      	adds	r7, #20
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr
 80060bc:	e000ed00 	.word	0xe000ed00

080060c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80060c0:	b480      	push	{r7}
 80060c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80060c4:	4b04      	ldr	r3, [pc, #16]	@ (80060d8 <__NVIC_GetPriorityGrouping+0x18>)
 80060c6:	68db      	ldr	r3, [r3, #12]
 80060c8:	0a1b      	lsrs	r3, r3, #8
 80060ca:	f003 0307 	and.w	r3, r3, #7
}
 80060ce:	4618      	mov	r0, r3
 80060d0:	46bd      	mov	sp, r7
 80060d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d6:	4770      	bx	lr
 80060d8:	e000ed00 	.word	0xe000ed00

080060dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80060dc:	b480      	push	{r7}
 80060de:	b083      	sub	sp, #12
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	4603      	mov	r3, r0
 80060e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80060e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	db0b      	blt.n	8006106 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80060ee:	79fb      	ldrb	r3, [r7, #7]
 80060f0:	f003 021f 	and.w	r2, r3, #31
 80060f4:	4907      	ldr	r1, [pc, #28]	@ (8006114 <__NVIC_EnableIRQ+0x38>)
 80060f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060fa:	095b      	lsrs	r3, r3, #5
 80060fc:	2001      	movs	r0, #1
 80060fe:	fa00 f202 	lsl.w	r2, r0, r2
 8006102:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006106:	bf00      	nop
 8006108:	370c      	adds	r7, #12
 800610a:	46bd      	mov	sp, r7
 800610c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006110:	4770      	bx	lr
 8006112:	bf00      	nop
 8006114:	e000e100 	.word	0xe000e100

08006118 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006118:	b480      	push	{r7}
 800611a:	b083      	sub	sp, #12
 800611c:	af00      	add	r7, sp, #0
 800611e:	4603      	mov	r3, r0
 8006120:	6039      	str	r1, [r7, #0]
 8006122:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006124:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006128:	2b00      	cmp	r3, #0
 800612a:	db0a      	blt.n	8006142 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	b2da      	uxtb	r2, r3
 8006130:	490c      	ldr	r1, [pc, #48]	@ (8006164 <__NVIC_SetPriority+0x4c>)
 8006132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006136:	0112      	lsls	r2, r2, #4
 8006138:	b2d2      	uxtb	r2, r2
 800613a:	440b      	add	r3, r1
 800613c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006140:	e00a      	b.n	8006158 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	b2da      	uxtb	r2, r3
 8006146:	4908      	ldr	r1, [pc, #32]	@ (8006168 <__NVIC_SetPriority+0x50>)
 8006148:	79fb      	ldrb	r3, [r7, #7]
 800614a:	f003 030f 	and.w	r3, r3, #15
 800614e:	3b04      	subs	r3, #4
 8006150:	0112      	lsls	r2, r2, #4
 8006152:	b2d2      	uxtb	r2, r2
 8006154:	440b      	add	r3, r1
 8006156:	761a      	strb	r2, [r3, #24]
}
 8006158:	bf00      	nop
 800615a:	370c      	adds	r7, #12
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr
 8006164:	e000e100 	.word	0xe000e100
 8006168:	e000ed00 	.word	0xe000ed00

0800616c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800616c:	b480      	push	{r7}
 800616e:	b089      	sub	sp, #36	@ 0x24
 8006170:	af00      	add	r7, sp, #0
 8006172:	60f8      	str	r0, [r7, #12]
 8006174:	60b9      	str	r1, [r7, #8]
 8006176:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	f003 0307 	and.w	r3, r3, #7
 800617e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006180:	69fb      	ldr	r3, [r7, #28]
 8006182:	f1c3 0307 	rsb	r3, r3, #7
 8006186:	2b04      	cmp	r3, #4
 8006188:	bf28      	it	cs
 800618a:	2304      	movcs	r3, #4
 800618c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800618e:	69fb      	ldr	r3, [r7, #28]
 8006190:	3304      	adds	r3, #4
 8006192:	2b06      	cmp	r3, #6
 8006194:	d902      	bls.n	800619c <NVIC_EncodePriority+0x30>
 8006196:	69fb      	ldr	r3, [r7, #28]
 8006198:	3b03      	subs	r3, #3
 800619a:	e000      	b.n	800619e <NVIC_EncodePriority+0x32>
 800619c:	2300      	movs	r3, #0
 800619e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80061a0:	f04f 32ff 	mov.w	r2, #4294967295
 80061a4:	69bb      	ldr	r3, [r7, #24]
 80061a6:	fa02 f303 	lsl.w	r3, r2, r3
 80061aa:	43da      	mvns	r2, r3
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	401a      	ands	r2, r3
 80061b0:	697b      	ldr	r3, [r7, #20]
 80061b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80061b4:	f04f 31ff 	mov.w	r1, #4294967295
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	fa01 f303 	lsl.w	r3, r1, r3
 80061be:	43d9      	mvns	r1, r3
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80061c4:	4313      	orrs	r3, r2
         );
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3724      	adds	r7, #36	@ 0x24
 80061ca:	46bd      	mov	sp, r7
 80061cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d0:	4770      	bx	lr
	...

080061d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b082      	sub	sp, #8
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	3b01      	subs	r3, #1
 80061e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80061e4:	d301      	bcc.n	80061ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80061e6:	2301      	movs	r3, #1
 80061e8:	e00f      	b.n	800620a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80061ea:	4a0a      	ldr	r2, [pc, #40]	@ (8006214 <SysTick_Config+0x40>)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	3b01      	subs	r3, #1
 80061f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80061f2:	210f      	movs	r1, #15
 80061f4:	f04f 30ff 	mov.w	r0, #4294967295
 80061f8:	f7ff ff8e 	bl	8006118 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80061fc:	4b05      	ldr	r3, [pc, #20]	@ (8006214 <SysTick_Config+0x40>)
 80061fe:	2200      	movs	r2, #0
 8006200:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006202:	4b04      	ldr	r3, [pc, #16]	@ (8006214 <SysTick_Config+0x40>)
 8006204:	2207      	movs	r2, #7
 8006206:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006208:	2300      	movs	r3, #0
}
 800620a:	4618      	mov	r0, r3
 800620c:	3708      	adds	r7, #8
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}
 8006212:	bf00      	nop
 8006214:	e000e010 	.word	0xe000e010

08006218 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b082      	sub	sp, #8
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006220:	6878      	ldr	r0, [r7, #4]
 8006222:	f7ff ff29 	bl	8006078 <__NVIC_SetPriorityGrouping>
}
 8006226:	bf00      	nop
 8006228:	3708      	adds	r7, #8
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}

0800622e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800622e:	b580      	push	{r7, lr}
 8006230:	b086      	sub	sp, #24
 8006232:	af00      	add	r7, sp, #0
 8006234:	4603      	mov	r3, r0
 8006236:	60b9      	str	r1, [r7, #8]
 8006238:	607a      	str	r2, [r7, #4]
 800623a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800623c:	2300      	movs	r3, #0
 800623e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006240:	f7ff ff3e 	bl	80060c0 <__NVIC_GetPriorityGrouping>
 8006244:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006246:	687a      	ldr	r2, [r7, #4]
 8006248:	68b9      	ldr	r1, [r7, #8]
 800624a:	6978      	ldr	r0, [r7, #20]
 800624c:	f7ff ff8e 	bl	800616c <NVIC_EncodePriority>
 8006250:	4602      	mov	r2, r0
 8006252:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006256:	4611      	mov	r1, r2
 8006258:	4618      	mov	r0, r3
 800625a:	f7ff ff5d 	bl	8006118 <__NVIC_SetPriority>
}
 800625e:	bf00      	nop
 8006260:	3718      	adds	r7, #24
 8006262:	46bd      	mov	sp, r7
 8006264:	bd80      	pop	{r7, pc}

08006266 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006266:	b580      	push	{r7, lr}
 8006268:	b082      	sub	sp, #8
 800626a:	af00      	add	r7, sp, #0
 800626c:	4603      	mov	r3, r0
 800626e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006270:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006274:	4618      	mov	r0, r3
 8006276:	f7ff ff31 	bl	80060dc <__NVIC_EnableIRQ>
}
 800627a:	bf00      	nop
 800627c:	3708      	adds	r7, #8
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}

08006282 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006282:	b580      	push	{r7, lr}
 8006284:	b082      	sub	sp, #8
 8006286:	af00      	add	r7, sp, #0
 8006288:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f7ff ffa2 	bl	80061d4 <SysTick_Config>
 8006290:	4603      	mov	r3, r0
}
 8006292:	4618      	mov	r0, r3
 8006294:	3708      	adds	r7, #8
 8006296:	46bd      	mov	sp, r7
 8006298:	bd80      	pop	{r7, pc}
	...

0800629c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b086      	sub	sp, #24
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80062a4:	2300      	movs	r3, #0
 80062a6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80062a8:	f7ff feb6 	bl	8006018 <HAL_GetTick>
 80062ac:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d101      	bne.n	80062b8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80062b4:	2301      	movs	r3, #1
 80062b6:	e099      	b.n	80063ec <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2202      	movs	r2, #2
 80062bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2200      	movs	r2, #0
 80062c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	681a      	ldr	r2, [r3, #0]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f022 0201 	bic.w	r2, r2, #1
 80062d6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80062d8:	e00f      	b.n	80062fa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80062da:	f7ff fe9d 	bl	8006018 <HAL_GetTick>
 80062de:	4602      	mov	r2, r0
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	1ad3      	subs	r3, r2, r3
 80062e4:	2b05      	cmp	r3, #5
 80062e6:	d908      	bls.n	80062fa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2220      	movs	r2, #32
 80062ec:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2203      	movs	r2, #3
 80062f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80062f6:	2303      	movs	r3, #3
 80062f8:	e078      	b.n	80063ec <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f003 0301 	and.w	r3, r3, #1
 8006304:	2b00      	cmp	r3, #0
 8006306:	d1e8      	bne.n	80062da <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006310:	697a      	ldr	r2, [r7, #20]
 8006312:	4b38      	ldr	r3, [pc, #224]	@ (80063f4 <HAL_DMA_Init+0x158>)
 8006314:	4013      	ands	r3, r2
 8006316:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	685a      	ldr	r2, [r3, #4]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	689b      	ldr	r3, [r3, #8]
 8006320:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006326:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	691b      	ldr	r3, [r3, #16]
 800632c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006332:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	699b      	ldr	r3, [r3, #24]
 8006338:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800633e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6a1b      	ldr	r3, [r3, #32]
 8006344:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006346:	697a      	ldr	r2, [r7, #20]
 8006348:	4313      	orrs	r3, r2
 800634a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006350:	2b04      	cmp	r3, #4
 8006352:	d107      	bne.n	8006364 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800635c:	4313      	orrs	r3, r2
 800635e:	697a      	ldr	r2, [r7, #20]
 8006360:	4313      	orrs	r3, r2
 8006362:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	697a      	ldr	r2, [r7, #20]
 800636a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	695b      	ldr	r3, [r3, #20]
 8006372:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	f023 0307 	bic.w	r3, r3, #7
 800637a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006380:	697a      	ldr	r2, [r7, #20]
 8006382:	4313      	orrs	r3, r2
 8006384:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800638a:	2b04      	cmp	r3, #4
 800638c:	d117      	bne.n	80063be <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006392:	697a      	ldr	r2, [r7, #20]
 8006394:	4313      	orrs	r3, r2
 8006396:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800639c:	2b00      	cmp	r3, #0
 800639e:	d00e      	beq.n	80063be <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80063a0:	6878      	ldr	r0, [r7, #4]
 80063a2:	f000 fb01 	bl	80069a8 <DMA_CheckFifoParam>
 80063a6:	4603      	mov	r3, r0
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d008      	beq.n	80063be <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2240      	movs	r2, #64	@ 0x40
 80063b0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2201      	movs	r2, #1
 80063b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80063ba:	2301      	movs	r3, #1
 80063bc:	e016      	b.n	80063ec <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	697a      	ldr	r2, [r7, #20]
 80063c4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f000 fab8 	bl	800693c <DMA_CalcBaseAndBitshift>
 80063cc:	4603      	mov	r3, r0
 80063ce:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063d4:	223f      	movs	r2, #63	@ 0x3f
 80063d6:	409a      	lsls	r2, r3
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2200      	movs	r2, #0
 80063e0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2201      	movs	r2, #1
 80063e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80063ea:	2300      	movs	r3, #0
}
 80063ec:	4618      	mov	r0, r3
 80063ee:	3718      	adds	r7, #24
 80063f0:	46bd      	mov	sp, r7
 80063f2:	bd80      	pop	{r7, pc}
 80063f4:	f010803f 	.word	0xf010803f

080063f8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b086      	sub	sp, #24
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	60f8      	str	r0, [r7, #12]
 8006400:	60b9      	str	r1, [r7, #8]
 8006402:	607a      	str	r2, [r7, #4]
 8006404:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006406:	2300      	movs	r3, #0
 8006408:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800640e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006416:	2b01      	cmp	r3, #1
 8006418:	d101      	bne.n	800641e <HAL_DMA_Start_IT+0x26>
 800641a:	2302      	movs	r3, #2
 800641c:	e040      	b.n	80064a0 <HAL_DMA_Start_IT+0xa8>
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	2201      	movs	r2, #1
 8006422:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800642c:	b2db      	uxtb	r3, r3
 800642e:	2b01      	cmp	r3, #1
 8006430:	d12f      	bne.n	8006492 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2202      	movs	r2, #2
 8006436:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	2200      	movs	r2, #0
 800643e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	687a      	ldr	r2, [r7, #4]
 8006444:	68b9      	ldr	r1, [r7, #8]
 8006446:	68f8      	ldr	r0, [r7, #12]
 8006448:	f000 fa4a 	bl	80068e0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006450:	223f      	movs	r2, #63	@ 0x3f
 8006452:	409a      	lsls	r2, r3
 8006454:	693b      	ldr	r3, [r7, #16]
 8006456:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	681a      	ldr	r2, [r3, #0]
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f042 0216 	orr.w	r2, r2, #22
 8006466:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800646c:	2b00      	cmp	r3, #0
 800646e:	d007      	beq.n	8006480 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	681a      	ldr	r2, [r3, #0]
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f042 0208 	orr.w	r2, r2, #8
 800647e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	681a      	ldr	r2, [r3, #0]
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f042 0201 	orr.w	r2, r2, #1
 800648e:	601a      	str	r2, [r3, #0]
 8006490:	e005      	b.n	800649e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2200      	movs	r2, #0
 8006496:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800649a:	2302      	movs	r3, #2
 800649c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800649e:	7dfb      	ldrb	r3, [r7, #23]
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	3718      	adds	r7, #24
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bd80      	pop	{r7, pc}

080064a8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b084      	sub	sp, #16
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064b4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80064b6:	f7ff fdaf 	bl	8006018 <HAL_GetTick>
 80064ba:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80064c2:	b2db      	uxtb	r3, r3
 80064c4:	2b02      	cmp	r3, #2
 80064c6:	d008      	beq.n	80064da <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2280      	movs	r2, #128	@ 0x80
 80064cc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2200      	movs	r2, #0
 80064d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	e052      	b.n	8006580 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f022 0216 	bic.w	r2, r2, #22
 80064e8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	695a      	ldr	r2, [r3, #20]
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80064f8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d103      	bne.n	800650a <HAL_DMA_Abort+0x62>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006506:	2b00      	cmp	r3, #0
 8006508:	d007      	beq.n	800651a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	681a      	ldr	r2, [r3, #0]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f022 0208 	bic.w	r2, r2, #8
 8006518:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f022 0201 	bic.w	r2, r2, #1
 8006528:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800652a:	e013      	b.n	8006554 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800652c:	f7ff fd74 	bl	8006018 <HAL_GetTick>
 8006530:	4602      	mov	r2, r0
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	1ad3      	subs	r3, r2, r3
 8006536:	2b05      	cmp	r3, #5
 8006538:	d90c      	bls.n	8006554 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2220      	movs	r2, #32
 800653e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2203      	movs	r2, #3
 8006544:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2200      	movs	r2, #0
 800654c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8006550:	2303      	movs	r3, #3
 8006552:	e015      	b.n	8006580 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f003 0301 	and.w	r3, r3, #1
 800655e:	2b00      	cmp	r3, #0
 8006560:	d1e4      	bne.n	800652c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006566:	223f      	movs	r2, #63	@ 0x3f
 8006568:	409a      	lsls	r2, r3
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2201      	movs	r2, #1
 8006572:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2200      	movs	r2, #0
 800657a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800657e:	2300      	movs	r3, #0
}
 8006580:	4618      	mov	r0, r3
 8006582:	3710      	adds	r7, #16
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}

08006588 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006588:	b480      	push	{r7}
 800658a:	b083      	sub	sp, #12
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006596:	b2db      	uxtb	r3, r3
 8006598:	2b02      	cmp	r3, #2
 800659a:	d004      	beq.n	80065a6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2280      	movs	r2, #128	@ 0x80
 80065a0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80065a2:	2301      	movs	r3, #1
 80065a4:	e00c      	b.n	80065c0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2205      	movs	r2, #5
 80065aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	681a      	ldr	r2, [r3, #0]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f022 0201 	bic.w	r2, r2, #1
 80065bc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80065be:	2300      	movs	r3, #0
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	370c      	adds	r7, #12
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr

080065cc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b086      	sub	sp, #24
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80065d4:	2300      	movs	r3, #0
 80065d6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80065d8:	4b8e      	ldr	r3, [pc, #568]	@ (8006814 <HAL_DMA_IRQHandler+0x248>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	4a8e      	ldr	r2, [pc, #568]	@ (8006818 <HAL_DMA_IRQHandler+0x24c>)
 80065de:	fba2 2303 	umull	r2, r3, r2, r3
 80065e2:	0a9b      	lsrs	r3, r3, #10
 80065e4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065ea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065f6:	2208      	movs	r2, #8
 80065f8:	409a      	lsls	r2, r3
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	4013      	ands	r3, r2
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d01a      	beq.n	8006638 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f003 0304 	and.w	r3, r3, #4
 800660c:	2b00      	cmp	r3, #0
 800660e:	d013      	beq.n	8006638 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f022 0204 	bic.w	r2, r2, #4
 800661e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006624:	2208      	movs	r2, #8
 8006626:	409a      	lsls	r2, r3
 8006628:	693b      	ldr	r3, [r7, #16]
 800662a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006630:	f043 0201 	orr.w	r2, r3, #1
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800663c:	2201      	movs	r2, #1
 800663e:	409a      	lsls	r2, r3
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	4013      	ands	r3, r2
 8006644:	2b00      	cmp	r3, #0
 8006646:	d012      	beq.n	800666e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	695b      	ldr	r3, [r3, #20]
 800664e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006652:	2b00      	cmp	r3, #0
 8006654:	d00b      	beq.n	800666e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800665a:	2201      	movs	r2, #1
 800665c:	409a      	lsls	r2, r3
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006666:	f043 0202 	orr.w	r2, r3, #2
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006672:	2204      	movs	r2, #4
 8006674:	409a      	lsls	r2, r3
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	4013      	ands	r3, r2
 800667a:	2b00      	cmp	r3, #0
 800667c:	d012      	beq.n	80066a4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f003 0302 	and.w	r3, r3, #2
 8006688:	2b00      	cmp	r3, #0
 800668a:	d00b      	beq.n	80066a4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006690:	2204      	movs	r2, #4
 8006692:	409a      	lsls	r2, r3
 8006694:	693b      	ldr	r3, [r7, #16]
 8006696:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800669c:	f043 0204 	orr.w	r2, r3, #4
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066a8:	2210      	movs	r2, #16
 80066aa:	409a      	lsls	r2, r3
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	4013      	ands	r3, r2
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d043      	beq.n	800673c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f003 0308 	and.w	r3, r3, #8
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d03c      	beq.n	800673c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066c6:	2210      	movs	r2, #16
 80066c8:	409a      	lsls	r2, r3
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d018      	beq.n	800670e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d108      	bne.n	80066fc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d024      	beq.n	800673c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	4798      	blx	r3
 80066fa:	e01f      	b.n	800673c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006700:	2b00      	cmp	r3, #0
 8006702:	d01b      	beq.n	800673c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	4798      	blx	r3
 800670c:	e016      	b.n	800673c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006718:	2b00      	cmp	r3, #0
 800671a:	d107      	bne.n	800672c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	681a      	ldr	r2, [r3, #0]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f022 0208 	bic.w	r2, r2, #8
 800672a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006730:	2b00      	cmp	r3, #0
 8006732:	d003      	beq.n	800673c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006738:	6878      	ldr	r0, [r7, #4]
 800673a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006740:	2220      	movs	r2, #32
 8006742:	409a      	lsls	r2, r3
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	4013      	ands	r3, r2
 8006748:	2b00      	cmp	r3, #0
 800674a:	f000 808f 	beq.w	800686c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f003 0310 	and.w	r3, r3, #16
 8006758:	2b00      	cmp	r3, #0
 800675a:	f000 8087 	beq.w	800686c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006762:	2220      	movs	r2, #32
 8006764:	409a      	lsls	r2, r3
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006770:	b2db      	uxtb	r3, r3
 8006772:	2b05      	cmp	r3, #5
 8006774:	d136      	bne.n	80067e4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	681a      	ldr	r2, [r3, #0]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f022 0216 	bic.w	r2, r2, #22
 8006784:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	695a      	ldr	r2, [r3, #20]
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006794:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800679a:	2b00      	cmp	r3, #0
 800679c:	d103      	bne.n	80067a6 <HAL_DMA_IRQHandler+0x1da>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d007      	beq.n	80067b6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f022 0208 	bic.w	r2, r2, #8
 80067b4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067ba:	223f      	movs	r2, #63	@ 0x3f
 80067bc:	409a      	lsls	r2, r3
 80067be:	693b      	ldr	r3, [r7, #16]
 80067c0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2201      	movs	r2, #1
 80067c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2200      	movs	r2, #0
 80067ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d07e      	beq.n	80068d8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	4798      	blx	r3
        }
        return;
 80067e2:	e079      	b.n	80068d8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d01d      	beq.n	800682e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d10d      	bne.n	800681c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006804:	2b00      	cmp	r3, #0
 8006806:	d031      	beq.n	800686c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800680c:	6878      	ldr	r0, [r7, #4]
 800680e:	4798      	blx	r3
 8006810:	e02c      	b.n	800686c <HAL_DMA_IRQHandler+0x2a0>
 8006812:	bf00      	nop
 8006814:	2000028c 	.word	0x2000028c
 8006818:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006820:	2b00      	cmp	r3, #0
 8006822:	d023      	beq.n	800686c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006828:	6878      	ldr	r0, [r7, #4]
 800682a:	4798      	blx	r3
 800682c:	e01e      	b.n	800686c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006838:	2b00      	cmp	r3, #0
 800683a:	d10f      	bne.n	800685c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	681a      	ldr	r2, [r3, #0]
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f022 0210 	bic.w	r2, r2, #16
 800684a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2201      	movs	r2, #1
 8006850:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2200      	movs	r2, #0
 8006858:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006860:	2b00      	cmp	r3, #0
 8006862:	d003      	beq.n	800686c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006870:	2b00      	cmp	r3, #0
 8006872:	d032      	beq.n	80068da <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006878:	f003 0301 	and.w	r3, r3, #1
 800687c:	2b00      	cmp	r3, #0
 800687e:	d022      	beq.n	80068c6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2205      	movs	r2, #5
 8006884:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	681a      	ldr	r2, [r3, #0]
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f022 0201 	bic.w	r2, r2, #1
 8006896:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	3301      	adds	r3, #1
 800689c:	60bb      	str	r3, [r7, #8]
 800689e:	697a      	ldr	r2, [r7, #20]
 80068a0:	429a      	cmp	r2, r3
 80068a2:	d307      	bcc.n	80068b4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f003 0301 	and.w	r3, r3, #1
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d1f2      	bne.n	8006898 <HAL_DMA_IRQHandler+0x2cc>
 80068b2:	e000      	b.n	80068b6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80068b4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2201      	movs	r2, #1
 80068ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2200      	movs	r2, #0
 80068c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d005      	beq.n	80068da <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068d2:	6878      	ldr	r0, [r7, #4]
 80068d4:	4798      	blx	r3
 80068d6:	e000      	b.n	80068da <HAL_DMA_IRQHandler+0x30e>
        return;
 80068d8:	bf00      	nop
    }
  }
}
 80068da:	3718      	adds	r7, #24
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}

080068e0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80068e0:	b480      	push	{r7}
 80068e2:	b085      	sub	sp, #20
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	60f8      	str	r0, [r7, #12]
 80068e8:	60b9      	str	r1, [r7, #8]
 80068ea:	607a      	str	r2, [r7, #4]
 80068ec:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	681a      	ldr	r2, [r3, #0]
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80068fc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	683a      	ldr	r2, [r7, #0]
 8006904:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	689b      	ldr	r3, [r3, #8]
 800690a:	2b40      	cmp	r3, #64	@ 0x40
 800690c:	d108      	bne.n	8006920 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	687a      	ldr	r2, [r7, #4]
 8006914:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	68ba      	ldr	r2, [r7, #8]
 800691c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800691e:	e007      	b.n	8006930 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	68ba      	ldr	r2, [r7, #8]
 8006926:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	687a      	ldr	r2, [r7, #4]
 800692e:	60da      	str	r2, [r3, #12]
}
 8006930:	bf00      	nop
 8006932:	3714      	adds	r7, #20
 8006934:	46bd      	mov	sp, r7
 8006936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693a:	4770      	bx	lr

0800693c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800693c:	b480      	push	{r7}
 800693e:	b085      	sub	sp, #20
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	b2db      	uxtb	r3, r3
 800694a:	3b10      	subs	r3, #16
 800694c:	4a14      	ldr	r2, [pc, #80]	@ (80069a0 <DMA_CalcBaseAndBitshift+0x64>)
 800694e:	fba2 2303 	umull	r2, r3, r2, r3
 8006952:	091b      	lsrs	r3, r3, #4
 8006954:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006956:	4a13      	ldr	r2, [pc, #76]	@ (80069a4 <DMA_CalcBaseAndBitshift+0x68>)
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	4413      	add	r3, r2
 800695c:	781b      	ldrb	r3, [r3, #0]
 800695e:	461a      	mov	r2, r3
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	2b03      	cmp	r3, #3
 8006968:	d909      	bls.n	800697e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8006972:	f023 0303 	bic.w	r3, r3, #3
 8006976:	1d1a      	adds	r2, r3, #4
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	659a      	str	r2, [r3, #88]	@ 0x58
 800697c:	e007      	b.n	800698e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8006986:	f023 0303 	bic.w	r3, r3, #3
 800698a:	687a      	ldr	r2, [r7, #4]
 800698c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006992:	4618      	mov	r0, r3
 8006994:	3714      	adds	r7, #20
 8006996:	46bd      	mov	sp, r7
 8006998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699c:	4770      	bx	lr
 800699e:	bf00      	nop
 80069a0:	aaaaaaab 	.word	0xaaaaaaab
 80069a4:	08013668 	.word	0x08013668

080069a8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b085      	sub	sp, #20
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80069b0:	2300      	movs	r3, #0
 80069b2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069b8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	699b      	ldr	r3, [r3, #24]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d11f      	bne.n	8006a02 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	2b03      	cmp	r3, #3
 80069c6:	d856      	bhi.n	8006a76 <DMA_CheckFifoParam+0xce>
 80069c8:	a201      	add	r2, pc, #4	@ (adr r2, 80069d0 <DMA_CheckFifoParam+0x28>)
 80069ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069ce:	bf00      	nop
 80069d0:	080069e1 	.word	0x080069e1
 80069d4:	080069f3 	.word	0x080069f3
 80069d8:	080069e1 	.word	0x080069e1
 80069dc:	08006a77 	.word	0x08006a77
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d046      	beq.n	8006a7a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80069ec:	2301      	movs	r3, #1
 80069ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80069f0:	e043      	b.n	8006a7a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069f6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80069fa:	d140      	bne.n	8006a7e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80069fc:	2301      	movs	r3, #1
 80069fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006a00:	e03d      	b.n	8006a7e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	699b      	ldr	r3, [r3, #24]
 8006a06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a0a:	d121      	bne.n	8006a50 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	2b03      	cmp	r3, #3
 8006a10:	d837      	bhi.n	8006a82 <DMA_CheckFifoParam+0xda>
 8006a12:	a201      	add	r2, pc, #4	@ (adr r2, 8006a18 <DMA_CheckFifoParam+0x70>)
 8006a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a18:	08006a29 	.word	0x08006a29
 8006a1c:	08006a2f 	.word	0x08006a2f
 8006a20:	08006a29 	.word	0x08006a29
 8006a24:	08006a41 	.word	0x08006a41
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006a28:	2301      	movs	r3, #1
 8006a2a:	73fb      	strb	r3, [r7, #15]
      break;
 8006a2c:	e030      	b.n	8006a90 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a32:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d025      	beq.n	8006a86 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006a3e:	e022      	b.n	8006a86 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a44:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006a48:	d11f      	bne.n	8006a8a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006a4e:	e01c      	b.n	8006a8a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006a50:	68bb      	ldr	r3, [r7, #8]
 8006a52:	2b02      	cmp	r3, #2
 8006a54:	d903      	bls.n	8006a5e <DMA_CheckFifoParam+0xb6>
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	2b03      	cmp	r3, #3
 8006a5a:	d003      	beq.n	8006a64 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006a5c:	e018      	b.n	8006a90 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006a5e:	2301      	movs	r3, #1
 8006a60:	73fb      	strb	r3, [r7, #15]
      break;
 8006a62:	e015      	b.n	8006a90 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a68:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d00e      	beq.n	8006a8e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	73fb      	strb	r3, [r7, #15]
      break;
 8006a74:	e00b      	b.n	8006a8e <DMA_CheckFifoParam+0xe6>
      break;
 8006a76:	bf00      	nop
 8006a78:	e00a      	b.n	8006a90 <DMA_CheckFifoParam+0xe8>
      break;
 8006a7a:	bf00      	nop
 8006a7c:	e008      	b.n	8006a90 <DMA_CheckFifoParam+0xe8>
      break;
 8006a7e:	bf00      	nop
 8006a80:	e006      	b.n	8006a90 <DMA_CheckFifoParam+0xe8>
      break;
 8006a82:	bf00      	nop
 8006a84:	e004      	b.n	8006a90 <DMA_CheckFifoParam+0xe8>
      break;
 8006a86:	bf00      	nop
 8006a88:	e002      	b.n	8006a90 <DMA_CheckFifoParam+0xe8>
      break;   
 8006a8a:	bf00      	nop
 8006a8c:	e000      	b.n	8006a90 <DMA_CheckFifoParam+0xe8>
      break;
 8006a8e:	bf00      	nop
    }
  } 
  
  return status; 
 8006a90:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a92:	4618      	mov	r0, r3
 8006a94:	3714      	adds	r7, #20
 8006a96:	46bd      	mov	sp, r7
 8006a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9c:	4770      	bx	lr
 8006a9e:	bf00      	nop

08006aa0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b089      	sub	sp, #36	@ 0x24
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	61fb      	str	r3, [r7, #28]
 8006aba:	e16b      	b.n	8006d94 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006abc:	2201      	movs	r2, #1
 8006abe:	69fb      	ldr	r3, [r7, #28]
 8006ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ac4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	697a      	ldr	r2, [r7, #20]
 8006acc:	4013      	ands	r3, r2
 8006ace:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006ad0:	693a      	ldr	r2, [r7, #16]
 8006ad2:	697b      	ldr	r3, [r7, #20]
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	f040 815a 	bne.w	8006d8e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	f003 0303 	and.w	r3, r3, #3
 8006ae2:	2b01      	cmp	r3, #1
 8006ae4:	d005      	beq.n	8006af2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006aee:	2b02      	cmp	r3, #2
 8006af0:	d130      	bne.n	8006b54 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	689b      	ldr	r3, [r3, #8]
 8006af6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006af8:	69fb      	ldr	r3, [r7, #28]
 8006afa:	005b      	lsls	r3, r3, #1
 8006afc:	2203      	movs	r2, #3
 8006afe:	fa02 f303 	lsl.w	r3, r2, r3
 8006b02:	43db      	mvns	r3, r3
 8006b04:	69ba      	ldr	r2, [r7, #24]
 8006b06:	4013      	ands	r3, r2
 8006b08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	68da      	ldr	r2, [r3, #12]
 8006b0e:	69fb      	ldr	r3, [r7, #28]
 8006b10:	005b      	lsls	r3, r3, #1
 8006b12:	fa02 f303 	lsl.w	r3, r2, r3
 8006b16:	69ba      	ldr	r2, [r7, #24]
 8006b18:	4313      	orrs	r3, r2
 8006b1a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	69ba      	ldr	r2, [r7, #24]
 8006b20:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006b28:	2201      	movs	r2, #1
 8006b2a:	69fb      	ldr	r3, [r7, #28]
 8006b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8006b30:	43db      	mvns	r3, r3
 8006b32:	69ba      	ldr	r2, [r7, #24]
 8006b34:	4013      	ands	r3, r2
 8006b36:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	091b      	lsrs	r3, r3, #4
 8006b3e:	f003 0201 	and.w	r2, r3, #1
 8006b42:	69fb      	ldr	r3, [r7, #28]
 8006b44:	fa02 f303 	lsl.w	r3, r2, r3
 8006b48:	69ba      	ldr	r2, [r7, #24]
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	69ba      	ldr	r2, [r7, #24]
 8006b52:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	f003 0303 	and.w	r3, r3, #3
 8006b5c:	2b03      	cmp	r3, #3
 8006b5e:	d017      	beq.n	8006b90 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	68db      	ldr	r3, [r3, #12]
 8006b64:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006b66:	69fb      	ldr	r3, [r7, #28]
 8006b68:	005b      	lsls	r3, r3, #1
 8006b6a:	2203      	movs	r2, #3
 8006b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8006b70:	43db      	mvns	r3, r3
 8006b72:	69ba      	ldr	r2, [r7, #24]
 8006b74:	4013      	ands	r3, r2
 8006b76:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	689a      	ldr	r2, [r3, #8]
 8006b7c:	69fb      	ldr	r3, [r7, #28]
 8006b7e:	005b      	lsls	r3, r3, #1
 8006b80:	fa02 f303 	lsl.w	r3, r2, r3
 8006b84:	69ba      	ldr	r2, [r7, #24]
 8006b86:	4313      	orrs	r3, r2
 8006b88:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	69ba      	ldr	r2, [r7, #24]
 8006b8e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	685b      	ldr	r3, [r3, #4]
 8006b94:	f003 0303 	and.w	r3, r3, #3
 8006b98:	2b02      	cmp	r3, #2
 8006b9a:	d123      	bne.n	8006be4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006b9c:	69fb      	ldr	r3, [r7, #28]
 8006b9e:	08da      	lsrs	r2, r3, #3
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	3208      	adds	r2, #8
 8006ba4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ba8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006baa:	69fb      	ldr	r3, [r7, #28]
 8006bac:	f003 0307 	and.w	r3, r3, #7
 8006bb0:	009b      	lsls	r3, r3, #2
 8006bb2:	220f      	movs	r2, #15
 8006bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8006bb8:	43db      	mvns	r3, r3
 8006bba:	69ba      	ldr	r2, [r7, #24]
 8006bbc:	4013      	ands	r3, r2
 8006bbe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	691a      	ldr	r2, [r3, #16]
 8006bc4:	69fb      	ldr	r3, [r7, #28]
 8006bc6:	f003 0307 	and.w	r3, r3, #7
 8006bca:	009b      	lsls	r3, r3, #2
 8006bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8006bd0:	69ba      	ldr	r2, [r7, #24]
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006bd6:	69fb      	ldr	r3, [r7, #28]
 8006bd8:	08da      	lsrs	r2, r3, #3
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	3208      	adds	r2, #8
 8006bde:	69b9      	ldr	r1, [r7, #24]
 8006be0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006bea:	69fb      	ldr	r3, [r7, #28]
 8006bec:	005b      	lsls	r3, r3, #1
 8006bee:	2203      	movs	r2, #3
 8006bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8006bf4:	43db      	mvns	r3, r3
 8006bf6:	69ba      	ldr	r2, [r7, #24]
 8006bf8:	4013      	ands	r3, r2
 8006bfa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	685b      	ldr	r3, [r3, #4]
 8006c00:	f003 0203 	and.w	r2, r3, #3
 8006c04:	69fb      	ldr	r3, [r7, #28]
 8006c06:	005b      	lsls	r3, r3, #1
 8006c08:	fa02 f303 	lsl.w	r3, r2, r3
 8006c0c:	69ba      	ldr	r2, [r7, #24]
 8006c0e:	4313      	orrs	r3, r2
 8006c10:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	69ba      	ldr	r2, [r7, #24]
 8006c16:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	f000 80b4 	beq.w	8006d8e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006c26:	2300      	movs	r3, #0
 8006c28:	60fb      	str	r3, [r7, #12]
 8006c2a:	4b60      	ldr	r3, [pc, #384]	@ (8006dac <HAL_GPIO_Init+0x30c>)
 8006c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c2e:	4a5f      	ldr	r2, [pc, #380]	@ (8006dac <HAL_GPIO_Init+0x30c>)
 8006c30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006c34:	6453      	str	r3, [r2, #68]	@ 0x44
 8006c36:	4b5d      	ldr	r3, [pc, #372]	@ (8006dac <HAL_GPIO_Init+0x30c>)
 8006c38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c3e:	60fb      	str	r3, [r7, #12]
 8006c40:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006c42:	4a5b      	ldr	r2, [pc, #364]	@ (8006db0 <HAL_GPIO_Init+0x310>)
 8006c44:	69fb      	ldr	r3, [r7, #28]
 8006c46:	089b      	lsrs	r3, r3, #2
 8006c48:	3302      	adds	r3, #2
 8006c4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006c50:	69fb      	ldr	r3, [r7, #28]
 8006c52:	f003 0303 	and.w	r3, r3, #3
 8006c56:	009b      	lsls	r3, r3, #2
 8006c58:	220f      	movs	r2, #15
 8006c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c5e:	43db      	mvns	r3, r3
 8006c60:	69ba      	ldr	r2, [r7, #24]
 8006c62:	4013      	ands	r3, r2
 8006c64:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	4a52      	ldr	r2, [pc, #328]	@ (8006db4 <HAL_GPIO_Init+0x314>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d02b      	beq.n	8006cc6 <HAL_GPIO_Init+0x226>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	4a51      	ldr	r2, [pc, #324]	@ (8006db8 <HAL_GPIO_Init+0x318>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d025      	beq.n	8006cc2 <HAL_GPIO_Init+0x222>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	4a50      	ldr	r2, [pc, #320]	@ (8006dbc <HAL_GPIO_Init+0x31c>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d01f      	beq.n	8006cbe <HAL_GPIO_Init+0x21e>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	4a4f      	ldr	r2, [pc, #316]	@ (8006dc0 <HAL_GPIO_Init+0x320>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d019      	beq.n	8006cba <HAL_GPIO_Init+0x21a>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	4a4e      	ldr	r2, [pc, #312]	@ (8006dc4 <HAL_GPIO_Init+0x324>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d013      	beq.n	8006cb6 <HAL_GPIO_Init+0x216>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	4a4d      	ldr	r2, [pc, #308]	@ (8006dc8 <HAL_GPIO_Init+0x328>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d00d      	beq.n	8006cb2 <HAL_GPIO_Init+0x212>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	4a4c      	ldr	r2, [pc, #304]	@ (8006dcc <HAL_GPIO_Init+0x32c>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d007      	beq.n	8006cae <HAL_GPIO_Init+0x20e>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	4a4b      	ldr	r2, [pc, #300]	@ (8006dd0 <HAL_GPIO_Init+0x330>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d101      	bne.n	8006caa <HAL_GPIO_Init+0x20a>
 8006ca6:	2307      	movs	r3, #7
 8006ca8:	e00e      	b.n	8006cc8 <HAL_GPIO_Init+0x228>
 8006caa:	2308      	movs	r3, #8
 8006cac:	e00c      	b.n	8006cc8 <HAL_GPIO_Init+0x228>
 8006cae:	2306      	movs	r3, #6
 8006cb0:	e00a      	b.n	8006cc8 <HAL_GPIO_Init+0x228>
 8006cb2:	2305      	movs	r3, #5
 8006cb4:	e008      	b.n	8006cc8 <HAL_GPIO_Init+0x228>
 8006cb6:	2304      	movs	r3, #4
 8006cb8:	e006      	b.n	8006cc8 <HAL_GPIO_Init+0x228>
 8006cba:	2303      	movs	r3, #3
 8006cbc:	e004      	b.n	8006cc8 <HAL_GPIO_Init+0x228>
 8006cbe:	2302      	movs	r3, #2
 8006cc0:	e002      	b.n	8006cc8 <HAL_GPIO_Init+0x228>
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	e000      	b.n	8006cc8 <HAL_GPIO_Init+0x228>
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	69fa      	ldr	r2, [r7, #28]
 8006cca:	f002 0203 	and.w	r2, r2, #3
 8006cce:	0092      	lsls	r2, r2, #2
 8006cd0:	4093      	lsls	r3, r2
 8006cd2:	69ba      	ldr	r2, [r7, #24]
 8006cd4:	4313      	orrs	r3, r2
 8006cd6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006cd8:	4935      	ldr	r1, [pc, #212]	@ (8006db0 <HAL_GPIO_Init+0x310>)
 8006cda:	69fb      	ldr	r3, [r7, #28]
 8006cdc:	089b      	lsrs	r3, r3, #2
 8006cde:	3302      	adds	r3, #2
 8006ce0:	69ba      	ldr	r2, [r7, #24]
 8006ce2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006ce6:	4b3b      	ldr	r3, [pc, #236]	@ (8006dd4 <HAL_GPIO_Init+0x334>)
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	43db      	mvns	r3, r3
 8006cf0:	69ba      	ldr	r2, [r7, #24]
 8006cf2:	4013      	ands	r3, r2
 8006cf4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	685b      	ldr	r3, [r3, #4]
 8006cfa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d003      	beq.n	8006d0a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006d02:	69ba      	ldr	r2, [r7, #24]
 8006d04:	693b      	ldr	r3, [r7, #16]
 8006d06:	4313      	orrs	r3, r2
 8006d08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006d0a:	4a32      	ldr	r2, [pc, #200]	@ (8006dd4 <HAL_GPIO_Init+0x334>)
 8006d0c:	69bb      	ldr	r3, [r7, #24]
 8006d0e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006d10:	4b30      	ldr	r3, [pc, #192]	@ (8006dd4 <HAL_GPIO_Init+0x334>)
 8006d12:	68db      	ldr	r3, [r3, #12]
 8006d14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006d16:	693b      	ldr	r3, [r7, #16]
 8006d18:	43db      	mvns	r3, r3
 8006d1a:	69ba      	ldr	r2, [r7, #24]
 8006d1c:	4013      	ands	r3, r2
 8006d1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d003      	beq.n	8006d34 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006d2c:	69ba      	ldr	r2, [r7, #24]
 8006d2e:	693b      	ldr	r3, [r7, #16]
 8006d30:	4313      	orrs	r3, r2
 8006d32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006d34:	4a27      	ldr	r2, [pc, #156]	@ (8006dd4 <HAL_GPIO_Init+0x334>)
 8006d36:	69bb      	ldr	r3, [r7, #24]
 8006d38:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006d3a:	4b26      	ldr	r3, [pc, #152]	@ (8006dd4 <HAL_GPIO_Init+0x334>)
 8006d3c:	685b      	ldr	r3, [r3, #4]
 8006d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006d40:	693b      	ldr	r3, [r7, #16]
 8006d42:	43db      	mvns	r3, r3
 8006d44:	69ba      	ldr	r2, [r7, #24]
 8006d46:	4013      	ands	r3, r2
 8006d48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d003      	beq.n	8006d5e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006d56:	69ba      	ldr	r2, [r7, #24]
 8006d58:	693b      	ldr	r3, [r7, #16]
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006d5e:	4a1d      	ldr	r2, [pc, #116]	@ (8006dd4 <HAL_GPIO_Init+0x334>)
 8006d60:	69bb      	ldr	r3, [r7, #24]
 8006d62:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006d64:	4b1b      	ldr	r3, [pc, #108]	@ (8006dd4 <HAL_GPIO_Init+0x334>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	43db      	mvns	r3, r3
 8006d6e:	69ba      	ldr	r2, [r7, #24]
 8006d70:	4013      	ands	r3, r2
 8006d72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	685b      	ldr	r3, [r3, #4]
 8006d78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d003      	beq.n	8006d88 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006d80:	69ba      	ldr	r2, [r7, #24]
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	4313      	orrs	r3, r2
 8006d86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006d88:	4a12      	ldr	r2, [pc, #72]	@ (8006dd4 <HAL_GPIO_Init+0x334>)
 8006d8a:	69bb      	ldr	r3, [r7, #24]
 8006d8c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006d8e:	69fb      	ldr	r3, [r7, #28]
 8006d90:	3301      	adds	r3, #1
 8006d92:	61fb      	str	r3, [r7, #28]
 8006d94:	69fb      	ldr	r3, [r7, #28]
 8006d96:	2b0f      	cmp	r3, #15
 8006d98:	f67f ae90 	bls.w	8006abc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006d9c:	bf00      	nop
 8006d9e:	bf00      	nop
 8006da0:	3724      	adds	r7, #36	@ 0x24
 8006da2:	46bd      	mov	sp, r7
 8006da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da8:	4770      	bx	lr
 8006daa:	bf00      	nop
 8006dac:	40023800 	.word	0x40023800
 8006db0:	40013800 	.word	0x40013800
 8006db4:	40020000 	.word	0x40020000
 8006db8:	40020400 	.word	0x40020400
 8006dbc:	40020800 	.word	0x40020800
 8006dc0:	40020c00 	.word	0x40020c00
 8006dc4:	40021000 	.word	0x40021000
 8006dc8:	40021400 	.word	0x40021400
 8006dcc:	40021800 	.word	0x40021800
 8006dd0:	40021c00 	.word	0x40021c00
 8006dd4:	40013c00 	.word	0x40013c00

08006dd8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b084      	sub	sp, #16
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d101      	bne.n	8006dea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006de6:	2301      	movs	r3, #1
 8006de8:	e12b      	b.n	8007042 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006df0:	b2db      	uxtb	r3, r3
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d106      	bne.n	8006e04 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2200      	movs	r2, #0
 8006dfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f7fe fd1a 	bl	8005838 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2224      	movs	r2, #36	@ 0x24
 8006e08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f022 0201 	bic.w	r2, r2, #1
 8006e1a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	681a      	ldr	r2, [r3, #0]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006e2a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006e3a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006e3c:	f001 fc10 	bl	8008660 <HAL_RCC_GetPCLK1Freq>
 8006e40:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	4a81      	ldr	r2, [pc, #516]	@ (800704c <HAL_I2C_Init+0x274>)
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d807      	bhi.n	8006e5c <HAL_I2C_Init+0x84>
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	4a80      	ldr	r2, [pc, #512]	@ (8007050 <HAL_I2C_Init+0x278>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	bf94      	ite	ls
 8006e54:	2301      	movls	r3, #1
 8006e56:	2300      	movhi	r3, #0
 8006e58:	b2db      	uxtb	r3, r3
 8006e5a:	e006      	b.n	8006e6a <HAL_I2C_Init+0x92>
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	4a7d      	ldr	r2, [pc, #500]	@ (8007054 <HAL_I2C_Init+0x27c>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	bf94      	ite	ls
 8006e64:	2301      	movls	r3, #1
 8006e66:	2300      	movhi	r3, #0
 8006e68:	b2db      	uxtb	r3, r3
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d001      	beq.n	8006e72 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006e6e:	2301      	movs	r3, #1
 8006e70:	e0e7      	b.n	8007042 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	4a78      	ldr	r2, [pc, #480]	@ (8007058 <HAL_I2C_Init+0x280>)
 8006e76:	fba2 2303 	umull	r2, r3, r2, r3
 8006e7a:	0c9b      	lsrs	r3, r3, #18
 8006e7c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	685b      	ldr	r3, [r3, #4]
 8006e84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	68ba      	ldr	r2, [r7, #8]
 8006e8e:	430a      	orrs	r2, r1
 8006e90:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	6a1b      	ldr	r3, [r3, #32]
 8006e98:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	685b      	ldr	r3, [r3, #4]
 8006ea0:	4a6a      	ldr	r2, [pc, #424]	@ (800704c <HAL_I2C_Init+0x274>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d802      	bhi.n	8006eac <HAL_I2C_Init+0xd4>
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	3301      	adds	r3, #1
 8006eaa:	e009      	b.n	8006ec0 <HAL_I2C_Init+0xe8>
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006eb2:	fb02 f303 	mul.w	r3, r2, r3
 8006eb6:	4a69      	ldr	r2, [pc, #420]	@ (800705c <HAL_I2C_Init+0x284>)
 8006eb8:	fba2 2303 	umull	r2, r3, r2, r3
 8006ebc:	099b      	lsrs	r3, r3, #6
 8006ebe:	3301      	adds	r3, #1
 8006ec0:	687a      	ldr	r2, [r7, #4]
 8006ec2:	6812      	ldr	r2, [r2, #0]
 8006ec4:	430b      	orrs	r3, r1
 8006ec6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	69db      	ldr	r3, [r3, #28]
 8006ece:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8006ed2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	685b      	ldr	r3, [r3, #4]
 8006eda:	495c      	ldr	r1, [pc, #368]	@ (800704c <HAL_I2C_Init+0x274>)
 8006edc:	428b      	cmp	r3, r1
 8006ede:	d819      	bhi.n	8006f14 <HAL_I2C_Init+0x13c>
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	1e59      	subs	r1, r3, #1
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	685b      	ldr	r3, [r3, #4]
 8006ee8:	005b      	lsls	r3, r3, #1
 8006eea:	fbb1 f3f3 	udiv	r3, r1, r3
 8006eee:	1c59      	adds	r1, r3, #1
 8006ef0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006ef4:	400b      	ands	r3, r1
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d00a      	beq.n	8006f10 <HAL_I2C_Init+0x138>
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	1e59      	subs	r1, r3, #1
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	005b      	lsls	r3, r3, #1
 8006f04:	fbb1 f3f3 	udiv	r3, r1, r3
 8006f08:	3301      	adds	r3, #1
 8006f0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f0e:	e051      	b.n	8006fb4 <HAL_I2C_Init+0x1dc>
 8006f10:	2304      	movs	r3, #4
 8006f12:	e04f      	b.n	8006fb4 <HAL_I2C_Init+0x1dc>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	689b      	ldr	r3, [r3, #8]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d111      	bne.n	8006f40 <HAL_I2C_Init+0x168>
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	1e58      	subs	r0, r3, #1
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6859      	ldr	r1, [r3, #4]
 8006f24:	460b      	mov	r3, r1
 8006f26:	005b      	lsls	r3, r3, #1
 8006f28:	440b      	add	r3, r1
 8006f2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8006f2e:	3301      	adds	r3, #1
 8006f30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	bf0c      	ite	eq
 8006f38:	2301      	moveq	r3, #1
 8006f3a:	2300      	movne	r3, #0
 8006f3c:	b2db      	uxtb	r3, r3
 8006f3e:	e012      	b.n	8006f66 <HAL_I2C_Init+0x18e>
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	1e58      	subs	r0, r3, #1
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	6859      	ldr	r1, [r3, #4]
 8006f48:	460b      	mov	r3, r1
 8006f4a:	009b      	lsls	r3, r3, #2
 8006f4c:	440b      	add	r3, r1
 8006f4e:	0099      	lsls	r1, r3, #2
 8006f50:	440b      	add	r3, r1
 8006f52:	fbb0 f3f3 	udiv	r3, r0, r3
 8006f56:	3301      	adds	r3, #1
 8006f58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	bf0c      	ite	eq
 8006f60:	2301      	moveq	r3, #1
 8006f62:	2300      	movne	r3, #0
 8006f64:	b2db      	uxtb	r3, r3
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d001      	beq.n	8006f6e <HAL_I2C_Init+0x196>
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e022      	b.n	8006fb4 <HAL_I2C_Init+0x1dc>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	689b      	ldr	r3, [r3, #8]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d10e      	bne.n	8006f94 <HAL_I2C_Init+0x1bc>
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	1e58      	subs	r0, r3, #1
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6859      	ldr	r1, [r3, #4]
 8006f7e:	460b      	mov	r3, r1
 8006f80:	005b      	lsls	r3, r3, #1
 8006f82:	440b      	add	r3, r1
 8006f84:	fbb0 f3f3 	udiv	r3, r0, r3
 8006f88:	3301      	adds	r3, #1
 8006f8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f92:	e00f      	b.n	8006fb4 <HAL_I2C_Init+0x1dc>
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	1e58      	subs	r0, r3, #1
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6859      	ldr	r1, [r3, #4]
 8006f9c:	460b      	mov	r3, r1
 8006f9e:	009b      	lsls	r3, r3, #2
 8006fa0:	440b      	add	r3, r1
 8006fa2:	0099      	lsls	r1, r3, #2
 8006fa4:	440b      	add	r3, r1
 8006fa6:	fbb0 f3f3 	udiv	r3, r0, r3
 8006faa:	3301      	adds	r3, #1
 8006fac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006fb0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006fb4:	6879      	ldr	r1, [r7, #4]
 8006fb6:	6809      	ldr	r1, [r1, #0]
 8006fb8:	4313      	orrs	r3, r2
 8006fba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	69da      	ldr	r2, [r3, #28]
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6a1b      	ldr	r3, [r3, #32]
 8006fce:	431a      	orrs	r2, r3
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	430a      	orrs	r2, r1
 8006fd6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	689b      	ldr	r3, [r3, #8]
 8006fde:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006fe2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006fe6:	687a      	ldr	r2, [r7, #4]
 8006fe8:	6911      	ldr	r1, [r2, #16]
 8006fea:	687a      	ldr	r2, [r7, #4]
 8006fec:	68d2      	ldr	r2, [r2, #12]
 8006fee:	4311      	orrs	r1, r2
 8006ff0:	687a      	ldr	r2, [r7, #4]
 8006ff2:	6812      	ldr	r2, [r2, #0]
 8006ff4:	430b      	orrs	r3, r1
 8006ff6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	68db      	ldr	r3, [r3, #12]
 8006ffe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	695a      	ldr	r2, [r3, #20]
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	699b      	ldr	r3, [r3, #24]
 800700a:	431a      	orrs	r2, r3
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	430a      	orrs	r2, r1
 8007012:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	681a      	ldr	r2, [r3, #0]
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f042 0201 	orr.w	r2, r2, #1
 8007022:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2200      	movs	r2, #0
 8007028:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2220      	movs	r2, #32
 800702e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2200      	movs	r2, #0
 8007036:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2200      	movs	r2, #0
 800703c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007040:	2300      	movs	r3, #0
}
 8007042:	4618      	mov	r0, r3
 8007044:	3710      	adds	r7, #16
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}
 800704a:	bf00      	nop
 800704c:	000186a0 	.word	0x000186a0
 8007050:	001e847f 	.word	0x001e847f
 8007054:	003d08ff 	.word	0x003d08ff
 8007058:	431bde83 	.word	0x431bde83
 800705c:	10624dd3 	.word	0x10624dd3

08007060 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b088      	sub	sp, #32
 8007064:	af02      	add	r7, sp, #8
 8007066:	60f8      	str	r0, [r7, #12]
 8007068:	607a      	str	r2, [r7, #4]
 800706a:	461a      	mov	r2, r3
 800706c:	460b      	mov	r3, r1
 800706e:	817b      	strh	r3, [r7, #10]
 8007070:	4613      	mov	r3, r2
 8007072:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007074:	f7fe ffd0 	bl	8006018 <HAL_GetTick>
 8007078:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007080:	b2db      	uxtb	r3, r3
 8007082:	2b20      	cmp	r3, #32
 8007084:	f040 80e0 	bne.w	8007248 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	9300      	str	r3, [sp, #0]
 800708c:	2319      	movs	r3, #25
 800708e:	2201      	movs	r2, #1
 8007090:	4970      	ldr	r1, [pc, #448]	@ (8007254 <HAL_I2C_Master_Transmit+0x1f4>)
 8007092:	68f8      	ldr	r0, [r7, #12]
 8007094:	f000 fc7e 	bl	8007994 <I2C_WaitOnFlagUntilTimeout>
 8007098:	4603      	mov	r3, r0
 800709a:	2b00      	cmp	r3, #0
 800709c:	d001      	beq.n	80070a2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800709e:	2302      	movs	r3, #2
 80070a0:	e0d3      	b.n	800724a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80070a8:	2b01      	cmp	r3, #1
 80070aa:	d101      	bne.n	80070b0 <HAL_I2C_Master_Transmit+0x50>
 80070ac:	2302      	movs	r3, #2
 80070ae:	e0cc      	b.n	800724a <HAL_I2C_Master_Transmit+0x1ea>
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	2201      	movs	r2, #1
 80070b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f003 0301 	and.w	r3, r3, #1
 80070c2:	2b01      	cmp	r3, #1
 80070c4:	d007      	beq.n	80070d6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	681a      	ldr	r2, [r3, #0]
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f042 0201 	orr.w	r2, r2, #1
 80070d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80070e4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2221      	movs	r2, #33	@ 0x21
 80070ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	2210      	movs	r2, #16
 80070f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	2200      	movs	r2, #0
 80070fa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	687a      	ldr	r2, [r7, #4]
 8007100:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	893a      	ldrh	r2, [r7, #8]
 8007106:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800710c:	b29a      	uxth	r2, r3
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	4a50      	ldr	r2, [pc, #320]	@ (8007258 <HAL_I2C_Master_Transmit+0x1f8>)
 8007116:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007118:	8979      	ldrh	r1, [r7, #10]
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	6a3a      	ldr	r2, [r7, #32]
 800711e:	68f8      	ldr	r0, [r7, #12]
 8007120:	f000 face 	bl	80076c0 <I2C_MasterRequestWrite>
 8007124:	4603      	mov	r3, r0
 8007126:	2b00      	cmp	r3, #0
 8007128:	d001      	beq.n	800712e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800712a:	2301      	movs	r3, #1
 800712c:	e08d      	b.n	800724a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800712e:	2300      	movs	r3, #0
 8007130:	613b      	str	r3, [r7, #16]
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	695b      	ldr	r3, [r3, #20]
 8007138:	613b      	str	r3, [r7, #16]
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	699b      	ldr	r3, [r3, #24]
 8007140:	613b      	str	r3, [r7, #16]
 8007142:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007144:	e066      	b.n	8007214 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007146:	697a      	ldr	r2, [r7, #20]
 8007148:	6a39      	ldr	r1, [r7, #32]
 800714a:	68f8      	ldr	r0, [r7, #12]
 800714c:	f000 fd3c 	bl	8007bc8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007150:	4603      	mov	r3, r0
 8007152:	2b00      	cmp	r3, #0
 8007154:	d00d      	beq.n	8007172 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800715a:	2b04      	cmp	r3, #4
 800715c:	d107      	bne.n	800716e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	681a      	ldr	r2, [r3, #0]
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800716c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800716e:	2301      	movs	r3, #1
 8007170:	e06b      	b.n	800724a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007176:	781a      	ldrb	r2, [r3, #0]
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007182:	1c5a      	adds	r2, r3, #1
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800718c:	b29b      	uxth	r3, r3
 800718e:	3b01      	subs	r3, #1
 8007190:	b29a      	uxth	r2, r3
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800719a:	3b01      	subs	r3, #1
 800719c:	b29a      	uxth	r2, r3
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	695b      	ldr	r3, [r3, #20]
 80071a8:	f003 0304 	and.w	r3, r3, #4
 80071ac:	2b04      	cmp	r3, #4
 80071ae:	d11b      	bne.n	80071e8 <HAL_I2C_Master_Transmit+0x188>
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d017      	beq.n	80071e8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071bc:	781a      	ldrb	r2, [r3, #0]
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071c8:	1c5a      	adds	r2, r3, #1
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071d2:	b29b      	uxth	r3, r3
 80071d4:	3b01      	subs	r3, #1
 80071d6:	b29a      	uxth	r2, r3
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071e0:	3b01      	subs	r3, #1
 80071e2:	b29a      	uxth	r2, r3
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80071e8:	697a      	ldr	r2, [r7, #20]
 80071ea:	6a39      	ldr	r1, [r7, #32]
 80071ec:	68f8      	ldr	r0, [r7, #12]
 80071ee:	f000 fd33 	bl	8007c58 <I2C_WaitOnBTFFlagUntilTimeout>
 80071f2:	4603      	mov	r3, r0
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d00d      	beq.n	8007214 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071fc:	2b04      	cmp	r3, #4
 80071fe:	d107      	bne.n	8007210 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	681a      	ldr	r2, [r3, #0]
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800720e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007210:	2301      	movs	r3, #1
 8007212:	e01a      	b.n	800724a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007218:	2b00      	cmp	r3, #0
 800721a:	d194      	bne.n	8007146 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	681a      	ldr	r2, [r3, #0]
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800722a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	2220      	movs	r2, #32
 8007230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	2200      	movs	r2, #0
 8007238:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	2200      	movs	r2, #0
 8007240:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007244:	2300      	movs	r3, #0
 8007246:	e000      	b.n	800724a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007248:	2302      	movs	r3, #2
  }
}
 800724a:	4618      	mov	r0, r3
 800724c:	3718      	adds	r7, #24
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}
 8007252:	bf00      	nop
 8007254:	00100002 	.word	0x00100002
 8007258:	ffff0000 	.word	0xffff0000

0800725c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b08c      	sub	sp, #48	@ 0x30
 8007260:	af02      	add	r7, sp, #8
 8007262:	60f8      	str	r0, [r7, #12]
 8007264:	4608      	mov	r0, r1
 8007266:	4611      	mov	r1, r2
 8007268:	461a      	mov	r2, r3
 800726a:	4603      	mov	r3, r0
 800726c:	817b      	strh	r3, [r7, #10]
 800726e:	460b      	mov	r3, r1
 8007270:	813b      	strh	r3, [r7, #8]
 8007272:	4613      	mov	r3, r2
 8007274:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007276:	f7fe fecf 	bl	8006018 <HAL_GetTick>
 800727a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007282:	b2db      	uxtb	r3, r3
 8007284:	2b20      	cmp	r3, #32
 8007286:	f040 8214 	bne.w	80076b2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800728a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800728c:	9300      	str	r3, [sp, #0]
 800728e:	2319      	movs	r3, #25
 8007290:	2201      	movs	r2, #1
 8007292:	497b      	ldr	r1, [pc, #492]	@ (8007480 <HAL_I2C_Mem_Read+0x224>)
 8007294:	68f8      	ldr	r0, [r7, #12]
 8007296:	f000 fb7d 	bl	8007994 <I2C_WaitOnFlagUntilTimeout>
 800729a:	4603      	mov	r3, r0
 800729c:	2b00      	cmp	r3, #0
 800729e:	d001      	beq.n	80072a4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80072a0:	2302      	movs	r3, #2
 80072a2:	e207      	b.n	80076b4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80072aa:	2b01      	cmp	r3, #1
 80072ac:	d101      	bne.n	80072b2 <HAL_I2C_Mem_Read+0x56>
 80072ae:	2302      	movs	r3, #2
 80072b0:	e200      	b.n	80076b4 <HAL_I2C_Mem_Read+0x458>
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	2201      	movs	r2, #1
 80072b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f003 0301 	and.w	r3, r3, #1
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	d007      	beq.n	80072d8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	681a      	ldr	r2, [r3, #0]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f042 0201 	orr.w	r2, r2, #1
 80072d6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	681a      	ldr	r2, [r3, #0]
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80072e6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	2222      	movs	r2, #34	@ 0x22
 80072ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2240      	movs	r2, #64	@ 0x40
 80072f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	2200      	movs	r2, #0
 80072fc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007302:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8007308:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800730e:	b29a      	uxth	r2, r3
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	4a5b      	ldr	r2, [pc, #364]	@ (8007484 <HAL_I2C_Mem_Read+0x228>)
 8007318:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800731a:	88f8      	ldrh	r0, [r7, #6]
 800731c:	893a      	ldrh	r2, [r7, #8]
 800731e:	8979      	ldrh	r1, [r7, #10]
 8007320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007322:	9301      	str	r3, [sp, #4]
 8007324:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007326:	9300      	str	r3, [sp, #0]
 8007328:	4603      	mov	r3, r0
 800732a:	68f8      	ldr	r0, [r7, #12]
 800732c:	f000 fa4a 	bl	80077c4 <I2C_RequestMemoryRead>
 8007330:	4603      	mov	r3, r0
 8007332:	2b00      	cmp	r3, #0
 8007334:	d001      	beq.n	800733a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8007336:	2301      	movs	r3, #1
 8007338:	e1bc      	b.n	80076b4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800733e:	2b00      	cmp	r3, #0
 8007340:	d113      	bne.n	800736a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007342:	2300      	movs	r3, #0
 8007344:	623b      	str	r3, [r7, #32]
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	695b      	ldr	r3, [r3, #20]
 800734c:	623b      	str	r3, [r7, #32]
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	699b      	ldr	r3, [r3, #24]
 8007354:	623b      	str	r3, [r7, #32]
 8007356:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	681a      	ldr	r2, [r3, #0]
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007366:	601a      	str	r2, [r3, #0]
 8007368:	e190      	b.n	800768c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800736e:	2b01      	cmp	r3, #1
 8007370:	d11b      	bne.n	80073aa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	681a      	ldr	r2, [r3, #0]
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007380:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007382:	2300      	movs	r3, #0
 8007384:	61fb      	str	r3, [r7, #28]
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	695b      	ldr	r3, [r3, #20]
 800738c:	61fb      	str	r3, [r7, #28]
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	699b      	ldr	r3, [r3, #24]
 8007394:	61fb      	str	r3, [r7, #28]
 8007396:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	681a      	ldr	r2, [r3, #0]
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80073a6:	601a      	str	r2, [r3, #0]
 80073a8:	e170      	b.n	800768c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073ae:	2b02      	cmp	r3, #2
 80073b0:	d11b      	bne.n	80073ea <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	681a      	ldr	r2, [r3, #0]
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80073c0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	681a      	ldr	r2, [r3, #0]
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80073d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073d2:	2300      	movs	r3, #0
 80073d4:	61bb      	str	r3, [r7, #24]
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	695b      	ldr	r3, [r3, #20]
 80073dc:	61bb      	str	r3, [r7, #24]
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	699b      	ldr	r3, [r3, #24]
 80073e4:	61bb      	str	r3, [r7, #24]
 80073e6:	69bb      	ldr	r3, [r7, #24]
 80073e8:	e150      	b.n	800768c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073ea:	2300      	movs	r3, #0
 80073ec:	617b      	str	r3, [r7, #20]
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	695b      	ldr	r3, [r3, #20]
 80073f4:	617b      	str	r3, [r7, #20]
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	699b      	ldr	r3, [r3, #24]
 80073fc:	617b      	str	r3, [r7, #20]
 80073fe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007400:	e144      	b.n	800768c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007406:	2b03      	cmp	r3, #3
 8007408:	f200 80f1 	bhi.w	80075ee <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007410:	2b01      	cmp	r3, #1
 8007412:	d123      	bne.n	800745c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007414:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007416:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007418:	68f8      	ldr	r0, [r7, #12]
 800741a:	f000 fc65 	bl	8007ce8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800741e:	4603      	mov	r3, r0
 8007420:	2b00      	cmp	r3, #0
 8007422:	d001      	beq.n	8007428 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8007424:	2301      	movs	r3, #1
 8007426:	e145      	b.n	80076b4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	691a      	ldr	r2, [r3, #16]
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007432:	b2d2      	uxtb	r2, r2
 8007434:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800743a:	1c5a      	adds	r2, r3, #1
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007444:	3b01      	subs	r3, #1
 8007446:	b29a      	uxth	r2, r3
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007450:	b29b      	uxth	r3, r3
 8007452:	3b01      	subs	r3, #1
 8007454:	b29a      	uxth	r2, r3
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800745a:	e117      	b.n	800768c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007460:	2b02      	cmp	r3, #2
 8007462:	d14e      	bne.n	8007502 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007466:	9300      	str	r3, [sp, #0]
 8007468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800746a:	2200      	movs	r2, #0
 800746c:	4906      	ldr	r1, [pc, #24]	@ (8007488 <HAL_I2C_Mem_Read+0x22c>)
 800746e:	68f8      	ldr	r0, [r7, #12]
 8007470:	f000 fa90 	bl	8007994 <I2C_WaitOnFlagUntilTimeout>
 8007474:	4603      	mov	r3, r0
 8007476:	2b00      	cmp	r3, #0
 8007478:	d008      	beq.n	800748c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800747a:	2301      	movs	r3, #1
 800747c:	e11a      	b.n	80076b4 <HAL_I2C_Mem_Read+0x458>
 800747e:	bf00      	nop
 8007480:	00100002 	.word	0x00100002
 8007484:	ffff0000 	.word	0xffff0000
 8007488:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	681a      	ldr	r2, [r3, #0]
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800749a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	691a      	ldr	r2, [r3, #16]
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074a6:	b2d2      	uxtb	r2, r2
 80074a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ae:	1c5a      	adds	r2, r3, #1
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074b8:	3b01      	subs	r3, #1
 80074ba:	b29a      	uxth	r2, r3
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074c4:	b29b      	uxth	r3, r3
 80074c6:	3b01      	subs	r3, #1
 80074c8:	b29a      	uxth	r2, r3
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	691a      	ldr	r2, [r3, #16]
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074d8:	b2d2      	uxtb	r2, r2
 80074da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074e0:	1c5a      	adds	r2, r3, #1
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074ea:	3b01      	subs	r3, #1
 80074ec:	b29a      	uxth	r2, r3
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074f6:	b29b      	uxth	r3, r3
 80074f8:	3b01      	subs	r3, #1
 80074fa:	b29a      	uxth	r2, r3
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007500:	e0c4      	b.n	800768c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007504:	9300      	str	r3, [sp, #0]
 8007506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007508:	2200      	movs	r2, #0
 800750a:	496c      	ldr	r1, [pc, #432]	@ (80076bc <HAL_I2C_Mem_Read+0x460>)
 800750c:	68f8      	ldr	r0, [r7, #12]
 800750e:	f000 fa41 	bl	8007994 <I2C_WaitOnFlagUntilTimeout>
 8007512:	4603      	mov	r3, r0
 8007514:	2b00      	cmp	r3, #0
 8007516:	d001      	beq.n	800751c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007518:	2301      	movs	r3, #1
 800751a:	e0cb      	b.n	80076b4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	681a      	ldr	r2, [r3, #0]
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800752a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	691a      	ldr	r2, [r3, #16]
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007536:	b2d2      	uxtb	r2, r2
 8007538:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800753e:	1c5a      	adds	r2, r3, #1
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007548:	3b01      	subs	r3, #1
 800754a:	b29a      	uxth	r2, r3
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007554:	b29b      	uxth	r3, r3
 8007556:	3b01      	subs	r3, #1
 8007558:	b29a      	uxth	r2, r3
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800755e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007560:	9300      	str	r3, [sp, #0]
 8007562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007564:	2200      	movs	r2, #0
 8007566:	4955      	ldr	r1, [pc, #340]	@ (80076bc <HAL_I2C_Mem_Read+0x460>)
 8007568:	68f8      	ldr	r0, [r7, #12]
 800756a:	f000 fa13 	bl	8007994 <I2C_WaitOnFlagUntilTimeout>
 800756e:	4603      	mov	r3, r0
 8007570:	2b00      	cmp	r3, #0
 8007572:	d001      	beq.n	8007578 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007574:	2301      	movs	r3, #1
 8007576:	e09d      	b.n	80076b4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	681a      	ldr	r2, [r3, #0]
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007586:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	691a      	ldr	r2, [r3, #16]
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007592:	b2d2      	uxtb	r2, r2
 8007594:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800759a:	1c5a      	adds	r2, r3, #1
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075a4:	3b01      	subs	r3, #1
 80075a6:	b29a      	uxth	r2, r3
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075b0:	b29b      	uxth	r3, r3
 80075b2:	3b01      	subs	r3, #1
 80075b4:	b29a      	uxth	r2, r3
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	691a      	ldr	r2, [r3, #16]
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075c4:	b2d2      	uxtb	r2, r2
 80075c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075cc:	1c5a      	adds	r2, r3, #1
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075d6:	3b01      	subs	r3, #1
 80075d8:	b29a      	uxth	r2, r3
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	3b01      	subs	r3, #1
 80075e6:	b29a      	uxth	r2, r3
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80075ec:	e04e      	b.n	800768c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80075ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075f0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80075f2:	68f8      	ldr	r0, [r7, #12]
 80075f4:	f000 fb78 	bl	8007ce8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80075f8:	4603      	mov	r3, r0
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d001      	beq.n	8007602 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80075fe:	2301      	movs	r3, #1
 8007600:	e058      	b.n	80076b4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	691a      	ldr	r2, [r3, #16]
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800760c:	b2d2      	uxtb	r2, r2
 800760e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007614:	1c5a      	adds	r2, r3, #1
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800761e:	3b01      	subs	r3, #1
 8007620:	b29a      	uxth	r2, r3
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800762a:	b29b      	uxth	r3, r3
 800762c:	3b01      	subs	r3, #1
 800762e:	b29a      	uxth	r2, r3
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	695b      	ldr	r3, [r3, #20]
 800763a:	f003 0304 	and.w	r3, r3, #4
 800763e:	2b04      	cmp	r3, #4
 8007640:	d124      	bne.n	800768c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007646:	2b03      	cmp	r3, #3
 8007648:	d107      	bne.n	800765a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	681a      	ldr	r2, [r3, #0]
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007658:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	691a      	ldr	r2, [r3, #16]
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007664:	b2d2      	uxtb	r2, r2
 8007666:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800766c:	1c5a      	adds	r2, r3, #1
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007676:	3b01      	subs	r3, #1
 8007678:	b29a      	uxth	r2, r3
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007682:	b29b      	uxth	r3, r3
 8007684:	3b01      	subs	r3, #1
 8007686:	b29a      	uxth	r2, r3
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007690:	2b00      	cmp	r3, #0
 8007692:	f47f aeb6 	bne.w	8007402 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	2220      	movs	r2, #32
 800769a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	2200      	movs	r2, #0
 80076a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	2200      	movs	r2, #0
 80076aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80076ae:	2300      	movs	r3, #0
 80076b0:	e000      	b.n	80076b4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80076b2:	2302      	movs	r3, #2
  }
}
 80076b4:	4618      	mov	r0, r3
 80076b6:	3728      	adds	r7, #40	@ 0x28
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}
 80076bc:	00010004 	.word	0x00010004

080076c0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b088      	sub	sp, #32
 80076c4:	af02      	add	r7, sp, #8
 80076c6:	60f8      	str	r0, [r7, #12]
 80076c8:	607a      	str	r2, [r7, #4]
 80076ca:	603b      	str	r3, [r7, #0]
 80076cc:	460b      	mov	r3, r1
 80076ce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076d4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	2b08      	cmp	r3, #8
 80076da:	d006      	beq.n	80076ea <I2C_MasterRequestWrite+0x2a>
 80076dc:	697b      	ldr	r3, [r7, #20]
 80076de:	2b01      	cmp	r3, #1
 80076e0:	d003      	beq.n	80076ea <I2C_MasterRequestWrite+0x2a>
 80076e2:	697b      	ldr	r3, [r7, #20]
 80076e4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80076e8:	d108      	bne.n	80076fc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	681a      	ldr	r2, [r3, #0]
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80076f8:	601a      	str	r2, [r3, #0]
 80076fa:	e00b      	b.n	8007714 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007700:	2b12      	cmp	r3, #18
 8007702:	d107      	bne.n	8007714 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	681a      	ldr	r2, [r3, #0]
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007712:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	9300      	str	r3, [sp, #0]
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2200      	movs	r2, #0
 800771c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007720:	68f8      	ldr	r0, [r7, #12]
 8007722:	f000 f937 	bl	8007994 <I2C_WaitOnFlagUntilTimeout>
 8007726:	4603      	mov	r3, r0
 8007728:	2b00      	cmp	r3, #0
 800772a:	d00d      	beq.n	8007748 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007736:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800773a:	d103      	bne.n	8007744 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007742:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007744:	2303      	movs	r3, #3
 8007746:	e035      	b.n	80077b4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	691b      	ldr	r3, [r3, #16]
 800774c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007750:	d108      	bne.n	8007764 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007752:	897b      	ldrh	r3, [r7, #10]
 8007754:	b2db      	uxtb	r3, r3
 8007756:	461a      	mov	r2, r3
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007760:	611a      	str	r2, [r3, #16]
 8007762:	e01b      	b.n	800779c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007764:	897b      	ldrh	r3, [r7, #10]
 8007766:	11db      	asrs	r3, r3, #7
 8007768:	b2db      	uxtb	r3, r3
 800776a:	f003 0306 	and.w	r3, r3, #6
 800776e:	b2db      	uxtb	r3, r3
 8007770:	f063 030f 	orn	r3, r3, #15
 8007774:	b2da      	uxtb	r2, r3
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	687a      	ldr	r2, [r7, #4]
 8007780:	490e      	ldr	r1, [pc, #56]	@ (80077bc <I2C_MasterRequestWrite+0xfc>)
 8007782:	68f8      	ldr	r0, [r7, #12]
 8007784:	f000 f980 	bl	8007a88 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007788:	4603      	mov	r3, r0
 800778a:	2b00      	cmp	r3, #0
 800778c:	d001      	beq.n	8007792 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800778e:	2301      	movs	r3, #1
 8007790:	e010      	b.n	80077b4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007792:	897b      	ldrh	r3, [r7, #10]
 8007794:	b2da      	uxtb	r2, r3
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	687a      	ldr	r2, [r7, #4]
 80077a0:	4907      	ldr	r1, [pc, #28]	@ (80077c0 <I2C_MasterRequestWrite+0x100>)
 80077a2:	68f8      	ldr	r0, [r7, #12]
 80077a4:	f000 f970 	bl	8007a88 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80077a8:	4603      	mov	r3, r0
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d001      	beq.n	80077b2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80077ae:	2301      	movs	r3, #1
 80077b0:	e000      	b.n	80077b4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80077b2:	2300      	movs	r3, #0
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	3718      	adds	r7, #24
 80077b8:	46bd      	mov	sp, r7
 80077ba:	bd80      	pop	{r7, pc}
 80077bc:	00010008 	.word	0x00010008
 80077c0:	00010002 	.word	0x00010002

080077c4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b088      	sub	sp, #32
 80077c8:	af02      	add	r7, sp, #8
 80077ca:	60f8      	str	r0, [r7, #12]
 80077cc:	4608      	mov	r0, r1
 80077ce:	4611      	mov	r1, r2
 80077d0:	461a      	mov	r2, r3
 80077d2:	4603      	mov	r3, r0
 80077d4:	817b      	strh	r3, [r7, #10]
 80077d6:	460b      	mov	r3, r1
 80077d8:	813b      	strh	r3, [r7, #8]
 80077da:	4613      	mov	r3, r2
 80077dc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	681a      	ldr	r2, [r3, #0]
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80077ec:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	681a      	ldr	r2, [r3, #0]
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80077fc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80077fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007800:	9300      	str	r3, [sp, #0]
 8007802:	6a3b      	ldr	r3, [r7, #32]
 8007804:	2200      	movs	r2, #0
 8007806:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800780a:	68f8      	ldr	r0, [r7, #12]
 800780c:	f000 f8c2 	bl	8007994 <I2C_WaitOnFlagUntilTimeout>
 8007810:	4603      	mov	r3, r0
 8007812:	2b00      	cmp	r3, #0
 8007814:	d00d      	beq.n	8007832 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007820:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007824:	d103      	bne.n	800782e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800782c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800782e:	2303      	movs	r3, #3
 8007830:	e0aa      	b.n	8007988 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007832:	897b      	ldrh	r3, [r7, #10]
 8007834:	b2db      	uxtb	r3, r3
 8007836:	461a      	mov	r2, r3
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007840:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007844:	6a3a      	ldr	r2, [r7, #32]
 8007846:	4952      	ldr	r1, [pc, #328]	@ (8007990 <I2C_RequestMemoryRead+0x1cc>)
 8007848:	68f8      	ldr	r0, [r7, #12]
 800784a:	f000 f91d 	bl	8007a88 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800784e:	4603      	mov	r3, r0
 8007850:	2b00      	cmp	r3, #0
 8007852:	d001      	beq.n	8007858 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007854:	2301      	movs	r3, #1
 8007856:	e097      	b.n	8007988 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007858:	2300      	movs	r3, #0
 800785a:	617b      	str	r3, [r7, #20]
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	695b      	ldr	r3, [r3, #20]
 8007862:	617b      	str	r3, [r7, #20]
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	699b      	ldr	r3, [r3, #24]
 800786a:	617b      	str	r3, [r7, #20]
 800786c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800786e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007870:	6a39      	ldr	r1, [r7, #32]
 8007872:	68f8      	ldr	r0, [r7, #12]
 8007874:	f000 f9a8 	bl	8007bc8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007878:	4603      	mov	r3, r0
 800787a:	2b00      	cmp	r3, #0
 800787c:	d00d      	beq.n	800789a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007882:	2b04      	cmp	r3, #4
 8007884:	d107      	bne.n	8007896 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	681a      	ldr	r2, [r3, #0]
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007894:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007896:	2301      	movs	r3, #1
 8007898:	e076      	b.n	8007988 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800789a:	88fb      	ldrh	r3, [r7, #6]
 800789c:	2b01      	cmp	r3, #1
 800789e:	d105      	bne.n	80078ac <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80078a0:	893b      	ldrh	r3, [r7, #8]
 80078a2:	b2da      	uxtb	r2, r3
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	611a      	str	r2, [r3, #16]
 80078aa:	e021      	b.n	80078f0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80078ac:	893b      	ldrh	r3, [r7, #8]
 80078ae:	0a1b      	lsrs	r3, r3, #8
 80078b0:	b29b      	uxth	r3, r3
 80078b2:	b2da      	uxtb	r2, r3
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80078ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078bc:	6a39      	ldr	r1, [r7, #32]
 80078be:	68f8      	ldr	r0, [r7, #12]
 80078c0:	f000 f982 	bl	8007bc8 <I2C_WaitOnTXEFlagUntilTimeout>
 80078c4:	4603      	mov	r3, r0
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d00d      	beq.n	80078e6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078ce:	2b04      	cmp	r3, #4
 80078d0:	d107      	bne.n	80078e2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	681a      	ldr	r2, [r3, #0]
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80078e0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80078e2:	2301      	movs	r3, #1
 80078e4:	e050      	b.n	8007988 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80078e6:	893b      	ldrh	r3, [r7, #8]
 80078e8:	b2da      	uxtb	r2, r3
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80078f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078f2:	6a39      	ldr	r1, [r7, #32]
 80078f4:	68f8      	ldr	r0, [r7, #12]
 80078f6:	f000 f967 	bl	8007bc8 <I2C_WaitOnTXEFlagUntilTimeout>
 80078fa:	4603      	mov	r3, r0
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d00d      	beq.n	800791c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007904:	2b04      	cmp	r3, #4
 8007906:	d107      	bne.n	8007918 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	681a      	ldr	r2, [r3, #0]
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007916:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007918:	2301      	movs	r3, #1
 800791a:	e035      	b.n	8007988 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	681a      	ldr	r2, [r3, #0]
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800792a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800792c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800792e:	9300      	str	r3, [sp, #0]
 8007930:	6a3b      	ldr	r3, [r7, #32]
 8007932:	2200      	movs	r2, #0
 8007934:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007938:	68f8      	ldr	r0, [r7, #12]
 800793a:	f000 f82b 	bl	8007994 <I2C_WaitOnFlagUntilTimeout>
 800793e:	4603      	mov	r3, r0
 8007940:	2b00      	cmp	r3, #0
 8007942:	d00d      	beq.n	8007960 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800794e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007952:	d103      	bne.n	800795c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800795a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800795c:	2303      	movs	r3, #3
 800795e:	e013      	b.n	8007988 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007960:	897b      	ldrh	r3, [r7, #10]
 8007962:	b2db      	uxtb	r3, r3
 8007964:	f043 0301 	orr.w	r3, r3, #1
 8007968:	b2da      	uxtb	r2, r3
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007972:	6a3a      	ldr	r2, [r7, #32]
 8007974:	4906      	ldr	r1, [pc, #24]	@ (8007990 <I2C_RequestMemoryRead+0x1cc>)
 8007976:	68f8      	ldr	r0, [r7, #12]
 8007978:	f000 f886 	bl	8007a88 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800797c:	4603      	mov	r3, r0
 800797e:	2b00      	cmp	r3, #0
 8007980:	d001      	beq.n	8007986 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007982:	2301      	movs	r3, #1
 8007984:	e000      	b.n	8007988 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007986:	2300      	movs	r3, #0
}
 8007988:	4618      	mov	r0, r3
 800798a:	3718      	adds	r7, #24
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}
 8007990:	00010002 	.word	0x00010002

08007994 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b084      	sub	sp, #16
 8007998:	af00      	add	r7, sp, #0
 800799a:	60f8      	str	r0, [r7, #12]
 800799c:	60b9      	str	r1, [r7, #8]
 800799e:	603b      	str	r3, [r7, #0]
 80079a0:	4613      	mov	r3, r2
 80079a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80079a4:	e048      	b.n	8007a38 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079ac:	d044      	beq.n	8007a38 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80079ae:	f7fe fb33 	bl	8006018 <HAL_GetTick>
 80079b2:	4602      	mov	r2, r0
 80079b4:	69bb      	ldr	r3, [r7, #24]
 80079b6:	1ad3      	subs	r3, r2, r3
 80079b8:	683a      	ldr	r2, [r7, #0]
 80079ba:	429a      	cmp	r2, r3
 80079bc:	d302      	bcc.n	80079c4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d139      	bne.n	8007a38 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	0c1b      	lsrs	r3, r3, #16
 80079c8:	b2db      	uxtb	r3, r3
 80079ca:	2b01      	cmp	r3, #1
 80079cc:	d10d      	bne.n	80079ea <I2C_WaitOnFlagUntilTimeout+0x56>
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	695b      	ldr	r3, [r3, #20]
 80079d4:	43da      	mvns	r2, r3
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	4013      	ands	r3, r2
 80079da:	b29b      	uxth	r3, r3
 80079dc:	2b00      	cmp	r3, #0
 80079de:	bf0c      	ite	eq
 80079e0:	2301      	moveq	r3, #1
 80079e2:	2300      	movne	r3, #0
 80079e4:	b2db      	uxtb	r3, r3
 80079e6:	461a      	mov	r2, r3
 80079e8:	e00c      	b.n	8007a04 <I2C_WaitOnFlagUntilTimeout+0x70>
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	699b      	ldr	r3, [r3, #24]
 80079f0:	43da      	mvns	r2, r3
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	4013      	ands	r3, r2
 80079f6:	b29b      	uxth	r3, r3
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	bf0c      	ite	eq
 80079fc:	2301      	moveq	r3, #1
 80079fe:	2300      	movne	r3, #0
 8007a00:	b2db      	uxtb	r3, r3
 8007a02:	461a      	mov	r2, r3
 8007a04:	79fb      	ldrb	r3, [r7, #7]
 8007a06:	429a      	cmp	r2, r3
 8007a08:	d116      	bne.n	8007a38 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	2220      	movs	r2, #32
 8007a14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a24:	f043 0220 	orr.w	r2, r3, #32
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007a34:	2301      	movs	r3, #1
 8007a36:	e023      	b.n	8007a80 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	0c1b      	lsrs	r3, r3, #16
 8007a3c:	b2db      	uxtb	r3, r3
 8007a3e:	2b01      	cmp	r3, #1
 8007a40:	d10d      	bne.n	8007a5e <I2C_WaitOnFlagUntilTimeout+0xca>
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	695b      	ldr	r3, [r3, #20]
 8007a48:	43da      	mvns	r2, r3
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	4013      	ands	r3, r2
 8007a4e:	b29b      	uxth	r3, r3
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	bf0c      	ite	eq
 8007a54:	2301      	moveq	r3, #1
 8007a56:	2300      	movne	r3, #0
 8007a58:	b2db      	uxtb	r3, r3
 8007a5a:	461a      	mov	r2, r3
 8007a5c:	e00c      	b.n	8007a78 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	699b      	ldr	r3, [r3, #24]
 8007a64:	43da      	mvns	r2, r3
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	4013      	ands	r3, r2
 8007a6a:	b29b      	uxth	r3, r3
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	bf0c      	ite	eq
 8007a70:	2301      	moveq	r3, #1
 8007a72:	2300      	movne	r3, #0
 8007a74:	b2db      	uxtb	r3, r3
 8007a76:	461a      	mov	r2, r3
 8007a78:	79fb      	ldrb	r3, [r7, #7]
 8007a7a:	429a      	cmp	r2, r3
 8007a7c:	d093      	beq.n	80079a6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007a7e:	2300      	movs	r3, #0
}
 8007a80:	4618      	mov	r0, r3
 8007a82:	3710      	adds	r7, #16
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}

08007a88 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b084      	sub	sp, #16
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	60f8      	str	r0, [r7, #12]
 8007a90:	60b9      	str	r1, [r7, #8]
 8007a92:	607a      	str	r2, [r7, #4]
 8007a94:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007a96:	e071      	b.n	8007b7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	695b      	ldr	r3, [r3, #20]
 8007a9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007aa2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007aa6:	d123      	bne.n	8007af0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	681a      	ldr	r2, [r3, #0]
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007ab6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007ac0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	2220      	movs	r2, #32
 8007acc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007adc:	f043 0204 	orr.w	r2, r3, #4
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007aec:	2301      	movs	r3, #1
 8007aee:	e067      	b.n	8007bc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007af6:	d041      	beq.n	8007b7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007af8:	f7fe fa8e 	bl	8006018 <HAL_GetTick>
 8007afc:	4602      	mov	r2, r0
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	1ad3      	subs	r3, r2, r3
 8007b02:	687a      	ldr	r2, [r7, #4]
 8007b04:	429a      	cmp	r2, r3
 8007b06:	d302      	bcc.n	8007b0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d136      	bne.n	8007b7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	0c1b      	lsrs	r3, r3, #16
 8007b12:	b2db      	uxtb	r3, r3
 8007b14:	2b01      	cmp	r3, #1
 8007b16:	d10c      	bne.n	8007b32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	695b      	ldr	r3, [r3, #20]
 8007b1e:	43da      	mvns	r2, r3
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	4013      	ands	r3, r2
 8007b24:	b29b      	uxth	r3, r3
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	bf14      	ite	ne
 8007b2a:	2301      	movne	r3, #1
 8007b2c:	2300      	moveq	r3, #0
 8007b2e:	b2db      	uxtb	r3, r3
 8007b30:	e00b      	b.n	8007b4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	699b      	ldr	r3, [r3, #24]
 8007b38:	43da      	mvns	r2, r3
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	4013      	ands	r3, r2
 8007b3e:	b29b      	uxth	r3, r3
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	bf14      	ite	ne
 8007b44:	2301      	movne	r3, #1
 8007b46:	2300      	moveq	r3, #0
 8007b48:	b2db      	uxtb	r3, r3
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d016      	beq.n	8007b7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	2200      	movs	r2, #0
 8007b52:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	2220      	movs	r2, #32
 8007b58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b68:	f043 0220 	orr.w	r2, r3, #32
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	2200      	movs	r2, #0
 8007b74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007b78:	2301      	movs	r3, #1
 8007b7a:	e021      	b.n	8007bc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	0c1b      	lsrs	r3, r3, #16
 8007b80:	b2db      	uxtb	r3, r3
 8007b82:	2b01      	cmp	r3, #1
 8007b84:	d10c      	bne.n	8007ba0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	695b      	ldr	r3, [r3, #20]
 8007b8c:	43da      	mvns	r2, r3
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	4013      	ands	r3, r2
 8007b92:	b29b      	uxth	r3, r3
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	bf14      	ite	ne
 8007b98:	2301      	movne	r3, #1
 8007b9a:	2300      	moveq	r3, #0
 8007b9c:	b2db      	uxtb	r3, r3
 8007b9e:	e00b      	b.n	8007bb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	699b      	ldr	r3, [r3, #24]
 8007ba6:	43da      	mvns	r2, r3
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	4013      	ands	r3, r2
 8007bac:	b29b      	uxth	r3, r3
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	bf14      	ite	ne
 8007bb2:	2301      	movne	r3, #1
 8007bb4:	2300      	moveq	r3, #0
 8007bb6:	b2db      	uxtb	r3, r3
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	f47f af6d 	bne.w	8007a98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007bbe:	2300      	movs	r3, #0
}
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	3710      	adds	r7, #16
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	bd80      	pop	{r7, pc}

08007bc8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b084      	sub	sp, #16
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	60f8      	str	r0, [r7, #12]
 8007bd0:	60b9      	str	r1, [r7, #8]
 8007bd2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007bd4:	e034      	b.n	8007c40 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007bd6:	68f8      	ldr	r0, [r7, #12]
 8007bd8:	f000 f8e3 	bl	8007da2 <I2C_IsAcknowledgeFailed>
 8007bdc:	4603      	mov	r3, r0
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d001      	beq.n	8007be6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007be2:	2301      	movs	r3, #1
 8007be4:	e034      	b.n	8007c50 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bec:	d028      	beq.n	8007c40 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bee:	f7fe fa13 	bl	8006018 <HAL_GetTick>
 8007bf2:	4602      	mov	r2, r0
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	1ad3      	subs	r3, r2, r3
 8007bf8:	68ba      	ldr	r2, [r7, #8]
 8007bfa:	429a      	cmp	r2, r3
 8007bfc:	d302      	bcc.n	8007c04 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d11d      	bne.n	8007c40 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	695b      	ldr	r3, [r3, #20]
 8007c0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c0e:	2b80      	cmp	r3, #128	@ 0x80
 8007c10:	d016      	beq.n	8007c40 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	2200      	movs	r2, #0
 8007c16:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	2220      	movs	r2, #32
 8007c1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2200      	movs	r2, #0
 8007c24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c2c:	f043 0220 	orr.w	r2, r3, #32
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	2200      	movs	r2, #0
 8007c38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	e007      	b.n	8007c50 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	695b      	ldr	r3, [r3, #20]
 8007c46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c4a:	2b80      	cmp	r3, #128	@ 0x80
 8007c4c:	d1c3      	bne.n	8007bd6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007c4e:	2300      	movs	r3, #0
}
 8007c50:	4618      	mov	r0, r3
 8007c52:	3710      	adds	r7, #16
 8007c54:	46bd      	mov	sp, r7
 8007c56:	bd80      	pop	{r7, pc}

08007c58 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b084      	sub	sp, #16
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	60f8      	str	r0, [r7, #12]
 8007c60:	60b9      	str	r1, [r7, #8]
 8007c62:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007c64:	e034      	b.n	8007cd0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007c66:	68f8      	ldr	r0, [r7, #12]
 8007c68:	f000 f89b 	bl	8007da2 <I2C_IsAcknowledgeFailed>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d001      	beq.n	8007c76 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007c72:	2301      	movs	r3, #1
 8007c74:	e034      	b.n	8007ce0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c76:	68bb      	ldr	r3, [r7, #8]
 8007c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c7c:	d028      	beq.n	8007cd0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c7e:	f7fe f9cb 	bl	8006018 <HAL_GetTick>
 8007c82:	4602      	mov	r2, r0
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	1ad3      	subs	r3, r2, r3
 8007c88:	68ba      	ldr	r2, [r7, #8]
 8007c8a:	429a      	cmp	r2, r3
 8007c8c:	d302      	bcc.n	8007c94 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d11d      	bne.n	8007cd0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	695b      	ldr	r3, [r3, #20]
 8007c9a:	f003 0304 	and.w	r3, r3, #4
 8007c9e:	2b04      	cmp	r3, #4
 8007ca0:	d016      	beq.n	8007cd0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	2220      	movs	r2, #32
 8007cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cbc:	f043 0220 	orr.w	r2, r3, #32
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007ccc:	2301      	movs	r3, #1
 8007cce:	e007      	b.n	8007ce0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	695b      	ldr	r3, [r3, #20]
 8007cd6:	f003 0304 	and.w	r3, r3, #4
 8007cda:	2b04      	cmp	r3, #4
 8007cdc:	d1c3      	bne.n	8007c66 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007cde:	2300      	movs	r3, #0
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	3710      	adds	r7, #16
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}

08007ce8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b084      	sub	sp, #16
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	60f8      	str	r0, [r7, #12]
 8007cf0:	60b9      	str	r1, [r7, #8]
 8007cf2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007cf4:	e049      	b.n	8007d8a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	695b      	ldr	r3, [r3, #20]
 8007cfc:	f003 0310 	and.w	r3, r3, #16
 8007d00:	2b10      	cmp	r3, #16
 8007d02:	d119      	bne.n	8007d38 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f06f 0210 	mvn.w	r2, #16
 8007d0c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	2200      	movs	r2, #0
 8007d12:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	2220      	movs	r2, #32
 8007d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007d34:	2301      	movs	r3, #1
 8007d36:	e030      	b.n	8007d9a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d38:	f7fe f96e 	bl	8006018 <HAL_GetTick>
 8007d3c:	4602      	mov	r2, r0
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	1ad3      	subs	r3, r2, r3
 8007d42:	68ba      	ldr	r2, [r7, #8]
 8007d44:	429a      	cmp	r2, r3
 8007d46:	d302      	bcc.n	8007d4e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d11d      	bne.n	8007d8a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	695b      	ldr	r3, [r3, #20]
 8007d54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d58:	2b40      	cmp	r3, #64	@ 0x40
 8007d5a:	d016      	beq.n	8007d8a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	2220      	movs	r2, #32
 8007d66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d76:	f043 0220 	orr.w	r2, r3, #32
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	2200      	movs	r2, #0
 8007d82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007d86:	2301      	movs	r3, #1
 8007d88:	e007      	b.n	8007d9a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	695b      	ldr	r3, [r3, #20]
 8007d90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d94:	2b40      	cmp	r3, #64	@ 0x40
 8007d96:	d1ae      	bne.n	8007cf6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007d98:	2300      	movs	r3, #0
}
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	3710      	adds	r7, #16
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	bd80      	pop	{r7, pc}

08007da2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007da2:	b480      	push	{r7}
 8007da4:	b083      	sub	sp, #12
 8007da6:	af00      	add	r7, sp, #0
 8007da8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	695b      	ldr	r3, [r3, #20]
 8007db0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007db4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007db8:	d11b      	bne.n	8007df2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007dc2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2220      	movs	r2, #32
 8007dce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dde:	f043 0204 	orr.w	r2, r3, #4
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2200      	movs	r2, #0
 8007dea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007dee:	2301      	movs	r3, #1
 8007df0:	e000      	b.n	8007df4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007df2:	2300      	movs	r3, #0
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	370c      	adds	r7, #12
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfe:	4770      	bx	lr

08007e00 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b086      	sub	sp, #24
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d101      	bne.n	8007e12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007e0e:	2301      	movs	r3, #1
 8007e10:	e267      	b.n	80082e2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f003 0301 	and.w	r3, r3, #1
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d075      	beq.n	8007f0a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007e1e:	4b88      	ldr	r3, [pc, #544]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007e20:	689b      	ldr	r3, [r3, #8]
 8007e22:	f003 030c 	and.w	r3, r3, #12
 8007e26:	2b04      	cmp	r3, #4
 8007e28:	d00c      	beq.n	8007e44 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007e2a:	4b85      	ldr	r3, [pc, #532]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007e2c:	689b      	ldr	r3, [r3, #8]
 8007e2e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007e32:	2b08      	cmp	r3, #8
 8007e34:	d112      	bne.n	8007e5c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007e36:	4b82      	ldr	r3, [pc, #520]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007e38:	685b      	ldr	r3, [r3, #4]
 8007e3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007e3e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007e42:	d10b      	bne.n	8007e5c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007e44:	4b7e      	ldr	r3, [pc, #504]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d05b      	beq.n	8007f08 <HAL_RCC_OscConfig+0x108>
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	685b      	ldr	r3, [r3, #4]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d157      	bne.n	8007f08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007e58:	2301      	movs	r3, #1
 8007e5a:	e242      	b.n	80082e2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	685b      	ldr	r3, [r3, #4]
 8007e60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e64:	d106      	bne.n	8007e74 <HAL_RCC_OscConfig+0x74>
 8007e66:	4b76      	ldr	r3, [pc, #472]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4a75      	ldr	r2, [pc, #468]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007e6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e70:	6013      	str	r3, [r2, #0]
 8007e72:	e01d      	b.n	8007eb0 <HAL_RCC_OscConfig+0xb0>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	685b      	ldr	r3, [r3, #4]
 8007e78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007e7c:	d10c      	bne.n	8007e98 <HAL_RCC_OscConfig+0x98>
 8007e7e:	4b70      	ldr	r3, [pc, #448]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4a6f      	ldr	r2, [pc, #444]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007e84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007e88:	6013      	str	r3, [r2, #0]
 8007e8a:	4b6d      	ldr	r3, [pc, #436]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4a6c      	ldr	r2, [pc, #432]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007e90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e94:	6013      	str	r3, [r2, #0]
 8007e96:	e00b      	b.n	8007eb0 <HAL_RCC_OscConfig+0xb0>
 8007e98:	4b69      	ldr	r3, [pc, #420]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	4a68      	ldr	r2, [pc, #416]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007e9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007ea2:	6013      	str	r3, [r2, #0]
 8007ea4:	4b66      	ldr	r3, [pc, #408]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	4a65      	ldr	r2, [pc, #404]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007eaa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007eae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	685b      	ldr	r3, [r3, #4]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d013      	beq.n	8007ee0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007eb8:	f7fe f8ae 	bl	8006018 <HAL_GetTick>
 8007ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ebe:	e008      	b.n	8007ed2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007ec0:	f7fe f8aa 	bl	8006018 <HAL_GetTick>
 8007ec4:	4602      	mov	r2, r0
 8007ec6:	693b      	ldr	r3, [r7, #16]
 8007ec8:	1ad3      	subs	r3, r2, r3
 8007eca:	2b64      	cmp	r3, #100	@ 0x64
 8007ecc:	d901      	bls.n	8007ed2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007ece:	2303      	movs	r3, #3
 8007ed0:	e207      	b.n	80082e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ed2:	4b5b      	ldr	r3, [pc, #364]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d0f0      	beq.n	8007ec0 <HAL_RCC_OscConfig+0xc0>
 8007ede:	e014      	b.n	8007f0a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ee0:	f7fe f89a 	bl	8006018 <HAL_GetTick>
 8007ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007ee6:	e008      	b.n	8007efa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007ee8:	f7fe f896 	bl	8006018 <HAL_GetTick>
 8007eec:	4602      	mov	r2, r0
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	1ad3      	subs	r3, r2, r3
 8007ef2:	2b64      	cmp	r3, #100	@ 0x64
 8007ef4:	d901      	bls.n	8007efa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007ef6:	2303      	movs	r3, #3
 8007ef8:	e1f3      	b.n	80082e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007efa:	4b51      	ldr	r3, [pc, #324]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d1f0      	bne.n	8007ee8 <HAL_RCC_OscConfig+0xe8>
 8007f06:	e000      	b.n	8007f0a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007f08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f003 0302 	and.w	r3, r3, #2
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d063      	beq.n	8007fde <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007f16:	4b4a      	ldr	r3, [pc, #296]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007f18:	689b      	ldr	r3, [r3, #8]
 8007f1a:	f003 030c 	and.w	r3, r3, #12
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d00b      	beq.n	8007f3a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007f22:	4b47      	ldr	r3, [pc, #284]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007f24:	689b      	ldr	r3, [r3, #8]
 8007f26:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007f2a:	2b08      	cmp	r3, #8
 8007f2c:	d11c      	bne.n	8007f68 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007f2e:	4b44      	ldr	r3, [pc, #272]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007f30:	685b      	ldr	r3, [r3, #4]
 8007f32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d116      	bne.n	8007f68 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007f3a:	4b41      	ldr	r3, [pc, #260]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f003 0302 	and.w	r3, r3, #2
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d005      	beq.n	8007f52 <HAL_RCC_OscConfig+0x152>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	68db      	ldr	r3, [r3, #12]
 8007f4a:	2b01      	cmp	r3, #1
 8007f4c:	d001      	beq.n	8007f52 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007f4e:	2301      	movs	r3, #1
 8007f50:	e1c7      	b.n	80082e2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f52:	4b3b      	ldr	r3, [pc, #236]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	691b      	ldr	r3, [r3, #16]
 8007f5e:	00db      	lsls	r3, r3, #3
 8007f60:	4937      	ldr	r1, [pc, #220]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007f62:	4313      	orrs	r3, r2
 8007f64:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007f66:	e03a      	b.n	8007fde <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	68db      	ldr	r3, [r3, #12]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d020      	beq.n	8007fb2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007f70:	4b34      	ldr	r3, [pc, #208]	@ (8008044 <HAL_RCC_OscConfig+0x244>)
 8007f72:	2201      	movs	r2, #1
 8007f74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f76:	f7fe f84f 	bl	8006018 <HAL_GetTick>
 8007f7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f7c:	e008      	b.n	8007f90 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007f7e:	f7fe f84b 	bl	8006018 <HAL_GetTick>
 8007f82:	4602      	mov	r2, r0
 8007f84:	693b      	ldr	r3, [r7, #16]
 8007f86:	1ad3      	subs	r3, r2, r3
 8007f88:	2b02      	cmp	r3, #2
 8007f8a:	d901      	bls.n	8007f90 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007f8c:	2303      	movs	r3, #3
 8007f8e:	e1a8      	b.n	80082e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f90:	4b2b      	ldr	r3, [pc, #172]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f003 0302 	and.w	r3, r3, #2
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d0f0      	beq.n	8007f7e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f9c:	4b28      	ldr	r3, [pc, #160]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	691b      	ldr	r3, [r3, #16]
 8007fa8:	00db      	lsls	r3, r3, #3
 8007faa:	4925      	ldr	r1, [pc, #148]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007fac:	4313      	orrs	r3, r2
 8007fae:	600b      	str	r3, [r1, #0]
 8007fb0:	e015      	b.n	8007fde <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007fb2:	4b24      	ldr	r3, [pc, #144]	@ (8008044 <HAL_RCC_OscConfig+0x244>)
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fb8:	f7fe f82e 	bl	8006018 <HAL_GetTick>
 8007fbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007fbe:	e008      	b.n	8007fd2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007fc0:	f7fe f82a 	bl	8006018 <HAL_GetTick>
 8007fc4:	4602      	mov	r2, r0
 8007fc6:	693b      	ldr	r3, [r7, #16]
 8007fc8:	1ad3      	subs	r3, r2, r3
 8007fca:	2b02      	cmp	r3, #2
 8007fcc:	d901      	bls.n	8007fd2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007fce:	2303      	movs	r3, #3
 8007fd0:	e187      	b.n	80082e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007fd2:	4b1b      	ldr	r3, [pc, #108]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f003 0302 	and.w	r3, r3, #2
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d1f0      	bne.n	8007fc0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f003 0308 	and.w	r3, r3, #8
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d036      	beq.n	8008058 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	695b      	ldr	r3, [r3, #20]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d016      	beq.n	8008020 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007ff2:	4b15      	ldr	r3, [pc, #84]	@ (8008048 <HAL_RCC_OscConfig+0x248>)
 8007ff4:	2201      	movs	r2, #1
 8007ff6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ff8:	f7fe f80e 	bl	8006018 <HAL_GetTick>
 8007ffc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007ffe:	e008      	b.n	8008012 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008000:	f7fe f80a 	bl	8006018 <HAL_GetTick>
 8008004:	4602      	mov	r2, r0
 8008006:	693b      	ldr	r3, [r7, #16]
 8008008:	1ad3      	subs	r3, r2, r3
 800800a:	2b02      	cmp	r3, #2
 800800c:	d901      	bls.n	8008012 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800800e:	2303      	movs	r3, #3
 8008010:	e167      	b.n	80082e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008012:	4b0b      	ldr	r3, [pc, #44]	@ (8008040 <HAL_RCC_OscConfig+0x240>)
 8008014:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008016:	f003 0302 	and.w	r3, r3, #2
 800801a:	2b00      	cmp	r3, #0
 800801c:	d0f0      	beq.n	8008000 <HAL_RCC_OscConfig+0x200>
 800801e:	e01b      	b.n	8008058 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008020:	4b09      	ldr	r3, [pc, #36]	@ (8008048 <HAL_RCC_OscConfig+0x248>)
 8008022:	2200      	movs	r2, #0
 8008024:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008026:	f7fd fff7 	bl	8006018 <HAL_GetTick>
 800802a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800802c:	e00e      	b.n	800804c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800802e:	f7fd fff3 	bl	8006018 <HAL_GetTick>
 8008032:	4602      	mov	r2, r0
 8008034:	693b      	ldr	r3, [r7, #16]
 8008036:	1ad3      	subs	r3, r2, r3
 8008038:	2b02      	cmp	r3, #2
 800803a:	d907      	bls.n	800804c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800803c:	2303      	movs	r3, #3
 800803e:	e150      	b.n	80082e2 <HAL_RCC_OscConfig+0x4e2>
 8008040:	40023800 	.word	0x40023800
 8008044:	42470000 	.word	0x42470000
 8008048:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800804c:	4b88      	ldr	r3, [pc, #544]	@ (8008270 <HAL_RCC_OscConfig+0x470>)
 800804e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008050:	f003 0302 	and.w	r3, r3, #2
 8008054:	2b00      	cmp	r3, #0
 8008056:	d1ea      	bne.n	800802e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f003 0304 	and.w	r3, r3, #4
 8008060:	2b00      	cmp	r3, #0
 8008062:	f000 8097 	beq.w	8008194 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008066:	2300      	movs	r3, #0
 8008068:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800806a:	4b81      	ldr	r3, [pc, #516]	@ (8008270 <HAL_RCC_OscConfig+0x470>)
 800806c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800806e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008072:	2b00      	cmp	r3, #0
 8008074:	d10f      	bne.n	8008096 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008076:	2300      	movs	r3, #0
 8008078:	60bb      	str	r3, [r7, #8]
 800807a:	4b7d      	ldr	r3, [pc, #500]	@ (8008270 <HAL_RCC_OscConfig+0x470>)
 800807c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800807e:	4a7c      	ldr	r2, [pc, #496]	@ (8008270 <HAL_RCC_OscConfig+0x470>)
 8008080:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008084:	6413      	str	r3, [r2, #64]	@ 0x40
 8008086:	4b7a      	ldr	r3, [pc, #488]	@ (8008270 <HAL_RCC_OscConfig+0x470>)
 8008088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800808a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800808e:	60bb      	str	r3, [r7, #8]
 8008090:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008092:	2301      	movs	r3, #1
 8008094:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008096:	4b77      	ldr	r3, [pc, #476]	@ (8008274 <HAL_RCC_OscConfig+0x474>)
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d118      	bne.n	80080d4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80080a2:	4b74      	ldr	r3, [pc, #464]	@ (8008274 <HAL_RCC_OscConfig+0x474>)
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	4a73      	ldr	r2, [pc, #460]	@ (8008274 <HAL_RCC_OscConfig+0x474>)
 80080a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80080ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80080ae:	f7fd ffb3 	bl	8006018 <HAL_GetTick>
 80080b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80080b4:	e008      	b.n	80080c8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80080b6:	f7fd ffaf 	bl	8006018 <HAL_GetTick>
 80080ba:	4602      	mov	r2, r0
 80080bc:	693b      	ldr	r3, [r7, #16]
 80080be:	1ad3      	subs	r3, r2, r3
 80080c0:	2b02      	cmp	r3, #2
 80080c2:	d901      	bls.n	80080c8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80080c4:	2303      	movs	r3, #3
 80080c6:	e10c      	b.n	80082e2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80080c8:	4b6a      	ldr	r3, [pc, #424]	@ (8008274 <HAL_RCC_OscConfig+0x474>)
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d0f0      	beq.n	80080b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	689b      	ldr	r3, [r3, #8]
 80080d8:	2b01      	cmp	r3, #1
 80080da:	d106      	bne.n	80080ea <HAL_RCC_OscConfig+0x2ea>
 80080dc:	4b64      	ldr	r3, [pc, #400]	@ (8008270 <HAL_RCC_OscConfig+0x470>)
 80080de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080e0:	4a63      	ldr	r2, [pc, #396]	@ (8008270 <HAL_RCC_OscConfig+0x470>)
 80080e2:	f043 0301 	orr.w	r3, r3, #1
 80080e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80080e8:	e01c      	b.n	8008124 <HAL_RCC_OscConfig+0x324>
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	689b      	ldr	r3, [r3, #8]
 80080ee:	2b05      	cmp	r3, #5
 80080f0:	d10c      	bne.n	800810c <HAL_RCC_OscConfig+0x30c>
 80080f2:	4b5f      	ldr	r3, [pc, #380]	@ (8008270 <HAL_RCC_OscConfig+0x470>)
 80080f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080f6:	4a5e      	ldr	r2, [pc, #376]	@ (8008270 <HAL_RCC_OscConfig+0x470>)
 80080f8:	f043 0304 	orr.w	r3, r3, #4
 80080fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80080fe:	4b5c      	ldr	r3, [pc, #368]	@ (8008270 <HAL_RCC_OscConfig+0x470>)
 8008100:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008102:	4a5b      	ldr	r2, [pc, #364]	@ (8008270 <HAL_RCC_OscConfig+0x470>)
 8008104:	f043 0301 	orr.w	r3, r3, #1
 8008108:	6713      	str	r3, [r2, #112]	@ 0x70
 800810a:	e00b      	b.n	8008124 <HAL_RCC_OscConfig+0x324>
 800810c:	4b58      	ldr	r3, [pc, #352]	@ (8008270 <HAL_RCC_OscConfig+0x470>)
 800810e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008110:	4a57      	ldr	r2, [pc, #348]	@ (8008270 <HAL_RCC_OscConfig+0x470>)
 8008112:	f023 0301 	bic.w	r3, r3, #1
 8008116:	6713      	str	r3, [r2, #112]	@ 0x70
 8008118:	4b55      	ldr	r3, [pc, #340]	@ (8008270 <HAL_RCC_OscConfig+0x470>)
 800811a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800811c:	4a54      	ldr	r2, [pc, #336]	@ (8008270 <HAL_RCC_OscConfig+0x470>)
 800811e:	f023 0304 	bic.w	r3, r3, #4
 8008122:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	689b      	ldr	r3, [r3, #8]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d015      	beq.n	8008158 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800812c:	f7fd ff74 	bl	8006018 <HAL_GetTick>
 8008130:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008132:	e00a      	b.n	800814a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008134:	f7fd ff70 	bl	8006018 <HAL_GetTick>
 8008138:	4602      	mov	r2, r0
 800813a:	693b      	ldr	r3, [r7, #16]
 800813c:	1ad3      	subs	r3, r2, r3
 800813e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008142:	4293      	cmp	r3, r2
 8008144:	d901      	bls.n	800814a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008146:	2303      	movs	r3, #3
 8008148:	e0cb      	b.n	80082e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800814a:	4b49      	ldr	r3, [pc, #292]	@ (8008270 <HAL_RCC_OscConfig+0x470>)
 800814c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800814e:	f003 0302 	and.w	r3, r3, #2
 8008152:	2b00      	cmp	r3, #0
 8008154:	d0ee      	beq.n	8008134 <HAL_RCC_OscConfig+0x334>
 8008156:	e014      	b.n	8008182 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008158:	f7fd ff5e 	bl	8006018 <HAL_GetTick>
 800815c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800815e:	e00a      	b.n	8008176 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008160:	f7fd ff5a 	bl	8006018 <HAL_GetTick>
 8008164:	4602      	mov	r2, r0
 8008166:	693b      	ldr	r3, [r7, #16]
 8008168:	1ad3      	subs	r3, r2, r3
 800816a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800816e:	4293      	cmp	r3, r2
 8008170:	d901      	bls.n	8008176 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008172:	2303      	movs	r3, #3
 8008174:	e0b5      	b.n	80082e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008176:	4b3e      	ldr	r3, [pc, #248]	@ (8008270 <HAL_RCC_OscConfig+0x470>)
 8008178:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800817a:	f003 0302 	and.w	r3, r3, #2
 800817e:	2b00      	cmp	r3, #0
 8008180:	d1ee      	bne.n	8008160 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008182:	7dfb      	ldrb	r3, [r7, #23]
 8008184:	2b01      	cmp	r3, #1
 8008186:	d105      	bne.n	8008194 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008188:	4b39      	ldr	r3, [pc, #228]	@ (8008270 <HAL_RCC_OscConfig+0x470>)
 800818a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800818c:	4a38      	ldr	r2, [pc, #224]	@ (8008270 <HAL_RCC_OscConfig+0x470>)
 800818e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008192:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	699b      	ldr	r3, [r3, #24]
 8008198:	2b00      	cmp	r3, #0
 800819a:	f000 80a1 	beq.w	80082e0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800819e:	4b34      	ldr	r3, [pc, #208]	@ (8008270 <HAL_RCC_OscConfig+0x470>)
 80081a0:	689b      	ldr	r3, [r3, #8]
 80081a2:	f003 030c 	and.w	r3, r3, #12
 80081a6:	2b08      	cmp	r3, #8
 80081a8:	d05c      	beq.n	8008264 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	699b      	ldr	r3, [r3, #24]
 80081ae:	2b02      	cmp	r3, #2
 80081b0:	d141      	bne.n	8008236 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80081b2:	4b31      	ldr	r3, [pc, #196]	@ (8008278 <HAL_RCC_OscConfig+0x478>)
 80081b4:	2200      	movs	r2, #0
 80081b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80081b8:	f7fd ff2e 	bl	8006018 <HAL_GetTick>
 80081bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80081be:	e008      	b.n	80081d2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80081c0:	f7fd ff2a 	bl	8006018 <HAL_GetTick>
 80081c4:	4602      	mov	r2, r0
 80081c6:	693b      	ldr	r3, [r7, #16]
 80081c8:	1ad3      	subs	r3, r2, r3
 80081ca:	2b02      	cmp	r3, #2
 80081cc:	d901      	bls.n	80081d2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80081ce:	2303      	movs	r3, #3
 80081d0:	e087      	b.n	80082e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80081d2:	4b27      	ldr	r3, [pc, #156]	@ (8008270 <HAL_RCC_OscConfig+0x470>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d1f0      	bne.n	80081c0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	69da      	ldr	r2, [r3, #28]
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6a1b      	ldr	r3, [r3, #32]
 80081e6:	431a      	orrs	r2, r3
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081ec:	019b      	lsls	r3, r3, #6
 80081ee:	431a      	orrs	r2, r3
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081f4:	085b      	lsrs	r3, r3, #1
 80081f6:	3b01      	subs	r3, #1
 80081f8:	041b      	lsls	r3, r3, #16
 80081fa:	431a      	orrs	r2, r3
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008200:	061b      	lsls	r3, r3, #24
 8008202:	491b      	ldr	r1, [pc, #108]	@ (8008270 <HAL_RCC_OscConfig+0x470>)
 8008204:	4313      	orrs	r3, r2
 8008206:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008208:	4b1b      	ldr	r3, [pc, #108]	@ (8008278 <HAL_RCC_OscConfig+0x478>)
 800820a:	2201      	movs	r2, #1
 800820c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800820e:	f7fd ff03 	bl	8006018 <HAL_GetTick>
 8008212:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008214:	e008      	b.n	8008228 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008216:	f7fd feff 	bl	8006018 <HAL_GetTick>
 800821a:	4602      	mov	r2, r0
 800821c:	693b      	ldr	r3, [r7, #16]
 800821e:	1ad3      	subs	r3, r2, r3
 8008220:	2b02      	cmp	r3, #2
 8008222:	d901      	bls.n	8008228 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008224:	2303      	movs	r3, #3
 8008226:	e05c      	b.n	80082e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008228:	4b11      	ldr	r3, [pc, #68]	@ (8008270 <HAL_RCC_OscConfig+0x470>)
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008230:	2b00      	cmp	r3, #0
 8008232:	d0f0      	beq.n	8008216 <HAL_RCC_OscConfig+0x416>
 8008234:	e054      	b.n	80082e0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008236:	4b10      	ldr	r3, [pc, #64]	@ (8008278 <HAL_RCC_OscConfig+0x478>)
 8008238:	2200      	movs	r2, #0
 800823a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800823c:	f7fd feec 	bl	8006018 <HAL_GetTick>
 8008240:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008242:	e008      	b.n	8008256 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008244:	f7fd fee8 	bl	8006018 <HAL_GetTick>
 8008248:	4602      	mov	r2, r0
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	1ad3      	subs	r3, r2, r3
 800824e:	2b02      	cmp	r3, #2
 8008250:	d901      	bls.n	8008256 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008252:	2303      	movs	r3, #3
 8008254:	e045      	b.n	80082e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008256:	4b06      	ldr	r3, [pc, #24]	@ (8008270 <HAL_RCC_OscConfig+0x470>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800825e:	2b00      	cmp	r3, #0
 8008260:	d1f0      	bne.n	8008244 <HAL_RCC_OscConfig+0x444>
 8008262:	e03d      	b.n	80082e0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	699b      	ldr	r3, [r3, #24]
 8008268:	2b01      	cmp	r3, #1
 800826a:	d107      	bne.n	800827c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800826c:	2301      	movs	r3, #1
 800826e:	e038      	b.n	80082e2 <HAL_RCC_OscConfig+0x4e2>
 8008270:	40023800 	.word	0x40023800
 8008274:	40007000 	.word	0x40007000
 8008278:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800827c:	4b1b      	ldr	r3, [pc, #108]	@ (80082ec <HAL_RCC_OscConfig+0x4ec>)
 800827e:	685b      	ldr	r3, [r3, #4]
 8008280:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	699b      	ldr	r3, [r3, #24]
 8008286:	2b01      	cmp	r3, #1
 8008288:	d028      	beq.n	80082dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008294:	429a      	cmp	r2, r3
 8008296:	d121      	bne.n	80082dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80082a2:	429a      	cmp	r2, r3
 80082a4:	d11a      	bne.n	80082dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80082a6:	68fa      	ldr	r2, [r7, #12]
 80082a8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80082ac:	4013      	ands	r3, r2
 80082ae:	687a      	ldr	r2, [r7, #4]
 80082b0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80082b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80082b4:	4293      	cmp	r3, r2
 80082b6:	d111      	bne.n	80082dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082c2:	085b      	lsrs	r3, r3, #1
 80082c4:	3b01      	subs	r3, #1
 80082c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80082c8:	429a      	cmp	r2, r3
 80082ca:	d107      	bne.n	80082dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80082d8:	429a      	cmp	r2, r3
 80082da:	d001      	beq.n	80082e0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80082dc:	2301      	movs	r3, #1
 80082de:	e000      	b.n	80082e2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80082e0:	2300      	movs	r3, #0
}
 80082e2:	4618      	mov	r0, r3
 80082e4:	3718      	adds	r7, #24
 80082e6:	46bd      	mov	sp, r7
 80082e8:	bd80      	pop	{r7, pc}
 80082ea:	bf00      	nop
 80082ec:	40023800 	.word	0x40023800

080082f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b084      	sub	sp, #16
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d101      	bne.n	8008304 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008300:	2301      	movs	r3, #1
 8008302:	e0cc      	b.n	800849e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008304:	4b68      	ldr	r3, [pc, #416]	@ (80084a8 <HAL_RCC_ClockConfig+0x1b8>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f003 0307 	and.w	r3, r3, #7
 800830c:	683a      	ldr	r2, [r7, #0]
 800830e:	429a      	cmp	r2, r3
 8008310:	d90c      	bls.n	800832c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008312:	4b65      	ldr	r3, [pc, #404]	@ (80084a8 <HAL_RCC_ClockConfig+0x1b8>)
 8008314:	683a      	ldr	r2, [r7, #0]
 8008316:	b2d2      	uxtb	r2, r2
 8008318:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800831a:	4b63      	ldr	r3, [pc, #396]	@ (80084a8 <HAL_RCC_ClockConfig+0x1b8>)
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f003 0307 	and.w	r3, r3, #7
 8008322:	683a      	ldr	r2, [r7, #0]
 8008324:	429a      	cmp	r2, r3
 8008326:	d001      	beq.n	800832c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008328:	2301      	movs	r3, #1
 800832a:	e0b8      	b.n	800849e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f003 0302 	and.w	r3, r3, #2
 8008334:	2b00      	cmp	r3, #0
 8008336:	d020      	beq.n	800837a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	f003 0304 	and.w	r3, r3, #4
 8008340:	2b00      	cmp	r3, #0
 8008342:	d005      	beq.n	8008350 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008344:	4b59      	ldr	r3, [pc, #356]	@ (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 8008346:	689b      	ldr	r3, [r3, #8]
 8008348:	4a58      	ldr	r2, [pc, #352]	@ (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 800834a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800834e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f003 0308 	and.w	r3, r3, #8
 8008358:	2b00      	cmp	r3, #0
 800835a:	d005      	beq.n	8008368 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800835c:	4b53      	ldr	r3, [pc, #332]	@ (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 800835e:	689b      	ldr	r3, [r3, #8]
 8008360:	4a52      	ldr	r2, [pc, #328]	@ (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 8008362:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8008366:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008368:	4b50      	ldr	r3, [pc, #320]	@ (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 800836a:	689b      	ldr	r3, [r3, #8]
 800836c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	689b      	ldr	r3, [r3, #8]
 8008374:	494d      	ldr	r1, [pc, #308]	@ (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 8008376:	4313      	orrs	r3, r2
 8008378:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f003 0301 	and.w	r3, r3, #1
 8008382:	2b00      	cmp	r3, #0
 8008384:	d044      	beq.n	8008410 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	2b01      	cmp	r3, #1
 800838c:	d107      	bne.n	800839e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800838e:	4b47      	ldr	r3, [pc, #284]	@ (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008396:	2b00      	cmp	r3, #0
 8008398:	d119      	bne.n	80083ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800839a:	2301      	movs	r3, #1
 800839c:	e07f      	b.n	800849e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	685b      	ldr	r3, [r3, #4]
 80083a2:	2b02      	cmp	r3, #2
 80083a4:	d003      	beq.n	80083ae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80083aa:	2b03      	cmp	r3, #3
 80083ac:	d107      	bne.n	80083be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80083ae:	4b3f      	ldr	r3, [pc, #252]	@ (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d109      	bne.n	80083ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80083ba:	2301      	movs	r3, #1
 80083bc:	e06f      	b.n	800849e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80083be:	4b3b      	ldr	r3, [pc, #236]	@ (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f003 0302 	and.w	r3, r3, #2
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d101      	bne.n	80083ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80083ca:	2301      	movs	r3, #1
 80083cc:	e067      	b.n	800849e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80083ce:	4b37      	ldr	r3, [pc, #220]	@ (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 80083d0:	689b      	ldr	r3, [r3, #8]
 80083d2:	f023 0203 	bic.w	r2, r3, #3
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	685b      	ldr	r3, [r3, #4]
 80083da:	4934      	ldr	r1, [pc, #208]	@ (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 80083dc:	4313      	orrs	r3, r2
 80083de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80083e0:	f7fd fe1a 	bl	8006018 <HAL_GetTick>
 80083e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80083e6:	e00a      	b.n	80083fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80083e8:	f7fd fe16 	bl	8006018 <HAL_GetTick>
 80083ec:	4602      	mov	r2, r0
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	1ad3      	subs	r3, r2, r3
 80083f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80083f6:	4293      	cmp	r3, r2
 80083f8:	d901      	bls.n	80083fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80083fa:	2303      	movs	r3, #3
 80083fc:	e04f      	b.n	800849e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80083fe:	4b2b      	ldr	r3, [pc, #172]	@ (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 8008400:	689b      	ldr	r3, [r3, #8]
 8008402:	f003 020c 	and.w	r2, r3, #12
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	685b      	ldr	r3, [r3, #4]
 800840a:	009b      	lsls	r3, r3, #2
 800840c:	429a      	cmp	r2, r3
 800840e:	d1eb      	bne.n	80083e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008410:	4b25      	ldr	r3, [pc, #148]	@ (80084a8 <HAL_RCC_ClockConfig+0x1b8>)
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f003 0307 	and.w	r3, r3, #7
 8008418:	683a      	ldr	r2, [r7, #0]
 800841a:	429a      	cmp	r2, r3
 800841c:	d20c      	bcs.n	8008438 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800841e:	4b22      	ldr	r3, [pc, #136]	@ (80084a8 <HAL_RCC_ClockConfig+0x1b8>)
 8008420:	683a      	ldr	r2, [r7, #0]
 8008422:	b2d2      	uxtb	r2, r2
 8008424:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008426:	4b20      	ldr	r3, [pc, #128]	@ (80084a8 <HAL_RCC_ClockConfig+0x1b8>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f003 0307 	and.w	r3, r3, #7
 800842e:	683a      	ldr	r2, [r7, #0]
 8008430:	429a      	cmp	r2, r3
 8008432:	d001      	beq.n	8008438 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008434:	2301      	movs	r3, #1
 8008436:	e032      	b.n	800849e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f003 0304 	and.w	r3, r3, #4
 8008440:	2b00      	cmp	r3, #0
 8008442:	d008      	beq.n	8008456 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008444:	4b19      	ldr	r3, [pc, #100]	@ (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 8008446:	689b      	ldr	r3, [r3, #8]
 8008448:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	68db      	ldr	r3, [r3, #12]
 8008450:	4916      	ldr	r1, [pc, #88]	@ (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 8008452:	4313      	orrs	r3, r2
 8008454:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f003 0308 	and.w	r3, r3, #8
 800845e:	2b00      	cmp	r3, #0
 8008460:	d009      	beq.n	8008476 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008462:	4b12      	ldr	r3, [pc, #72]	@ (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 8008464:	689b      	ldr	r3, [r3, #8]
 8008466:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	691b      	ldr	r3, [r3, #16]
 800846e:	00db      	lsls	r3, r3, #3
 8008470:	490e      	ldr	r1, [pc, #56]	@ (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 8008472:	4313      	orrs	r3, r2
 8008474:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008476:	f000 f821 	bl	80084bc <HAL_RCC_GetSysClockFreq>
 800847a:	4602      	mov	r2, r0
 800847c:	4b0b      	ldr	r3, [pc, #44]	@ (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 800847e:	689b      	ldr	r3, [r3, #8]
 8008480:	091b      	lsrs	r3, r3, #4
 8008482:	f003 030f 	and.w	r3, r3, #15
 8008486:	490a      	ldr	r1, [pc, #40]	@ (80084b0 <HAL_RCC_ClockConfig+0x1c0>)
 8008488:	5ccb      	ldrb	r3, [r1, r3]
 800848a:	fa22 f303 	lsr.w	r3, r2, r3
 800848e:	4a09      	ldr	r2, [pc, #36]	@ (80084b4 <HAL_RCC_ClockConfig+0x1c4>)
 8008490:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8008492:	4b09      	ldr	r3, [pc, #36]	@ (80084b8 <HAL_RCC_ClockConfig+0x1c8>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4618      	mov	r0, r3
 8008498:	f7fd fd7a 	bl	8005f90 <HAL_InitTick>

  return HAL_OK;
 800849c:	2300      	movs	r3, #0
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3710      	adds	r7, #16
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}
 80084a6:	bf00      	nop
 80084a8:	40023c00 	.word	0x40023c00
 80084ac:	40023800 	.word	0x40023800
 80084b0:	08013650 	.word	0x08013650
 80084b4:	2000028c 	.word	0x2000028c
 80084b8:	20000290 	.word	0x20000290

080084bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80084bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80084c0:	b090      	sub	sp, #64	@ 0x40
 80084c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80084c4:	2300      	movs	r3, #0
 80084c6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80084c8:	2300      	movs	r3, #0
 80084ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80084cc:	2300      	movs	r3, #0
 80084ce:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80084d0:	2300      	movs	r3, #0
 80084d2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80084d4:	4b59      	ldr	r3, [pc, #356]	@ (800863c <HAL_RCC_GetSysClockFreq+0x180>)
 80084d6:	689b      	ldr	r3, [r3, #8]
 80084d8:	f003 030c 	and.w	r3, r3, #12
 80084dc:	2b08      	cmp	r3, #8
 80084de:	d00d      	beq.n	80084fc <HAL_RCC_GetSysClockFreq+0x40>
 80084e0:	2b08      	cmp	r3, #8
 80084e2:	f200 80a1 	bhi.w	8008628 <HAL_RCC_GetSysClockFreq+0x16c>
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d002      	beq.n	80084f0 <HAL_RCC_GetSysClockFreq+0x34>
 80084ea:	2b04      	cmp	r3, #4
 80084ec:	d003      	beq.n	80084f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80084ee:	e09b      	b.n	8008628 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80084f0:	4b53      	ldr	r3, [pc, #332]	@ (8008640 <HAL_RCC_GetSysClockFreq+0x184>)
 80084f2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80084f4:	e09b      	b.n	800862e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80084f6:	4b53      	ldr	r3, [pc, #332]	@ (8008644 <HAL_RCC_GetSysClockFreq+0x188>)
 80084f8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80084fa:	e098      	b.n	800862e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80084fc:	4b4f      	ldr	r3, [pc, #316]	@ (800863c <HAL_RCC_GetSysClockFreq+0x180>)
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008504:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008506:	4b4d      	ldr	r3, [pc, #308]	@ (800863c <HAL_RCC_GetSysClockFreq+0x180>)
 8008508:	685b      	ldr	r3, [r3, #4]
 800850a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800850e:	2b00      	cmp	r3, #0
 8008510:	d028      	beq.n	8008564 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008512:	4b4a      	ldr	r3, [pc, #296]	@ (800863c <HAL_RCC_GetSysClockFreq+0x180>)
 8008514:	685b      	ldr	r3, [r3, #4]
 8008516:	099b      	lsrs	r3, r3, #6
 8008518:	2200      	movs	r2, #0
 800851a:	623b      	str	r3, [r7, #32]
 800851c:	627a      	str	r2, [r7, #36]	@ 0x24
 800851e:	6a3b      	ldr	r3, [r7, #32]
 8008520:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008524:	2100      	movs	r1, #0
 8008526:	4b47      	ldr	r3, [pc, #284]	@ (8008644 <HAL_RCC_GetSysClockFreq+0x188>)
 8008528:	fb03 f201 	mul.w	r2, r3, r1
 800852c:	2300      	movs	r3, #0
 800852e:	fb00 f303 	mul.w	r3, r0, r3
 8008532:	4413      	add	r3, r2
 8008534:	4a43      	ldr	r2, [pc, #268]	@ (8008644 <HAL_RCC_GetSysClockFreq+0x188>)
 8008536:	fba0 1202 	umull	r1, r2, r0, r2
 800853a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800853c:	460a      	mov	r2, r1
 800853e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8008540:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008542:	4413      	add	r3, r2
 8008544:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008546:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008548:	2200      	movs	r2, #0
 800854a:	61bb      	str	r3, [r7, #24]
 800854c:	61fa      	str	r2, [r7, #28]
 800854e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008552:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8008556:	f7f8 fb77 	bl	8000c48 <__aeabi_uldivmod>
 800855a:	4602      	mov	r2, r0
 800855c:	460b      	mov	r3, r1
 800855e:	4613      	mov	r3, r2
 8008560:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008562:	e053      	b.n	800860c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008564:	4b35      	ldr	r3, [pc, #212]	@ (800863c <HAL_RCC_GetSysClockFreq+0x180>)
 8008566:	685b      	ldr	r3, [r3, #4]
 8008568:	099b      	lsrs	r3, r3, #6
 800856a:	2200      	movs	r2, #0
 800856c:	613b      	str	r3, [r7, #16]
 800856e:	617a      	str	r2, [r7, #20]
 8008570:	693b      	ldr	r3, [r7, #16]
 8008572:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8008576:	f04f 0b00 	mov.w	fp, #0
 800857a:	4652      	mov	r2, sl
 800857c:	465b      	mov	r3, fp
 800857e:	f04f 0000 	mov.w	r0, #0
 8008582:	f04f 0100 	mov.w	r1, #0
 8008586:	0159      	lsls	r1, r3, #5
 8008588:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800858c:	0150      	lsls	r0, r2, #5
 800858e:	4602      	mov	r2, r0
 8008590:	460b      	mov	r3, r1
 8008592:	ebb2 080a 	subs.w	r8, r2, sl
 8008596:	eb63 090b 	sbc.w	r9, r3, fp
 800859a:	f04f 0200 	mov.w	r2, #0
 800859e:	f04f 0300 	mov.w	r3, #0
 80085a2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80085a6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80085aa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80085ae:	ebb2 0408 	subs.w	r4, r2, r8
 80085b2:	eb63 0509 	sbc.w	r5, r3, r9
 80085b6:	f04f 0200 	mov.w	r2, #0
 80085ba:	f04f 0300 	mov.w	r3, #0
 80085be:	00eb      	lsls	r3, r5, #3
 80085c0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80085c4:	00e2      	lsls	r2, r4, #3
 80085c6:	4614      	mov	r4, r2
 80085c8:	461d      	mov	r5, r3
 80085ca:	eb14 030a 	adds.w	r3, r4, sl
 80085ce:	603b      	str	r3, [r7, #0]
 80085d0:	eb45 030b 	adc.w	r3, r5, fp
 80085d4:	607b      	str	r3, [r7, #4]
 80085d6:	f04f 0200 	mov.w	r2, #0
 80085da:	f04f 0300 	mov.w	r3, #0
 80085de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80085e2:	4629      	mov	r1, r5
 80085e4:	028b      	lsls	r3, r1, #10
 80085e6:	4621      	mov	r1, r4
 80085e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80085ec:	4621      	mov	r1, r4
 80085ee:	028a      	lsls	r2, r1, #10
 80085f0:	4610      	mov	r0, r2
 80085f2:	4619      	mov	r1, r3
 80085f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085f6:	2200      	movs	r2, #0
 80085f8:	60bb      	str	r3, [r7, #8]
 80085fa:	60fa      	str	r2, [r7, #12]
 80085fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008600:	f7f8 fb22 	bl	8000c48 <__aeabi_uldivmod>
 8008604:	4602      	mov	r2, r0
 8008606:	460b      	mov	r3, r1
 8008608:	4613      	mov	r3, r2
 800860a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800860c:	4b0b      	ldr	r3, [pc, #44]	@ (800863c <HAL_RCC_GetSysClockFreq+0x180>)
 800860e:	685b      	ldr	r3, [r3, #4]
 8008610:	0c1b      	lsrs	r3, r3, #16
 8008612:	f003 0303 	and.w	r3, r3, #3
 8008616:	3301      	adds	r3, #1
 8008618:	005b      	lsls	r3, r3, #1
 800861a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800861c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800861e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008620:	fbb2 f3f3 	udiv	r3, r2, r3
 8008624:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008626:	e002      	b.n	800862e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008628:	4b05      	ldr	r3, [pc, #20]	@ (8008640 <HAL_RCC_GetSysClockFreq+0x184>)
 800862a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800862c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800862e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8008630:	4618      	mov	r0, r3
 8008632:	3740      	adds	r7, #64	@ 0x40
 8008634:	46bd      	mov	sp, r7
 8008636:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800863a:	bf00      	nop
 800863c:	40023800 	.word	0x40023800
 8008640:	00f42400 	.word	0x00f42400
 8008644:	017d7840 	.word	0x017d7840

08008648 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008648:	b480      	push	{r7}
 800864a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800864c:	4b03      	ldr	r3, [pc, #12]	@ (800865c <HAL_RCC_GetHCLKFreq+0x14>)
 800864e:	681b      	ldr	r3, [r3, #0]
}
 8008650:	4618      	mov	r0, r3
 8008652:	46bd      	mov	sp, r7
 8008654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008658:	4770      	bx	lr
 800865a:	bf00      	nop
 800865c:	2000028c 	.word	0x2000028c

08008660 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008664:	f7ff fff0 	bl	8008648 <HAL_RCC_GetHCLKFreq>
 8008668:	4602      	mov	r2, r0
 800866a:	4b05      	ldr	r3, [pc, #20]	@ (8008680 <HAL_RCC_GetPCLK1Freq+0x20>)
 800866c:	689b      	ldr	r3, [r3, #8]
 800866e:	0a9b      	lsrs	r3, r3, #10
 8008670:	f003 0307 	and.w	r3, r3, #7
 8008674:	4903      	ldr	r1, [pc, #12]	@ (8008684 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008676:	5ccb      	ldrb	r3, [r1, r3]
 8008678:	fa22 f303 	lsr.w	r3, r2, r3
}
 800867c:	4618      	mov	r0, r3
 800867e:	bd80      	pop	{r7, pc}
 8008680:	40023800 	.word	0x40023800
 8008684:	08013660 	.word	0x08013660

08008688 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008688:	b580      	push	{r7, lr}
 800868a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800868c:	f7ff ffdc 	bl	8008648 <HAL_RCC_GetHCLKFreq>
 8008690:	4602      	mov	r2, r0
 8008692:	4b05      	ldr	r3, [pc, #20]	@ (80086a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008694:	689b      	ldr	r3, [r3, #8]
 8008696:	0b5b      	lsrs	r3, r3, #13
 8008698:	f003 0307 	and.w	r3, r3, #7
 800869c:	4903      	ldr	r1, [pc, #12]	@ (80086ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800869e:	5ccb      	ldrb	r3, [r1, r3]
 80086a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80086a4:	4618      	mov	r0, r3
 80086a6:	bd80      	pop	{r7, pc}
 80086a8:	40023800 	.word	0x40023800
 80086ac:	08013660 	.word	0x08013660

080086b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b082      	sub	sp, #8
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d101      	bne.n	80086c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80086be:	2301      	movs	r3, #1
 80086c0:	e07b      	b.n	80087ba <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d108      	bne.n	80086dc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80086d2:	d009      	beq.n	80086e8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2200      	movs	r2, #0
 80086d8:	61da      	str	r2, [r3, #28]
 80086da:	e005      	b.n	80086e8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2200      	movs	r2, #0
 80086e0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2200      	movs	r2, #0
 80086e6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2200      	movs	r2, #0
 80086ec:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80086f4:	b2db      	uxtb	r3, r3
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d106      	bne.n	8008708 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2200      	movs	r2, #0
 80086fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008702:	6878      	ldr	r0, [r7, #4]
 8008704:	f7fd f8e0 	bl	80058c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2202      	movs	r2, #2
 800870c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	681a      	ldr	r2, [r3, #0]
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800871e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	685b      	ldr	r3, [r3, #4]
 8008724:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	689b      	ldr	r3, [r3, #8]
 800872c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008730:	431a      	orrs	r2, r3
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	68db      	ldr	r3, [r3, #12]
 8008736:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800873a:	431a      	orrs	r2, r3
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	691b      	ldr	r3, [r3, #16]
 8008740:	f003 0302 	and.w	r3, r3, #2
 8008744:	431a      	orrs	r2, r3
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	695b      	ldr	r3, [r3, #20]
 800874a:	f003 0301 	and.w	r3, r3, #1
 800874e:	431a      	orrs	r2, r3
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	699b      	ldr	r3, [r3, #24]
 8008754:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008758:	431a      	orrs	r2, r3
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	69db      	ldr	r3, [r3, #28]
 800875e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008762:	431a      	orrs	r2, r3
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	6a1b      	ldr	r3, [r3, #32]
 8008768:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800876c:	ea42 0103 	orr.w	r1, r2, r3
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008774:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	430a      	orrs	r2, r1
 800877e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	699b      	ldr	r3, [r3, #24]
 8008784:	0c1b      	lsrs	r3, r3, #16
 8008786:	f003 0104 	and.w	r1, r3, #4
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800878e:	f003 0210 	and.w	r2, r3, #16
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	430a      	orrs	r2, r1
 8008798:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	69da      	ldr	r2, [r3, #28]
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80087a8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2200      	movs	r2, #0
 80087ae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2201      	movs	r2, #1
 80087b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80087b8:	2300      	movs	r3, #0
}
 80087ba:	4618      	mov	r0, r3
 80087bc:	3708      	adds	r7, #8
 80087be:	46bd      	mov	sp, r7
 80087c0:	bd80      	pop	{r7, pc}

080087c2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80087c2:	b580      	push	{r7, lr}
 80087c4:	b088      	sub	sp, #32
 80087c6:	af00      	add	r7, sp, #0
 80087c8:	60f8      	str	r0, [r7, #12]
 80087ca:	60b9      	str	r1, [r7, #8]
 80087cc:	603b      	str	r3, [r7, #0]
 80087ce:	4613      	mov	r3, r2
 80087d0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80087d2:	f7fd fc21 	bl	8006018 <HAL_GetTick>
 80087d6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80087d8:	88fb      	ldrh	r3, [r7, #6]
 80087da:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80087e2:	b2db      	uxtb	r3, r3
 80087e4:	2b01      	cmp	r3, #1
 80087e6:	d001      	beq.n	80087ec <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80087e8:	2302      	movs	r3, #2
 80087ea:	e12a      	b.n	8008a42 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80087ec:	68bb      	ldr	r3, [r7, #8]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d002      	beq.n	80087f8 <HAL_SPI_Transmit+0x36>
 80087f2:	88fb      	ldrh	r3, [r7, #6]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d101      	bne.n	80087fc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80087f8:	2301      	movs	r3, #1
 80087fa:	e122      	b.n	8008a42 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008802:	2b01      	cmp	r3, #1
 8008804:	d101      	bne.n	800880a <HAL_SPI_Transmit+0x48>
 8008806:	2302      	movs	r3, #2
 8008808:	e11b      	b.n	8008a42 <HAL_SPI_Transmit+0x280>
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	2201      	movs	r2, #1
 800880e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	2203      	movs	r2, #3
 8008816:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	2200      	movs	r2, #0
 800881e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	68ba      	ldr	r2, [r7, #8]
 8008824:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	88fa      	ldrh	r2, [r7, #6]
 800882a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	88fa      	ldrh	r2, [r7, #6]
 8008830:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	2200      	movs	r2, #0
 8008836:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	2200      	movs	r2, #0
 800883c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	2200      	movs	r2, #0
 8008842:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	2200      	movs	r2, #0
 8008848:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	2200      	movs	r2, #0
 800884e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	689b      	ldr	r3, [r3, #8]
 8008854:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008858:	d10f      	bne.n	800887a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	681a      	ldr	r2, [r3, #0]
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008868:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	681a      	ldr	r2, [r3, #0]
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008878:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008884:	2b40      	cmp	r3, #64	@ 0x40
 8008886:	d007      	beq.n	8008898 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	681a      	ldr	r2, [r3, #0]
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008896:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	68db      	ldr	r3, [r3, #12]
 800889c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80088a0:	d152      	bne.n	8008948 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	685b      	ldr	r3, [r3, #4]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d002      	beq.n	80088b0 <HAL_SPI_Transmit+0xee>
 80088aa:	8b7b      	ldrh	r3, [r7, #26]
 80088ac:	2b01      	cmp	r3, #1
 80088ae:	d145      	bne.n	800893c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088b4:	881a      	ldrh	r2, [r3, #0]
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088c0:	1c9a      	adds	r2, r3, #2
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80088ca:	b29b      	uxth	r3, r3
 80088cc:	3b01      	subs	r3, #1
 80088ce:	b29a      	uxth	r2, r3
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80088d4:	e032      	b.n	800893c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	689b      	ldr	r3, [r3, #8]
 80088dc:	f003 0302 	and.w	r3, r3, #2
 80088e0:	2b02      	cmp	r3, #2
 80088e2:	d112      	bne.n	800890a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088e8:	881a      	ldrh	r2, [r3, #0]
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088f4:	1c9a      	adds	r2, r3, #2
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80088fe:	b29b      	uxth	r3, r3
 8008900:	3b01      	subs	r3, #1
 8008902:	b29a      	uxth	r2, r3
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	86da      	strh	r2, [r3, #54]	@ 0x36
 8008908:	e018      	b.n	800893c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800890a:	f7fd fb85 	bl	8006018 <HAL_GetTick>
 800890e:	4602      	mov	r2, r0
 8008910:	69fb      	ldr	r3, [r7, #28]
 8008912:	1ad3      	subs	r3, r2, r3
 8008914:	683a      	ldr	r2, [r7, #0]
 8008916:	429a      	cmp	r2, r3
 8008918:	d803      	bhi.n	8008922 <HAL_SPI_Transmit+0x160>
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008920:	d102      	bne.n	8008928 <HAL_SPI_Transmit+0x166>
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d109      	bne.n	800893c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	2201      	movs	r2, #1
 800892c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	2200      	movs	r2, #0
 8008934:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008938:	2303      	movs	r3, #3
 800893a:	e082      	b.n	8008a42 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008940:	b29b      	uxth	r3, r3
 8008942:	2b00      	cmp	r3, #0
 8008944:	d1c7      	bne.n	80088d6 <HAL_SPI_Transmit+0x114>
 8008946:	e053      	b.n	80089f0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	685b      	ldr	r3, [r3, #4]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d002      	beq.n	8008956 <HAL_SPI_Transmit+0x194>
 8008950:	8b7b      	ldrh	r3, [r7, #26]
 8008952:	2b01      	cmp	r3, #1
 8008954:	d147      	bne.n	80089e6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	330c      	adds	r3, #12
 8008960:	7812      	ldrb	r2, [r2, #0]
 8008962:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008968:	1c5a      	adds	r2, r3, #1
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008972:	b29b      	uxth	r3, r3
 8008974:	3b01      	subs	r3, #1
 8008976:	b29a      	uxth	r2, r3
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800897c:	e033      	b.n	80089e6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	689b      	ldr	r3, [r3, #8]
 8008984:	f003 0302 	and.w	r3, r3, #2
 8008988:	2b02      	cmp	r3, #2
 800898a:	d113      	bne.n	80089b4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	330c      	adds	r3, #12
 8008996:	7812      	ldrb	r2, [r2, #0]
 8008998:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800899e:	1c5a      	adds	r2, r3, #1
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80089a8:	b29b      	uxth	r3, r3
 80089aa:	3b01      	subs	r3, #1
 80089ac:	b29a      	uxth	r2, r3
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	86da      	strh	r2, [r3, #54]	@ 0x36
 80089b2:	e018      	b.n	80089e6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80089b4:	f7fd fb30 	bl	8006018 <HAL_GetTick>
 80089b8:	4602      	mov	r2, r0
 80089ba:	69fb      	ldr	r3, [r7, #28]
 80089bc:	1ad3      	subs	r3, r2, r3
 80089be:	683a      	ldr	r2, [r7, #0]
 80089c0:	429a      	cmp	r2, r3
 80089c2:	d803      	bhi.n	80089cc <HAL_SPI_Transmit+0x20a>
 80089c4:	683b      	ldr	r3, [r7, #0]
 80089c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089ca:	d102      	bne.n	80089d2 <HAL_SPI_Transmit+0x210>
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d109      	bne.n	80089e6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	2201      	movs	r2, #1
 80089d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	2200      	movs	r2, #0
 80089de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80089e2:	2303      	movs	r3, #3
 80089e4:	e02d      	b.n	8008a42 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80089ea:	b29b      	uxth	r3, r3
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d1c6      	bne.n	800897e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80089f0:	69fa      	ldr	r2, [r7, #28]
 80089f2:	6839      	ldr	r1, [r7, #0]
 80089f4:	68f8      	ldr	r0, [r7, #12]
 80089f6:	f000 fbd9 	bl	80091ac <SPI_EndRxTxTransaction>
 80089fa:	4603      	mov	r3, r0
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d002      	beq.n	8008a06 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	2220      	movs	r2, #32
 8008a04:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	689b      	ldr	r3, [r3, #8]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d10a      	bne.n	8008a24 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008a0e:	2300      	movs	r3, #0
 8008a10:	617b      	str	r3, [r7, #20]
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	68db      	ldr	r3, [r3, #12]
 8008a18:	617b      	str	r3, [r7, #20]
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	689b      	ldr	r3, [r3, #8]
 8008a20:	617b      	str	r3, [r7, #20]
 8008a22:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	2201      	movs	r2, #1
 8008a28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d001      	beq.n	8008a40 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	e000      	b.n	8008a42 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8008a40:	2300      	movs	r3, #0
  }
}
 8008a42:	4618      	mov	r0, r3
 8008a44:	3720      	adds	r7, #32
 8008a46:	46bd      	mov	sp, r7
 8008a48:	bd80      	pop	{r7, pc}

08008a4a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a4a:	b580      	push	{r7, lr}
 8008a4c:	b088      	sub	sp, #32
 8008a4e:	af02      	add	r7, sp, #8
 8008a50:	60f8      	str	r0, [r7, #12]
 8008a52:	60b9      	str	r1, [r7, #8]
 8008a54:	603b      	str	r3, [r7, #0]
 8008a56:	4613      	mov	r3, r2
 8008a58:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008a60:	b2db      	uxtb	r3, r3
 8008a62:	2b01      	cmp	r3, #1
 8008a64:	d001      	beq.n	8008a6a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8008a66:	2302      	movs	r3, #2
 8008a68:	e104      	b.n	8008c74 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	685b      	ldr	r3, [r3, #4]
 8008a6e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008a72:	d112      	bne.n	8008a9a <HAL_SPI_Receive+0x50>
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	689b      	ldr	r3, [r3, #8]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d10e      	bne.n	8008a9a <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	2204      	movs	r2, #4
 8008a80:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008a84:	88fa      	ldrh	r2, [r7, #6]
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	9300      	str	r3, [sp, #0]
 8008a8a:	4613      	mov	r3, r2
 8008a8c:	68ba      	ldr	r2, [r7, #8]
 8008a8e:	68b9      	ldr	r1, [r7, #8]
 8008a90:	68f8      	ldr	r0, [r7, #12]
 8008a92:	f000 f8f3 	bl	8008c7c <HAL_SPI_TransmitReceive>
 8008a96:	4603      	mov	r3, r0
 8008a98:	e0ec      	b.n	8008c74 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008a9a:	f7fd fabd 	bl	8006018 <HAL_GetTick>
 8008a9e:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8008aa0:	68bb      	ldr	r3, [r7, #8]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d002      	beq.n	8008aac <HAL_SPI_Receive+0x62>
 8008aa6:	88fb      	ldrh	r3, [r7, #6]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d101      	bne.n	8008ab0 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8008aac:	2301      	movs	r3, #1
 8008aae:	e0e1      	b.n	8008c74 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008ab6:	2b01      	cmp	r3, #1
 8008ab8:	d101      	bne.n	8008abe <HAL_SPI_Receive+0x74>
 8008aba:	2302      	movs	r3, #2
 8008abc:	e0da      	b.n	8008c74 <HAL_SPI_Receive+0x22a>
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	2201      	movs	r2, #1
 8008ac2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	2204      	movs	r2, #4
 8008aca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	68ba      	ldr	r2, [r7, #8]
 8008ad8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	88fa      	ldrh	r2, [r7, #6]
 8008ade:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	88fa      	ldrh	r2, [r7, #6]
 8008ae4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	2200      	movs	r2, #0
 8008aea:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	2200      	movs	r2, #0
 8008af0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	2200      	movs	r2, #0
 8008af6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	2200      	movs	r2, #0
 8008afc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	2200      	movs	r2, #0
 8008b02:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	689b      	ldr	r3, [r3, #8]
 8008b08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008b0c:	d10f      	bne.n	8008b2e <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	681a      	ldr	r2, [r3, #0]
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008b1c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	681a      	ldr	r2, [r3, #0]
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008b2c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b38:	2b40      	cmp	r3, #64	@ 0x40
 8008b3a:	d007      	beq.n	8008b4c <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	681a      	ldr	r2, [r3, #0]
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008b4a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	68db      	ldr	r3, [r3, #12]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d170      	bne.n	8008c36 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008b54:	e035      	b.n	8008bc2 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	689b      	ldr	r3, [r3, #8]
 8008b5c:	f003 0301 	and.w	r3, r3, #1
 8008b60:	2b01      	cmp	r3, #1
 8008b62:	d115      	bne.n	8008b90 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f103 020c 	add.w	r2, r3, #12
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b70:	7812      	ldrb	r2, [r2, #0]
 8008b72:	b2d2      	uxtb	r2, r2
 8008b74:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b7a:	1c5a      	adds	r2, r3, #1
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b84:	b29b      	uxth	r3, r3
 8008b86:	3b01      	subs	r3, #1
 8008b88:	b29a      	uxth	r2, r3
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008b8e:	e018      	b.n	8008bc2 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008b90:	f7fd fa42 	bl	8006018 <HAL_GetTick>
 8008b94:	4602      	mov	r2, r0
 8008b96:	697b      	ldr	r3, [r7, #20]
 8008b98:	1ad3      	subs	r3, r2, r3
 8008b9a:	683a      	ldr	r2, [r7, #0]
 8008b9c:	429a      	cmp	r2, r3
 8008b9e:	d803      	bhi.n	8008ba8 <HAL_SPI_Receive+0x15e>
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ba6:	d102      	bne.n	8008bae <HAL_SPI_Receive+0x164>
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d109      	bne.n	8008bc2 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	2201      	movs	r2, #1
 8008bb2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	2200      	movs	r2, #0
 8008bba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008bbe:	2303      	movs	r3, #3
 8008bc0:	e058      	b.n	8008c74 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008bc6:	b29b      	uxth	r3, r3
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d1c4      	bne.n	8008b56 <HAL_SPI_Receive+0x10c>
 8008bcc:	e038      	b.n	8008c40 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	689b      	ldr	r3, [r3, #8]
 8008bd4:	f003 0301 	and.w	r3, r3, #1
 8008bd8:	2b01      	cmp	r3, #1
 8008bda:	d113      	bne.n	8008c04 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	68da      	ldr	r2, [r3, #12]
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008be6:	b292      	uxth	r2, r2
 8008be8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bee:	1c9a      	adds	r2, r3, #2
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008bf8:	b29b      	uxth	r3, r3
 8008bfa:	3b01      	subs	r3, #1
 8008bfc:	b29a      	uxth	r2, r3
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008c02:	e018      	b.n	8008c36 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c04:	f7fd fa08 	bl	8006018 <HAL_GetTick>
 8008c08:	4602      	mov	r2, r0
 8008c0a:	697b      	ldr	r3, [r7, #20]
 8008c0c:	1ad3      	subs	r3, r2, r3
 8008c0e:	683a      	ldr	r2, [r7, #0]
 8008c10:	429a      	cmp	r2, r3
 8008c12:	d803      	bhi.n	8008c1c <HAL_SPI_Receive+0x1d2>
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c1a:	d102      	bne.n	8008c22 <HAL_SPI_Receive+0x1d8>
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d109      	bne.n	8008c36 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	2201      	movs	r2, #1
 8008c26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008c32:	2303      	movs	r3, #3
 8008c34:	e01e      	b.n	8008c74 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c3a:	b29b      	uxth	r3, r3
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d1c6      	bne.n	8008bce <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008c40:	697a      	ldr	r2, [r7, #20]
 8008c42:	6839      	ldr	r1, [r7, #0]
 8008c44:	68f8      	ldr	r0, [r7, #12]
 8008c46:	f000 fa4b 	bl	80090e0 <SPI_EndRxTransaction>
 8008c4a:	4603      	mov	r3, r0
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d002      	beq.n	8008c56 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	2220      	movs	r2, #32
 8008c54:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	2201      	movs	r2, #1
 8008c5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	2200      	movs	r2, #0
 8008c62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d001      	beq.n	8008c72 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8008c6e:	2301      	movs	r3, #1
 8008c70:	e000      	b.n	8008c74 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8008c72:	2300      	movs	r3, #0
  }
}
 8008c74:	4618      	mov	r0, r3
 8008c76:	3718      	adds	r7, #24
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	bd80      	pop	{r7, pc}

08008c7c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b08a      	sub	sp, #40	@ 0x28
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	60f8      	str	r0, [r7, #12]
 8008c84:	60b9      	str	r1, [r7, #8]
 8008c86:	607a      	str	r2, [r7, #4]
 8008c88:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008c8a:	2301      	movs	r3, #1
 8008c8c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008c8e:	f7fd f9c3 	bl	8006018 <HAL_GetTick>
 8008c92:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008c9a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	685b      	ldr	r3, [r3, #4]
 8008ca0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008ca2:	887b      	ldrh	r3, [r7, #2]
 8008ca4:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008ca6:	7ffb      	ldrb	r3, [r7, #31]
 8008ca8:	2b01      	cmp	r3, #1
 8008caa:	d00c      	beq.n	8008cc6 <HAL_SPI_TransmitReceive+0x4a>
 8008cac:	69bb      	ldr	r3, [r7, #24]
 8008cae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008cb2:	d106      	bne.n	8008cc2 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	689b      	ldr	r3, [r3, #8]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d102      	bne.n	8008cc2 <HAL_SPI_TransmitReceive+0x46>
 8008cbc:	7ffb      	ldrb	r3, [r7, #31]
 8008cbe:	2b04      	cmp	r3, #4
 8008cc0:	d001      	beq.n	8008cc6 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8008cc2:	2302      	movs	r3, #2
 8008cc4:	e17f      	b.n	8008fc6 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008cc6:	68bb      	ldr	r3, [r7, #8]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d005      	beq.n	8008cd8 <HAL_SPI_TransmitReceive+0x5c>
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d002      	beq.n	8008cd8 <HAL_SPI_TransmitReceive+0x5c>
 8008cd2:	887b      	ldrh	r3, [r7, #2]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d101      	bne.n	8008cdc <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8008cd8:	2301      	movs	r3, #1
 8008cda:	e174      	b.n	8008fc6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008ce2:	2b01      	cmp	r3, #1
 8008ce4:	d101      	bne.n	8008cea <HAL_SPI_TransmitReceive+0x6e>
 8008ce6:	2302      	movs	r3, #2
 8008ce8:	e16d      	b.n	8008fc6 <HAL_SPI_TransmitReceive+0x34a>
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	2201      	movs	r2, #1
 8008cee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008cf8:	b2db      	uxtb	r3, r3
 8008cfa:	2b04      	cmp	r3, #4
 8008cfc:	d003      	beq.n	8008d06 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	2205      	movs	r2, #5
 8008d02:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	2200      	movs	r2, #0
 8008d0a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	687a      	ldr	r2, [r7, #4]
 8008d10:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	887a      	ldrh	r2, [r7, #2]
 8008d16:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	887a      	ldrh	r2, [r7, #2]
 8008d1c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	68ba      	ldr	r2, [r7, #8]
 8008d22:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	887a      	ldrh	r2, [r7, #2]
 8008d28:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	887a      	ldrh	r2, [r7, #2]
 8008d2e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2200      	movs	r2, #0
 8008d34:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	2200      	movs	r2, #0
 8008d3a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d46:	2b40      	cmp	r3, #64	@ 0x40
 8008d48:	d007      	beq.n	8008d5a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	681a      	ldr	r2, [r3, #0]
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008d58:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	68db      	ldr	r3, [r3, #12]
 8008d5e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d62:	d17e      	bne.n	8008e62 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	685b      	ldr	r3, [r3, #4]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d002      	beq.n	8008d72 <HAL_SPI_TransmitReceive+0xf6>
 8008d6c:	8afb      	ldrh	r3, [r7, #22]
 8008d6e:	2b01      	cmp	r3, #1
 8008d70:	d16c      	bne.n	8008e4c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d76:	881a      	ldrh	r2, [r3, #0]
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d82:	1c9a      	adds	r2, r3, #2
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008d8c:	b29b      	uxth	r3, r3
 8008d8e:	3b01      	subs	r3, #1
 8008d90:	b29a      	uxth	r2, r3
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008d96:	e059      	b.n	8008e4c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	689b      	ldr	r3, [r3, #8]
 8008d9e:	f003 0302 	and.w	r3, r3, #2
 8008da2:	2b02      	cmp	r3, #2
 8008da4:	d11b      	bne.n	8008dde <HAL_SPI_TransmitReceive+0x162>
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008daa:	b29b      	uxth	r3, r3
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d016      	beq.n	8008dde <HAL_SPI_TransmitReceive+0x162>
 8008db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008db2:	2b01      	cmp	r3, #1
 8008db4:	d113      	bne.n	8008dde <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dba:	881a      	ldrh	r2, [r3, #0]
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dc6:	1c9a      	adds	r2, r3, #2
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008dd0:	b29b      	uxth	r3, r3
 8008dd2:	3b01      	subs	r3, #1
 8008dd4:	b29a      	uxth	r2, r3
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	689b      	ldr	r3, [r3, #8]
 8008de4:	f003 0301 	and.w	r3, r3, #1
 8008de8:	2b01      	cmp	r3, #1
 8008dea:	d119      	bne.n	8008e20 <HAL_SPI_TransmitReceive+0x1a4>
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008df0:	b29b      	uxth	r3, r3
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d014      	beq.n	8008e20 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	68da      	ldr	r2, [r3, #12]
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e00:	b292      	uxth	r2, r2
 8008e02:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e08:	1c9a      	adds	r2, r3, #2
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e12:	b29b      	uxth	r3, r3
 8008e14:	3b01      	subs	r3, #1
 8008e16:	b29a      	uxth	r2, r3
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008e1c:	2301      	movs	r3, #1
 8008e1e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008e20:	f7fd f8fa 	bl	8006018 <HAL_GetTick>
 8008e24:	4602      	mov	r2, r0
 8008e26:	6a3b      	ldr	r3, [r7, #32]
 8008e28:	1ad3      	subs	r3, r2, r3
 8008e2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e2c:	429a      	cmp	r2, r3
 8008e2e:	d80d      	bhi.n	8008e4c <HAL_SPI_TransmitReceive+0x1d0>
 8008e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e36:	d009      	beq.n	8008e4c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	2201      	movs	r2, #1
 8008e3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	2200      	movs	r2, #0
 8008e44:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008e48:	2303      	movs	r3, #3
 8008e4a:	e0bc      	b.n	8008fc6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008e50:	b29b      	uxth	r3, r3
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d1a0      	bne.n	8008d98 <HAL_SPI_TransmitReceive+0x11c>
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e5a:	b29b      	uxth	r3, r3
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d19b      	bne.n	8008d98 <HAL_SPI_TransmitReceive+0x11c>
 8008e60:	e082      	b.n	8008f68 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	685b      	ldr	r3, [r3, #4]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d002      	beq.n	8008e70 <HAL_SPI_TransmitReceive+0x1f4>
 8008e6a:	8afb      	ldrh	r3, [r7, #22]
 8008e6c:	2b01      	cmp	r3, #1
 8008e6e:	d171      	bne.n	8008f54 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	330c      	adds	r3, #12
 8008e7a:	7812      	ldrb	r2, [r2, #0]
 8008e7c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e82:	1c5a      	adds	r2, r3, #1
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008e8c:	b29b      	uxth	r3, r3
 8008e8e:	3b01      	subs	r3, #1
 8008e90:	b29a      	uxth	r2, r3
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008e96:	e05d      	b.n	8008f54 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	689b      	ldr	r3, [r3, #8]
 8008e9e:	f003 0302 	and.w	r3, r3, #2
 8008ea2:	2b02      	cmp	r3, #2
 8008ea4:	d11c      	bne.n	8008ee0 <HAL_SPI_TransmitReceive+0x264>
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008eaa:	b29b      	uxth	r3, r3
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d017      	beq.n	8008ee0 <HAL_SPI_TransmitReceive+0x264>
 8008eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eb2:	2b01      	cmp	r3, #1
 8008eb4:	d114      	bne.n	8008ee0 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	330c      	adds	r3, #12
 8008ec0:	7812      	ldrb	r2, [r2, #0]
 8008ec2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ec8:	1c5a      	adds	r2, r3, #1
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008ed2:	b29b      	uxth	r3, r3
 8008ed4:	3b01      	subs	r3, #1
 8008ed6:	b29a      	uxth	r2, r3
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008edc:	2300      	movs	r3, #0
 8008ede:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	689b      	ldr	r3, [r3, #8]
 8008ee6:	f003 0301 	and.w	r3, r3, #1
 8008eea:	2b01      	cmp	r3, #1
 8008eec:	d119      	bne.n	8008f22 <HAL_SPI_TransmitReceive+0x2a6>
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ef2:	b29b      	uxth	r3, r3
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d014      	beq.n	8008f22 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	68da      	ldr	r2, [r3, #12]
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f02:	b2d2      	uxtb	r2, r2
 8008f04:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f0a:	1c5a      	adds	r2, r3, #1
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f14:	b29b      	uxth	r3, r3
 8008f16:	3b01      	subs	r3, #1
 8008f18:	b29a      	uxth	r2, r3
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008f1e:	2301      	movs	r3, #1
 8008f20:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008f22:	f7fd f879 	bl	8006018 <HAL_GetTick>
 8008f26:	4602      	mov	r2, r0
 8008f28:	6a3b      	ldr	r3, [r7, #32]
 8008f2a:	1ad3      	subs	r3, r2, r3
 8008f2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f2e:	429a      	cmp	r2, r3
 8008f30:	d803      	bhi.n	8008f3a <HAL_SPI_TransmitReceive+0x2be>
 8008f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f38:	d102      	bne.n	8008f40 <HAL_SPI_TransmitReceive+0x2c4>
 8008f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d109      	bne.n	8008f54 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	2201      	movs	r2, #1
 8008f44:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008f50:	2303      	movs	r3, #3
 8008f52:	e038      	b.n	8008fc6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008f58:	b29b      	uxth	r3, r3
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d19c      	bne.n	8008e98 <HAL_SPI_TransmitReceive+0x21c>
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f62:	b29b      	uxth	r3, r3
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d197      	bne.n	8008e98 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008f68:	6a3a      	ldr	r2, [r7, #32]
 8008f6a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008f6c:	68f8      	ldr	r0, [r7, #12]
 8008f6e:	f000 f91d 	bl	80091ac <SPI_EndRxTxTransaction>
 8008f72:	4603      	mov	r3, r0
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d008      	beq.n	8008f8a <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	2220      	movs	r2, #32
 8008f7c:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	2200      	movs	r2, #0
 8008f82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8008f86:	2301      	movs	r3, #1
 8008f88:	e01d      	b.n	8008fc6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	689b      	ldr	r3, [r3, #8]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d10a      	bne.n	8008fa8 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008f92:	2300      	movs	r3, #0
 8008f94:	613b      	str	r3, [r7, #16]
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	68db      	ldr	r3, [r3, #12]
 8008f9c:	613b      	str	r3, [r7, #16]
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	689b      	ldr	r3, [r3, #8]
 8008fa4:	613b      	str	r3, [r7, #16]
 8008fa6:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	2201      	movs	r2, #1
 8008fac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d001      	beq.n	8008fc4 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8008fc0:	2301      	movs	r3, #1
 8008fc2:	e000      	b.n	8008fc6 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8008fc4:	2300      	movs	r3, #0
  }
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	3728      	adds	r7, #40	@ 0x28
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bd80      	pop	{r7, pc}
	...

08008fd0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008fd0:	b580      	push	{r7, lr}
 8008fd2:	b088      	sub	sp, #32
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	60f8      	str	r0, [r7, #12]
 8008fd8:	60b9      	str	r1, [r7, #8]
 8008fda:	603b      	str	r3, [r7, #0]
 8008fdc:	4613      	mov	r3, r2
 8008fde:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008fe0:	f7fd f81a 	bl	8006018 <HAL_GetTick>
 8008fe4:	4602      	mov	r2, r0
 8008fe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fe8:	1a9b      	subs	r3, r3, r2
 8008fea:	683a      	ldr	r2, [r7, #0]
 8008fec:	4413      	add	r3, r2
 8008fee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008ff0:	f7fd f812 	bl	8006018 <HAL_GetTick>
 8008ff4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008ff6:	4b39      	ldr	r3, [pc, #228]	@ (80090dc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	015b      	lsls	r3, r3, #5
 8008ffc:	0d1b      	lsrs	r3, r3, #20
 8008ffe:	69fa      	ldr	r2, [r7, #28]
 8009000:	fb02 f303 	mul.w	r3, r2, r3
 8009004:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009006:	e054      	b.n	80090b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800900e:	d050      	beq.n	80090b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009010:	f7fd f802 	bl	8006018 <HAL_GetTick>
 8009014:	4602      	mov	r2, r0
 8009016:	69bb      	ldr	r3, [r7, #24]
 8009018:	1ad3      	subs	r3, r2, r3
 800901a:	69fa      	ldr	r2, [r7, #28]
 800901c:	429a      	cmp	r2, r3
 800901e:	d902      	bls.n	8009026 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009020:	69fb      	ldr	r3, [r7, #28]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d13d      	bne.n	80090a2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	685a      	ldr	r2, [r3, #4]
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009034:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	685b      	ldr	r3, [r3, #4]
 800903a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800903e:	d111      	bne.n	8009064 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	689b      	ldr	r3, [r3, #8]
 8009044:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009048:	d004      	beq.n	8009054 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	689b      	ldr	r3, [r3, #8]
 800904e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009052:	d107      	bne.n	8009064 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	681a      	ldr	r2, [r3, #0]
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009062:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009068:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800906c:	d10f      	bne.n	800908e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	681a      	ldr	r2, [r3, #0]
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800907c:	601a      	str	r2, [r3, #0]
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	681a      	ldr	r2, [r3, #0]
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800908c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	2201      	movs	r2, #1
 8009092:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	2200      	movs	r2, #0
 800909a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800909e:	2303      	movs	r3, #3
 80090a0:	e017      	b.n	80090d2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80090a2:	697b      	ldr	r3, [r7, #20]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d101      	bne.n	80090ac <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80090a8:	2300      	movs	r3, #0
 80090aa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80090ac:	697b      	ldr	r3, [r7, #20]
 80090ae:	3b01      	subs	r3, #1
 80090b0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	689a      	ldr	r2, [r3, #8]
 80090b8:	68bb      	ldr	r3, [r7, #8]
 80090ba:	4013      	ands	r3, r2
 80090bc:	68ba      	ldr	r2, [r7, #8]
 80090be:	429a      	cmp	r2, r3
 80090c0:	bf0c      	ite	eq
 80090c2:	2301      	moveq	r3, #1
 80090c4:	2300      	movne	r3, #0
 80090c6:	b2db      	uxtb	r3, r3
 80090c8:	461a      	mov	r2, r3
 80090ca:	79fb      	ldrb	r3, [r7, #7]
 80090cc:	429a      	cmp	r2, r3
 80090ce:	d19b      	bne.n	8009008 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80090d0:	2300      	movs	r3, #0
}
 80090d2:	4618      	mov	r0, r3
 80090d4:	3720      	adds	r7, #32
 80090d6:	46bd      	mov	sp, r7
 80090d8:	bd80      	pop	{r7, pc}
 80090da:	bf00      	nop
 80090dc:	2000028c 	.word	0x2000028c

080090e0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b086      	sub	sp, #24
 80090e4:	af02      	add	r7, sp, #8
 80090e6:	60f8      	str	r0, [r7, #12]
 80090e8:	60b9      	str	r1, [r7, #8]
 80090ea:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	685b      	ldr	r3, [r3, #4]
 80090f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80090f4:	d111      	bne.n	800911a <SPI_EndRxTransaction+0x3a>
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	689b      	ldr	r3, [r3, #8]
 80090fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80090fe:	d004      	beq.n	800910a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	689b      	ldr	r3, [r3, #8]
 8009104:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009108:	d107      	bne.n	800911a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	681a      	ldr	r2, [r3, #0]
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009118:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	685b      	ldr	r3, [r3, #4]
 800911e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009122:	d12a      	bne.n	800917a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	689b      	ldr	r3, [r3, #8]
 8009128:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800912c:	d012      	beq.n	8009154 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	9300      	str	r3, [sp, #0]
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	2200      	movs	r2, #0
 8009136:	2180      	movs	r1, #128	@ 0x80
 8009138:	68f8      	ldr	r0, [r7, #12]
 800913a:	f7ff ff49 	bl	8008fd0 <SPI_WaitFlagStateUntilTimeout>
 800913e:	4603      	mov	r3, r0
 8009140:	2b00      	cmp	r3, #0
 8009142:	d02d      	beq.n	80091a0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009148:	f043 0220 	orr.w	r2, r3, #32
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8009150:	2303      	movs	r3, #3
 8009152:	e026      	b.n	80091a2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	9300      	str	r3, [sp, #0]
 8009158:	68bb      	ldr	r3, [r7, #8]
 800915a:	2200      	movs	r2, #0
 800915c:	2101      	movs	r1, #1
 800915e:	68f8      	ldr	r0, [r7, #12]
 8009160:	f7ff ff36 	bl	8008fd0 <SPI_WaitFlagStateUntilTimeout>
 8009164:	4603      	mov	r3, r0
 8009166:	2b00      	cmp	r3, #0
 8009168:	d01a      	beq.n	80091a0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800916e:	f043 0220 	orr.w	r2, r3, #32
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8009176:	2303      	movs	r3, #3
 8009178:	e013      	b.n	80091a2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	9300      	str	r3, [sp, #0]
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	2200      	movs	r2, #0
 8009182:	2101      	movs	r1, #1
 8009184:	68f8      	ldr	r0, [r7, #12]
 8009186:	f7ff ff23 	bl	8008fd0 <SPI_WaitFlagStateUntilTimeout>
 800918a:	4603      	mov	r3, r0
 800918c:	2b00      	cmp	r3, #0
 800918e:	d007      	beq.n	80091a0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009194:	f043 0220 	orr.w	r2, r3, #32
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800919c:	2303      	movs	r3, #3
 800919e:	e000      	b.n	80091a2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80091a0:	2300      	movs	r3, #0
}
 80091a2:	4618      	mov	r0, r3
 80091a4:	3710      	adds	r7, #16
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}
	...

080091ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b088      	sub	sp, #32
 80091b0:	af02      	add	r7, sp, #8
 80091b2:	60f8      	str	r0, [r7, #12]
 80091b4:	60b9      	str	r1, [r7, #8]
 80091b6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	9300      	str	r3, [sp, #0]
 80091bc:	68bb      	ldr	r3, [r7, #8]
 80091be:	2201      	movs	r2, #1
 80091c0:	2102      	movs	r1, #2
 80091c2:	68f8      	ldr	r0, [r7, #12]
 80091c4:	f7ff ff04 	bl	8008fd0 <SPI_WaitFlagStateUntilTimeout>
 80091c8:	4603      	mov	r3, r0
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d007      	beq.n	80091de <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80091d2:	f043 0220 	orr.w	r2, r3, #32
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80091da:	2303      	movs	r3, #3
 80091dc:	e032      	b.n	8009244 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80091de:	4b1b      	ldr	r3, [pc, #108]	@ (800924c <SPI_EndRxTxTransaction+0xa0>)
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	4a1b      	ldr	r2, [pc, #108]	@ (8009250 <SPI_EndRxTxTransaction+0xa4>)
 80091e4:	fba2 2303 	umull	r2, r3, r2, r3
 80091e8:	0d5b      	lsrs	r3, r3, #21
 80091ea:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80091ee:	fb02 f303 	mul.w	r3, r2, r3
 80091f2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	685b      	ldr	r3, [r3, #4]
 80091f8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80091fc:	d112      	bne.n	8009224 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	9300      	str	r3, [sp, #0]
 8009202:	68bb      	ldr	r3, [r7, #8]
 8009204:	2200      	movs	r2, #0
 8009206:	2180      	movs	r1, #128	@ 0x80
 8009208:	68f8      	ldr	r0, [r7, #12]
 800920a:	f7ff fee1 	bl	8008fd0 <SPI_WaitFlagStateUntilTimeout>
 800920e:	4603      	mov	r3, r0
 8009210:	2b00      	cmp	r3, #0
 8009212:	d016      	beq.n	8009242 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009218:	f043 0220 	orr.w	r2, r3, #32
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8009220:	2303      	movs	r3, #3
 8009222:	e00f      	b.n	8009244 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009224:	697b      	ldr	r3, [r7, #20]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d00a      	beq.n	8009240 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800922a:	697b      	ldr	r3, [r7, #20]
 800922c:	3b01      	subs	r3, #1
 800922e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	689b      	ldr	r3, [r3, #8]
 8009236:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800923a:	2b80      	cmp	r3, #128	@ 0x80
 800923c:	d0f2      	beq.n	8009224 <SPI_EndRxTxTransaction+0x78>
 800923e:	e000      	b.n	8009242 <SPI_EndRxTxTransaction+0x96>
        break;
 8009240:	bf00      	nop
  }

  return HAL_OK;
 8009242:	2300      	movs	r3, #0
}
 8009244:	4618      	mov	r0, r3
 8009246:	3718      	adds	r7, #24
 8009248:	46bd      	mov	sp, r7
 800924a:	bd80      	pop	{r7, pc}
 800924c:	2000028c 	.word	0x2000028c
 8009250:	165e9f81 	.word	0x165e9f81

08009254 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009254:	b580      	push	{r7, lr}
 8009256:	b082      	sub	sp, #8
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2b00      	cmp	r3, #0
 8009260:	d101      	bne.n	8009266 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009262:	2301      	movs	r3, #1
 8009264:	e041      	b.n	80092ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800926c:	b2db      	uxtb	r3, r3
 800926e:	2b00      	cmp	r3, #0
 8009270:	d106      	bne.n	8009280 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	2200      	movs	r2, #0
 8009276:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800927a:	6878      	ldr	r0, [r7, #4]
 800927c:	f7fc fb6c 	bl	8005958 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2202      	movs	r2, #2
 8009284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681a      	ldr	r2, [r3, #0]
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	3304      	adds	r3, #4
 8009290:	4619      	mov	r1, r3
 8009292:	4610      	mov	r0, r2
 8009294:	f000 fc60 	bl	8009b58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2201      	movs	r2, #1
 800929c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2201      	movs	r2, #1
 80092a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2201      	movs	r2, #1
 80092ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	2201      	movs	r2, #1
 80092b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2201      	movs	r2, #1
 80092bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	2201      	movs	r2, #1
 80092c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2201      	movs	r2, #1
 80092cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2201      	movs	r2, #1
 80092d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2201      	movs	r2, #1
 80092dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2201      	movs	r2, #1
 80092e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80092e8:	2300      	movs	r3, #0
}
 80092ea:	4618      	mov	r0, r3
 80092ec:	3708      	adds	r7, #8
 80092ee:	46bd      	mov	sp, r7
 80092f0:	bd80      	pop	{r7, pc}

080092f2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80092f2:	b580      	push	{r7, lr}
 80092f4:	b082      	sub	sp, #8
 80092f6:	af00      	add	r7, sp, #0
 80092f8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d101      	bne.n	8009304 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009300:	2301      	movs	r3, #1
 8009302:	e041      	b.n	8009388 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800930a:	b2db      	uxtb	r3, r3
 800930c:	2b00      	cmp	r3, #0
 800930e:	d106      	bne.n	800931e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	2200      	movs	r2, #0
 8009314:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009318:	6878      	ldr	r0, [r7, #4]
 800931a:	f000 f839 	bl	8009390 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	2202      	movs	r2, #2
 8009322:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681a      	ldr	r2, [r3, #0]
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	3304      	adds	r3, #4
 800932e:	4619      	mov	r1, r3
 8009330:	4610      	mov	r0, r2
 8009332:	f000 fc11 	bl	8009b58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	2201      	movs	r2, #1
 800933a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	2201      	movs	r2, #1
 8009342:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	2201      	movs	r2, #1
 800934a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	2201      	movs	r2, #1
 8009352:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	2201      	movs	r2, #1
 800935a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	2201      	movs	r2, #1
 8009362:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	2201      	movs	r2, #1
 800936a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2201      	movs	r2, #1
 8009372:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	2201      	movs	r2, #1
 800937a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	2201      	movs	r2, #1
 8009382:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009386:	2300      	movs	r3, #0
}
 8009388:	4618      	mov	r0, r3
 800938a:	3708      	adds	r7, #8
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}

08009390 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009390:	b480      	push	{r7}
 8009392:	b083      	sub	sp, #12
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009398:	bf00      	nop
 800939a:	370c      	adds	r7, #12
 800939c:	46bd      	mov	sp, r7
 800939e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a2:	4770      	bx	lr

080093a4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b084      	sub	sp, #16
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
 80093ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d109      	bne.n	80093c8 <HAL_TIM_PWM_Start+0x24>
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80093ba:	b2db      	uxtb	r3, r3
 80093bc:	2b01      	cmp	r3, #1
 80093be:	bf14      	ite	ne
 80093c0:	2301      	movne	r3, #1
 80093c2:	2300      	moveq	r3, #0
 80093c4:	b2db      	uxtb	r3, r3
 80093c6:	e022      	b.n	800940e <HAL_TIM_PWM_Start+0x6a>
 80093c8:	683b      	ldr	r3, [r7, #0]
 80093ca:	2b04      	cmp	r3, #4
 80093cc:	d109      	bne.n	80093e2 <HAL_TIM_PWM_Start+0x3e>
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80093d4:	b2db      	uxtb	r3, r3
 80093d6:	2b01      	cmp	r3, #1
 80093d8:	bf14      	ite	ne
 80093da:	2301      	movne	r3, #1
 80093dc:	2300      	moveq	r3, #0
 80093de:	b2db      	uxtb	r3, r3
 80093e0:	e015      	b.n	800940e <HAL_TIM_PWM_Start+0x6a>
 80093e2:	683b      	ldr	r3, [r7, #0]
 80093e4:	2b08      	cmp	r3, #8
 80093e6:	d109      	bne.n	80093fc <HAL_TIM_PWM_Start+0x58>
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80093ee:	b2db      	uxtb	r3, r3
 80093f0:	2b01      	cmp	r3, #1
 80093f2:	bf14      	ite	ne
 80093f4:	2301      	movne	r3, #1
 80093f6:	2300      	moveq	r3, #0
 80093f8:	b2db      	uxtb	r3, r3
 80093fa:	e008      	b.n	800940e <HAL_TIM_PWM_Start+0x6a>
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009402:	b2db      	uxtb	r3, r3
 8009404:	2b01      	cmp	r3, #1
 8009406:	bf14      	ite	ne
 8009408:	2301      	movne	r3, #1
 800940a:	2300      	moveq	r3, #0
 800940c:	b2db      	uxtb	r3, r3
 800940e:	2b00      	cmp	r3, #0
 8009410:	d001      	beq.n	8009416 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8009412:	2301      	movs	r3, #1
 8009414:	e07c      	b.n	8009510 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d104      	bne.n	8009426 <HAL_TIM_PWM_Start+0x82>
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	2202      	movs	r2, #2
 8009420:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009424:	e013      	b.n	800944e <HAL_TIM_PWM_Start+0xaa>
 8009426:	683b      	ldr	r3, [r7, #0]
 8009428:	2b04      	cmp	r3, #4
 800942a:	d104      	bne.n	8009436 <HAL_TIM_PWM_Start+0x92>
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2202      	movs	r2, #2
 8009430:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009434:	e00b      	b.n	800944e <HAL_TIM_PWM_Start+0xaa>
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	2b08      	cmp	r3, #8
 800943a:	d104      	bne.n	8009446 <HAL_TIM_PWM_Start+0xa2>
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2202      	movs	r2, #2
 8009440:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009444:	e003      	b.n	800944e <HAL_TIM_PWM_Start+0xaa>
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	2202      	movs	r2, #2
 800944a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	2201      	movs	r2, #1
 8009454:	6839      	ldr	r1, [r7, #0]
 8009456:	4618      	mov	r0, r3
 8009458:	f000 fe74 	bl	800a144 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	4a2d      	ldr	r2, [pc, #180]	@ (8009518 <HAL_TIM_PWM_Start+0x174>)
 8009462:	4293      	cmp	r3, r2
 8009464:	d004      	beq.n	8009470 <HAL_TIM_PWM_Start+0xcc>
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	4a2c      	ldr	r2, [pc, #176]	@ (800951c <HAL_TIM_PWM_Start+0x178>)
 800946c:	4293      	cmp	r3, r2
 800946e:	d101      	bne.n	8009474 <HAL_TIM_PWM_Start+0xd0>
 8009470:	2301      	movs	r3, #1
 8009472:	e000      	b.n	8009476 <HAL_TIM_PWM_Start+0xd2>
 8009474:	2300      	movs	r3, #0
 8009476:	2b00      	cmp	r3, #0
 8009478:	d007      	beq.n	800948a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009488:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	4a22      	ldr	r2, [pc, #136]	@ (8009518 <HAL_TIM_PWM_Start+0x174>)
 8009490:	4293      	cmp	r3, r2
 8009492:	d022      	beq.n	80094da <HAL_TIM_PWM_Start+0x136>
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800949c:	d01d      	beq.n	80094da <HAL_TIM_PWM_Start+0x136>
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	4a1f      	ldr	r2, [pc, #124]	@ (8009520 <HAL_TIM_PWM_Start+0x17c>)
 80094a4:	4293      	cmp	r3, r2
 80094a6:	d018      	beq.n	80094da <HAL_TIM_PWM_Start+0x136>
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	4a1d      	ldr	r2, [pc, #116]	@ (8009524 <HAL_TIM_PWM_Start+0x180>)
 80094ae:	4293      	cmp	r3, r2
 80094b0:	d013      	beq.n	80094da <HAL_TIM_PWM_Start+0x136>
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	4a1c      	ldr	r2, [pc, #112]	@ (8009528 <HAL_TIM_PWM_Start+0x184>)
 80094b8:	4293      	cmp	r3, r2
 80094ba:	d00e      	beq.n	80094da <HAL_TIM_PWM_Start+0x136>
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	4a16      	ldr	r2, [pc, #88]	@ (800951c <HAL_TIM_PWM_Start+0x178>)
 80094c2:	4293      	cmp	r3, r2
 80094c4:	d009      	beq.n	80094da <HAL_TIM_PWM_Start+0x136>
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	4a18      	ldr	r2, [pc, #96]	@ (800952c <HAL_TIM_PWM_Start+0x188>)
 80094cc:	4293      	cmp	r3, r2
 80094ce:	d004      	beq.n	80094da <HAL_TIM_PWM_Start+0x136>
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	4a16      	ldr	r2, [pc, #88]	@ (8009530 <HAL_TIM_PWM_Start+0x18c>)
 80094d6:	4293      	cmp	r3, r2
 80094d8:	d111      	bne.n	80094fe <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	689b      	ldr	r3, [r3, #8]
 80094e0:	f003 0307 	and.w	r3, r3, #7
 80094e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	2b06      	cmp	r3, #6
 80094ea:	d010      	beq.n	800950e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	681a      	ldr	r2, [r3, #0]
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	f042 0201 	orr.w	r2, r2, #1
 80094fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80094fc:	e007      	b.n	800950e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	681a      	ldr	r2, [r3, #0]
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	f042 0201 	orr.w	r2, r2, #1
 800950c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800950e:	2300      	movs	r3, #0
}
 8009510:	4618      	mov	r0, r3
 8009512:	3710      	adds	r7, #16
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}
 8009518:	40010000 	.word	0x40010000
 800951c:	40010400 	.word	0x40010400
 8009520:	40000400 	.word	0x40000400
 8009524:	40000800 	.word	0x40000800
 8009528:	40000c00 	.word	0x40000c00
 800952c:	40014000 	.word	0x40014000
 8009530:	40001800 	.word	0x40001800

08009534 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b082      	sub	sp, #8
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
 800953c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	2200      	movs	r2, #0
 8009544:	6839      	ldr	r1, [r7, #0]
 8009546:	4618      	mov	r0, r3
 8009548:	f000 fdfc 	bl	800a144 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	4a2e      	ldr	r2, [pc, #184]	@ (800960c <HAL_TIM_PWM_Stop+0xd8>)
 8009552:	4293      	cmp	r3, r2
 8009554:	d004      	beq.n	8009560 <HAL_TIM_PWM_Stop+0x2c>
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	4a2d      	ldr	r2, [pc, #180]	@ (8009610 <HAL_TIM_PWM_Stop+0xdc>)
 800955c:	4293      	cmp	r3, r2
 800955e:	d101      	bne.n	8009564 <HAL_TIM_PWM_Stop+0x30>
 8009560:	2301      	movs	r3, #1
 8009562:	e000      	b.n	8009566 <HAL_TIM_PWM_Stop+0x32>
 8009564:	2300      	movs	r3, #0
 8009566:	2b00      	cmp	r3, #0
 8009568:	d017      	beq.n	800959a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	6a1a      	ldr	r2, [r3, #32]
 8009570:	f241 1311 	movw	r3, #4369	@ 0x1111
 8009574:	4013      	ands	r3, r2
 8009576:	2b00      	cmp	r3, #0
 8009578:	d10f      	bne.n	800959a <HAL_TIM_PWM_Stop+0x66>
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	6a1a      	ldr	r2, [r3, #32]
 8009580:	f240 4344 	movw	r3, #1092	@ 0x444
 8009584:	4013      	ands	r3, r2
 8009586:	2b00      	cmp	r3, #0
 8009588:	d107      	bne.n	800959a <HAL_TIM_PWM_Stop+0x66>
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009598:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	6a1a      	ldr	r2, [r3, #32]
 80095a0:	f241 1311 	movw	r3, #4369	@ 0x1111
 80095a4:	4013      	ands	r3, r2
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d10f      	bne.n	80095ca <HAL_TIM_PWM_Stop+0x96>
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	6a1a      	ldr	r2, [r3, #32]
 80095b0:	f240 4344 	movw	r3, #1092	@ 0x444
 80095b4:	4013      	ands	r3, r2
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d107      	bne.n	80095ca <HAL_TIM_PWM_Stop+0x96>
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	681a      	ldr	r2, [r3, #0]
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	f022 0201 	bic.w	r2, r2, #1
 80095c8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80095ca:	683b      	ldr	r3, [r7, #0]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d104      	bne.n	80095da <HAL_TIM_PWM_Stop+0xa6>
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	2201      	movs	r2, #1
 80095d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80095d8:	e013      	b.n	8009602 <HAL_TIM_PWM_Stop+0xce>
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	2b04      	cmp	r3, #4
 80095de:	d104      	bne.n	80095ea <HAL_TIM_PWM_Stop+0xb6>
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2201      	movs	r2, #1
 80095e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80095e8:	e00b      	b.n	8009602 <HAL_TIM_PWM_Stop+0xce>
 80095ea:	683b      	ldr	r3, [r7, #0]
 80095ec:	2b08      	cmp	r3, #8
 80095ee:	d104      	bne.n	80095fa <HAL_TIM_PWM_Stop+0xc6>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	2201      	movs	r2, #1
 80095f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80095f8:	e003      	b.n	8009602 <HAL_TIM_PWM_Stop+0xce>
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2201      	movs	r2, #1
 80095fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8009602:	2300      	movs	r3, #0
}
 8009604:	4618      	mov	r0, r3
 8009606:	3708      	adds	r7, #8
 8009608:	46bd      	mov	sp, r7
 800960a:	bd80      	pop	{r7, pc}
 800960c:	40010000 	.word	0x40010000
 8009610:	40010400 	.word	0x40010400

08009614 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b084      	sub	sp, #16
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	68db      	ldr	r3, [r3, #12]
 8009622:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	691b      	ldr	r3, [r3, #16]
 800962a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800962c:	68bb      	ldr	r3, [r7, #8]
 800962e:	f003 0302 	and.w	r3, r3, #2
 8009632:	2b00      	cmp	r3, #0
 8009634:	d020      	beq.n	8009678 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	f003 0302 	and.w	r3, r3, #2
 800963c:	2b00      	cmp	r3, #0
 800963e:	d01b      	beq.n	8009678 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f06f 0202 	mvn.w	r2, #2
 8009648:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	2201      	movs	r2, #1
 800964e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	699b      	ldr	r3, [r3, #24]
 8009656:	f003 0303 	and.w	r3, r3, #3
 800965a:	2b00      	cmp	r3, #0
 800965c:	d003      	beq.n	8009666 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800965e:	6878      	ldr	r0, [r7, #4]
 8009660:	f000 fa5b 	bl	8009b1a <HAL_TIM_IC_CaptureCallback>
 8009664:	e005      	b.n	8009672 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009666:	6878      	ldr	r0, [r7, #4]
 8009668:	f000 fa4d 	bl	8009b06 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800966c:	6878      	ldr	r0, [r7, #4]
 800966e:	f000 fa5e 	bl	8009b2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	2200      	movs	r2, #0
 8009676:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009678:	68bb      	ldr	r3, [r7, #8]
 800967a:	f003 0304 	and.w	r3, r3, #4
 800967e:	2b00      	cmp	r3, #0
 8009680:	d020      	beq.n	80096c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	f003 0304 	and.w	r3, r3, #4
 8009688:	2b00      	cmp	r3, #0
 800968a:	d01b      	beq.n	80096c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	f06f 0204 	mvn.w	r2, #4
 8009694:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	2202      	movs	r2, #2
 800969a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	699b      	ldr	r3, [r3, #24]
 80096a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d003      	beq.n	80096b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80096aa:	6878      	ldr	r0, [r7, #4]
 80096ac:	f000 fa35 	bl	8009b1a <HAL_TIM_IC_CaptureCallback>
 80096b0:	e005      	b.n	80096be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	f000 fa27 	bl	8009b06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096b8:	6878      	ldr	r0, [r7, #4]
 80096ba:	f000 fa38 	bl	8009b2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	2200      	movs	r2, #0
 80096c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80096c4:	68bb      	ldr	r3, [r7, #8]
 80096c6:	f003 0308 	and.w	r3, r3, #8
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d020      	beq.n	8009710 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	f003 0308 	and.w	r3, r3, #8
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d01b      	beq.n	8009710 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f06f 0208 	mvn.w	r2, #8
 80096e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2204      	movs	r2, #4
 80096e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	69db      	ldr	r3, [r3, #28]
 80096ee:	f003 0303 	and.w	r3, r3, #3
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d003      	beq.n	80096fe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f000 fa0f 	bl	8009b1a <HAL_TIM_IC_CaptureCallback>
 80096fc:	e005      	b.n	800970a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f000 fa01 	bl	8009b06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009704:	6878      	ldr	r0, [r7, #4]
 8009706:	f000 fa12 	bl	8009b2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	2200      	movs	r2, #0
 800970e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009710:	68bb      	ldr	r3, [r7, #8]
 8009712:	f003 0310 	and.w	r3, r3, #16
 8009716:	2b00      	cmp	r3, #0
 8009718:	d020      	beq.n	800975c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	f003 0310 	and.w	r3, r3, #16
 8009720:	2b00      	cmp	r3, #0
 8009722:	d01b      	beq.n	800975c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	f06f 0210 	mvn.w	r2, #16
 800972c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	2208      	movs	r2, #8
 8009732:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	69db      	ldr	r3, [r3, #28]
 800973a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800973e:	2b00      	cmp	r3, #0
 8009740:	d003      	beq.n	800974a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009742:	6878      	ldr	r0, [r7, #4]
 8009744:	f000 f9e9 	bl	8009b1a <HAL_TIM_IC_CaptureCallback>
 8009748:	e005      	b.n	8009756 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800974a:	6878      	ldr	r0, [r7, #4]
 800974c:	f000 f9db 	bl	8009b06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009750:	6878      	ldr	r0, [r7, #4]
 8009752:	f000 f9ec 	bl	8009b2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	2200      	movs	r2, #0
 800975a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	f003 0301 	and.w	r3, r3, #1
 8009762:	2b00      	cmp	r3, #0
 8009764:	d00c      	beq.n	8009780 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	f003 0301 	and.w	r3, r3, #1
 800976c:	2b00      	cmp	r3, #0
 800976e:	d007      	beq.n	8009780 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	f06f 0201 	mvn.w	r2, #1
 8009778:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800977a:	6878      	ldr	r0, [r7, #4]
 800977c:	f7f8 fe32 	bl	80023e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8009780:	68bb      	ldr	r3, [r7, #8]
 8009782:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009786:	2b00      	cmp	r3, #0
 8009788:	d00c      	beq.n	80097a4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009790:	2b00      	cmp	r3, #0
 8009792:	d007      	beq.n	80097a4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800979c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800979e:	6878      	ldr	r0, [r7, #4]
 80097a0:	f000 fdce 	bl	800a340 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80097a4:	68bb      	ldr	r3, [r7, #8]
 80097a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d00c      	beq.n	80097c8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d007      	beq.n	80097c8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80097c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80097c2:	6878      	ldr	r0, [r7, #4]
 80097c4:	f000 f9bd 	bl	8009b42 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80097c8:	68bb      	ldr	r3, [r7, #8]
 80097ca:	f003 0320 	and.w	r3, r3, #32
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d00c      	beq.n	80097ec <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	f003 0320 	and.w	r3, r3, #32
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d007      	beq.n	80097ec <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f06f 0220 	mvn.w	r2, #32
 80097e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80097e6:	6878      	ldr	r0, [r7, #4]
 80097e8:	f000 fda0 	bl	800a32c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80097ec:	bf00      	nop
 80097ee:	3710      	adds	r7, #16
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bd80      	pop	{r7, pc}

080097f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b086      	sub	sp, #24
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	60f8      	str	r0, [r7, #12]
 80097fc:	60b9      	str	r1, [r7, #8]
 80097fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009800:	2300      	movs	r3, #0
 8009802:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800980a:	2b01      	cmp	r3, #1
 800980c:	d101      	bne.n	8009812 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800980e:	2302      	movs	r3, #2
 8009810:	e0ae      	b.n	8009970 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	2201      	movs	r2, #1
 8009816:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	2b0c      	cmp	r3, #12
 800981e:	f200 809f 	bhi.w	8009960 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009822:	a201      	add	r2, pc, #4	@ (adr r2, 8009828 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009828:	0800985d 	.word	0x0800985d
 800982c:	08009961 	.word	0x08009961
 8009830:	08009961 	.word	0x08009961
 8009834:	08009961 	.word	0x08009961
 8009838:	0800989d 	.word	0x0800989d
 800983c:	08009961 	.word	0x08009961
 8009840:	08009961 	.word	0x08009961
 8009844:	08009961 	.word	0x08009961
 8009848:	080098df 	.word	0x080098df
 800984c:	08009961 	.word	0x08009961
 8009850:	08009961 	.word	0x08009961
 8009854:	08009961 	.word	0x08009961
 8009858:	0800991f 	.word	0x0800991f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	68b9      	ldr	r1, [r7, #8]
 8009862:	4618      	mov	r0, r3
 8009864:	f000 fa24 	bl	8009cb0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	699a      	ldr	r2, [r3, #24]
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	f042 0208 	orr.w	r2, r2, #8
 8009876:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	699a      	ldr	r2, [r3, #24]
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	f022 0204 	bic.w	r2, r2, #4
 8009886:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	6999      	ldr	r1, [r3, #24]
 800988e:	68bb      	ldr	r3, [r7, #8]
 8009890:	691a      	ldr	r2, [r3, #16]
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	430a      	orrs	r2, r1
 8009898:	619a      	str	r2, [r3, #24]
      break;
 800989a:	e064      	b.n	8009966 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	68b9      	ldr	r1, [r7, #8]
 80098a2:	4618      	mov	r0, r3
 80098a4:	f000 fa74 	bl	8009d90 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	699a      	ldr	r2, [r3, #24]
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80098b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	699a      	ldr	r2, [r3, #24]
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80098c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	6999      	ldr	r1, [r3, #24]
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	691b      	ldr	r3, [r3, #16]
 80098d2:	021a      	lsls	r2, r3, #8
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	430a      	orrs	r2, r1
 80098da:	619a      	str	r2, [r3, #24]
      break;
 80098dc:	e043      	b.n	8009966 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	68b9      	ldr	r1, [r7, #8]
 80098e4:	4618      	mov	r0, r3
 80098e6:	f000 fac9 	bl	8009e7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	69da      	ldr	r2, [r3, #28]
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	f042 0208 	orr.w	r2, r2, #8
 80098f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	69da      	ldr	r2, [r3, #28]
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	f022 0204 	bic.w	r2, r2, #4
 8009908:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	69d9      	ldr	r1, [r3, #28]
 8009910:	68bb      	ldr	r3, [r7, #8]
 8009912:	691a      	ldr	r2, [r3, #16]
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	430a      	orrs	r2, r1
 800991a:	61da      	str	r2, [r3, #28]
      break;
 800991c:	e023      	b.n	8009966 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	68b9      	ldr	r1, [r7, #8]
 8009924:	4618      	mov	r0, r3
 8009926:	f000 fb1d 	bl	8009f64 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	69da      	ldr	r2, [r3, #28]
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009938:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	69da      	ldr	r2, [r3, #28]
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009948:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	69d9      	ldr	r1, [r3, #28]
 8009950:	68bb      	ldr	r3, [r7, #8]
 8009952:	691b      	ldr	r3, [r3, #16]
 8009954:	021a      	lsls	r2, r3, #8
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	430a      	orrs	r2, r1
 800995c:	61da      	str	r2, [r3, #28]
      break;
 800995e:	e002      	b.n	8009966 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009960:	2301      	movs	r3, #1
 8009962:	75fb      	strb	r3, [r7, #23]
      break;
 8009964:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	2200      	movs	r2, #0
 800996a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800996e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009970:	4618      	mov	r0, r3
 8009972:	3718      	adds	r7, #24
 8009974:	46bd      	mov	sp, r7
 8009976:	bd80      	pop	{r7, pc}

08009978 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b084      	sub	sp, #16
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
 8009980:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009982:	2300      	movs	r3, #0
 8009984:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800998c:	2b01      	cmp	r3, #1
 800998e:	d101      	bne.n	8009994 <HAL_TIM_ConfigClockSource+0x1c>
 8009990:	2302      	movs	r3, #2
 8009992:	e0b4      	b.n	8009afe <HAL_TIM_ConfigClockSource+0x186>
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2201      	movs	r2, #1
 8009998:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2202      	movs	r2, #2
 80099a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	689b      	ldr	r3, [r3, #8]
 80099aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80099b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80099b4:	68bb      	ldr	r3, [r7, #8]
 80099b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80099ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	68ba      	ldr	r2, [r7, #8]
 80099c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80099c4:	683b      	ldr	r3, [r7, #0]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80099cc:	d03e      	beq.n	8009a4c <HAL_TIM_ConfigClockSource+0xd4>
 80099ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80099d2:	f200 8087 	bhi.w	8009ae4 <HAL_TIM_ConfigClockSource+0x16c>
 80099d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80099da:	f000 8086 	beq.w	8009aea <HAL_TIM_ConfigClockSource+0x172>
 80099de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80099e2:	d87f      	bhi.n	8009ae4 <HAL_TIM_ConfigClockSource+0x16c>
 80099e4:	2b70      	cmp	r3, #112	@ 0x70
 80099e6:	d01a      	beq.n	8009a1e <HAL_TIM_ConfigClockSource+0xa6>
 80099e8:	2b70      	cmp	r3, #112	@ 0x70
 80099ea:	d87b      	bhi.n	8009ae4 <HAL_TIM_ConfigClockSource+0x16c>
 80099ec:	2b60      	cmp	r3, #96	@ 0x60
 80099ee:	d050      	beq.n	8009a92 <HAL_TIM_ConfigClockSource+0x11a>
 80099f0:	2b60      	cmp	r3, #96	@ 0x60
 80099f2:	d877      	bhi.n	8009ae4 <HAL_TIM_ConfigClockSource+0x16c>
 80099f4:	2b50      	cmp	r3, #80	@ 0x50
 80099f6:	d03c      	beq.n	8009a72 <HAL_TIM_ConfigClockSource+0xfa>
 80099f8:	2b50      	cmp	r3, #80	@ 0x50
 80099fa:	d873      	bhi.n	8009ae4 <HAL_TIM_ConfigClockSource+0x16c>
 80099fc:	2b40      	cmp	r3, #64	@ 0x40
 80099fe:	d058      	beq.n	8009ab2 <HAL_TIM_ConfigClockSource+0x13a>
 8009a00:	2b40      	cmp	r3, #64	@ 0x40
 8009a02:	d86f      	bhi.n	8009ae4 <HAL_TIM_ConfigClockSource+0x16c>
 8009a04:	2b30      	cmp	r3, #48	@ 0x30
 8009a06:	d064      	beq.n	8009ad2 <HAL_TIM_ConfigClockSource+0x15a>
 8009a08:	2b30      	cmp	r3, #48	@ 0x30
 8009a0a:	d86b      	bhi.n	8009ae4 <HAL_TIM_ConfigClockSource+0x16c>
 8009a0c:	2b20      	cmp	r3, #32
 8009a0e:	d060      	beq.n	8009ad2 <HAL_TIM_ConfigClockSource+0x15a>
 8009a10:	2b20      	cmp	r3, #32
 8009a12:	d867      	bhi.n	8009ae4 <HAL_TIM_ConfigClockSource+0x16c>
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d05c      	beq.n	8009ad2 <HAL_TIM_ConfigClockSource+0x15a>
 8009a18:	2b10      	cmp	r3, #16
 8009a1a:	d05a      	beq.n	8009ad2 <HAL_TIM_ConfigClockSource+0x15a>
 8009a1c:	e062      	b.n	8009ae4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009a22:	683b      	ldr	r3, [r7, #0]
 8009a24:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009a2a:	683b      	ldr	r3, [r7, #0]
 8009a2c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009a2e:	f000 fb69 	bl	800a104 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	689b      	ldr	r3, [r3, #8]
 8009a38:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009a3a:	68bb      	ldr	r3, [r7, #8]
 8009a3c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009a40:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	68ba      	ldr	r2, [r7, #8]
 8009a48:	609a      	str	r2, [r3, #8]
      break;
 8009a4a:	e04f      	b.n	8009aec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009a58:	683b      	ldr	r3, [r7, #0]
 8009a5a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009a5c:	f000 fb52 	bl	800a104 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	689a      	ldr	r2, [r3, #8]
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009a6e:	609a      	str	r2, [r3, #8]
      break;
 8009a70:	e03c      	b.n	8009aec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009a7a:	683b      	ldr	r3, [r7, #0]
 8009a7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009a7e:	461a      	mov	r2, r3
 8009a80:	f000 fac6 	bl	800a010 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	2150      	movs	r1, #80	@ 0x50
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	f000 fb1f 	bl	800a0ce <TIM_ITRx_SetConfig>
      break;
 8009a90:	e02c      	b.n	8009aec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009a9a:	683b      	ldr	r3, [r7, #0]
 8009a9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009a9e:	461a      	mov	r2, r3
 8009aa0:	f000 fae5 	bl	800a06e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	2160      	movs	r1, #96	@ 0x60
 8009aaa:	4618      	mov	r0, r3
 8009aac:	f000 fb0f 	bl	800a0ce <TIM_ITRx_SetConfig>
      break;
 8009ab0:	e01c      	b.n	8009aec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009aba:	683b      	ldr	r3, [r7, #0]
 8009abc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009abe:	461a      	mov	r2, r3
 8009ac0:	f000 faa6 	bl	800a010 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	2140      	movs	r1, #64	@ 0x40
 8009aca:	4618      	mov	r0, r3
 8009acc:	f000 faff 	bl	800a0ce <TIM_ITRx_SetConfig>
      break;
 8009ad0:	e00c      	b.n	8009aec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681a      	ldr	r2, [r3, #0]
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	4619      	mov	r1, r3
 8009adc:	4610      	mov	r0, r2
 8009ade:	f000 faf6 	bl	800a0ce <TIM_ITRx_SetConfig>
      break;
 8009ae2:	e003      	b.n	8009aec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009ae4:	2301      	movs	r3, #1
 8009ae6:	73fb      	strb	r3, [r7, #15]
      break;
 8009ae8:	e000      	b.n	8009aec <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009aea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	2201      	movs	r2, #1
 8009af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2200      	movs	r2, #0
 8009af8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009afe:	4618      	mov	r0, r3
 8009b00:	3710      	adds	r7, #16
 8009b02:	46bd      	mov	sp, r7
 8009b04:	bd80      	pop	{r7, pc}

08009b06 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009b06:	b480      	push	{r7}
 8009b08:	b083      	sub	sp, #12
 8009b0a:	af00      	add	r7, sp, #0
 8009b0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009b0e:	bf00      	nop
 8009b10:	370c      	adds	r7, #12
 8009b12:	46bd      	mov	sp, r7
 8009b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b18:	4770      	bx	lr

08009b1a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009b1a:	b480      	push	{r7}
 8009b1c:	b083      	sub	sp, #12
 8009b1e:	af00      	add	r7, sp, #0
 8009b20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009b22:	bf00      	nop
 8009b24:	370c      	adds	r7, #12
 8009b26:	46bd      	mov	sp, r7
 8009b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2c:	4770      	bx	lr

08009b2e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009b2e:	b480      	push	{r7}
 8009b30:	b083      	sub	sp, #12
 8009b32:	af00      	add	r7, sp, #0
 8009b34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009b36:	bf00      	nop
 8009b38:	370c      	adds	r7, #12
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b40:	4770      	bx	lr

08009b42 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009b42:	b480      	push	{r7}
 8009b44:	b083      	sub	sp, #12
 8009b46:	af00      	add	r7, sp, #0
 8009b48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009b4a:	bf00      	nop
 8009b4c:	370c      	adds	r7, #12
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b54:	4770      	bx	lr
	...

08009b58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009b58:	b480      	push	{r7}
 8009b5a:	b085      	sub	sp, #20
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	6078      	str	r0, [r7, #4]
 8009b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	4a46      	ldr	r2, [pc, #280]	@ (8009c84 <TIM_Base_SetConfig+0x12c>)
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	d013      	beq.n	8009b98 <TIM_Base_SetConfig+0x40>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b76:	d00f      	beq.n	8009b98 <TIM_Base_SetConfig+0x40>
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	4a43      	ldr	r2, [pc, #268]	@ (8009c88 <TIM_Base_SetConfig+0x130>)
 8009b7c:	4293      	cmp	r3, r2
 8009b7e:	d00b      	beq.n	8009b98 <TIM_Base_SetConfig+0x40>
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	4a42      	ldr	r2, [pc, #264]	@ (8009c8c <TIM_Base_SetConfig+0x134>)
 8009b84:	4293      	cmp	r3, r2
 8009b86:	d007      	beq.n	8009b98 <TIM_Base_SetConfig+0x40>
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	4a41      	ldr	r2, [pc, #260]	@ (8009c90 <TIM_Base_SetConfig+0x138>)
 8009b8c:	4293      	cmp	r3, r2
 8009b8e:	d003      	beq.n	8009b98 <TIM_Base_SetConfig+0x40>
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	4a40      	ldr	r2, [pc, #256]	@ (8009c94 <TIM_Base_SetConfig+0x13c>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d108      	bne.n	8009baa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009ba0:	683b      	ldr	r3, [r7, #0]
 8009ba2:	685b      	ldr	r3, [r3, #4]
 8009ba4:	68fa      	ldr	r2, [r7, #12]
 8009ba6:	4313      	orrs	r3, r2
 8009ba8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	4a35      	ldr	r2, [pc, #212]	@ (8009c84 <TIM_Base_SetConfig+0x12c>)
 8009bae:	4293      	cmp	r3, r2
 8009bb0:	d02b      	beq.n	8009c0a <TIM_Base_SetConfig+0xb2>
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009bb8:	d027      	beq.n	8009c0a <TIM_Base_SetConfig+0xb2>
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	4a32      	ldr	r2, [pc, #200]	@ (8009c88 <TIM_Base_SetConfig+0x130>)
 8009bbe:	4293      	cmp	r3, r2
 8009bc0:	d023      	beq.n	8009c0a <TIM_Base_SetConfig+0xb2>
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	4a31      	ldr	r2, [pc, #196]	@ (8009c8c <TIM_Base_SetConfig+0x134>)
 8009bc6:	4293      	cmp	r3, r2
 8009bc8:	d01f      	beq.n	8009c0a <TIM_Base_SetConfig+0xb2>
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	4a30      	ldr	r2, [pc, #192]	@ (8009c90 <TIM_Base_SetConfig+0x138>)
 8009bce:	4293      	cmp	r3, r2
 8009bd0:	d01b      	beq.n	8009c0a <TIM_Base_SetConfig+0xb2>
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	4a2f      	ldr	r2, [pc, #188]	@ (8009c94 <TIM_Base_SetConfig+0x13c>)
 8009bd6:	4293      	cmp	r3, r2
 8009bd8:	d017      	beq.n	8009c0a <TIM_Base_SetConfig+0xb2>
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	4a2e      	ldr	r2, [pc, #184]	@ (8009c98 <TIM_Base_SetConfig+0x140>)
 8009bde:	4293      	cmp	r3, r2
 8009be0:	d013      	beq.n	8009c0a <TIM_Base_SetConfig+0xb2>
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	4a2d      	ldr	r2, [pc, #180]	@ (8009c9c <TIM_Base_SetConfig+0x144>)
 8009be6:	4293      	cmp	r3, r2
 8009be8:	d00f      	beq.n	8009c0a <TIM_Base_SetConfig+0xb2>
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	4a2c      	ldr	r2, [pc, #176]	@ (8009ca0 <TIM_Base_SetConfig+0x148>)
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d00b      	beq.n	8009c0a <TIM_Base_SetConfig+0xb2>
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	4a2b      	ldr	r2, [pc, #172]	@ (8009ca4 <TIM_Base_SetConfig+0x14c>)
 8009bf6:	4293      	cmp	r3, r2
 8009bf8:	d007      	beq.n	8009c0a <TIM_Base_SetConfig+0xb2>
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	4a2a      	ldr	r2, [pc, #168]	@ (8009ca8 <TIM_Base_SetConfig+0x150>)
 8009bfe:	4293      	cmp	r3, r2
 8009c00:	d003      	beq.n	8009c0a <TIM_Base_SetConfig+0xb2>
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	4a29      	ldr	r2, [pc, #164]	@ (8009cac <TIM_Base_SetConfig+0x154>)
 8009c06:	4293      	cmp	r3, r2
 8009c08:	d108      	bne.n	8009c1c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009c10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	68db      	ldr	r3, [r3, #12]
 8009c16:	68fa      	ldr	r2, [r7, #12]
 8009c18:	4313      	orrs	r3, r2
 8009c1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	695b      	ldr	r3, [r3, #20]
 8009c26:	4313      	orrs	r3, r2
 8009c28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	68fa      	ldr	r2, [r7, #12]
 8009c2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009c30:	683b      	ldr	r3, [r7, #0]
 8009c32:	689a      	ldr	r2, [r3, #8]
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	681a      	ldr	r2, [r3, #0]
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	4a10      	ldr	r2, [pc, #64]	@ (8009c84 <TIM_Base_SetConfig+0x12c>)
 8009c44:	4293      	cmp	r3, r2
 8009c46:	d003      	beq.n	8009c50 <TIM_Base_SetConfig+0xf8>
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	4a12      	ldr	r2, [pc, #72]	@ (8009c94 <TIM_Base_SetConfig+0x13c>)
 8009c4c:	4293      	cmp	r3, r2
 8009c4e:	d103      	bne.n	8009c58 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009c50:	683b      	ldr	r3, [r7, #0]
 8009c52:	691a      	ldr	r2, [r3, #16]
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	2201      	movs	r2, #1
 8009c5c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	691b      	ldr	r3, [r3, #16]
 8009c62:	f003 0301 	and.w	r3, r3, #1
 8009c66:	2b01      	cmp	r3, #1
 8009c68:	d105      	bne.n	8009c76 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	691b      	ldr	r3, [r3, #16]
 8009c6e:	f023 0201 	bic.w	r2, r3, #1
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	611a      	str	r2, [r3, #16]
  }
}
 8009c76:	bf00      	nop
 8009c78:	3714      	adds	r7, #20
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c80:	4770      	bx	lr
 8009c82:	bf00      	nop
 8009c84:	40010000 	.word	0x40010000
 8009c88:	40000400 	.word	0x40000400
 8009c8c:	40000800 	.word	0x40000800
 8009c90:	40000c00 	.word	0x40000c00
 8009c94:	40010400 	.word	0x40010400
 8009c98:	40014000 	.word	0x40014000
 8009c9c:	40014400 	.word	0x40014400
 8009ca0:	40014800 	.word	0x40014800
 8009ca4:	40001800 	.word	0x40001800
 8009ca8:	40001c00 	.word	0x40001c00
 8009cac:	40002000 	.word	0x40002000

08009cb0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009cb0:	b480      	push	{r7}
 8009cb2:	b087      	sub	sp, #28
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
 8009cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	6a1b      	ldr	r3, [r3, #32]
 8009cbe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	6a1b      	ldr	r3, [r3, #32]
 8009cc4:	f023 0201 	bic.w	r2, r3, #1
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	685b      	ldr	r3, [r3, #4]
 8009cd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	699b      	ldr	r3, [r3, #24]
 8009cd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009cde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	f023 0303 	bic.w	r3, r3, #3
 8009ce6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	68fa      	ldr	r2, [r7, #12]
 8009cee:	4313      	orrs	r3, r2
 8009cf0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009cf2:	697b      	ldr	r3, [r7, #20]
 8009cf4:	f023 0302 	bic.w	r3, r3, #2
 8009cf8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009cfa:	683b      	ldr	r3, [r7, #0]
 8009cfc:	689b      	ldr	r3, [r3, #8]
 8009cfe:	697a      	ldr	r2, [r7, #20]
 8009d00:	4313      	orrs	r3, r2
 8009d02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	4a20      	ldr	r2, [pc, #128]	@ (8009d88 <TIM_OC1_SetConfig+0xd8>)
 8009d08:	4293      	cmp	r3, r2
 8009d0a:	d003      	beq.n	8009d14 <TIM_OC1_SetConfig+0x64>
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	4a1f      	ldr	r2, [pc, #124]	@ (8009d8c <TIM_OC1_SetConfig+0xdc>)
 8009d10:	4293      	cmp	r3, r2
 8009d12:	d10c      	bne.n	8009d2e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009d14:	697b      	ldr	r3, [r7, #20]
 8009d16:	f023 0308 	bic.w	r3, r3, #8
 8009d1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009d1c:	683b      	ldr	r3, [r7, #0]
 8009d1e:	68db      	ldr	r3, [r3, #12]
 8009d20:	697a      	ldr	r2, [r7, #20]
 8009d22:	4313      	orrs	r3, r2
 8009d24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009d26:	697b      	ldr	r3, [r7, #20]
 8009d28:	f023 0304 	bic.w	r3, r3, #4
 8009d2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	4a15      	ldr	r2, [pc, #84]	@ (8009d88 <TIM_OC1_SetConfig+0xd8>)
 8009d32:	4293      	cmp	r3, r2
 8009d34:	d003      	beq.n	8009d3e <TIM_OC1_SetConfig+0x8e>
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	4a14      	ldr	r2, [pc, #80]	@ (8009d8c <TIM_OC1_SetConfig+0xdc>)
 8009d3a:	4293      	cmp	r3, r2
 8009d3c:	d111      	bne.n	8009d62 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009d3e:	693b      	ldr	r3, [r7, #16]
 8009d40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009d46:	693b      	ldr	r3, [r7, #16]
 8009d48:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009d4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	695b      	ldr	r3, [r3, #20]
 8009d52:	693a      	ldr	r2, [r7, #16]
 8009d54:	4313      	orrs	r3, r2
 8009d56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009d58:	683b      	ldr	r3, [r7, #0]
 8009d5a:	699b      	ldr	r3, [r3, #24]
 8009d5c:	693a      	ldr	r2, [r7, #16]
 8009d5e:	4313      	orrs	r3, r2
 8009d60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	693a      	ldr	r2, [r7, #16]
 8009d66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	68fa      	ldr	r2, [r7, #12]
 8009d6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009d6e:	683b      	ldr	r3, [r7, #0]
 8009d70:	685a      	ldr	r2, [r3, #4]
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	697a      	ldr	r2, [r7, #20]
 8009d7a:	621a      	str	r2, [r3, #32]
}
 8009d7c:	bf00      	nop
 8009d7e:	371c      	adds	r7, #28
 8009d80:	46bd      	mov	sp, r7
 8009d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d86:	4770      	bx	lr
 8009d88:	40010000 	.word	0x40010000
 8009d8c:	40010400 	.word	0x40010400

08009d90 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009d90:	b480      	push	{r7}
 8009d92:	b087      	sub	sp, #28
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
 8009d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	6a1b      	ldr	r3, [r3, #32]
 8009d9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	6a1b      	ldr	r3, [r3, #32]
 8009da4:	f023 0210 	bic.w	r2, r3, #16
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	685b      	ldr	r3, [r3, #4]
 8009db0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	699b      	ldr	r3, [r3, #24]
 8009db6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009dbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009dc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009dc8:	683b      	ldr	r3, [r7, #0]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	021b      	lsls	r3, r3, #8
 8009dce:	68fa      	ldr	r2, [r7, #12]
 8009dd0:	4313      	orrs	r3, r2
 8009dd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009dd4:	697b      	ldr	r3, [r7, #20]
 8009dd6:	f023 0320 	bic.w	r3, r3, #32
 8009dda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009ddc:	683b      	ldr	r3, [r7, #0]
 8009dde:	689b      	ldr	r3, [r3, #8]
 8009de0:	011b      	lsls	r3, r3, #4
 8009de2:	697a      	ldr	r2, [r7, #20]
 8009de4:	4313      	orrs	r3, r2
 8009de6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	4a22      	ldr	r2, [pc, #136]	@ (8009e74 <TIM_OC2_SetConfig+0xe4>)
 8009dec:	4293      	cmp	r3, r2
 8009dee:	d003      	beq.n	8009df8 <TIM_OC2_SetConfig+0x68>
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	4a21      	ldr	r2, [pc, #132]	@ (8009e78 <TIM_OC2_SetConfig+0xe8>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d10d      	bne.n	8009e14 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009df8:	697b      	ldr	r3, [r7, #20]
 8009dfa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009dfe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	68db      	ldr	r3, [r3, #12]
 8009e04:	011b      	lsls	r3, r3, #4
 8009e06:	697a      	ldr	r2, [r7, #20]
 8009e08:	4313      	orrs	r3, r2
 8009e0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009e0c:	697b      	ldr	r3, [r7, #20]
 8009e0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e12:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	4a17      	ldr	r2, [pc, #92]	@ (8009e74 <TIM_OC2_SetConfig+0xe4>)
 8009e18:	4293      	cmp	r3, r2
 8009e1a:	d003      	beq.n	8009e24 <TIM_OC2_SetConfig+0x94>
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	4a16      	ldr	r2, [pc, #88]	@ (8009e78 <TIM_OC2_SetConfig+0xe8>)
 8009e20:	4293      	cmp	r3, r2
 8009e22:	d113      	bne.n	8009e4c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009e24:	693b      	ldr	r3, [r7, #16]
 8009e26:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009e2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009e2c:	693b      	ldr	r3, [r7, #16]
 8009e2e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009e32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009e34:	683b      	ldr	r3, [r7, #0]
 8009e36:	695b      	ldr	r3, [r3, #20]
 8009e38:	009b      	lsls	r3, r3, #2
 8009e3a:	693a      	ldr	r2, [r7, #16]
 8009e3c:	4313      	orrs	r3, r2
 8009e3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009e40:	683b      	ldr	r3, [r7, #0]
 8009e42:	699b      	ldr	r3, [r3, #24]
 8009e44:	009b      	lsls	r3, r3, #2
 8009e46:	693a      	ldr	r2, [r7, #16]
 8009e48:	4313      	orrs	r3, r2
 8009e4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	693a      	ldr	r2, [r7, #16]
 8009e50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	68fa      	ldr	r2, [r7, #12]
 8009e56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	685a      	ldr	r2, [r3, #4]
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	697a      	ldr	r2, [r7, #20]
 8009e64:	621a      	str	r2, [r3, #32]
}
 8009e66:	bf00      	nop
 8009e68:	371c      	adds	r7, #28
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e70:	4770      	bx	lr
 8009e72:	bf00      	nop
 8009e74:	40010000 	.word	0x40010000
 8009e78:	40010400 	.word	0x40010400

08009e7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009e7c:	b480      	push	{r7}
 8009e7e:	b087      	sub	sp, #28
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
 8009e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	6a1b      	ldr	r3, [r3, #32]
 8009e8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	6a1b      	ldr	r3, [r3, #32]
 8009e90:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	685b      	ldr	r3, [r3, #4]
 8009e9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	69db      	ldr	r3, [r3, #28]
 8009ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009eaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	f023 0303 	bic.w	r3, r3, #3
 8009eb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	68fa      	ldr	r2, [r7, #12]
 8009eba:	4313      	orrs	r3, r2
 8009ebc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009ebe:	697b      	ldr	r3, [r7, #20]
 8009ec0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009ec4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	689b      	ldr	r3, [r3, #8]
 8009eca:	021b      	lsls	r3, r3, #8
 8009ecc:	697a      	ldr	r2, [r7, #20]
 8009ece:	4313      	orrs	r3, r2
 8009ed0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	4a21      	ldr	r2, [pc, #132]	@ (8009f5c <TIM_OC3_SetConfig+0xe0>)
 8009ed6:	4293      	cmp	r3, r2
 8009ed8:	d003      	beq.n	8009ee2 <TIM_OC3_SetConfig+0x66>
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	4a20      	ldr	r2, [pc, #128]	@ (8009f60 <TIM_OC3_SetConfig+0xe4>)
 8009ede:	4293      	cmp	r3, r2
 8009ee0:	d10d      	bne.n	8009efe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009ee2:	697b      	ldr	r3, [r7, #20]
 8009ee4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009ee8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	68db      	ldr	r3, [r3, #12]
 8009eee:	021b      	lsls	r3, r3, #8
 8009ef0:	697a      	ldr	r2, [r7, #20]
 8009ef2:	4313      	orrs	r3, r2
 8009ef4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009ef6:	697b      	ldr	r3, [r7, #20]
 8009ef8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009efc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	4a16      	ldr	r2, [pc, #88]	@ (8009f5c <TIM_OC3_SetConfig+0xe0>)
 8009f02:	4293      	cmp	r3, r2
 8009f04:	d003      	beq.n	8009f0e <TIM_OC3_SetConfig+0x92>
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	4a15      	ldr	r2, [pc, #84]	@ (8009f60 <TIM_OC3_SetConfig+0xe4>)
 8009f0a:	4293      	cmp	r3, r2
 8009f0c:	d113      	bne.n	8009f36 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009f0e:	693b      	ldr	r3, [r7, #16]
 8009f10:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009f14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009f16:	693b      	ldr	r3, [r7, #16]
 8009f18:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009f1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009f1e:	683b      	ldr	r3, [r7, #0]
 8009f20:	695b      	ldr	r3, [r3, #20]
 8009f22:	011b      	lsls	r3, r3, #4
 8009f24:	693a      	ldr	r2, [r7, #16]
 8009f26:	4313      	orrs	r3, r2
 8009f28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009f2a:	683b      	ldr	r3, [r7, #0]
 8009f2c:	699b      	ldr	r3, [r3, #24]
 8009f2e:	011b      	lsls	r3, r3, #4
 8009f30:	693a      	ldr	r2, [r7, #16]
 8009f32:	4313      	orrs	r3, r2
 8009f34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	693a      	ldr	r2, [r7, #16]
 8009f3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	68fa      	ldr	r2, [r7, #12]
 8009f40:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	685a      	ldr	r2, [r3, #4]
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	697a      	ldr	r2, [r7, #20]
 8009f4e:	621a      	str	r2, [r3, #32]
}
 8009f50:	bf00      	nop
 8009f52:	371c      	adds	r7, #28
 8009f54:	46bd      	mov	sp, r7
 8009f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5a:	4770      	bx	lr
 8009f5c:	40010000 	.word	0x40010000
 8009f60:	40010400 	.word	0x40010400

08009f64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009f64:	b480      	push	{r7}
 8009f66:	b087      	sub	sp, #28
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
 8009f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	6a1b      	ldr	r3, [r3, #32]
 8009f72:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	6a1b      	ldr	r3, [r3, #32]
 8009f78:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	685b      	ldr	r3, [r3, #4]
 8009f84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	69db      	ldr	r3, [r3, #28]
 8009f8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009f92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009f9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	021b      	lsls	r3, r3, #8
 8009fa2:	68fa      	ldr	r2, [r7, #12]
 8009fa4:	4313      	orrs	r3, r2
 8009fa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009fa8:	693b      	ldr	r3, [r7, #16]
 8009faa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009fae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	689b      	ldr	r3, [r3, #8]
 8009fb4:	031b      	lsls	r3, r3, #12
 8009fb6:	693a      	ldr	r2, [r7, #16]
 8009fb8:	4313      	orrs	r3, r2
 8009fba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	4a12      	ldr	r2, [pc, #72]	@ (800a008 <TIM_OC4_SetConfig+0xa4>)
 8009fc0:	4293      	cmp	r3, r2
 8009fc2:	d003      	beq.n	8009fcc <TIM_OC4_SetConfig+0x68>
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	4a11      	ldr	r2, [pc, #68]	@ (800a00c <TIM_OC4_SetConfig+0xa8>)
 8009fc8:	4293      	cmp	r3, r2
 8009fca:	d109      	bne.n	8009fe0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009fcc:	697b      	ldr	r3, [r7, #20]
 8009fce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009fd2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	695b      	ldr	r3, [r3, #20]
 8009fd8:	019b      	lsls	r3, r3, #6
 8009fda:	697a      	ldr	r2, [r7, #20]
 8009fdc:	4313      	orrs	r3, r2
 8009fde:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	697a      	ldr	r2, [r7, #20]
 8009fe4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	68fa      	ldr	r2, [r7, #12]
 8009fea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009fec:	683b      	ldr	r3, [r7, #0]
 8009fee:	685a      	ldr	r2, [r3, #4]
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	693a      	ldr	r2, [r7, #16]
 8009ff8:	621a      	str	r2, [r3, #32]
}
 8009ffa:	bf00      	nop
 8009ffc:	371c      	adds	r7, #28
 8009ffe:	46bd      	mov	sp, r7
 800a000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a004:	4770      	bx	lr
 800a006:	bf00      	nop
 800a008:	40010000 	.word	0x40010000
 800a00c:	40010400 	.word	0x40010400

0800a010 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a010:	b480      	push	{r7}
 800a012:	b087      	sub	sp, #28
 800a014:	af00      	add	r7, sp, #0
 800a016:	60f8      	str	r0, [r7, #12]
 800a018:	60b9      	str	r1, [r7, #8]
 800a01a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	6a1b      	ldr	r3, [r3, #32]
 800a020:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	6a1b      	ldr	r3, [r3, #32]
 800a026:	f023 0201 	bic.w	r2, r3, #1
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	699b      	ldr	r3, [r3, #24]
 800a032:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a034:	693b      	ldr	r3, [r7, #16]
 800a036:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a03a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	011b      	lsls	r3, r3, #4
 800a040:	693a      	ldr	r2, [r7, #16]
 800a042:	4313      	orrs	r3, r2
 800a044:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a046:	697b      	ldr	r3, [r7, #20]
 800a048:	f023 030a 	bic.w	r3, r3, #10
 800a04c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a04e:	697a      	ldr	r2, [r7, #20]
 800a050:	68bb      	ldr	r3, [r7, #8]
 800a052:	4313      	orrs	r3, r2
 800a054:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	693a      	ldr	r2, [r7, #16]
 800a05a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	697a      	ldr	r2, [r7, #20]
 800a060:	621a      	str	r2, [r3, #32]
}
 800a062:	bf00      	nop
 800a064:	371c      	adds	r7, #28
 800a066:	46bd      	mov	sp, r7
 800a068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06c:	4770      	bx	lr

0800a06e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a06e:	b480      	push	{r7}
 800a070:	b087      	sub	sp, #28
 800a072:	af00      	add	r7, sp, #0
 800a074:	60f8      	str	r0, [r7, #12]
 800a076:	60b9      	str	r1, [r7, #8]
 800a078:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	6a1b      	ldr	r3, [r3, #32]
 800a07e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	6a1b      	ldr	r3, [r3, #32]
 800a084:	f023 0210 	bic.w	r2, r3, #16
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	699b      	ldr	r3, [r3, #24]
 800a090:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a092:	693b      	ldr	r3, [r7, #16]
 800a094:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a098:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	031b      	lsls	r3, r3, #12
 800a09e:	693a      	ldr	r2, [r7, #16]
 800a0a0:	4313      	orrs	r3, r2
 800a0a2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a0a4:	697b      	ldr	r3, [r7, #20]
 800a0a6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a0aa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a0ac:	68bb      	ldr	r3, [r7, #8]
 800a0ae:	011b      	lsls	r3, r3, #4
 800a0b0:	697a      	ldr	r2, [r7, #20]
 800a0b2:	4313      	orrs	r3, r2
 800a0b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	693a      	ldr	r2, [r7, #16]
 800a0ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	697a      	ldr	r2, [r7, #20]
 800a0c0:	621a      	str	r2, [r3, #32]
}
 800a0c2:	bf00      	nop
 800a0c4:	371c      	adds	r7, #28
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0cc:	4770      	bx	lr

0800a0ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a0ce:	b480      	push	{r7}
 800a0d0:	b085      	sub	sp, #20
 800a0d2:	af00      	add	r7, sp, #0
 800a0d4:	6078      	str	r0, [r7, #4]
 800a0d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	689b      	ldr	r3, [r3, #8]
 800a0dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a0e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a0e6:	683a      	ldr	r2, [r7, #0]
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	4313      	orrs	r3, r2
 800a0ec:	f043 0307 	orr.w	r3, r3, #7
 800a0f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	68fa      	ldr	r2, [r7, #12]
 800a0f6:	609a      	str	r2, [r3, #8]
}
 800a0f8:	bf00      	nop
 800a0fa:	3714      	adds	r7, #20
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a102:	4770      	bx	lr

0800a104 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a104:	b480      	push	{r7}
 800a106:	b087      	sub	sp, #28
 800a108:	af00      	add	r7, sp, #0
 800a10a:	60f8      	str	r0, [r7, #12]
 800a10c:	60b9      	str	r1, [r7, #8]
 800a10e:	607a      	str	r2, [r7, #4]
 800a110:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	689b      	ldr	r3, [r3, #8]
 800a116:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a118:	697b      	ldr	r3, [r7, #20]
 800a11a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a11e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a120:	683b      	ldr	r3, [r7, #0]
 800a122:	021a      	lsls	r2, r3, #8
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	431a      	orrs	r2, r3
 800a128:	68bb      	ldr	r3, [r7, #8]
 800a12a:	4313      	orrs	r3, r2
 800a12c:	697a      	ldr	r2, [r7, #20]
 800a12e:	4313      	orrs	r3, r2
 800a130:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	697a      	ldr	r2, [r7, #20]
 800a136:	609a      	str	r2, [r3, #8]
}
 800a138:	bf00      	nop
 800a13a:	371c      	adds	r7, #28
 800a13c:	46bd      	mov	sp, r7
 800a13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a142:	4770      	bx	lr

0800a144 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a144:	b480      	push	{r7}
 800a146:	b087      	sub	sp, #28
 800a148:	af00      	add	r7, sp, #0
 800a14a:	60f8      	str	r0, [r7, #12]
 800a14c:	60b9      	str	r1, [r7, #8]
 800a14e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a150:	68bb      	ldr	r3, [r7, #8]
 800a152:	f003 031f 	and.w	r3, r3, #31
 800a156:	2201      	movs	r2, #1
 800a158:	fa02 f303 	lsl.w	r3, r2, r3
 800a15c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	6a1a      	ldr	r2, [r3, #32]
 800a162:	697b      	ldr	r3, [r7, #20]
 800a164:	43db      	mvns	r3, r3
 800a166:	401a      	ands	r2, r3
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	6a1a      	ldr	r2, [r3, #32]
 800a170:	68bb      	ldr	r3, [r7, #8]
 800a172:	f003 031f 	and.w	r3, r3, #31
 800a176:	6879      	ldr	r1, [r7, #4]
 800a178:	fa01 f303 	lsl.w	r3, r1, r3
 800a17c:	431a      	orrs	r2, r3
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	621a      	str	r2, [r3, #32]
}
 800a182:	bf00      	nop
 800a184:	371c      	adds	r7, #28
 800a186:	46bd      	mov	sp, r7
 800a188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18c:	4770      	bx	lr
	...

0800a190 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a190:	b480      	push	{r7}
 800a192:	b085      	sub	sp, #20
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
 800a198:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a1a0:	2b01      	cmp	r3, #1
 800a1a2:	d101      	bne.n	800a1a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a1a4:	2302      	movs	r3, #2
 800a1a6:	e05a      	b.n	800a25e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	2201      	movs	r2, #1
 800a1ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	2202      	movs	r2, #2
 800a1b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	685b      	ldr	r3, [r3, #4]
 800a1be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	689b      	ldr	r3, [r3, #8]
 800a1c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a1ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a1d0:	683b      	ldr	r3, [r7, #0]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	68fa      	ldr	r2, [r7, #12]
 800a1d6:	4313      	orrs	r3, r2
 800a1d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	68fa      	ldr	r2, [r7, #12]
 800a1e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	4a21      	ldr	r2, [pc, #132]	@ (800a26c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a1e8:	4293      	cmp	r3, r2
 800a1ea:	d022      	beq.n	800a232 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a1f4:	d01d      	beq.n	800a232 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	4a1d      	ldr	r2, [pc, #116]	@ (800a270 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a1fc:	4293      	cmp	r3, r2
 800a1fe:	d018      	beq.n	800a232 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	4a1b      	ldr	r2, [pc, #108]	@ (800a274 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a206:	4293      	cmp	r3, r2
 800a208:	d013      	beq.n	800a232 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	4a1a      	ldr	r2, [pc, #104]	@ (800a278 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a210:	4293      	cmp	r3, r2
 800a212:	d00e      	beq.n	800a232 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	4a18      	ldr	r2, [pc, #96]	@ (800a27c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a21a:	4293      	cmp	r3, r2
 800a21c:	d009      	beq.n	800a232 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	4a17      	ldr	r2, [pc, #92]	@ (800a280 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a224:	4293      	cmp	r3, r2
 800a226:	d004      	beq.n	800a232 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	4a15      	ldr	r2, [pc, #84]	@ (800a284 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a22e:	4293      	cmp	r3, r2
 800a230:	d10c      	bne.n	800a24c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a232:	68bb      	ldr	r3, [r7, #8]
 800a234:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a238:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	685b      	ldr	r3, [r3, #4]
 800a23e:	68ba      	ldr	r2, [r7, #8]
 800a240:	4313      	orrs	r3, r2
 800a242:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	68ba      	ldr	r2, [r7, #8]
 800a24a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	2201      	movs	r2, #1
 800a250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	2200      	movs	r2, #0
 800a258:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a25c:	2300      	movs	r3, #0
}
 800a25e:	4618      	mov	r0, r3
 800a260:	3714      	adds	r7, #20
 800a262:	46bd      	mov	sp, r7
 800a264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a268:	4770      	bx	lr
 800a26a:	bf00      	nop
 800a26c:	40010000 	.word	0x40010000
 800a270:	40000400 	.word	0x40000400
 800a274:	40000800 	.word	0x40000800
 800a278:	40000c00 	.word	0x40000c00
 800a27c:	40010400 	.word	0x40010400
 800a280:	40014000 	.word	0x40014000
 800a284:	40001800 	.word	0x40001800

0800a288 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a288:	b480      	push	{r7}
 800a28a:	b085      	sub	sp, #20
 800a28c:	af00      	add	r7, sp, #0
 800a28e:	6078      	str	r0, [r7, #4]
 800a290:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a292:	2300      	movs	r3, #0
 800a294:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a29c:	2b01      	cmp	r3, #1
 800a29e:	d101      	bne.n	800a2a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a2a0:	2302      	movs	r3, #2
 800a2a2:	e03d      	b.n	800a320 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	2201      	movs	r2, #1
 800a2a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	68db      	ldr	r3, [r3, #12]
 800a2b6:	4313      	orrs	r3, r2
 800a2b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a2c0:	683b      	ldr	r3, [r7, #0]
 800a2c2:	689b      	ldr	r3, [r3, #8]
 800a2c4:	4313      	orrs	r3, r2
 800a2c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	685b      	ldr	r3, [r3, #4]
 800a2d2:	4313      	orrs	r3, r2
 800a2d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800a2dc:	683b      	ldr	r3, [r7, #0]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	4313      	orrs	r3, r2
 800a2e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a2ea:	683b      	ldr	r3, [r7, #0]
 800a2ec:	691b      	ldr	r3, [r3, #16]
 800a2ee:	4313      	orrs	r3, r2
 800a2f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800a2f8:	683b      	ldr	r3, [r7, #0]
 800a2fa:	695b      	ldr	r3, [r3, #20]
 800a2fc:	4313      	orrs	r3, r2
 800a2fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	69db      	ldr	r3, [r3, #28]
 800a30a:	4313      	orrs	r3, r2
 800a30c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	68fa      	ldr	r2, [r7, #12]
 800a314:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	2200      	movs	r2, #0
 800a31a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a31e:	2300      	movs	r3, #0
}
 800a320:	4618      	mov	r0, r3
 800a322:	3714      	adds	r7, #20
 800a324:	46bd      	mov	sp, r7
 800a326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32a:	4770      	bx	lr

0800a32c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a32c:	b480      	push	{r7}
 800a32e:	b083      	sub	sp, #12
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a334:	bf00      	nop
 800a336:	370c      	adds	r7, #12
 800a338:	46bd      	mov	sp, r7
 800a33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33e:	4770      	bx	lr

0800a340 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a340:	b480      	push	{r7}
 800a342:	b083      	sub	sp, #12
 800a344:	af00      	add	r7, sp, #0
 800a346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a348:	bf00      	nop
 800a34a:	370c      	adds	r7, #12
 800a34c:	46bd      	mov	sp, r7
 800a34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a352:	4770      	bx	lr

0800a354 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a354:	b580      	push	{r7, lr}
 800a356:	b082      	sub	sp, #8
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d101      	bne.n	800a366 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a362:	2301      	movs	r3, #1
 800a364:	e042      	b.n	800a3ec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a36c:	b2db      	uxtb	r3, r3
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d106      	bne.n	800a380 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	2200      	movs	r2, #0
 800a376:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a37a:	6878      	ldr	r0, [r7, #4]
 800a37c:	f7fb fbdc 	bl	8005b38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2224      	movs	r2, #36	@ 0x24
 800a384:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	68da      	ldr	r2, [r3, #12]
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a396:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a398:	6878      	ldr	r0, [r7, #4]
 800a39a:	f000 fe8d 	bl	800b0b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	691a      	ldr	r2, [r3, #16]
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a3ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	695a      	ldr	r2, [r3, #20]
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a3bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	68da      	ldr	r2, [r3, #12]
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a3cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	2220      	movs	r2, #32
 800a3d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	2220      	movs	r2, #32
 800a3e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800a3ea:	2300      	movs	r3, #0
}
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	3708      	adds	r7, #8
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	bd80      	pop	{r7, pc}

0800a3f4 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a3f4:	b580      	push	{r7, lr}
 800a3f6:	b08c      	sub	sp, #48	@ 0x30
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	60f8      	str	r0, [r7, #12]
 800a3fc:	60b9      	str	r1, [r7, #8]
 800a3fe:	4613      	mov	r3, r2
 800a400:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a408:	b2db      	uxtb	r3, r3
 800a40a:	2b20      	cmp	r3, #32
 800a40c:	d14a      	bne.n	800a4a4 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800a40e:	68bb      	ldr	r3, [r7, #8]
 800a410:	2b00      	cmp	r3, #0
 800a412:	d002      	beq.n	800a41a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800a414:	88fb      	ldrh	r3, [r7, #6]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d101      	bne.n	800a41e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800a41a:	2301      	movs	r3, #1
 800a41c:	e043      	b.n	800a4a6 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	2201      	movs	r2, #1
 800a422:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	2200      	movs	r2, #0
 800a428:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800a42a:	88fb      	ldrh	r3, [r7, #6]
 800a42c:	461a      	mov	r2, r3
 800a42e:	68b9      	ldr	r1, [r7, #8]
 800a430:	68f8      	ldr	r0, [r7, #12]
 800a432:	f000 fbe1 	bl	800abf8 <UART_Start_Receive_DMA>
 800a436:	4603      	mov	r3, r0
 800a438:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800a43c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a440:	2b00      	cmp	r3, #0
 800a442:	d12c      	bne.n	800a49e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a448:	2b01      	cmp	r3, #1
 800a44a:	d125      	bne.n	800a498 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a44c:	2300      	movs	r3, #0
 800a44e:	613b      	str	r3, [r7, #16]
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	613b      	str	r3, [r7, #16]
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	685b      	ldr	r3, [r3, #4]
 800a45e:	613b      	str	r3, [r7, #16]
 800a460:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	330c      	adds	r3, #12
 800a468:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a46a:	69bb      	ldr	r3, [r7, #24]
 800a46c:	e853 3f00 	ldrex	r3, [r3]
 800a470:	617b      	str	r3, [r7, #20]
   return(result);
 800a472:	697b      	ldr	r3, [r7, #20]
 800a474:	f043 0310 	orr.w	r3, r3, #16
 800a478:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	330c      	adds	r3, #12
 800a480:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a482:	627a      	str	r2, [r7, #36]	@ 0x24
 800a484:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a486:	6a39      	ldr	r1, [r7, #32]
 800a488:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a48a:	e841 2300 	strex	r3, r2, [r1]
 800a48e:	61fb      	str	r3, [r7, #28]
   return(result);
 800a490:	69fb      	ldr	r3, [r7, #28]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d1e5      	bne.n	800a462 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 800a496:	e002      	b.n	800a49e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800a498:	2301      	movs	r3, #1
 800a49a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800a49e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a4a2:	e000      	b.n	800a4a6 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800a4a4:	2302      	movs	r3, #2
  }
}
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	3730      	adds	r7, #48	@ 0x30
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	bd80      	pop	{r7, pc}
	...

0800a4b0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a4b0:	b580      	push	{r7, lr}
 800a4b2:	b0ba      	sub	sp, #232	@ 0xe8
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	68db      	ldr	r3, [r3, #12]
 800a4c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	695b      	ldr	r3, [r3, #20]
 800a4d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800a4dc:	2300      	movs	r3, #0
 800a4de:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a4e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a4e6:	f003 030f 	and.w	r3, r3, #15
 800a4ea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800a4ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d10f      	bne.n	800a516 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a4f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a4fa:	f003 0320 	and.w	r3, r3, #32
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d009      	beq.n	800a516 <HAL_UART_IRQHandler+0x66>
 800a502:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a506:	f003 0320 	and.w	r3, r3, #32
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d003      	beq.n	800a516 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a50e:	6878      	ldr	r0, [r7, #4]
 800a510:	f000 fd13 	bl	800af3a <UART_Receive_IT>
      return;
 800a514:	e25b      	b.n	800a9ce <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a516:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	f000 80de 	beq.w	800a6dc <HAL_UART_IRQHandler+0x22c>
 800a520:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a524:	f003 0301 	and.w	r3, r3, #1
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d106      	bne.n	800a53a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a52c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a530:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800a534:	2b00      	cmp	r3, #0
 800a536:	f000 80d1 	beq.w	800a6dc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a53a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a53e:	f003 0301 	and.w	r3, r3, #1
 800a542:	2b00      	cmp	r3, #0
 800a544:	d00b      	beq.n	800a55e <HAL_UART_IRQHandler+0xae>
 800a546:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a54a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d005      	beq.n	800a55e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a556:	f043 0201 	orr.w	r2, r3, #1
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a55e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a562:	f003 0304 	and.w	r3, r3, #4
 800a566:	2b00      	cmp	r3, #0
 800a568:	d00b      	beq.n	800a582 <HAL_UART_IRQHandler+0xd2>
 800a56a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a56e:	f003 0301 	and.w	r3, r3, #1
 800a572:	2b00      	cmp	r3, #0
 800a574:	d005      	beq.n	800a582 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a57a:	f043 0202 	orr.w	r2, r3, #2
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a582:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a586:	f003 0302 	and.w	r3, r3, #2
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d00b      	beq.n	800a5a6 <HAL_UART_IRQHandler+0xf6>
 800a58e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a592:	f003 0301 	and.w	r3, r3, #1
 800a596:	2b00      	cmp	r3, #0
 800a598:	d005      	beq.n	800a5a6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a59e:	f043 0204 	orr.w	r2, r3, #4
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a5a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a5aa:	f003 0308 	and.w	r3, r3, #8
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d011      	beq.n	800a5d6 <HAL_UART_IRQHandler+0x126>
 800a5b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a5b6:	f003 0320 	and.w	r3, r3, #32
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d105      	bne.n	800a5ca <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a5be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a5c2:	f003 0301 	and.w	r3, r3, #1
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d005      	beq.n	800a5d6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a5ce:	f043 0208 	orr.w	r2, r3, #8
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	f000 81f2 	beq.w	800a9c4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a5e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a5e4:	f003 0320 	and.w	r3, r3, #32
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d008      	beq.n	800a5fe <HAL_UART_IRQHandler+0x14e>
 800a5ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a5f0:	f003 0320 	and.w	r3, r3, #32
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d002      	beq.n	800a5fe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a5f8:	6878      	ldr	r0, [r7, #4]
 800a5fa:	f000 fc9e 	bl	800af3a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	695b      	ldr	r3, [r3, #20]
 800a604:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a608:	2b40      	cmp	r3, #64	@ 0x40
 800a60a:	bf0c      	ite	eq
 800a60c:	2301      	moveq	r3, #1
 800a60e:	2300      	movne	r3, #0
 800a610:	b2db      	uxtb	r3, r3
 800a612:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a61a:	f003 0308 	and.w	r3, r3, #8
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d103      	bne.n	800a62a <HAL_UART_IRQHandler+0x17a>
 800a622:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a626:	2b00      	cmp	r3, #0
 800a628:	d04f      	beq.n	800a6ca <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a62a:	6878      	ldr	r0, [r7, #4]
 800a62c:	f000 fba6 	bl	800ad7c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	695b      	ldr	r3, [r3, #20]
 800a636:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a63a:	2b40      	cmp	r3, #64	@ 0x40
 800a63c:	d141      	bne.n	800a6c2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	3314      	adds	r3, #20
 800a644:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a648:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a64c:	e853 3f00 	ldrex	r3, [r3]
 800a650:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a654:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a658:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a65c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	3314      	adds	r3, #20
 800a666:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a66a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a66e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a672:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a676:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a67a:	e841 2300 	strex	r3, r2, [r1]
 800a67e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a682:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a686:	2b00      	cmp	r3, #0
 800a688:	d1d9      	bne.n	800a63e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d013      	beq.n	800a6ba <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a696:	4a7e      	ldr	r2, [pc, #504]	@ (800a890 <HAL_UART_IRQHandler+0x3e0>)
 800a698:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a69e:	4618      	mov	r0, r3
 800a6a0:	f7fb ff72 	bl	8006588 <HAL_DMA_Abort_IT>
 800a6a4:	4603      	mov	r3, r0
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d016      	beq.n	800a6d8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a6b0:	687a      	ldr	r2, [r7, #4]
 800a6b2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a6b4:	4610      	mov	r0, r2
 800a6b6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a6b8:	e00e      	b.n	800a6d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a6ba:	6878      	ldr	r0, [r7, #4]
 800a6bc:	f7f9 ff04 	bl	80044c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a6c0:	e00a      	b.n	800a6d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a6c2:	6878      	ldr	r0, [r7, #4]
 800a6c4:	f7f9 ff00 	bl	80044c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a6c8:	e006      	b.n	800a6d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a6ca:	6878      	ldr	r0, [r7, #4]
 800a6cc:	f7f9 fefc 	bl	80044c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800a6d6:	e175      	b.n	800a9c4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a6d8:	bf00      	nop
    return;
 800a6da:	e173      	b.n	800a9c4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6e0:	2b01      	cmp	r3, #1
 800a6e2:	f040 814f 	bne.w	800a984 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a6e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a6ea:	f003 0310 	and.w	r3, r3, #16
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	f000 8148 	beq.w	800a984 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a6f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a6f8:	f003 0310 	and.w	r3, r3, #16
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	f000 8141 	beq.w	800a984 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a702:	2300      	movs	r3, #0
 800a704:	60bb      	str	r3, [r7, #8]
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	60bb      	str	r3, [r7, #8]
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	685b      	ldr	r3, [r3, #4]
 800a714:	60bb      	str	r3, [r7, #8]
 800a716:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	695b      	ldr	r3, [r3, #20]
 800a71e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a722:	2b40      	cmp	r3, #64	@ 0x40
 800a724:	f040 80b6 	bne.w	800a894 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	685b      	ldr	r3, [r3, #4]
 800a730:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a734:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a738:	2b00      	cmp	r3, #0
 800a73a:	f000 8145 	beq.w	800a9c8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a742:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a746:	429a      	cmp	r2, r3
 800a748:	f080 813e 	bcs.w	800a9c8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a752:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a758:	69db      	ldr	r3, [r3, #28]
 800a75a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a75e:	f000 8088 	beq.w	800a872 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	330c      	adds	r3, #12
 800a768:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a76c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a770:	e853 3f00 	ldrex	r3, [r3]
 800a774:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a778:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a77c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a780:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	330c      	adds	r3, #12
 800a78a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800a78e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a792:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a796:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a79a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a79e:	e841 2300 	strex	r3, r2, [r1]
 800a7a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a7a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d1d9      	bne.n	800a762 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	3314      	adds	r3, #20
 800a7b4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a7b8:	e853 3f00 	ldrex	r3, [r3]
 800a7bc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a7be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a7c0:	f023 0301 	bic.w	r3, r3, #1
 800a7c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	3314      	adds	r3, #20
 800a7ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a7d2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a7d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7d8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a7da:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a7de:	e841 2300 	strex	r3, r2, [r1]
 800a7e2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a7e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d1e1      	bne.n	800a7ae <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	3314      	adds	r3, #20
 800a7f0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a7f4:	e853 3f00 	ldrex	r3, [r3]
 800a7f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a7fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a7fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a800:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	3314      	adds	r3, #20
 800a80a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a80e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a810:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a812:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a814:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a816:	e841 2300 	strex	r3, r2, [r1]
 800a81a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a81c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d1e3      	bne.n	800a7ea <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	2220      	movs	r2, #32
 800a826:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	2200      	movs	r2, #0
 800a82e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	330c      	adds	r3, #12
 800a836:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a838:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a83a:	e853 3f00 	ldrex	r3, [r3]
 800a83e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a840:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a842:	f023 0310 	bic.w	r3, r3, #16
 800a846:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	330c      	adds	r3, #12
 800a850:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800a854:	65ba      	str	r2, [r7, #88]	@ 0x58
 800a856:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a858:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a85a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a85c:	e841 2300 	strex	r3, r2, [r1]
 800a860:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a862:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a864:	2b00      	cmp	r3, #0
 800a866:	d1e3      	bne.n	800a830 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a86c:	4618      	mov	r0, r3
 800a86e:	f7fb fe1b 	bl	80064a8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	2202      	movs	r2, #2
 800a876:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a880:	b29b      	uxth	r3, r3
 800a882:	1ad3      	subs	r3, r2, r3
 800a884:	b29b      	uxth	r3, r3
 800a886:	4619      	mov	r1, r3
 800a888:	6878      	ldr	r0, [r7, #4]
 800a88a:	f7f9 fde7 	bl	800445c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a88e:	e09b      	b.n	800a9c8 <HAL_UART_IRQHandler+0x518>
 800a890:	0800ae43 	.word	0x0800ae43
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a89c:	b29b      	uxth	r3, r3
 800a89e:	1ad3      	subs	r3, r2, r3
 800a8a0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a8a8:	b29b      	uxth	r3, r3
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	f000 808e 	beq.w	800a9cc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800a8b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	f000 8089 	beq.w	800a9cc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	330c      	adds	r3, #12
 800a8c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8c4:	e853 3f00 	ldrex	r3, [r3]
 800a8c8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a8ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a8d0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	330c      	adds	r3, #12
 800a8da:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800a8de:	647a      	str	r2, [r7, #68]	@ 0x44
 800a8e0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8e2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a8e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a8e6:	e841 2300 	strex	r3, r2, [r1]
 800a8ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a8ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d1e3      	bne.n	800a8ba <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	3314      	adds	r3, #20
 800a8f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8fc:	e853 3f00 	ldrex	r3, [r3]
 800a900:	623b      	str	r3, [r7, #32]
   return(result);
 800a902:	6a3b      	ldr	r3, [r7, #32]
 800a904:	f023 0301 	bic.w	r3, r3, #1
 800a908:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	3314      	adds	r3, #20
 800a912:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a916:	633a      	str	r2, [r7, #48]	@ 0x30
 800a918:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a91a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a91c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a91e:	e841 2300 	strex	r3, r2, [r1]
 800a922:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a926:	2b00      	cmp	r3, #0
 800a928:	d1e3      	bne.n	800a8f2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	2220      	movs	r2, #32
 800a92e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	2200      	movs	r2, #0
 800a936:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	330c      	adds	r3, #12
 800a93e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a940:	693b      	ldr	r3, [r7, #16]
 800a942:	e853 3f00 	ldrex	r3, [r3]
 800a946:	60fb      	str	r3, [r7, #12]
   return(result);
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	f023 0310 	bic.w	r3, r3, #16
 800a94e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	330c      	adds	r3, #12
 800a958:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800a95c:	61fa      	str	r2, [r7, #28]
 800a95e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a960:	69b9      	ldr	r1, [r7, #24]
 800a962:	69fa      	ldr	r2, [r7, #28]
 800a964:	e841 2300 	strex	r3, r2, [r1]
 800a968:	617b      	str	r3, [r7, #20]
   return(result);
 800a96a:	697b      	ldr	r3, [r7, #20]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d1e3      	bne.n	800a938 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	2202      	movs	r2, #2
 800a974:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a976:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a97a:	4619      	mov	r1, r3
 800a97c:	6878      	ldr	r0, [r7, #4]
 800a97e:	f7f9 fd6d 	bl	800445c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a982:	e023      	b.n	800a9cc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a984:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a988:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d009      	beq.n	800a9a4 <HAL_UART_IRQHandler+0x4f4>
 800a990:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a994:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d003      	beq.n	800a9a4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800a99c:	6878      	ldr	r0, [r7, #4]
 800a99e:	f000 fa64 	bl	800ae6a <UART_Transmit_IT>
    return;
 800a9a2:	e014      	b.n	800a9ce <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a9a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a9a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d00e      	beq.n	800a9ce <HAL_UART_IRQHandler+0x51e>
 800a9b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a9b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d008      	beq.n	800a9ce <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800a9bc:	6878      	ldr	r0, [r7, #4]
 800a9be:	f000 faa4 	bl	800af0a <UART_EndTransmit_IT>
    return;
 800a9c2:	e004      	b.n	800a9ce <HAL_UART_IRQHandler+0x51e>
    return;
 800a9c4:	bf00      	nop
 800a9c6:	e002      	b.n	800a9ce <HAL_UART_IRQHandler+0x51e>
      return;
 800a9c8:	bf00      	nop
 800a9ca:	e000      	b.n	800a9ce <HAL_UART_IRQHandler+0x51e>
      return;
 800a9cc:	bf00      	nop
  }
}
 800a9ce:	37e8      	adds	r7, #232	@ 0xe8
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	bd80      	pop	{r7, pc}

0800a9d4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a9d4:	b480      	push	{r7}
 800a9d6:	b083      	sub	sp, #12
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a9dc:	bf00      	nop
 800a9de:	370c      	adds	r7, #12
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e6:	4770      	bx	lr

0800a9e8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a9e8:	b480      	push	{r7}
 800a9ea:	b083      	sub	sp, #12
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800a9f0:	bf00      	nop
 800a9f2:	370c      	adds	r7, #12
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fa:	4770      	bx	lr

0800a9fc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b09c      	sub	sp, #112	@ 0x70
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa08:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d172      	bne.n	800aafe <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800aa18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aa1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	330c      	adds	r3, #12
 800aa24:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa28:	e853 3f00 	ldrex	r3, [r3]
 800aa2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800aa2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aa34:	66bb      	str	r3, [r7, #104]	@ 0x68
 800aa36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	330c      	adds	r3, #12
 800aa3c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800aa3e:	65ba      	str	r2, [r7, #88]	@ 0x58
 800aa40:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa42:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800aa44:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800aa46:	e841 2300 	strex	r3, r2, [r1]
 800aa4a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800aa4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d1e5      	bne.n	800aa1e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	3314      	adds	r3, #20
 800aa58:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa5c:	e853 3f00 	ldrex	r3, [r3]
 800aa60:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800aa62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa64:	f023 0301 	bic.w	r3, r3, #1
 800aa68:	667b      	str	r3, [r7, #100]	@ 0x64
 800aa6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	3314      	adds	r3, #20
 800aa70:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800aa72:	647a      	str	r2, [r7, #68]	@ 0x44
 800aa74:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa76:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800aa78:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aa7a:	e841 2300 	strex	r3, r2, [r1]
 800aa7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800aa80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d1e5      	bne.n	800aa52 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aa86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	3314      	adds	r3, #20
 800aa8c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa90:	e853 3f00 	ldrex	r3, [r3]
 800aa94:	623b      	str	r3, [r7, #32]
   return(result);
 800aa96:	6a3b      	ldr	r3, [r7, #32]
 800aa98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aa9c:	663b      	str	r3, [r7, #96]	@ 0x60
 800aa9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	3314      	adds	r3, #20
 800aaa4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800aaa6:	633a      	str	r2, [r7, #48]	@ 0x30
 800aaa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaaa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aaac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aaae:	e841 2300 	strex	r3, r2, [r1]
 800aab2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d1e5      	bne.n	800aa86 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800aaba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aabc:	2220      	movs	r2, #32
 800aabe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aac2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aac6:	2b01      	cmp	r3, #1
 800aac8:	d119      	bne.n	800aafe <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aaca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	330c      	adds	r3, #12
 800aad0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aad2:	693b      	ldr	r3, [r7, #16]
 800aad4:	e853 3f00 	ldrex	r3, [r3]
 800aad8:	60fb      	str	r3, [r7, #12]
   return(result);
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	f023 0310 	bic.w	r3, r3, #16
 800aae0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800aae2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	330c      	adds	r3, #12
 800aae8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800aaea:	61fa      	str	r2, [r7, #28]
 800aaec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaee:	69b9      	ldr	r1, [r7, #24]
 800aaf0:	69fa      	ldr	r2, [r7, #28]
 800aaf2:	e841 2300 	strex	r3, r2, [r1]
 800aaf6:	617b      	str	r3, [r7, #20]
   return(result);
 800aaf8:	697b      	ldr	r3, [r7, #20]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d1e5      	bne.n	800aaca <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aafe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab00:	2200      	movs	r2, #0
 800ab02:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab08:	2b01      	cmp	r3, #1
 800ab0a:	d106      	bne.n	800ab1a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ab0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab0e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ab10:	4619      	mov	r1, r3
 800ab12:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ab14:	f7f9 fca2 	bl	800445c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ab18:	e002      	b.n	800ab20 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800ab1a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ab1c:	f7ff ff5a 	bl	800a9d4 <HAL_UART_RxCpltCallback>
}
 800ab20:	bf00      	nop
 800ab22:	3770      	adds	r7, #112	@ 0x70
 800ab24:	46bd      	mov	sp, r7
 800ab26:	bd80      	pop	{r7, pc}

0800ab28 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ab28:	b580      	push	{r7, lr}
 800ab2a:	b084      	sub	sp, #16
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab34:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	2201      	movs	r2, #1
 800ab3a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab40:	2b01      	cmp	r3, #1
 800ab42:	d108      	bne.n	800ab56 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ab48:	085b      	lsrs	r3, r3, #1
 800ab4a:	b29b      	uxth	r3, r3
 800ab4c:	4619      	mov	r1, r3
 800ab4e:	68f8      	ldr	r0, [r7, #12]
 800ab50:	f7f9 fc84 	bl	800445c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ab54:	e002      	b.n	800ab5c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800ab56:	68f8      	ldr	r0, [r7, #12]
 800ab58:	f7ff ff46 	bl	800a9e8 <HAL_UART_RxHalfCpltCallback>
}
 800ab5c:	bf00      	nop
 800ab5e:	3710      	adds	r7, #16
 800ab60:	46bd      	mov	sp, r7
 800ab62:	bd80      	pop	{r7, pc}

0800ab64 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b084      	sub	sp, #16
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab74:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800ab76:	68bb      	ldr	r3, [r7, #8]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	695b      	ldr	r3, [r3, #20]
 800ab7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab80:	2b80      	cmp	r3, #128	@ 0x80
 800ab82:	bf0c      	ite	eq
 800ab84:	2301      	moveq	r3, #1
 800ab86:	2300      	movne	r3, #0
 800ab88:	b2db      	uxtb	r3, r3
 800ab8a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800ab8c:	68bb      	ldr	r3, [r7, #8]
 800ab8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ab92:	b2db      	uxtb	r3, r3
 800ab94:	2b21      	cmp	r3, #33	@ 0x21
 800ab96:	d108      	bne.n	800abaa <UART_DMAError+0x46>
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d005      	beq.n	800abaa <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800ab9e:	68bb      	ldr	r3, [r7, #8]
 800aba0:	2200      	movs	r2, #0
 800aba2:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800aba4:	68b8      	ldr	r0, [r7, #8]
 800aba6:	f000 f8c1 	bl	800ad2c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800abaa:	68bb      	ldr	r3, [r7, #8]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	695b      	ldr	r3, [r3, #20]
 800abb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800abb4:	2b40      	cmp	r3, #64	@ 0x40
 800abb6:	bf0c      	ite	eq
 800abb8:	2301      	moveq	r3, #1
 800abba:	2300      	movne	r3, #0
 800abbc:	b2db      	uxtb	r3, r3
 800abbe:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800abc0:	68bb      	ldr	r3, [r7, #8]
 800abc2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800abc6:	b2db      	uxtb	r3, r3
 800abc8:	2b22      	cmp	r3, #34	@ 0x22
 800abca:	d108      	bne.n	800abde <UART_DMAError+0x7a>
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d005      	beq.n	800abde <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800abd2:	68bb      	ldr	r3, [r7, #8]
 800abd4:	2200      	movs	r2, #0
 800abd6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800abd8:	68b8      	ldr	r0, [r7, #8]
 800abda:	f000 f8cf 	bl	800ad7c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abe2:	f043 0210 	orr.w	r2, r3, #16
 800abe6:	68bb      	ldr	r3, [r7, #8]
 800abe8:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800abea:	68b8      	ldr	r0, [r7, #8]
 800abec:	f7f9 fc6c 	bl	80044c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800abf0:	bf00      	nop
 800abf2:	3710      	adds	r7, #16
 800abf4:	46bd      	mov	sp, r7
 800abf6:	bd80      	pop	{r7, pc}

0800abf8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800abf8:	b580      	push	{r7, lr}
 800abfa:	b098      	sub	sp, #96	@ 0x60
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	60f8      	str	r0, [r7, #12]
 800ac00:	60b9      	str	r1, [r7, #8]
 800ac02:	4613      	mov	r3, r2
 800ac04:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800ac06:	68ba      	ldr	r2, [r7, #8]
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	88fa      	ldrh	r2, [r7, #6]
 800ac10:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	2200      	movs	r2, #0
 800ac16:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	2222      	movs	r2, #34	@ 0x22
 800ac1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac24:	4a3e      	ldr	r2, [pc, #248]	@ (800ad20 <UART_Start_Receive_DMA+0x128>)
 800ac26:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac2c:	4a3d      	ldr	r2, [pc, #244]	@ (800ad24 <UART_Start_Receive_DMA+0x12c>)
 800ac2e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac34:	4a3c      	ldr	r2, [pc, #240]	@ (800ad28 <UART_Start_Receive_DMA+0x130>)
 800ac36:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac3c:	2200      	movs	r2, #0
 800ac3e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800ac40:	f107 0308 	add.w	r3, r7, #8
 800ac44:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	3304      	adds	r3, #4
 800ac50:	4619      	mov	r1, r3
 800ac52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ac54:	681a      	ldr	r2, [r3, #0]
 800ac56:	88fb      	ldrh	r3, [r7, #6]
 800ac58:	f7fb fbce 	bl	80063f8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	613b      	str	r3, [r7, #16]
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	613b      	str	r3, [r7, #16]
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	685b      	ldr	r3, [r3, #4]
 800ac6e:	613b      	str	r3, [r7, #16]
 800ac70:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	691b      	ldr	r3, [r3, #16]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d019      	beq.n	800acae <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	330c      	adds	r3, #12
 800ac80:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac84:	e853 3f00 	ldrex	r3, [r3]
 800ac88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ac8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ac90:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	330c      	adds	r3, #12
 800ac98:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ac9a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800ac9c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac9e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800aca0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800aca2:	e841 2300 	strex	r3, r2, [r1]
 800aca6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800aca8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d1e5      	bne.n	800ac7a <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	3314      	adds	r3, #20
 800acb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acb8:	e853 3f00 	ldrex	r3, [r3]
 800acbc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800acbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acc0:	f043 0301 	orr.w	r3, r3, #1
 800acc4:	657b      	str	r3, [r7, #84]	@ 0x54
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	3314      	adds	r3, #20
 800accc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800acce:	63ba      	str	r2, [r7, #56]	@ 0x38
 800acd0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acd2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800acd4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800acd6:	e841 2300 	strex	r3, r2, [r1]
 800acda:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800acdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d1e5      	bne.n	800acae <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	3314      	adds	r3, #20
 800ace8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acea:	69bb      	ldr	r3, [r7, #24]
 800acec:	e853 3f00 	ldrex	r3, [r3]
 800acf0:	617b      	str	r3, [r7, #20]
   return(result);
 800acf2:	697b      	ldr	r3, [r7, #20]
 800acf4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800acf8:	653b      	str	r3, [r7, #80]	@ 0x50
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	3314      	adds	r3, #20
 800ad00:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ad02:	627a      	str	r2, [r7, #36]	@ 0x24
 800ad04:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad06:	6a39      	ldr	r1, [r7, #32]
 800ad08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad0a:	e841 2300 	strex	r3, r2, [r1]
 800ad0e:	61fb      	str	r3, [r7, #28]
   return(result);
 800ad10:	69fb      	ldr	r3, [r7, #28]
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d1e5      	bne.n	800ace2 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800ad16:	2300      	movs	r3, #0
}
 800ad18:	4618      	mov	r0, r3
 800ad1a:	3760      	adds	r7, #96	@ 0x60
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	bd80      	pop	{r7, pc}
 800ad20:	0800a9fd 	.word	0x0800a9fd
 800ad24:	0800ab29 	.word	0x0800ab29
 800ad28:	0800ab65 	.word	0x0800ab65

0800ad2c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ad2c:	b480      	push	{r7}
 800ad2e:	b089      	sub	sp, #36	@ 0x24
 800ad30:	af00      	add	r7, sp, #0
 800ad32:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	330c      	adds	r3, #12
 800ad3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	e853 3f00 	ldrex	r3, [r3]
 800ad42:	60bb      	str	r3, [r7, #8]
   return(result);
 800ad44:	68bb      	ldr	r3, [r7, #8]
 800ad46:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800ad4a:	61fb      	str	r3, [r7, #28]
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	330c      	adds	r3, #12
 800ad52:	69fa      	ldr	r2, [r7, #28]
 800ad54:	61ba      	str	r2, [r7, #24]
 800ad56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad58:	6979      	ldr	r1, [r7, #20]
 800ad5a:	69ba      	ldr	r2, [r7, #24]
 800ad5c:	e841 2300 	strex	r3, r2, [r1]
 800ad60:	613b      	str	r3, [r7, #16]
   return(result);
 800ad62:	693b      	ldr	r3, [r7, #16]
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d1e5      	bne.n	800ad34 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	2220      	movs	r2, #32
 800ad6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800ad70:	bf00      	nop
 800ad72:	3724      	adds	r7, #36	@ 0x24
 800ad74:	46bd      	mov	sp, r7
 800ad76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad7a:	4770      	bx	lr

0800ad7c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ad7c:	b480      	push	{r7}
 800ad7e:	b095      	sub	sp, #84	@ 0x54
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	330c      	adds	r3, #12
 800ad8a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad8e:	e853 3f00 	ldrex	r3, [r3]
 800ad92:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ad94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad96:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ad9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	330c      	adds	r3, #12
 800ada2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ada4:	643a      	str	r2, [r7, #64]	@ 0x40
 800ada6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ada8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800adaa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800adac:	e841 2300 	strex	r3, r2, [r1]
 800adb0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800adb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d1e5      	bne.n	800ad84 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	3314      	adds	r3, #20
 800adbe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adc0:	6a3b      	ldr	r3, [r7, #32]
 800adc2:	e853 3f00 	ldrex	r3, [r3]
 800adc6:	61fb      	str	r3, [r7, #28]
   return(result);
 800adc8:	69fb      	ldr	r3, [r7, #28]
 800adca:	f023 0301 	bic.w	r3, r3, #1
 800adce:	64bb      	str	r3, [r7, #72]	@ 0x48
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	3314      	adds	r3, #20
 800add6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800add8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800adda:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800addc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800adde:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ade0:	e841 2300 	strex	r3, r2, [r1]
 800ade4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ade6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d1e5      	bne.n	800adb8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800adf0:	2b01      	cmp	r3, #1
 800adf2:	d119      	bne.n	800ae28 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	330c      	adds	r3, #12
 800adfa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	e853 3f00 	ldrex	r3, [r3]
 800ae02:	60bb      	str	r3, [r7, #8]
   return(result);
 800ae04:	68bb      	ldr	r3, [r7, #8]
 800ae06:	f023 0310 	bic.w	r3, r3, #16
 800ae0a:	647b      	str	r3, [r7, #68]	@ 0x44
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	330c      	adds	r3, #12
 800ae12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ae14:	61ba      	str	r2, [r7, #24]
 800ae16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae18:	6979      	ldr	r1, [r7, #20]
 800ae1a:	69ba      	ldr	r2, [r7, #24]
 800ae1c:	e841 2300 	strex	r3, r2, [r1]
 800ae20:	613b      	str	r3, [r7, #16]
   return(result);
 800ae22:	693b      	ldr	r3, [r7, #16]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d1e5      	bne.n	800adf4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	2220      	movs	r2, #32
 800ae2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	2200      	movs	r2, #0
 800ae34:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800ae36:	bf00      	nop
 800ae38:	3754      	adds	r7, #84	@ 0x54
 800ae3a:	46bd      	mov	sp, r7
 800ae3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae40:	4770      	bx	lr

0800ae42 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ae42:	b580      	push	{r7, lr}
 800ae44:	b084      	sub	sp, #16
 800ae46:	af00      	add	r7, sp, #0
 800ae48:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae4e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	2200      	movs	r2, #0
 800ae54:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	2200      	movs	r2, #0
 800ae5a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ae5c:	68f8      	ldr	r0, [r7, #12]
 800ae5e:	f7f9 fb33 	bl	80044c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ae62:	bf00      	nop
 800ae64:	3710      	adds	r7, #16
 800ae66:	46bd      	mov	sp, r7
 800ae68:	bd80      	pop	{r7, pc}

0800ae6a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800ae6a:	b480      	push	{r7}
 800ae6c:	b085      	sub	sp, #20
 800ae6e:	af00      	add	r7, sp, #0
 800ae70:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ae78:	b2db      	uxtb	r3, r3
 800ae7a:	2b21      	cmp	r3, #33	@ 0x21
 800ae7c:	d13e      	bne.n	800aefc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	689b      	ldr	r3, [r3, #8]
 800ae82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ae86:	d114      	bne.n	800aeb2 <UART_Transmit_IT+0x48>
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	691b      	ldr	r3, [r3, #16]
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d110      	bne.n	800aeb2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	6a1b      	ldr	r3, [r3, #32]
 800ae94:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	881b      	ldrh	r3, [r3, #0]
 800ae9a:	461a      	mov	r2, r3
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800aea4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	6a1b      	ldr	r3, [r3, #32]
 800aeaa:	1c9a      	adds	r2, r3, #2
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	621a      	str	r2, [r3, #32]
 800aeb0:	e008      	b.n	800aec4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	6a1b      	ldr	r3, [r3, #32]
 800aeb6:	1c59      	adds	r1, r3, #1
 800aeb8:	687a      	ldr	r2, [r7, #4]
 800aeba:	6211      	str	r1, [r2, #32]
 800aebc:	781a      	ldrb	r2, [r3, #0]
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800aec8:	b29b      	uxth	r3, r3
 800aeca:	3b01      	subs	r3, #1
 800aecc:	b29b      	uxth	r3, r3
 800aece:	687a      	ldr	r2, [r7, #4]
 800aed0:	4619      	mov	r1, r3
 800aed2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d10f      	bne.n	800aef8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	68da      	ldr	r2, [r3, #12]
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800aee6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	68da      	ldr	r2, [r3, #12]
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800aef6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800aef8:	2300      	movs	r3, #0
 800aefa:	e000      	b.n	800aefe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800aefc:	2302      	movs	r3, #2
  }
}
 800aefe:	4618      	mov	r0, r3
 800af00:	3714      	adds	r7, #20
 800af02:	46bd      	mov	sp, r7
 800af04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af08:	4770      	bx	lr

0800af0a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800af0a:	b580      	push	{r7, lr}
 800af0c:	b082      	sub	sp, #8
 800af0e:	af00      	add	r7, sp, #0
 800af10:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	68da      	ldr	r2, [r3, #12]
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800af20:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	2220      	movs	r2, #32
 800af26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800af2a:	6878      	ldr	r0, [r7, #4]
 800af2c:	f7f9 fa80 	bl	8004430 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800af30:	2300      	movs	r3, #0
}
 800af32:	4618      	mov	r0, r3
 800af34:	3708      	adds	r7, #8
 800af36:	46bd      	mov	sp, r7
 800af38:	bd80      	pop	{r7, pc}

0800af3a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800af3a:	b580      	push	{r7, lr}
 800af3c:	b08c      	sub	sp, #48	@ 0x30
 800af3e:	af00      	add	r7, sp, #0
 800af40:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800af48:	b2db      	uxtb	r3, r3
 800af4a:	2b22      	cmp	r3, #34	@ 0x22
 800af4c:	f040 80ae 	bne.w	800b0ac <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	689b      	ldr	r3, [r3, #8]
 800af54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800af58:	d117      	bne.n	800af8a <UART_Receive_IT+0x50>
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	691b      	ldr	r3, [r3, #16]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d113      	bne.n	800af8a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800af62:	2300      	movs	r3, #0
 800af64:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af6a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	685b      	ldr	r3, [r3, #4]
 800af72:	b29b      	uxth	r3, r3
 800af74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af78:	b29a      	uxth	r2, r3
 800af7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af7c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af82:	1c9a      	adds	r2, r3, #2
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	629a      	str	r2, [r3, #40]	@ 0x28
 800af88:	e026      	b.n	800afd8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800af90:	2300      	movs	r3, #0
 800af92:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	689b      	ldr	r3, [r3, #8]
 800af98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800af9c:	d007      	beq.n	800afae <UART_Receive_IT+0x74>
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	689b      	ldr	r3, [r3, #8]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d10a      	bne.n	800afbc <UART_Receive_IT+0x82>
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	691b      	ldr	r3, [r3, #16]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d106      	bne.n	800afbc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	685b      	ldr	r3, [r3, #4]
 800afb4:	b2da      	uxtb	r2, r3
 800afb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afb8:	701a      	strb	r2, [r3, #0]
 800afba:	e008      	b.n	800afce <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	685b      	ldr	r3, [r3, #4]
 800afc2:	b2db      	uxtb	r3, r3
 800afc4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800afc8:	b2da      	uxtb	r2, r3
 800afca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afcc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afd2:	1c5a      	adds	r2, r3, #1
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800afdc:	b29b      	uxth	r3, r3
 800afde:	3b01      	subs	r3, #1
 800afe0:	b29b      	uxth	r3, r3
 800afe2:	687a      	ldr	r2, [r7, #4]
 800afe4:	4619      	mov	r1, r3
 800afe6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d15d      	bne.n	800b0a8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	68da      	ldr	r2, [r3, #12]
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	f022 0220 	bic.w	r2, r2, #32
 800affa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	68da      	ldr	r2, [r3, #12]
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b00a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	695a      	ldr	r2, [r3, #20]
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	f022 0201 	bic.w	r2, r2, #1
 800b01a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	2220      	movs	r2, #32
 800b020:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	2200      	movs	r2, #0
 800b028:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b02e:	2b01      	cmp	r3, #1
 800b030:	d135      	bne.n	800b09e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	2200      	movs	r2, #0
 800b036:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	330c      	adds	r3, #12
 800b03e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b040:	697b      	ldr	r3, [r7, #20]
 800b042:	e853 3f00 	ldrex	r3, [r3]
 800b046:	613b      	str	r3, [r7, #16]
   return(result);
 800b048:	693b      	ldr	r3, [r7, #16]
 800b04a:	f023 0310 	bic.w	r3, r3, #16
 800b04e:	627b      	str	r3, [r7, #36]	@ 0x24
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	330c      	adds	r3, #12
 800b056:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b058:	623a      	str	r2, [r7, #32]
 800b05a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b05c:	69f9      	ldr	r1, [r7, #28]
 800b05e:	6a3a      	ldr	r2, [r7, #32]
 800b060:	e841 2300 	strex	r3, r2, [r1]
 800b064:	61bb      	str	r3, [r7, #24]
   return(result);
 800b066:	69bb      	ldr	r3, [r7, #24]
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d1e5      	bne.n	800b038 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	f003 0310 	and.w	r3, r3, #16
 800b076:	2b10      	cmp	r3, #16
 800b078:	d10a      	bne.n	800b090 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b07a:	2300      	movs	r3, #0
 800b07c:	60fb      	str	r3, [r7, #12]
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	60fb      	str	r3, [r7, #12]
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	685b      	ldr	r3, [r3, #4]
 800b08c:	60fb      	str	r3, [r7, #12]
 800b08e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b094:	4619      	mov	r1, r3
 800b096:	6878      	ldr	r0, [r7, #4]
 800b098:	f7f9 f9e0 	bl	800445c <HAL_UARTEx_RxEventCallback>
 800b09c:	e002      	b.n	800b0a4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b09e:	6878      	ldr	r0, [r7, #4]
 800b0a0:	f7ff fc98 	bl	800a9d4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	e002      	b.n	800b0ae <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	e000      	b.n	800b0ae <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800b0ac:	2302      	movs	r3, #2
  }
}
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	3730      	adds	r7, #48	@ 0x30
 800b0b2:	46bd      	mov	sp, r7
 800b0b4:	bd80      	pop	{r7, pc}
	...

0800b0b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b0b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b0bc:	b0c0      	sub	sp, #256	@ 0x100
 800b0be:	af00      	add	r7, sp, #0
 800b0c0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b0c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	691b      	ldr	r3, [r3, #16]
 800b0cc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800b0d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b0d4:	68d9      	ldr	r1, [r3, #12]
 800b0d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b0da:	681a      	ldr	r2, [r3, #0]
 800b0dc:	ea40 0301 	orr.w	r3, r0, r1
 800b0e0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b0e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b0e6:	689a      	ldr	r2, [r3, #8]
 800b0e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b0ec:	691b      	ldr	r3, [r3, #16]
 800b0ee:	431a      	orrs	r2, r3
 800b0f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b0f4:	695b      	ldr	r3, [r3, #20]
 800b0f6:	431a      	orrs	r2, r3
 800b0f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b0fc:	69db      	ldr	r3, [r3, #28]
 800b0fe:	4313      	orrs	r3, r2
 800b100:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	68db      	ldr	r3, [r3, #12]
 800b10c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800b110:	f021 010c 	bic.w	r1, r1, #12
 800b114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b118:	681a      	ldr	r2, [r3, #0]
 800b11a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800b11e:	430b      	orrs	r3, r1
 800b120:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b122:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	695b      	ldr	r3, [r3, #20]
 800b12a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800b12e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b132:	6999      	ldr	r1, [r3, #24]
 800b134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b138:	681a      	ldr	r2, [r3, #0]
 800b13a:	ea40 0301 	orr.w	r3, r0, r1
 800b13e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b140:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b144:	681a      	ldr	r2, [r3, #0]
 800b146:	4b8f      	ldr	r3, [pc, #572]	@ (800b384 <UART_SetConfig+0x2cc>)
 800b148:	429a      	cmp	r2, r3
 800b14a:	d005      	beq.n	800b158 <UART_SetConfig+0xa0>
 800b14c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b150:	681a      	ldr	r2, [r3, #0]
 800b152:	4b8d      	ldr	r3, [pc, #564]	@ (800b388 <UART_SetConfig+0x2d0>)
 800b154:	429a      	cmp	r2, r3
 800b156:	d104      	bne.n	800b162 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b158:	f7fd fa96 	bl	8008688 <HAL_RCC_GetPCLK2Freq>
 800b15c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800b160:	e003      	b.n	800b16a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b162:	f7fd fa7d 	bl	8008660 <HAL_RCC_GetPCLK1Freq>
 800b166:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b16a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b16e:	69db      	ldr	r3, [r3, #28]
 800b170:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b174:	f040 810c 	bne.w	800b390 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b178:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b17c:	2200      	movs	r2, #0
 800b17e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800b182:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800b186:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800b18a:	4622      	mov	r2, r4
 800b18c:	462b      	mov	r3, r5
 800b18e:	1891      	adds	r1, r2, r2
 800b190:	65b9      	str	r1, [r7, #88]	@ 0x58
 800b192:	415b      	adcs	r3, r3
 800b194:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b196:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800b19a:	4621      	mov	r1, r4
 800b19c:	eb12 0801 	adds.w	r8, r2, r1
 800b1a0:	4629      	mov	r1, r5
 800b1a2:	eb43 0901 	adc.w	r9, r3, r1
 800b1a6:	f04f 0200 	mov.w	r2, #0
 800b1aa:	f04f 0300 	mov.w	r3, #0
 800b1ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b1b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b1b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b1ba:	4690      	mov	r8, r2
 800b1bc:	4699      	mov	r9, r3
 800b1be:	4623      	mov	r3, r4
 800b1c0:	eb18 0303 	adds.w	r3, r8, r3
 800b1c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b1c8:	462b      	mov	r3, r5
 800b1ca:	eb49 0303 	adc.w	r3, r9, r3
 800b1ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b1d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b1d6:	685b      	ldr	r3, [r3, #4]
 800b1d8:	2200      	movs	r2, #0
 800b1da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b1de:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800b1e2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800b1e6:	460b      	mov	r3, r1
 800b1e8:	18db      	adds	r3, r3, r3
 800b1ea:	653b      	str	r3, [r7, #80]	@ 0x50
 800b1ec:	4613      	mov	r3, r2
 800b1ee:	eb42 0303 	adc.w	r3, r2, r3
 800b1f2:	657b      	str	r3, [r7, #84]	@ 0x54
 800b1f4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800b1f8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800b1fc:	f7f5 fd24 	bl	8000c48 <__aeabi_uldivmod>
 800b200:	4602      	mov	r2, r0
 800b202:	460b      	mov	r3, r1
 800b204:	4b61      	ldr	r3, [pc, #388]	@ (800b38c <UART_SetConfig+0x2d4>)
 800b206:	fba3 2302 	umull	r2, r3, r3, r2
 800b20a:	095b      	lsrs	r3, r3, #5
 800b20c:	011c      	lsls	r4, r3, #4
 800b20e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b212:	2200      	movs	r2, #0
 800b214:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b218:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800b21c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800b220:	4642      	mov	r2, r8
 800b222:	464b      	mov	r3, r9
 800b224:	1891      	adds	r1, r2, r2
 800b226:	64b9      	str	r1, [r7, #72]	@ 0x48
 800b228:	415b      	adcs	r3, r3
 800b22a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b22c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800b230:	4641      	mov	r1, r8
 800b232:	eb12 0a01 	adds.w	sl, r2, r1
 800b236:	4649      	mov	r1, r9
 800b238:	eb43 0b01 	adc.w	fp, r3, r1
 800b23c:	f04f 0200 	mov.w	r2, #0
 800b240:	f04f 0300 	mov.w	r3, #0
 800b244:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b248:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b24c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b250:	4692      	mov	sl, r2
 800b252:	469b      	mov	fp, r3
 800b254:	4643      	mov	r3, r8
 800b256:	eb1a 0303 	adds.w	r3, sl, r3
 800b25a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b25e:	464b      	mov	r3, r9
 800b260:	eb4b 0303 	adc.w	r3, fp, r3
 800b264:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800b268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b26c:	685b      	ldr	r3, [r3, #4]
 800b26e:	2200      	movs	r2, #0
 800b270:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b274:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800b278:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800b27c:	460b      	mov	r3, r1
 800b27e:	18db      	adds	r3, r3, r3
 800b280:	643b      	str	r3, [r7, #64]	@ 0x40
 800b282:	4613      	mov	r3, r2
 800b284:	eb42 0303 	adc.w	r3, r2, r3
 800b288:	647b      	str	r3, [r7, #68]	@ 0x44
 800b28a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800b28e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800b292:	f7f5 fcd9 	bl	8000c48 <__aeabi_uldivmod>
 800b296:	4602      	mov	r2, r0
 800b298:	460b      	mov	r3, r1
 800b29a:	4611      	mov	r1, r2
 800b29c:	4b3b      	ldr	r3, [pc, #236]	@ (800b38c <UART_SetConfig+0x2d4>)
 800b29e:	fba3 2301 	umull	r2, r3, r3, r1
 800b2a2:	095b      	lsrs	r3, r3, #5
 800b2a4:	2264      	movs	r2, #100	@ 0x64
 800b2a6:	fb02 f303 	mul.w	r3, r2, r3
 800b2aa:	1acb      	subs	r3, r1, r3
 800b2ac:	00db      	lsls	r3, r3, #3
 800b2ae:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800b2b2:	4b36      	ldr	r3, [pc, #216]	@ (800b38c <UART_SetConfig+0x2d4>)
 800b2b4:	fba3 2302 	umull	r2, r3, r3, r2
 800b2b8:	095b      	lsrs	r3, r3, #5
 800b2ba:	005b      	lsls	r3, r3, #1
 800b2bc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800b2c0:	441c      	add	r4, r3
 800b2c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b2cc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800b2d0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800b2d4:	4642      	mov	r2, r8
 800b2d6:	464b      	mov	r3, r9
 800b2d8:	1891      	adds	r1, r2, r2
 800b2da:	63b9      	str	r1, [r7, #56]	@ 0x38
 800b2dc:	415b      	adcs	r3, r3
 800b2de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b2e0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800b2e4:	4641      	mov	r1, r8
 800b2e6:	1851      	adds	r1, r2, r1
 800b2e8:	6339      	str	r1, [r7, #48]	@ 0x30
 800b2ea:	4649      	mov	r1, r9
 800b2ec:	414b      	adcs	r3, r1
 800b2ee:	637b      	str	r3, [r7, #52]	@ 0x34
 800b2f0:	f04f 0200 	mov.w	r2, #0
 800b2f4:	f04f 0300 	mov.w	r3, #0
 800b2f8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800b2fc:	4659      	mov	r1, fp
 800b2fe:	00cb      	lsls	r3, r1, #3
 800b300:	4651      	mov	r1, sl
 800b302:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b306:	4651      	mov	r1, sl
 800b308:	00ca      	lsls	r2, r1, #3
 800b30a:	4610      	mov	r0, r2
 800b30c:	4619      	mov	r1, r3
 800b30e:	4603      	mov	r3, r0
 800b310:	4642      	mov	r2, r8
 800b312:	189b      	adds	r3, r3, r2
 800b314:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b318:	464b      	mov	r3, r9
 800b31a:	460a      	mov	r2, r1
 800b31c:	eb42 0303 	adc.w	r3, r2, r3
 800b320:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b324:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b328:	685b      	ldr	r3, [r3, #4]
 800b32a:	2200      	movs	r2, #0
 800b32c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b330:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800b334:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800b338:	460b      	mov	r3, r1
 800b33a:	18db      	adds	r3, r3, r3
 800b33c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b33e:	4613      	mov	r3, r2
 800b340:	eb42 0303 	adc.w	r3, r2, r3
 800b344:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b346:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800b34a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800b34e:	f7f5 fc7b 	bl	8000c48 <__aeabi_uldivmod>
 800b352:	4602      	mov	r2, r0
 800b354:	460b      	mov	r3, r1
 800b356:	4b0d      	ldr	r3, [pc, #52]	@ (800b38c <UART_SetConfig+0x2d4>)
 800b358:	fba3 1302 	umull	r1, r3, r3, r2
 800b35c:	095b      	lsrs	r3, r3, #5
 800b35e:	2164      	movs	r1, #100	@ 0x64
 800b360:	fb01 f303 	mul.w	r3, r1, r3
 800b364:	1ad3      	subs	r3, r2, r3
 800b366:	00db      	lsls	r3, r3, #3
 800b368:	3332      	adds	r3, #50	@ 0x32
 800b36a:	4a08      	ldr	r2, [pc, #32]	@ (800b38c <UART_SetConfig+0x2d4>)
 800b36c:	fba2 2303 	umull	r2, r3, r2, r3
 800b370:	095b      	lsrs	r3, r3, #5
 800b372:	f003 0207 	and.w	r2, r3, #7
 800b376:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	4422      	add	r2, r4
 800b37e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b380:	e106      	b.n	800b590 <UART_SetConfig+0x4d8>
 800b382:	bf00      	nop
 800b384:	40011000 	.word	0x40011000
 800b388:	40011400 	.word	0x40011400
 800b38c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b390:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b394:	2200      	movs	r2, #0
 800b396:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b39a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800b39e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800b3a2:	4642      	mov	r2, r8
 800b3a4:	464b      	mov	r3, r9
 800b3a6:	1891      	adds	r1, r2, r2
 800b3a8:	6239      	str	r1, [r7, #32]
 800b3aa:	415b      	adcs	r3, r3
 800b3ac:	627b      	str	r3, [r7, #36]	@ 0x24
 800b3ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b3b2:	4641      	mov	r1, r8
 800b3b4:	1854      	adds	r4, r2, r1
 800b3b6:	4649      	mov	r1, r9
 800b3b8:	eb43 0501 	adc.w	r5, r3, r1
 800b3bc:	f04f 0200 	mov.w	r2, #0
 800b3c0:	f04f 0300 	mov.w	r3, #0
 800b3c4:	00eb      	lsls	r3, r5, #3
 800b3c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b3ca:	00e2      	lsls	r2, r4, #3
 800b3cc:	4614      	mov	r4, r2
 800b3ce:	461d      	mov	r5, r3
 800b3d0:	4643      	mov	r3, r8
 800b3d2:	18e3      	adds	r3, r4, r3
 800b3d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b3d8:	464b      	mov	r3, r9
 800b3da:	eb45 0303 	adc.w	r3, r5, r3
 800b3de:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b3e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b3e6:	685b      	ldr	r3, [r3, #4]
 800b3e8:	2200      	movs	r2, #0
 800b3ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b3ee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b3f2:	f04f 0200 	mov.w	r2, #0
 800b3f6:	f04f 0300 	mov.w	r3, #0
 800b3fa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800b3fe:	4629      	mov	r1, r5
 800b400:	008b      	lsls	r3, r1, #2
 800b402:	4621      	mov	r1, r4
 800b404:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b408:	4621      	mov	r1, r4
 800b40a:	008a      	lsls	r2, r1, #2
 800b40c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800b410:	f7f5 fc1a 	bl	8000c48 <__aeabi_uldivmod>
 800b414:	4602      	mov	r2, r0
 800b416:	460b      	mov	r3, r1
 800b418:	4b60      	ldr	r3, [pc, #384]	@ (800b59c <UART_SetConfig+0x4e4>)
 800b41a:	fba3 2302 	umull	r2, r3, r3, r2
 800b41e:	095b      	lsrs	r3, r3, #5
 800b420:	011c      	lsls	r4, r3, #4
 800b422:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b426:	2200      	movs	r2, #0
 800b428:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b42c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800b430:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800b434:	4642      	mov	r2, r8
 800b436:	464b      	mov	r3, r9
 800b438:	1891      	adds	r1, r2, r2
 800b43a:	61b9      	str	r1, [r7, #24]
 800b43c:	415b      	adcs	r3, r3
 800b43e:	61fb      	str	r3, [r7, #28]
 800b440:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b444:	4641      	mov	r1, r8
 800b446:	1851      	adds	r1, r2, r1
 800b448:	6139      	str	r1, [r7, #16]
 800b44a:	4649      	mov	r1, r9
 800b44c:	414b      	adcs	r3, r1
 800b44e:	617b      	str	r3, [r7, #20]
 800b450:	f04f 0200 	mov.w	r2, #0
 800b454:	f04f 0300 	mov.w	r3, #0
 800b458:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b45c:	4659      	mov	r1, fp
 800b45e:	00cb      	lsls	r3, r1, #3
 800b460:	4651      	mov	r1, sl
 800b462:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b466:	4651      	mov	r1, sl
 800b468:	00ca      	lsls	r2, r1, #3
 800b46a:	4610      	mov	r0, r2
 800b46c:	4619      	mov	r1, r3
 800b46e:	4603      	mov	r3, r0
 800b470:	4642      	mov	r2, r8
 800b472:	189b      	adds	r3, r3, r2
 800b474:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b478:	464b      	mov	r3, r9
 800b47a:	460a      	mov	r2, r1
 800b47c:	eb42 0303 	adc.w	r3, r2, r3
 800b480:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b484:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b488:	685b      	ldr	r3, [r3, #4]
 800b48a:	2200      	movs	r2, #0
 800b48c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b48e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800b490:	f04f 0200 	mov.w	r2, #0
 800b494:	f04f 0300 	mov.w	r3, #0
 800b498:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800b49c:	4649      	mov	r1, r9
 800b49e:	008b      	lsls	r3, r1, #2
 800b4a0:	4641      	mov	r1, r8
 800b4a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b4a6:	4641      	mov	r1, r8
 800b4a8:	008a      	lsls	r2, r1, #2
 800b4aa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800b4ae:	f7f5 fbcb 	bl	8000c48 <__aeabi_uldivmod>
 800b4b2:	4602      	mov	r2, r0
 800b4b4:	460b      	mov	r3, r1
 800b4b6:	4611      	mov	r1, r2
 800b4b8:	4b38      	ldr	r3, [pc, #224]	@ (800b59c <UART_SetConfig+0x4e4>)
 800b4ba:	fba3 2301 	umull	r2, r3, r3, r1
 800b4be:	095b      	lsrs	r3, r3, #5
 800b4c0:	2264      	movs	r2, #100	@ 0x64
 800b4c2:	fb02 f303 	mul.w	r3, r2, r3
 800b4c6:	1acb      	subs	r3, r1, r3
 800b4c8:	011b      	lsls	r3, r3, #4
 800b4ca:	3332      	adds	r3, #50	@ 0x32
 800b4cc:	4a33      	ldr	r2, [pc, #204]	@ (800b59c <UART_SetConfig+0x4e4>)
 800b4ce:	fba2 2303 	umull	r2, r3, r2, r3
 800b4d2:	095b      	lsrs	r3, r3, #5
 800b4d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b4d8:	441c      	add	r4, r3
 800b4da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b4de:	2200      	movs	r2, #0
 800b4e0:	673b      	str	r3, [r7, #112]	@ 0x70
 800b4e2:	677a      	str	r2, [r7, #116]	@ 0x74
 800b4e4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800b4e8:	4642      	mov	r2, r8
 800b4ea:	464b      	mov	r3, r9
 800b4ec:	1891      	adds	r1, r2, r2
 800b4ee:	60b9      	str	r1, [r7, #8]
 800b4f0:	415b      	adcs	r3, r3
 800b4f2:	60fb      	str	r3, [r7, #12]
 800b4f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b4f8:	4641      	mov	r1, r8
 800b4fa:	1851      	adds	r1, r2, r1
 800b4fc:	6039      	str	r1, [r7, #0]
 800b4fe:	4649      	mov	r1, r9
 800b500:	414b      	adcs	r3, r1
 800b502:	607b      	str	r3, [r7, #4]
 800b504:	f04f 0200 	mov.w	r2, #0
 800b508:	f04f 0300 	mov.w	r3, #0
 800b50c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b510:	4659      	mov	r1, fp
 800b512:	00cb      	lsls	r3, r1, #3
 800b514:	4651      	mov	r1, sl
 800b516:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b51a:	4651      	mov	r1, sl
 800b51c:	00ca      	lsls	r2, r1, #3
 800b51e:	4610      	mov	r0, r2
 800b520:	4619      	mov	r1, r3
 800b522:	4603      	mov	r3, r0
 800b524:	4642      	mov	r2, r8
 800b526:	189b      	adds	r3, r3, r2
 800b528:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b52a:	464b      	mov	r3, r9
 800b52c:	460a      	mov	r2, r1
 800b52e:	eb42 0303 	adc.w	r3, r2, r3
 800b532:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b538:	685b      	ldr	r3, [r3, #4]
 800b53a:	2200      	movs	r2, #0
 800b53c:	663b      	str	r3, [r7, #96]	@ 0x60
 800b53e:	667a      	str	r2, [r7, #100]	@ 0x64
 800b540:	f04f 0200 	mov.w	r2, #0
 800b544:	f04f 0300 	mov.w	r3, #0
 800b548:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800b54c:	4649      	mov	r1, r9
 800b54e:	008b      	lsls	r3, r1, #2
 800b550:	4641      	mov	r1, r8
 800b552:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b556:	4641      	mov	r1, r8
 800b558:	008a      	lsls	r2, r1, #2
 800b55a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800b55e:	f7f5 fb73 	bl	8000c48 <__aeabi_uldivmod>
 800b562:	4602      	mov	r2, r0
 800b564:	460b      	mov	r3, r1
 800b566:	4b0d      	ldr	r3, [pc, #52]	@ (800b59c <UART_SetConfig+0x4e4>)
 800b568:	fba3 1302 	umull	r1, r3, r3, r2
 800b56c:	095b      	lsrs	r3, r3, #5
 800b56e:	2164      	movs	r1, #100	@ 0x64
 800b570:	fb01 f303 	mul.w	r3, r1, r3
 800b574:	1ad3      	subs	r3, r2, r3
 800b576:	011b      	lsls	r3, r3, #4
 800b578:	3332      	adds	r3, #50	@ 0x32
 800b57a:	4a08      	ldr	r2, [pc, #32]	@ (800b59c <UART_SetConfig+0x4e4>)
 800b57c:	fba2 2303 	umull	r2, r3, r2, r3
 800b580:	095b      	lsrs	r3, r3, #5
 800b582:	f003 020f 	and.w	r2, r3, #15
 800b586:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	4422      	add	r2, r4
 800b58e:	609a      	str	r2, [r3, #8]
}
 800b590:	bf00      	nop
 800b592:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800b596:	46bd      	mov	sp, r7
 800b598:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b59c:	51eb851f 	.word	0x51eb851f

0800b5a0 <__NVIC_SetPriority>:
{
 800b5a0:	b480      	push	{r7}
 800b5a2:	b083      	sub	sp, #12
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	4603      	mov	r3, r0
 800b5a8:	6039      	str	r1, [r7, #0]
 800b5aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b5ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	db0a      	blt.n	800b5ca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b5b4:	683b      	ldr	r3, [r7, #0]
 800b5b6:	b2da      	uxtb	r2, r3
 800b5b8:	490c      	ldr	r1, [pc, #48]	@ (800b5ec <__NVIC_SetPriority+0x4c>)
 800b5ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b5be:	0112      	lsls	r2, r2, #4
 800b5c0:	b2d2      	uxtb	r2, r2
 800b5c2:	440b      	add	r3, r1
 800b5c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800b5c8:	e00a      	b.n	800b5e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b5ca:	683b      	ldr	r3, [r7, #0]
 800b5cc:	b2da      	uxtb	r2, r3
 800b5ce:	4908      	ldr	r1, [pc, #32]	@ (800b5f0 <__NVIC_SetPriority+0x50>)
 800b5d0:	79fb      	ldrb	r3, [r7, #7]
 800b5d2:	f003 030f 	and.w	r3, r3, #15
 800b5d6:	3b04      	subs	r3, #4
 800b5d8:	0112      	lsls	r2, r2, #4
 800b5da:	b2d2      	uxtb	r2, r2
 800b5dc:	440b      	add	r3, r1
 800b5de:	761a      	strb	r2, [r3, #24]
}
 800b5e0:	bf00      	nop
 800b5e2:	370c      	adds	r7, #12
 800b5e4:	46bd      	mov	sp, r7
 800b5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ea:	4770      	bx	lr
 800b5ec:	e000e100 	.word	0xe000e100
 800b5f0:	e000ed00 	.word	0xe000ed00

0800b5f4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800b5f8:	2100      	movs	r1, #0
 800b5fa:	f06f 0004 	mvn.w	r0, #4
 800b5fe:	f7ff ffcf 	bl	800b5a0 <__NVIC_SetPriority>
#endif
}
 800b602:	bf00      	nop
 800b604:	bd80      	pop	{r7, pc}
	...

0800b608 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b608:	b480      	push	{r7}
 800b60a:	b083      	sub	sp, #12
 800b60c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b60e:	f3ef 8305 	mrs	r3, IPSR
 800b612:	603b      	str	r3, [r7, #0]
  return(result);
 800b614:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b616:	2b00      	cmp	r3, #0
 800b618:	d003      	beq.n	800b622 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800b61a:	f06f 0305 	mvn.w	r3, #5
 800b61e:	607b      	str	r3, [r7, #4]
 800b620:	e00c      	b.n	800b63c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b622:	4b0a      	ldr	r3, [pc, #40]	@ (800b64c <osKernelInitialize+0x44>)
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	2b00      	cmp	r3, #0
 800b628:	d105      	bne.n	800b636 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b62a:	4b08      	ldr	r3, [pc, #32]	@ (800b64c <osKernelInitialize+0x44>)
 800b62c:	2201      	movs	r2, #1
 800b62e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b630:	2300      	movs	r3, #0
 800b632:	607b      	str	r3, [r7, #4]
 800b634:	e002      	b.n	800b63c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800b636:	f04f 33ff 	mov.w	r3, #4294967295
 800b63a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b63c:	687b      	ldr	r3, [r7, #4]
}
 800b63e:	4618      	mov	r0, r3
 800b640:	370c      	adds	r7, #12
 800b642:	46bd      	mov	sp, r7
 800b644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b648:	4770      	bx	lr
 800b64a:	bf00      	nop
 800b64c:	2000141c 	.word	0x2000141c

0800b650 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b650:	b580      	push	{r7, lr}
 800b652:	b082      	sub	sp, #8
 800b654:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b656:	f3ef 8305 	mrs	r3, IPSR
 800b65a:	603b      	str	r3, [r7, #0]
  return(result);
 800b65c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d003      	beq.n	800b66a <osKernelStart+0x1a>
    stat = osErrorISR;
 800b662:	f06f 0305 	mvn.w	r3, #5
 800b666:	607b      	str	r3, [r7, #4]
 800b668:	e010      	b.n	800b68c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b66a:	4b0b      	ldr	r3, [pc, #44]	@ (800b698 <osKernelStart+0x48>)
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	2b01      	cmp	r3, #1
 800b670:	d109      	bne.n	800b686 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b672:	f7ff ffbf 	bl	800b5f4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b676:	4b08      	ldr	r3, [pc, #32]	@ (800b698 <osKernelStart+0x48>)
 800b678:	2202      	movs	r2, #2
 800b67a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b67c:	f001 fa10 	bl	800caa0 <vTaskStartScheduler>
      stat = osOK;
 800b680:	2300      	movs	r3, #0
 800b682:	607b      	str	r3, [r7, #4]
 800b684:	e002      	b.n	800b68c <osKernelStart+0x3c>
    } else {
      stat = osError;
 800b686:	f04f 33ff 	mov.w	r3, #4294967295
 800b68a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b68c:	687b      	ldr	r3, [r7, #4]
}
 800b68e:	4618      	mov	r0, r3
 800b690:	3708      	adds	r7, #8
 800b692:	46bd      	mov	sp, r7
 800b694:	bd80      	pop	{r7, pc}
 800b696:	bf00      	nop
 800b698:	2000141c 	.word	0x2000141c

0800b69c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b69c:	b580      	push	{r7, lr}
 800b69e:	b08e      	sub	sp, #56	@ 0x38
 800b6a0:	af04      	add	r7, sp, #16
 800b6a2:	60f8      	str	r0, [r7, #12]
 800b6a4:	60b9      	str	r1, [r7, #8]
 800b6a6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b6a8:	2300      	movs	r3, #0
 800b6aa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b6ac:	f3ef 8305 	mrs	r3, IPSR
 800b6b0:	617b      	str	r3, [r7, #20]
  return(result);
 800b6b2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d17e      	bne.n	800b7b6 <osThreadNew+0x11a>
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d07b      	beq.n	800b7b6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800b6be:	2380      	movs	r3, #128	@ 0x80
 800b6c0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800b6c2:	2318      	movs	r3, #24
 800b6c4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800b6c6:	2300      	movs	r3, #0
 800b6c8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800b6ca:	f04f 33ff 	mov.w	r3, #4294967295
 800b6ce:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d045      	beq.n	800b762 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d002      	beq.n	800b6e4 <osThreadNew+0x48>
        name = attr->name;
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	699b      	ldr	r3, [r3, #24]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d002      	beq.n	800b6f2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	699b      	ldr	r3, [r3, #24]
 800b6f0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b6f2:	69fb      	ldr	r3, [r7, #28]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d008      	beq.n	800b70a <osThreadNew+0x6e>
 800b6f8:	69fb      	ldr	r3, [r7, #28]
 800b6fa:	2b38      	cmp	r3, #56	@ 0x38
 800b6fc:	d805      	bhi.n	800b70a <osThreadNew+0x6e>
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	685b      	ldr	r3, [r3, #4]
 800b702:	f003 0301 	and.w	r3, r3, #1
 800b706:	2b00      	cmp	r3, #0
 800b708:	d001      	beq.n	800b70e <osThreadNew+0x72>
        return (NULL);
 800b70a:	2300      	movs	r3, #0
 800b70c:	e054      	b.n	800b7b8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	695b      	ldr	r3, [r3, #20]
 800b712:	2b00      	cmp	r3, #0
 800b714:	d003      	beq.n	800b71e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	695b      	ldr	r3, [r3, #20]
 800b71a:	089b      	lsrs	r3, r3, #2
 800b71c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	689b      	ldr	r3, [r3, #8]
 800b722:	2b00      	cmp	r3, #0
 800b724:	d00e      	beq.n	800b744 <osThreadNew+0xa8>
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	68db      	ldr	r3, [r3, #12]
 800b72a:	2b5b      	cmp	r3, #91	@ 0x5b
 800b72c:	d90a      	bls.n	800b744 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b732:	2b00      	cmp	r3, #0
 800b734:	d006      	beq.n	800b744 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	695b      	ldr	r3, [r3, #20]
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d002      	beq.n	800b744 <osThreadNew+0xa8>
        mem = 1;
 800b73e:	2301      	movs	r3, #1
 800b740:	61bb      	str	r3, [r7, #24]
 800b742:	e010      	b.n	800b766 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	689b      	ldr	r3, [r3, #8]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d10c      	bne.n	800b766 <osThreadNew+0xca>
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	68db      	ldr	r3, [r3, #12]
 800b750:	2b00      	cmp	r3, #0
 800b752:	d108      	bne.n	800b766 <osThreadNew+0xca>
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	691b      	ldr	r3, [r3, #16]
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d104      	bne.n	800b766 <osThreadNew+0xca>
          mem = 0;
 800b75c:	2300      	movs	r3, #0
 800b75e:	61bb      	str	r3, [r7, #24]
 800b760:	e001      	b.n	800b766 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800b762:	2300      	movs	r3, #0
 800b764:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b766:	69bb      	ldr	r3, [r7, #24]
 800b768:	2b01      	cmp	r3, #1
 800b76a:	d110      	bne.n	800b78e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b770:	687a      	ldr	r2, [r7, #4]
 800b772:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b774:	9202      	str	r2, [sp, #8]
 800b776:	9301      	str	r3, [sp, #4]
 800b778:	69fb      	ldr	r3, [r7, #28]
 800b77a:	9300      	str	r3, [sp, #0]
 800b77c:	68bb      	ldr	r3, [r7, #8]
 800b77e:	6a3a      	ldr	r2, [r7, #32]
 800b780:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b782:	68f8      	ldr	r0, [r7, #12]
 800b784:	f000 ffb0 	bl	800c6e8 <xTaskCreateStatic>
 800b788:	4603      	mov	r3, r0
 800b78a:	613b      	str	r3, [r7, #16]
 800b78c:	e013      	b.n	800b7b6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b78e:	69bb      	ldr	r3, [r7, #24]
 800b790:	2b00      	cmp	r3, #0
 800b792:	d110      	bne.n	800b7b6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b794:	6a3b      	ldr	r3, [r7, #32]
 800b796:	b29a      	uxth	r2, r3
 800b798:	f107 0310 	add.w	r3, r7, #16
 800b79c:	9301      	str	r3, [sp, #4]
 800b79e:	69fb      	ldr	r3, [r7, #28]
 800b7a0:	9300      	str	r3, [sp, #0]
 800b7a2:	68bb      	ldr	r3, [r7, #8]
 800b7a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b7a6:	68f8      	ldr	r0, [r7, #12]
 800b7a8:	f000 fffe 	bl	800c7a8 <xTaskCreate>
 800b7ac:	4603      	mov	r3, r0
 800b7ae:	2b01      	cmp	r3, #1
 800b7b0:	d001      	beq.n	800b7b6 <osThreadNew+0x11a>
            hTask = NULL;
 800b7b2:	2300      	movs	r3, #0
 800b7b4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b7b6:	693b      	ldr	r3, [r7, #16]
}
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	3728      	adds	r7, #40	@ 0x28
 800b7bc:	46bd      	mov	sp, r7
 800b7be:	bd80      	pop	{r7, pc}

0800b7c0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b7c0:	b580      	push	{r7, lr}
 800b7c2:	b084      	sub	sp, #16
 800b7c4:	af00      	add	r7, sp, #0
 800b7c6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b7c8:	f3ef 8305 	mrs	r3, IPSR
 800b7cc:	60bb      	str	r3, [r7, #8]
  return(result);
 800b7ce:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d003      	beq.n	800b7dc <osDelay+0x1c>
    stat = osErrorISR;
 800b7d4:	f06f 0305 	mvn.w	r3, #5
 800b7d8:	60fb      	str	r3, [r7, #12]
 800b7da:	e007      	b.n	800b7ec <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b7dc:	2300      	movs	r3, #0
 800b7de:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d002      	beq.n	800b7ec <osDelay+0x2c>
      vTaskDelay(ticks);
 800b7e6:	6878      	ldr	r0, [r7, #4]
 800b7e8:	f001 f924 	bl	800ca34 <vTaskDelay>
    }
  }

  return (stat);
 800b7ec:	68fb      	ldr	r3, [r7, #12]
}
 800b7ee:	4618      	mov	r0, r3
 800b7f0:	3710      	adds	r7, #16
 800b7f2:	46bd      	mov	sp, r7
 800b7f4:	bd80      	pop	{r7, pc}
	...

0800b7f8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b7f8:	b480      	push	{r7}
 800b7fa:	b085      	sub	sp, #20
 800b7fc:	af00      	add	r7, sp, #0
 800b7fe:	60f8      	str	r0, [r7, #12]
 800b800:	60b9      	str	r1, [r7, #8]
 800b802:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	4a07      	ldr	r2, [pc, #28]	@ (800b824 <vApplicationGetIdleTaskMemory+0x2c>)
 800b808:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b80a:	68bb      	ldr	r3, [r7, #8]
 800b80c:	4a06      	ldr	r2, [pc, #24]	@ (800b828 <vApplicationGetIdleTaskMemory+0x30>)
 800b80e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	2280      	movs	r2, #128	@ 0x80
 800b814:	601a      	str	r2, [r3, #0]
}
 800b816:	bf00      	nop
 800b818:	3714      	adds	r7, #20
 800b81a:	46bd      	mov	sp, r7
 800b81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b820:	4770      	bx	lr
 800b822:	bf00      	nop
 800b824:	20001420 	.word	0x20001420
 800b828:	2000147c 	.word	0x2000147c

0800b82c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b82c:	b480      	push	{r7}
 800b82e:	b085      	sub	sp, #20
 800b830:	af00      	add	r7, sp, #0
 800b832:	60f8      	str	r0, [r7, #12]
 800b834:	60b9      	str	r1, [r7, #8]
 800b836:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	4a07      	ldr	r2, [pc, #28]	@ (800b858 <vApplicationGetTimerTaskMemory+0x2c>)
 800b83c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b83e:	68bb      	ldr	r3, [r7, #8]
 800b840:	4a06      	ldr	r2, [pc, #24]	@ (800b85c <vApplicationGetTimerTaskMemory+0x30>)
 800b842:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b84a:	601a      	str	r2, [r3, #0]
}
 800b84c:	bf00      	nop
 800b84e:	3714      	adds	r7, #20
 800b850:	46bd      	mov	sp, r7
 800b852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b856:	4770      	bx	lr
 800b858:	2000167c 	.word	0x2000167c
 800b85c:	200016d8 	.word	0x200016d8

0800b860 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b860:	b480      	push	{r7}
 800b862:	b083      	sub	sp, #12
 800b864:	af00      	add	r7, sp, #0
 800b866:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	f103 0208 	add.w	r2, r3, #8
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	f04f 32ff 	mov.w	r2, #4294967295
 800b878:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	f103 0208 	add.w	r2, r3, #8
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	f103 0208 	add.w	r2, r3, #8
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	2200      	movs	r2, #0
 800b892:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b894:	bf00      	nop
 800b896:	370c      	adds	r7, #12
 800b898:	46bd      	mov	sp, r7
 800b89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b89e:	4770      	bx	lr

0800b8a0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b8a0:	b480      	push	{r7}
 800b8a2:	b083      	sub	sp, #12
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b8ae:	bf00      	nop
 800b8b0:	370c      	adds	r7, #12
 800b8b2:	46bd      	mov	sp, r7
 800b8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b8:	4770      	bx	lr

0800b8ba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b8ba:	b480      	push	{r7}
 800b8bc:	b085      	sub	sp, #20
 800b8be:	af00      	add	r7, sp, #0
 800b8c0:	6078      	str	r0, [r7, #4]
 800b8c2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	685b      	ldr	r3, [r3, #4]
 800b8c8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b8ca:	683b      	ldr	r3, [r7, #0]
 800b8cc:	68fa      	ldr	r2, [r7, #12]
 800b8ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	689a      	ldr	r2, [r3, #8]
 800b8d4:	683b      	ldr	r3, [r7, #0]
 800b8d6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	689b      	ldr	r3, [r3, #8]
 800b8dc:	683a      	ldr	r2, [r7, #0]
 800b8de:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	683a      	ldr	r2, [r7, #0]
 800b8e4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b8e6:	683b      	ldr	r3, [r7, #0]
 800b8e8:	687a      	ldr	r2, [r7, #4]
 800b8ea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	1c5a      	adds	r2, r3, #1
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	601a      	str	r2, [r3, #0]
}
 800b8f6:	bf00      	nop
 800b8f8:	3714      	adds	r7, #20
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b900:	4770      	bx	lr

0800b902 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b902:	b480      	push	{r7}
 800b904:	b085      	sub	sp, #20
 800b906:	af00      	add	r7, sp, #0
 800b908:	6078      	str	r0, [r7, #4]
 800b90a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b90c:	683b      	ldr	r3, [r7, #0]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b912:	68bb      	ldr	r3, [r7, #8]
 800b914:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b918:	d103      	bne.n	800b922 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	691b      	ldr	r3, [r3, #16]
 800b91e:	60fb      	str	r3, [r7, #12]
 800b920:	e00c      	b.n	800b93c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	3308      	adds	r3, #8
 800b926:	60fb      	str	r3, [r7, #12]
 800b928:	e002      	b.n	800b930 <vListInsert+0x2e>
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	685b      	ldr	r3, [r3, #4]
 800b92e:	60fb      	str	r3, [r7, #12]
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	685b      	ldr	r3, [r3, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	68ba      	ldr	r2, [r7, #8]
 800b938:	429a      	cmp	r2, r3
 800b93a:	d2f6      	bcs.n	800b92a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	685a      	ldr	r2, [r3, #4]
 800b940:	683b      	ldr	r3, [r7, #0]
 800b942:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b944:	683b      	ldr	r3, [r7, #0]
 800b946:	685b      	ldr	r3, [r3, #4]
 800b948:	683a      	ldr	r2, [r7, #0]
 800b94a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b94c:	683b      	ldr	r3, [r7, #0]
 800b94e:	68fa      	ldr	r2, [r7, #12]
 800b950:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	683a      	ldr	r2, [r7, #0]
 800b956:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b958:	683b      	ldr	r3, [r7, #0]
 800b95a:	687a      	ldr	r2, [r7, #4]
 800b95c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	1c5a      	adds	r2, r3, #1
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	601a      	str	r2, [r3, #0]
}
 800b968:	bf00      	nop
 800b96a:	3714      	adds	r7, #20
 800b96c:	46bd      	mov	sp, r7
 800b96e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b972:	4770      	bx	lr

0800b974 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b974:	b480      	push	{r7}
 800b976:	b085      	sub	sp, #20
 800b978:	af00      	add	r7, sp, #0
 800b97a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	691b      	ldr	r3, [r3, #16]
 800b980:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	685b      	ldr	r3, [r3, #4]
 800b986:	687a      	ldr	r2, [r7, #4]
 800b988:	6892      	ldr	r2, [r2, #8]
 800b98a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	689b      	ldr	r3, [r3, #8]
 800b990:	687a      	ldr	r2, [r7, #4]
 800b992:	6852      	ldr	r2, [r2, #4]
 800b994:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	685b      	ldr	r3, [r3, #4]
 800b99a:	687a      	ldr	r2, [r7, #4]
 800b99c:	429a      	cmp	r2, r3
 800b99e:	d103      	bne.n	800b9a8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	689a      	ldr	r2, [r3, #8]
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	1e5a      	subs	r2, r3, #1
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	681b      	ldr	r3, [r3, #0]
}
 800b9bc:	4618      	mov	r0, r3
 800b9be:	3714      	adds	r7, #20
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c6:	4770      	bx	lr

0800b9c8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b9c8:	b580      	push	{r7, lr}
 800b9ca:	b084      	sub	sp, #16
 800b9cc:	af00      	add	r7, sp, #0
 800b9ce:	6078      	str	r0, [r7, #4]
 800b9d0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d10b      	bne.n	800b9f4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b9dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9e0:	f383 8811 	msr	BASEPRI, r3
 800b9e4:	f3bf 8f6f 	isb	sy
 800b9e8:	f3bf 8f4f 	dsb	sy
 800b9ec:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b9ee:	bf00      	nop
 800b9f0:	bf00      	nop
 800b9f2:	e7fd      	b.n	800b9f0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b9f4:	f002 fb10 	bl	800e018 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	681a      	ldr	r2, [r3, #0]
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba00:	68f9      	ldr	r1, [r7, #12]
 800ba02:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ba04:	fb01 f303 	mul.w	r3, r1, r3
 800ba08:	441a      	add	r2, r3
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	2200      	movs	r2, #0
 800ba12:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	681a      	ldr	r2, [r3, #0]
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	681a      	ldr	r2, [r3, #0]
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba24:	3b01      	subs	r3, #1
 800ba26:	68f9      	ldr	r1, [r7, #12]
 800ba28:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ba2a:	fb01 f303 	mul.w	r3, r1, r3
 800ba2e:	441a      	add	r2, r3
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	22ff      	movs	r2, #255	@ 0xff
 800ba38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	22ff      	movs	r2, #255	@ 0xff
 800ba40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800ba44:	683b      	ldr	r3, [r7, #0]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d114      	bne.n	800ba74 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	691b      	ldr	r3, [r3, #16]
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d01a      	beq.n	800ba88 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	3310      	adds	r3, #16
 800ba56:	4618      	mov	r0, r3
 800ba58:	f001 fab0 	bl	800cfbc <xTaskRemoveFromEventList>
 800ba5c:	4603      	mov	r3, r0
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d012      	beq.n	800ba88 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ba62:	4b0d      	ldr	r3, [pc, #52]	@ (800ba98 <xQueueGenericReset+0xd0>)
 800ba64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ba68:	601a      	str	r2, [r3, #0]
 800ba6a:	f3bf 8f4f 	dsb	sy
 800ba6e:	f3bf 8f6f 	isb	sy
 800ba72:	e009      	b.n	800ba88 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	3310      	adds	r3, #16
 800ba78:	4618      	mov	r0, r3
 800ba7a:	f7ff fef1 	bl	800b860 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	3324      	adds	r3, #36	@ 0x24
 800ba82:	4618      	mov	r0, r3
 800ba84:	f7ff feec 	bl	800b860 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ba88:	f002 faf8 	bl	800e07c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ba8c:	2301      	movs	r3, #1
}
 800ba8e:	4618      	mov	r0, r3
 800ba90:	3710      	adds	r7, #16
 800ba92:	46bd      	mov	sp, r7
 800ba94:	bd80      	pop	{r7, pc}
 800ba96:	bf00      	nop
 800ba98:	e000ed04 	.word	0xe000ed04

0800ba9c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ba9c:	b580      	push	{r7, lr}
 800ba9e:	b08e      	sub	sp, #56	@ 0x38
 800baa0:	af02      	add	r7, sp, #8
 800baa2:	60f8      	str	r0, [r7, #12]
 800baa4:	60b9      	str	r1, [r7, #8]
 800baa6:	607a      	str	r2, [r7, #4]
 800baa8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	2b00      	cmp	r3, #0
 800baae:	d10b      	bne.n	800bac8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800bab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bab4:	f383 8811 	msr	BASEPRI, r3
 800bab8:	f3bf 8f6f 	isb	sy
 800babc:	f3bf 8f4f 	dsb	sy
 800bac0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800bac2:	bf00      	nop
 800bac4:	bf00      	nop
 800bac6:	e7fd      	b.n	800bac4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800bac8:	683b      	ldr	r3, [r7, #0]
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d10b      	bne.n	800bae6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800bace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bad2:	f383 8811 	msr	BASEPRI, r3
 800bad6:	f3bf 8f6f 	isb	sy
 800bada:	f3bf 8f4f 	dsb	sy
 800bade:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bae0:	bf00      	nop
 800bae2:	bf00      	nop
 800bae4:	e7fd      	b.n	800bae2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d002      	beq.n	800baf2 <xQueueGenericCreateStatic+0x56>
 800baec:	68bb      	ldr	r3, [r7, #8]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d001      	beq.n	800baf6 <xQueueGenericCreateStatic+0x5a>
 800baf2:	2301      	movs	r3, #1
 800baf4:	e000      	b.n	800baf8 <xQueueGenericCreateStatic+0x5c>
 800baf6:	2300      	movs	r3, #0
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d10b      	bne.n	800bb14 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800bafc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb00:	f383 8811 	msr	BASEPRI, r3
 800bb04:	f3bf 8f6f 	isb	sy
 800bb08:	f3bf 8f4f 	dsb	sy
 800bb0c:	623b      	str	r3, [r7, #32]
}
 800bb0e:	bf00      	nop
 800bb10:	bf00      	nop
 800bb12:	e7fd      	b.n	800bb10 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d102      	bne.n	800bb20 <xQueueGenericCreateStatic+0x84>
 800bb1a:	68bb      	ldr	r3, [r7, #8]
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d101      	bne.n	800bb24 <xQueueGenericCreateStatic+0x88>
 800bb20:	2301      	movs	r3, #1
 800bb22:	e000      	b.n	800bb26 <xQueueGenericCreateStatic+0x8a>
 800bb24:	2300      	movs	r3, #0
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d10b      	bne.n	800bb42 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800bb2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb2e:	f383 8811 	msr	BASEPRI, r3
 800bb32:	f3bf 8f6f 	isb	sy
 800bb36:	f3bf 8f4f 	dsb	sy
 800bb3a:	61fb      	str	r3, [r7, #28]
}
 800bb3c:	bf00      	nop
 800bb3e:	bf00      	nop
 800bb40:	e7fd      	b.n	800bb3e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800bb42:	2350      	movs	r3, #80	@ 0x50
 800bb44:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800bb46:	697b      	ldr	r3, [r7, #20]
 800bb48:	2b50      	cmp	r3, #80	@ 0x50
 800bb4a:	d00b      	beq.n	800bb64 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800bb4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb50:	f383 8811 	msr	BASEPRI, r3
 800bb54:	f3bf 8f6f 	isb	sy
 800bb58:	f3bf 8f4f 	dsb	sy
 800bb5c:	61bb      	str	r3, [r7, #24]
}
 800bb5e:	bf00      	nop
 800bb60:	bf00      	nop
 800bb62:	e7fd      	b.n	800bb60 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800bb64:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bb66:	683b      	ldr	r3, [r7, #0]
 800bb68:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800bb6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d00d      	beq.n	800bb8c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800bb70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb72:	2201      	movs	r2, #1
 800bb74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bb78:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800bb7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb7e:	9300      	str	r3, [sp, #0]
 800bb80:	4613      	mov	r3, r2
 800bb82:	687a      	ldr	r2, [r7, #4]
 800bb84:	68b9      	ldr	r1, [r7, #8]
 800bb86:	68f8      	ldr	r0, [r7, #12]
 800bb88:	f000 f840 	bl	800bc0c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bb8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800bb8e:	4618      	mov	r0, r3
 800bb90:	3730      	adds	r7, #48	@ 0x30
 800bb92:	46bd      	mov	sp, r7
 800bb94:	bd80      	pop	{r7, pc}

0800bb96 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800bb96:	b580      	push	{r7, lr}
 800bb98:	b08a      	sub	sp, #40	@ 0x28
 800bb9a:	af02      	add	r7, sp, #8
 800bb9c:	60f8      	str	r0, [r7, #12]
 800bb9e:	60b9      	str	r1, [r7, #8]
 800bba0:	4613      	mov	r3, r2
 800bba2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d10b      	bne.n	800bbc2 <xQueueGenericCreate+0x2c>
	__asm volatile
 800bbaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbae:	f383 8811 	msr	BASEPRI, r3
 800bbb2:	f3bf 8f6f 	isb	sy
 800bbb6:	f3bf 8f4f 	dsb	sy
 800bbba:	613b      	str	r3, [r7, #16]
}
 800bbbc:	bf00      	nop
 800bbbe:	bf00      	nop
 800bbc0:	e7fd      	b.n	800bbbe <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	68ba      	ldr	r2, [r7, #8]
 800bbc6:	fb02 f303 	mul.w	r3, r2, r3
 800bbca:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800bbcc:	69fb      	ldr	r3, [r7, #28]
 800bbce:	3350      	adds	r3, #80	@ 0x50
 800bbd0:	4618      	mov	r0, r3
 800bbd2:	f002 fb43 	bl	800e25c <pvPortMalloc>
 800bbd6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800bbd8:	69bb      	ldr	r3, [r7, #24]
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d011      	beq.n	800bc02 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800bbde:	69bb      	ldr	r3, [r7, #24]
 800bbe0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bbe2:	697b      	ldr	r3, [r7, #20]
 800bbe4:	3350      	adds	r3, #80	@ 0x50
 800bbe6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800bbe8:	69bb      	ldr	r3, [r7, #24]
 800bbea:	2200      	movs	r2, #0
 800bbec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bbf0:	79fa      	ldrb	r2, [r7, #7]
 800bbf2:	69bb      	ldr	r3, [r7, #24]
 800bbf4:	9300      	str	r3, [sp, #0]
 800bbf6:	4613      	mov	r3, r2
 800bbf8:	697a      	ldr	r2, [r7, #20]
 800bbfa:	68b9      	ldr	r1, [r7, #8]
 800bbfc:	68f8      	ldr	r0, [r7, #12]
 800bbfe:	f000 f805 	bl	800bc0c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bc02:	69bb      	ldr	r3, [r7, #24]
	}
 800bc04:	4618      	mov	r0, r3
 800bc06:	3720      	adds	r7, #32
 800bc08:	46bd      	mov	sp, r7
 800bc0a:	bd80      	pop	{r7, pc}

0800bc0c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b084      	sub	sp, #16
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	60f8      	str	r0, [r7, #12]
 800bc14:	60b9      	str	r1, [r7, #8]
 800bc16:	607a      	str	r2, [r7, #4]
 800bc18:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800bc1a:	68bb      	ldr	r3, [r7, #8]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d103      	bne.n	800bc28 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800bc20:	69bb      	ldr	r3, [r7, #24]
 800bc22:	69ba      	ldr	r2, [r7, #24]
 800bc24:	601a      	str	r2, [r3, #0]
 800bc26:	e002      	b.n	800bc2e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800bc28:	69bb      	ldr	r3, [r7, #24]
 800bc2a:	687a      	ldr	r2, [r7, #4]
 800bc2c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800bc2e:	69bb      	ldr	r3, [r7, #24]
 800bc30:	68fa      	ldr	r2, [r7, #12]
 800bc32:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800bc34:	69bb      	ldr	r3, [r7, #24]
 800bc36:	68ba      	ldr	r2, [r7, #8]
 800bc38:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800bc3a:	2101      	movs	r1, #1
 800bc3c:	69b8      	ldr	r0, [r7, #24]
 800bc3e:	f7ff fec3 	bl	800b9c8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800bc42:	69bb      	ldr	r3, [r7, #24]
 800bc44:	78fa      	ldrb	r2, [r7, #3]
 800bc46:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800bc4a:	bf00      	nop
 800bc4c:	3710      	adds	r7, #16
 800bc4e:	46bd      	mov	sp, r7
 800bc50:	bd80      	pop	{r7, pc}

0800bc52 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800bc52:	b580      	push	{r7, lr}
 800bc54:	b082      	sub	sp, #8
 800bc56:	af00      	add	r7, sp, #0
 800bc58:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d00e      	beq.n	800bc7e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	2200      	movs	r2, #0
 800bc64:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	2200      	movs	r2, #0
 800bc6a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	2200      	movs	r2, #0
 800bc70:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800bc72:	2300      	movs	r3, #0
 800bc74:	2200      	movs	r2, #0
 800bc76:	2100      	movs	r1, #0
 800bc78:	6878      	ldr	r0, [r7, #4]
 800bc7a:	f000 f81d 	bl	800bcb8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800bc7e:	bf00      	nop
 800bc80:	3708      	adds	r7, #8
 800bc82:	46bd      	mov	sp, r7
 800bc84:	bd80      	pop	{r7, pc}

0800bc86 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800bc86:	b580      	push	{r7, lr}
 800bc88:	b086      	sub	sp, #24
 800bc8a:	af00      	add	r7, sp, #0
 800bc8c:	4603      	mov	r3, r0
 800bc8e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800bc90:	2301      	movs	r3, #1
 800bc92:	617b      	str	r3, [r7, #20]
 800bc94:	2300      	movs	r3, #0
 800bc96:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800bc98:	79fb      	ldrb	r3, [r7, #7]
 800bc9a:	461a      	mov	r2, r3
 800bc9c:	6939      	ldr	r1, [r7, #16]
 800bc9e:	6978      	ldr	r0, [r7, #20]
 800bca0:	f7ff ff79 	bl	800bb96 <xQueueGenericCreate>
 800bca4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800bca6:	68f8      	ldr	r0, [r7, #12]
 800bca8:	f7ff ffd3 	bl	800bc52 <prvInitialiseMutex>

		return xNewQueue;
 800bcac:	68fb      	ldr	r3, [r7, #12]
	}
 800bcae:	4618      	mov	r0, r3
 800bcb0:	3718      	adds	r7, #24
 800bcb2:	46bd      	mov	sp, r7
 800bcb4:	bd80      	pop	{r7, pc}
	...

0800bcb8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800bcb8:	b580      	push	{r7, lr}
 800bcba:	b08e      	sub	sp, #56	@ 0x38
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	60f8      	str	r0, [r7, #12]
 800bcc0:	60b9      	str	r1, [r7, #8]
 800bcc2:	607a      	str	r2, [r7, #4]
 800bcc4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800bcce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d10b      	bne.n	800bcec <xQueueGenericSend+0x34>
	__asm volatile
 800bcd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcd8:	f383 8811 	msr	BASEPRI, r3
 800bcdc:	f3bf 8f6f 	isb	sy
 800bce0:	f3bf 8f4f 	dsb	sy
 800bce4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800bce6:	bf00      	nop
 800bce8:	bf00      	nop
 800bcea:	e7fd      	b.n	800bce8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bcec:	68bb      	ldr	r3, [r7, #8]
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d103      	bne.n	800bcfa <xQueueGenericSend+0x42>
 800bcf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d101      	bne.n	800bcfe <xQueueGenericSend+0x46>
 800bcfa:	2301      	movs	r3, #1
 800bcfc:	e000      	b.n	800bd00 <xQueueGenericSend+0x48>
 800bcfe:	2300      	movs	r3, #0
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d10b      	bne.n	800bd1c <xQueueGenericSend+0x64>
	__asm volatile
 800bd04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd08:	f383 8811 	msr	BASEPRI, r3
 800bd0c:	f3bf 8f6f 	isb	sy
 800bd10:	f3bf 8f4f 	dsb	sy
 800bd14:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bd16:	bf00      	nop
 800bd18:	bf00      	nop
 800bd1a:	e7fd      	b.n	800bd18 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bd1c:	683b      	ldr	r3, [r7, #0]
 800bd1e:	2b02      	cmp	r3, #2
 800bd20:	d103      	bne.n	800bd2a <xQueueGenericSend+0x72>
 800bd22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd26:	2b01      	cmp	r3, #1
 800bd28:	d101      	bne.n	800bd2e <xQueueGenericSend+0x76>
 800bd2a:	2301      	movs	r3, #1
 800bd2c:	e000      	b.n	800bd30 <xQueueGenericSend+0x78>
 800bd2e:	2300      	movs	r3, #0
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d10b      	bne.n	800bd4c <xQueueGenericSend+0x94>
	__asm volatile
 800bd34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd38:	f383 8811 	msr	BASEPRI, r3
 800bd3c:	f3bf 8f6f 	isb	sy
 800bd40:	f3bf 8f4f 	dsb	sy
 800bd44:	623b      	str	r3, [r7, #32]
}
 800bd46:	bf00      	nop
 800bd48:	bf00      	nop
 800bd4a:	e7fd      	b.n	800bd48 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bd4c:	f001 faf6 	bl	800d33c <xTaskGetSchedulerState>
 800bd50:	4603      	mov	r3, r0
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d102      	bne.n	800bd5c <xQueueGenericSend+0xa4>
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d101      	bne.n	800bd60 <xQueueGenericSend+0xa8>
 800bd5c:	2301      	movs	r3, #1
 800bd5e:	e000      	b.n	800bd62 <xQueueGenericSend+0xaa>
 800bd60:	2300      	movs	r3, #0
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d10b      	bne.n	800bd7e <xQueueGenericSend+0xc6>
	__asm volatile
 800bd66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd6a:	f383 8811 	msr	BASEPRI, r3
 800bd6e:	f3bf 8f6f 	isb	sy
 800bd72:	f3bf 8f4f 	dsb	sy
 800bd76:	61fb      	str	r3, [r7, #28]
}
 800bd78:	bf00      	nop
 800bd7a:	bf00      	nop
 800bd7c:	e7fd      	b.n	800bd7a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bd7e:	f002 f94b 	bl	800e018 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bd82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bd86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd8a:	429a      	cmp	r2, r3
 800bd8c:	d302      	bcc.n	800bd94 <xQueueGenericSend+0xdc>
 800bd8e:	683b      	ldr	r3, [r7, #0]
 800bd90:	2b02      	cmp	r3, #2
 800bd92:	d129      	bne.n	800bde8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bd94:	683a      	ldr	r2, [r7, #0]
 800bd96:	68b9      	ldr	r1, [r7, #8]
 800bd98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bd9a:	f000 fb37 	bl	800c40c <prvCopyDataToQueue>
 800bd9e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bda0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bda2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d010      	beq.n	800bdca <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bda8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdaa:	3324      	adds	r3, #36	@ 0x24
 800bdac:	4618      	mov	r0, r3
 800bdae:	f001 f905 	bl	800cfbc <xTaskRemoveFromEventList>
 800bdb2:	4603      	mov	r3, r0
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d013      	beq.n	800bde0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800bdb8:	4b3f      	ldr	r3, [pc, #252]	@ (800beb8 <xQueueGenericSend+0x200>)
 800bdba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bdbe:	601a      	str	r2, [r3, #0]
 800bdc0:	f3bf 8f4f 	dsb	sy
 800bdc4:	f3bf 8f6f 	isb	sy
 800bdc8:	e00a      	b.n	800bde0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800bdca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d007      	beq.n	800bde0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800bdd0:	4b39      	ldr	r3, [pc, #228]	@ (800beb8 <xQueueGenericSend+0x200>)
 800bdd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bdd6:	601a      	str	r2, [r3, #0]
 800bdd8:	f3bf 8f4f 	dsb	sy
 800bddc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800bde0:	f002 f94c 	bl	800e07c <vPortExitCritical>
				return pdPASS;
 800bde4:	2301      	movs	r3, #1
 800bde6:	e063      	b.n	800beb0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d103      	bne.n	800bdf6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bdee:	f002 f945 	bl	800e07c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800bdf2:	2300      	movs	r3, #0
 800bdf4:	e05c      	b.n	800beb0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bdf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d106      	bne.n	800be0a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bdfc:	f107 0314 	add.w	r3, r7, #20
 800be00:	4618      	mov	r0, r3
 800be02:	f001 f93f 	bl	800d084 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800be06:	2301      	movs	r3, #1
 800be08:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800be0a:	f002 f937 	bl	800e07c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800be0e:	f000 feaf 	bl	800cb70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800be12:	f002 f901 	bl	800e018 <vPortEnterCritical>
 800be16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be18:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800be1c:	b25b      	sxtb	r3, r3
 800be1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be22:	d103      	bne.n	800be2c <xQueueGenericSend+0x174>
 800be24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be26:	2200      	movs	r2, #0
 800be28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800be2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be2e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800be32:	b25b      	sxtb	r3, r3
 800be34:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be38:	d103      	bne.n	800be42 <xQueueGenericSend+0x18a>
 800be3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be3c:	2200      	movs	r2, #0
 800be3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800be42:	f002 f91b 	bl	800e07c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800be46:	1d3a      	adds	r2, r7, #4
 800be48:	f107 0314 	add.w	r3, r7, #20
 800be4c:	4611      	mov	r1, r2
 800be4e:	4618      	mov	r0, r3
 800be50:	f001 f92e 	bl	800d0b0 <xTaskCheckForTimeOut>
 800be54:	4603      	mov	r3, r0
 800be56:	2b00      	cmp	r3, #0
 800be58:	d124      	bne.n	800bea4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800be5a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800be5c:	f000 fbce 	bl	800c5fc <prvIsQueueFull>
 800be60:	4603      	mov	r3, r0
 800be62:	2b00      	cmp	r3, #0
 800be64:	d018      	beq.n	800be98 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800be66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be68:	3310      	adds	r3, #16
 800be6a:	687a      	ldr	r2, [r7, #4]
 800be6c:	4611      	mov	r1, r2
 800be6e:	4618      	mov	r0, r3
 800be70:	f001 f852 	bl	800cf18 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800be74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800be76:	f000 fb59 	bl	800c52c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800be7a:	f000 fe87 	bl	800cb8c <xTaskResumeAll>
 800be7e:	4603      	mov	r3, r0
 800be80:	2b00      	cmp	r3, #0
 800be82:	f47f af7c 	bne.w	800bd7e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800be86:	4b0c      	ldr	r3, [pc, #48]	@ (800beb8 <xQueueGenericSend+0x200>)
 800be88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800be8c:	601a      	str	r2, [r3, #0]
 800be8e:	f3bf 8f4f 	dsb	sy
 800be92:	f3bf 8f6f 	isb	sy
 800be96:	e772      	b.n	800bd7e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800be98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800be9a:	f000 fb47 	bl	800c52c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800be9e:	f000 fe75 	bl	800cb8c <xTaskResumeAll>
 800bea2:	e76c      	b.n	800bd7e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bea4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bea6:	f000 fb41 	bl	800c52c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800beaa:	f000 fe6f 	bl	800cb8c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800beae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800beb0:	4618      	mov	r0, r3
 800beb2:	3738      	adds	r7, #56	@ 0x38
 800beb4:	46bd      	mov	sp, r7
 800beb6:	bd80      	pop	{r7, pc}
 800beb8:	e000ed04 	.word	0xe000ed04

0800bebc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	b090      	sub	sp, #64	@ 0x40
 800bec0:	af00      	add	r7, sp, #0
 800bec2:	60f8      	str	r0, [r7, #12]
 800bec4:	60b9      	str	r1, [r7, #8]
 800bec6:	607a      	str	r2, [r7, #4]
 800bec8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800bece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d10b      	bne.n	800beec <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800bed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bed8:	f383 8811 	msr	BASEPRI, r3
 800bedc:	f3bf 8f6f 	isb	sy
 800bee0:	f3bf 8f4f 	dsb	sy
 800bee4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800bee6:	bf00      	nop
 800bee8:	bf00      	nop
 800beea:	e7fd      	b.n	800bee8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800beec:	68bb      	ldr	r3, [r7, #8]
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d103      	bne.n	800befa <xQueueGenericSendFromISR+0x3e>
 800bef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d101      	bne.n	800befe <xQueueGenericSendFromISR+0x42>
 800befa:	2301      	movs	r3, #1
 800befc:	e000      	b.n	800bf00 <xQueueGenericSendFromISR+0x44>
 800befe:	2300      	movs	r3, #0
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d10b      	bne.n	800bf1c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800bf04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf08:	f383 8811 	msr	BASEPRI, r3
 800bf0c:	f3bf 8f6f 	isb	sy
 800bf10:	f3bf 8f4f 	dsb	sy
 800bf14:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bf16:	bf00      	nop
 800bf18:	bf00      	nop
 800bf1a:	e7fd      	b.n	800bf18 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bf1c:	683b      	ldr	r3, [r7, #0]
 800bf1e:	2b02      	cmp	r3, #2
 800bf20:	d103      	bne.n	800bf2a <xQueueGenericSendFromISR+0x6e>
 800bf22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf26:	2b01      	cmp	r3, #1
 800bf28:	d101      	bne.n	800bf2e <xQueueGenericSendFromISR+0x72>
 800bf2a:	2301      	movs	r3, #1
 800bf2c:	e000      	b.n	800bf30 <xQueueGenericSendFromISR+0x74>
 800bf2e:	2300      	movs	r3, #0
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d10b      	bne.n	800bf4c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800bf34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf38:	f383 8811 	msr	BASEPRI, r3
 800bf3c:	f3bf 8f6f 	isb	sy
 800bf40:	f3bf 8f4f 	dsb	sy
 800bf44:	623b      	str	r3, [r7, #32]
}
 800bf46:	bf00      	nop
 800bf48:	bf00      	nop
 800bf4a:	e7fd      	b.n	800bf48 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bf4c:	f002 f944 	bl	800e1d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800bf50:	f3ef 8211 	mrs	r2, BASEPRI
 800bf54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf58:	f383 8811 	msr	BASEPRI, r3
 800bf5c:	f3bf 8f6f 	isb	sy
 800bf60:	f3bf 8f4f 	dsb	sy
 800bf64:	61fa      	str	r2, [r7, #28]
 800bf66:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800bf68:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bf6a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bf6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf6e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bf70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf74:	429a      	cmp	r2, r3
 800bf76:	d302      	bcc.n	800bf7e <xQueueGenericSendFromISR+0xc2>
 800bf78:	683b      	ldr	r3, [r7, #0]
 800bf7a:	2b02      	cmp	r3, #2
 800bf7c:	d12f      	bne.n	800bfde <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bf7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf80:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bf84:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bf88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bf8e:	683a      	ldr	r2, [r7, #0]
 800bf90:	68b9      	ldr	r1, [r7, #8]
 800bf92:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800bf94:	f000 fa3a 	bl	800c40c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bf98:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800bf9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfa0:	d112      	bne.n	800bfc8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bfa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d016      	beq.n	800bfd8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bfaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfac:	3324      	adds	r3, #36	@ 0x24
 800bfae:	4618      	mov	r0, r3
 800bfb0:	f001 f804 	bl	800cfbc <xTaskRemoveFromEventList>
 800bfb4:	4603      	mov	r3, r0
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d00e      	beq.n	800bfd8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d00b      	beq.n	800bfd8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	2201      	movs	r2, #1
 800bfc4:	601a      	str	r2, [r3, #0]
 800bfc6:	e007      	b.n	800bfd8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bfc8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800bfcc:	3301      	adds	r3, #1
 800bfce:	b2db      	uxtb	r3, r3
 800bfd0:	b25a      	sxtb	r2, r3
 800bfd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800bfd8:	2301      	movs	r3, #1
 800bfda:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800bfdc:	e001      	b.n	800bfe2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bfde:	2300      	movs	r3, #0
 800bfe0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bfe2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bfe4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bfe6:	697b      	ldr	r3, [r7, #20]
 800bfe8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800bfec:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bfee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800bff0:	4618      	mov	r0, r3
 800bff2:	3740      	adds	r7, #64	@ 0x40
 800bff4:	46bd      	mov	sp, r7
 800bff6:	bd80      	pop	{r7, pc}

0800bff8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800bff8:	b580      	push	{r7, lr}
 800bffa:	b08c      	sub	sp, #48	@ 0x30
 800bffc:	af00      	add	r7, sp, #0
 800bffe:	60f8      	str	r0, [r7, #12]
 800c000:	60b9      	str	r1, [r7, #8]
 800c002:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c004:	2300      	movs	r3, #0
 800c006:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c00c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d10b      	bne.n	800c02a <xQueueReceive+0x32>
	__asm volatile
 800c012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c016:	f383 8811 	msr	BASEPRI, r3
 800c01a:	f3bf 8f6f 	isb	sy
 800c01e:	f3bf 8f4f 	dsb	sy
 800c022:	623b      	str	r3, [r7, #32]
}
 800c024:	bf00      	nop
 800c026:	bf00      	nop
 800c028:	e7fd      	b.n	800c026 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c02a:	68bb      	ldr	r3, [r7, #8]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d103      	bne.n	800c038 <xQueueReceive+0x40>
 800c030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c034:	2b00      	cmp	r3, #0
 800c036:	d101      	bne.n	800c03c <xQueueReceive+0x44>
 800c038:	2301      	movs	r3, #1
 800c03a:	e000      	b.n	800c03e <xQueueReceive+0x46>
 800c03c:	2300      	movs	r3, #0
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d10b      	bne.n	800c05a <xQueueReceive+0x62>
	__asm volatile
 800c042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c046:	f383 8811 	msr	BASEPRI, r3
 800c04a:	f3bf 8f6f 	isb	sy
 800c04e:	f3bf 8f4f 	dsb	sy
 800c052:	61fb      	str	r3, [r7, #28]
}
 800c054:	bf00      	nop
 800c056:	bf00      	nop
 800c058:	e7fd      	b.n	800c056 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c05a:	f001 f96f 	bl	800d33c <xTaskGetSchedulerState>
 800c05e:	4603      	mov	r3, r0
 800c060:	2b00      	cmp	r3, #0
 800c062:	d102      	bne.n	800c06a <xQueueReceive+0x72>
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	2b00      	cmp	r3, #0
 800c068:	d101      	bne.n	800c06e <xQueueReceive+0x76>
 800c06a:	2301      	movs	r3, #1
 800c06c:	e000      	b.n	800c070 <xQueueReceive+0x78>
 800c06e:	2300      	movs	r3, #0
 800c070:	2b00      	cmp	r3, #0
 800c072:	d10b      	bne.n	800c08c <xQueueReceive+0x94>
	__asm volatile
 800c074:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c078:	f383 8811 	msr	BASEPRI, r3
 800c07c:	f3bf 8f6f 	isb	sy
 800c080:	f3bf 8f4f 	dsb	sy
 800c084:	61bb      	str	r3, [r7, #24]
}
 800c086:	bf00      	nop
 800c088:	bf00      	nop
 800c08a:	e7fd      	b.n	800c088 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c08c:	f001 ffc4 	bl	800e018 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c092:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c094:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d01f      	beq.n	800c0dc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c09c:	68b9      	ldr	r1, [r7, #8]
 800c09e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c0a0:	f000 fa1e 	bl	800c4e0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c0a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0a6:	1e5a      	subs	r2, r3, #1
 800c0a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0aa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c0ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0ae:	691b      	ldr	r3, [r3, #16]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d00f      	beq.n	800c0d4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c0b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0b6:	3310      	adds	r3, #16
 800c0b8:	4618      	mov	r0, r3
 800c0ba:	f000 ff7f 	bl	800cfbc <xTaskRemoveFromEventList>
 800c0be:	4603      	mov	r3, r0
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d007      	beq.n	800c0d4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c0c4:	4b3c      	ldr	r3, [pc, #240]	@ (800c1b8 <xQueueReceive+0x1c0>)
 800c0c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c0ca:	601a      	str	r2, [r3, #0]
 800c0cc:	f3bf 8f4f 	dsb	sy
 800c0d0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c0d4:	f001 ffd2 	bl	800e07c <vPortExitCritical>
				return pdPASS;
 800c0d8:	2301      	movs	r3, #1
 800c0da:	e069      	b.n	800c1b0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d103      	bne.n	800c0ea <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c0e2:	f001 ffcb 	bl	800e07c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c0e6:	2300      	movs	r3, #0
 800c0e8:	e062      	b.n	800c1b0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c0ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d106      	bne.n	800c0fe <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c0f0:	f107 0310 	add.w	r3, r7, #16
 800c0f4:	4618      	mov	r0, r3
 800c0f6:	f000 ffc5 	bl	800d084 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c0fa:	2301      	movs	r3, #1
 800c0fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c0fe:	f001 ffbd 	bl	800e07c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c102:	f000 fd35 	bl	800cb70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c106:	f001 ff87 	bl	800e018 <vPortEnterCritical>
 800c10a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c10c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c110:	b25b      	sxtb	r3, r3
 800c112:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c116:	d103      	bne.n	800c120 <xQueueReceive+0x128>
 800c118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c11a:	2200      	movs	r2, #0
 800c11c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c122:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c126:	b25b      	sxtb	r3, r3
 800c128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c12c:	d103      	bne.n	800c136 <xQueueReceive+0x13e>
 800c12e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c130:	2200      	movs	r2, #0
 800c132:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c136:	f001 ffa1 	bl	800e07c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c13a:	1d3a      	adds	r2, r7, #4
 800c13c:	f107 0310 	add.w	r3, r7, #16
 800c140:	4611      	mov	r1, r2
 800c142:	4618      	mov	r0, r3
 800c144:	f000 ffb4 	bl	800d0b0 <xTaskCheckForTimeOut>
 800c148:	4603      	mov	r3, r0
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d123      	bne.n	800c196 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c14e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c150:	f000 fa3e 	bl	800c5d0 <prvIsQueueEmpty>
 800c154:	4603      	mov	r3, r0
 800c156:	2b00      	cmp	r3, #0
 800c158:	d017      	beq.n	800c18a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c15a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c15c:	3324      	adds	r3, #36	@ 0x24
 800c15e:	687a      	ldr	r2, [r7, #4]
 800c160:	4611      	mov	r1, r2
 800c162:	4618      	mov	r0, r3
 800c164:	f000 fed8 	bl	800cf18 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c168:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c16a:	f000 f9df 	bl	800c52c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c16e:	f000 fd0d 	bl	800cb8c <xTaskResumeAll>
 800c172:	4603      	mov	r3, r0
 800c174:	2b00      	cmp	r3, #0
 800c176:	d189      	bne.n	800c08c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800c178:	4b0f      	ldr	r3, [pc, #60]	@ (800c1b8 <xQueueReceive+0x1c0>)
 800c17a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c17e:	601a      	str	r2, [r3, #0]
 800c180:	f3bf 8f4f 	dsb	sy
 800c184:	f3bf 8f6f 	isb	sy
 800c188:	e780      	b.n	800c08c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c18a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c18c:	f000 f9ce 	bl	800c52c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c190:	f000 fcfc 	bl	800cb8c <xTaskResumeAll>
 800c194:	e77a      	b.n	800c08c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c196:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c198:	f000 f9c8 	bl	800c52c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c19c:	f000 fcf6 	bl	800cb8c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c1a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c1a2:	f000 fa15 	bl	800c5d0 <prvIsQueueEmpty>
 800c1a6:	4603      	mov	r3, r0
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	f43f af6f 	beq.w	800c08c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c1ae:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c1b0:	4618      	mov	r0, r3
 800c1b2:	3730      	adds	r7, #48	@ 0x30
 800c1b4:	46bd      	mov	sp, r7
 800c1b6:	bd80      	pop	{r7, pc}
 800c1b8:	e000ed04 	.word	0xe000ed04

0800c1bc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800c1bc:	b580      	push	{r7, lr}
 800c1be:	b08e      	sub	sp, #56	@ 0x38
 800c1c0:	af00      	add	r7, sp, #0
 800c1c2:	6078      	str	r0, [r7, #4]
 800c1c4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800c1c6:	2300      	movs	r3, #0
 800c1c8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c1d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d10b      	bne.n	800c1f0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800c1d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1dc:	f383 8811 	msr	BASEPRI, r3
 800c1e0:	f3bf 8f6f 	isb	sy
 800c1e4:	f3bf 8f4f 	dsb	sy
 800c1e8:	623b      	str	r3, [r7, #32]
}
 800c1ea:	bf00      	nop
 800c1ec:	bf00      	nop
 800c1ee:	e7fd      	b.n	800c1ec <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c1f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d00b      	beq.n	800c210 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800c1f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1fc:	f383 8811 	msr	BASEPRI, r3
 800c200:	f3bf 8f6f 	isb	sy
 800c204:	f3bf 8f4f 	dsb	sy
 800c208:	61fb      	str	r3, [r7, #28]
}
 800c20a:	bf00      	nop
 800c20c:	bf00      	nop
 800c20e:	e7fd      	b.n	800c20c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c210:	f001 f894 	bl	800d33c <xTaskGetSchedulerState>
 800c214:	4603      	mov	r3, r0
 800c216:	2b00      	cmp	r3, #0
 800c218:	d102      	bne.n	800c220 <xQueueSemaphoreTake+0x64>
 800c21a:	683b      	ldr	r3, [r7, #0]
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d101      	bne.n	800c224 <xQueueSemaphoreTake+0x68>
 800c220:	2301      	movs	r3, #1
 800c222:	e000      	b.n	800c226 <xQueueSemaphoreTake+0x6a>
 800c224:	2300      	movs	r3, #0
 800c226:	2b00      	cmp	r3, #0
 800c228:	d10b      	bne.n	800c242 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800c22a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c22e:	f383 8811 	msr	BASEPRI, r3
 800c232:	f3bf 8f6f 	isb	sy
 800c236:	f3bf 8f4f 	dsb	sy
 800c23a:	61bb      	str	r3, [r7, #24]
}
 800c23c:	bf00      	nop
 800c23e:	bf00      	nop
 800c240:	e7fd      	b.n	800c23e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c242:	f001 fee9 	bl	800e018 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800c246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c248:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c24a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800c24c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d024      	beq.n	800c29c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800c252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c254:	1e5a      	subs	r2, r3, #1
 800c256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c258:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c25a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d104      	bne.n	800c26c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800c262:	f001 f9e5 	bl	800d630 <pvTaskIncrementMutexHeldCount>
 800c266:	4602      	mov	r2, r0
 800c268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c26a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c26c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c26e:	691b      	ldr	r3, [r3, #16]
 800c270:	2b00      	cmp	r3, #0
 800c272:	d00f      	beq.n	800c294 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c276:	3310      	adds	r3, #16
 800c278:	4618      	mov	r0, r3
 800c27a:	f000 fe9f 	bl	800cfbc <xTaskRemoveFromEventList>
 800c27e:	4603      	mov	r3, r0
 800c280:	2b00      	cmp	r3, #0
 800c282:	d007      	beq.n	800c294 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c284:	4b54      	ldr	r3, [pc, #336]	@ (800c3d8 <xQueueSemaphoreTake+0x21c>)
 800c286:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c28a:	601a      	str	r2, [r3, #0]
 800c28c:	f3bf 8f4f 	dsb	sy
 800c290:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c294:	f001 fef2 	bl	800e07c <vPortExitCritical>
				return pdPASS;
 800c298:	2301      	movs	r3, #1
 800c29a:	e098      	b.n	800c3ce <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c29c:	683b      	ldr	r3, [r7, #0]
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d112      	bne.n	800c2c8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c2a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d00b      	beq.n	800c2c0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800c2a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2ac:	f383 8811 	msr	BASEPRI, r3
 800c2b0:	f3bf 8f6f 	isb	sy
 800c2b4:	f3bf 8f4f 	dsb	sy
 800c2b8:	617b      	str	r3, [r7, #20]
}
 800c2ba:	bf00      	nop
 800c2bc:	bf00      	nop
 800c2be:	e7fd      	b.n	800c2bc <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c2c0:	f001 fedc 	bl	800e07c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c2c4:	2300      	movs	r3, #0
 800c2c6:	e082      	b.n	800c3ce <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c2c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d106      	bne.n	800c2dc <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c2ce:	f107 030c 	add.w	r3, r7, #12
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	f000 fed6 	bl	800d084 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c2d8:	2301      	movs	r3, #1
 800c2da:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c2dc:	f001 fece 	bl	800e07c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c2e0:	f000 fc46 	bl	800cb70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c2e4:	f001 fe98 	bl	800e018 <vPortEnterCritical>
 800c2e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2ea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c2ee:	b25b      	sxtb	r3, r3
 800c2f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2f4:	d103      	bne.n	800c2fe <xQueueSemaphoreTake+0x142>
 800c2f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2f8:	2200      	movs	r2, #0
 800c2fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c2fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c300:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c304:	b25b      	sxtb	r3, r3
 800c306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c30a:	d103      	bne.n	800c314 <xQueueSemaphoreTake+0x158>
 800c30c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c30e:	2200      	movs	r2, #0
 800c310:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c314:	f001 feb2 	bl	800e07c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c318:	463a      	mov	r2, r7
 800c31a:	f107 030c 	add.w	r3, r7, #12
 800c31e:	4611      	mov	r1, r2
 800c320:	4618      	mov	r0, r3
 800c322:	f000 fec5 	bl	800d0b0 <xTaskCheckForTimeOut>
 800c326:	4603      	mov	r3, r0
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d132      	bne.n	800c392 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c32c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c32e:	f000 f94f 	bl	800c5d0 <prvIsQueueEmpty>
 800c332:	4603      	mov	r3, r0
 800c334:	2b00      	cmp	r3, #0
 800c336:	d026      	beq.n	800c386 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d109      	bne.n	800c354 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800c340:	f001 fe6a 	bl	800e018 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c346:	689b      	ldr	r3, [r3, #8]
 800c348:	4618      	mov	r0, r3
 800c34a:	f001 f815 	bl	800d378 <xTaskPriorityInherit>
 800c34e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800c350:	f001 fe94 	bl	800e07c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c356:	3324      	adds	r3, #36	@ 0x24
 800c358:	683a      	ldr	r2, [r7, #0]
 800c35a:	4611      	mov	r1, r2
 800c35c:	4618      	mov	r0, r3
 800c35e:	f000 fddb 	bl	800cf18 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c362:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c364:	f000 f8e2 	bl	800c52c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c368:	f000 fc10 	bl	800cb8c <xTaskResumeAll>
 800c36c:	4603      	mov	r3, r0
 800c36e:	2b00      	cmp	r3, #0
 800c370:	f47f af67 	bne.w	800c242 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800c374:	4b18      	ldr	r3, [pc, #96]	@ (800c3d8 <xQueueSemaphoreTake+0x21c>)
 800c376:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c37a:	601a      	str	r2, [r3, #0]
 800c37c:	f3bf 8f4f 	dsb	sy
 800c380:	f3bf 8f6f 	isb	sy
 800c384:	e75d      	b.n	800c242 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c386:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c388:	f000 f8d0 	bl	800c52c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c38c:	f000 fbfe 	bl	800cb8c <xTaskResumeAll>
 800c390:	e757      	b.n	800c242 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c392:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c394:	f000 f8ca 	bl	800c52c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c398:	f000 fbf8 	bl	800cb8c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c39c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c39e:	f000 f917 	bl	800c5d0 <prvIsQueueEmpty>
 800c3a2:	4603      	mov	r3, r0
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	f43f af4c 	beq.w	800c242 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c3aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d00d      	beq.n	800c3cc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800c3b0:	f001 fe32 	bl	800e018 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c3b4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c3b6:	f000 f811 	bl	800c3dc <prvGetDisinheritPriorityAfterTimeout>
 800c3ba:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c3bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3be:	689b      	ldr	r3, [r3, #8]
 800c3c0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	f001 f8b0 	bl	800d528 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c3c8:	f001 fe58 	bl	800e07c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c3cc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c3ce:	4618      	mov	r0, r3
 800c3d0:	3738      	adds	r7, #56	@ 0x38
 800c3d2:	46bd      	mov	sp, r7
 800c3d4:	bd80      	pop	{r7, pc}
 800c3d6:	bf00      	nop
 800c3d8:	e000ed04 	.word	0xe000ed04

0800c3dc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800c3dc:	b480      	push	{r7}
 800c3de:	b085      	sub	sp, #20
 800c3e0:	af00      	add	r7, sp, #0
 800c3e2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d006      	beq.n	800c3fa <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800c3f6:	60fb      	str	r3, [r7, #12]
 800c3f8:	e001      	b.n	800c3fe <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800c3fa:	2300      	movs	r3, #0
 800c3fc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800c3fe:	68fb      	ldr	r3, [r7, #12]
	}
 800c400:	4618      	mov	r0, r3
 800c402:	3714      	adds	r7, #20
 800c404:	46bd      	mov	sp, r7
 800c406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c40a:	4770      	bx	lr

0800c40c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c40c:	b580      	push	{r7, lr}
 800c40e:	b086      	sub	sp, #24
 800c410:	af00      	add	r7, sp, #0
 800c412:	60f8      	str	r0, [r7, #12]
 800c414:	60b9      	str	r1, [r7, #8]
 800c416:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c418:	2300      	movs	r3, #0
 800c41a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c420:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c426:	2b00      	cmp	r3, #0
 800c428:	d10d      	bne.n	800c446 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d14d      	bne.n	800c4ce <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	689b      	ldr	r3, [r3, #8]
 800c436:	4618      	mov	r0, r3
 800c438:	f001 f806 	bl	800d448 <xTaskPriorityDisinherit>
 800c43c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	2200      	movs	r2, #0
 800c442:	609a      	str	r2, [r3, #8]
 800c444:	e043      	b.n	800c4ce <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d119      	bne.n	800c480 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	6858      	ldr	r0, [r3, #4]
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c454:	461a      	mov	r2, r3
 800c456:	68b9      	ldr	r1, [r7, #8]
 800c458:	f002 fedb 	bl	800f212 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	685a      	ldr	r2, [r3, #4]
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c464:	441a      	add	r2, r3
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	685a      	ldr	r2, [r3, #4]
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	689b      	ldr	r3, [r3, #8]
 800c472:	429a      	cmp	r2, r3
 800c474:	d32b      	bcc.n	800c4ce <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	681a      	ldr	r2, [r3, #0]
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	605a      	str	r2, [r3, #4]
 800c47e:	e026      	b.n	800c4ce <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	68d8      	ldr	r0, [r3, #12]
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c488:	461a      	mov	r2, r3
 800c48a:	68b9      	ldr	r1, [r7, #8]
 800c48c:	f002 fec1 	bl	800f212 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c490:	68fb      	ldr	r3, [r7, #12]
 800c492:	68da      	ldr	r2, [r3, #12]
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c498:	425b      	negs	r3, r3
 800c49a:	441a      	add	r2, r3
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	68da      	ldr	r2, [r3, #12]
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	429a      	cmp	r2, r3
 800c4aa:	d207      	bcs.n	800c4bc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	689a      	ldr	r2, [r3, #8]
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4b4:	425b      	negs	r3, r3
 800c4b6:	441a      	add	r2, r3
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	2b02      	cmp	r3, #2
 800c4c0:	d105      	bne.n	800c4ce <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c4c2:	693b      	ldr	r3, [r7, #16]
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d002      	beq.n	800c4ce <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c4c8:	693b      	ldr	r3, [r7, #16]
 800c4ca:	3b01      	subs	r3, #1
 800c4cc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c4ce:	693b      	ldr	r3, [r7, #16]
 800c4d0:	1c5a      	adds	r2, r3, #1
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800c4d6:	697b      	ldr	r3, [r7, #20]
}
 800c4d8:	4618      	mov	r0, r3
 800c4da:	3718      	adds	r7, #24
 800c4dc:	46bd      	mov	sp, r7
 800c4de:	bd80      	pop	{r7, pc}

0800c4e0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	b082      	sub	sp, #8
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	6078      	str	r0, [r7, #4]
 800c4e8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d018      	beq.n	800c524 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	68da      	ldr	r2, [r3, #12]
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4fa:	441a      	add	r2, r3
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	68da      	ldr	r2, [r3, #12]
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	689b      	ldr	r3, [r3, #8]
 800c508:	429a      	cmp	r2, r3
 800c50a:	d303      	bcc.n	800c514 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681a      	ldr	r2, [r3, #0]
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	68d9      	ldr	r1, [r3, #12]
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c51c:	461a      	mov	r2, r3
 800c51e:	6838      	ldr	r0, [r7, #0]
 800c520:	f002 fe77 	bl	800f212 <memcpy>
	}
}
 800c524:	bf00      	nop
 800c526:	3708      	adds	r7, #8
 800c528:	46bd      	mov	sp, r7
 800c52a:	bd80      	pop	{r7, pc}

0800c52c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c52c:	b580      	push	{r7, lr}
 800c52e:	b084      	sub	sp, #16
 800c530:	af00      	add	r7, sp, #0
 800c532:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c534:	f001 fd70 	bl	800e018 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c53e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c540:	e011      	b.n	800c566 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c546:	2b00      	cmp	r3, #0
 800c548:	d012      	beq.n	800c570 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	3324      	adds	r3, #36	@ 0x24
 800c54e:	4618      	mov	r0, r3
 800c550:	f000 fd34 	bl	800cfbc <xTaskRemoveFromEventList>
 800c554:	4603      	mov	r3, r0
 800c556:	2b00      	cmp	r3, #0
 800c558:	d001      	beq.n	800c55e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c55a:	f000 fe0d 	bl	800d178 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c55e:	7bfb      	ldrb	r3, [r7, #15]
 800c560:	3b01      	subs	r3, #1
 800c562:	b2db      	uxtb	r3, r3
 800c564:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c566:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	dce9      	bgt.n	800c542 <prvUnlockQueue+0x16>
 800c56e:	e000      	b.n	800c572 <prvUnlockQueue+0x46>
					break;
 800c570:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	22ff      	movs	r2, #255	@ 0xff
 800c576:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800c57a:	f001 fd7f 	bl	800e07c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c57e:	f001 fd4b 	bl	800e018 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c588:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c58a:	e011      	b.n	800c5b0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	691b      	ldr	r3, [r3, #16]
 800c590:	2b00      	cmp	r3, #0
 800c592:	d012      	beq.n	800c5ba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	3310      	adds	r3, #16
 800c598:	4618      	mov	r0, r3
 800c59a:	f000 fd0f 	bl	800cfbc <xTaskRemoveFromEventList>
 800c59e:	4603      	mov	r3, r0
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d001      	beq.n	800c5a8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c5a4:	f000 fde8 	bl	800d178 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c5a8:	7bbb      	ldrb	r3, [r7, #14]
 800c5aa:	3b01      	subs	r3, #1
 800c5ac:	b2db      	uxtb	r3, r3
 800c5ae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c5b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	dce9      	bgt.n	800c58c <prvUnlockQueue+0x60>
 800c5b8:	e000      	b.n	800c5bc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c5ba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	22ff      	movs	r2, #255	@ 0xff
 800c5c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800c5c4:	f001 fd5a 	bl	800e07c <vPortExitCritical>
}
 800c5c8:	bf00      	nop
 800c5ca:	3710      	adds	r7, #16
 800c5cc:	46bd      	mov	sp, r7
 800c5ce:	bd80      	pop	{r7, pc}

0800c5d0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c5d0:	b580      	push	{r7, lr}
 800c5d2:	b084      	sub	sp, #16
 800c5d4:	af00      	add	r7, sp, #0
 800c5d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c5d8:	f001 fd1e 	bl	800e018 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d102      	bne.n	800c5ea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c5e4:	2301      	movs	r3, #1
 800c5e6:	60fb      	str	r3, [r7, #12]
 800c5e8:	e001      	b.n	800c5ee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c5ea:	2300      	movs	r3, #0
 800c5ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c5ee:	f001 fd45 	bl	800e07c <vPortExitCritical>

	return xReturn;
 800c5f2:	68fb      	ldr	r3, [r7, #12]
}
 800c5f4:	4618      	mov	r0, r3
 800c5f6:	3710      	adds	r7, #16
 800c5f8:	46bd      	mov	sp, r7
 800c5fa:	bd80      	pop	{r7, pc}

0800c5fc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c5fc:	b580      	push	{r7, lr}
 800c5fe:	b084      	sub	sp, #16
 800c600:	af00      	add	r7, sp, #0
 800c602:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c604:	f001 fd08 	bl	800e018 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c610:	429a      	cmp	r2, r3
 800c612:	d102      	bne.n	800c61a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c614:	2301      	movs	r3, #1
 800c616:	60fb      	str	r3, [r7, #12]
 800c618:	e001      	b.n	800c61e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c61a:	2300      	movs	r3, #0
 800c61c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c61e:	f001 fd2d 	bl	800e07c <vPortExitCritical>

	return xReturn;
 800c622:	68fb      	ldr	r3, [r7, #12]
}
 800c624:	4618      	mov	r0, r3
 800c626:	3710      	adds	r7, #16
 800c628:	46bd      	mov	sp, r7
 800c62a:	bd80      	pop	{r7, pc}

0800c62c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c62c:	b480      	push	{r7}
 800c62e:	b085      	sub	sp, #20
 800c630:	af00      	add	r7, sp, #0
 800c632:	6078      	str	r0, [r7, #4]
 800c634:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c636:	2300      	movs	r3, #0
 800c638:	60fb      	str	r3, [r7, #12]
 800c63a:	e014      	b.n	800c666 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c63c:	4a0f      	ldr	r2, [pc, #60]	@ (800c67c <vQueueAddToRegistry+0x50>)
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c644:	2b00      	cmp	r3, #0
 800c646:	d10b      	bne.n	800c660 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c648:	490c      	ldr	r1, [pc, #48]	@ (800c67c <vQueueAddToRegistry+0x50>)
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	683a      	ldr	r2, [r7, #0]
 800c64e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c652:	4a0a      	ldr	r2, [pc, #40]	@ (800c67c <vQueueAddToRegistry+0x50>)
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	00db      	lsls	r3, r3, #3
 800c658:	4413      	add	r3, r2
 800c65a:	687a      	ldr	r2, [r7, #4]
 800c65c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c65e:	e006      	b.n	800c66e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	3301      	adds	r3, #1
 800c664:	60fb      	str	r3, [r7, #12]
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	2b07      	cmp	r3, #7
 800c66a:	d9e7      	bls.n	800c63c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c66c:	bf00      	nop
 800c66e:	bf00      	nop
 800c670:	3714      	adds	r7, #20
 800c672:	46bd      	mov	sp, r7
 800c674:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c678:	4770      	bx	lr
 800c67a:	bf00      	nop
 800c67c:	20001ad8 	.word	0x20001ad8

0800c680 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c680:	b580      	push	{r7, lr}
 800c682:	b086      	sub	sp, #24
 800c684:	af00      	add	r7, sp, #0
 800c686:	60f8      	str	r0, [r7, #12]
 800c688:	60b9      	str	r1, [r7, #8]
 800c68a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c690:	f001 fcc2 	bl	800e018 <vPortEnterCritical>
 800c694:	697b      	ldr	r3, [r7, #20]
 800c696:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c69a:	b25b      	sxtb	r3, r3
 800c69c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6a0:	d103      	bne.n	800c6aa <vQueueWaitForMessageRestricted+0x2a>
 800c6a2:	697b      	ldr	r3, [r7, #20]
 800c6a4:	2200      	movs	r2, #0
 800c6a6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c6aa:	697b      	ldr	r3, [r7, #20]
 800c6ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c6b0:	b25b      	sxtb	r3, r3
 800c6b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6b6:	d103      	bne.n	800c6c0 <vQueueWaitForMessageRestricted+0x40>
 800c6b8:	697b      	ldr	r3, [r7, #20]
 800c6ba:	2200      	movs	r2, #0
 800c6bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c6c0:	f001 fcdc 	bl	800e07c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c6c4:	697b      	ldr	r3, [r7, #20]
 800c6c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d106      	bne.n	800c6da <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c6cc:	697b      	ldr	r3, [r7, #20]
 800c6ce:	3324      	adds	r3, #36	@ 0x24
 800c6d0:	687a      	ldr	r2, [r7, #4]
 800c6d2:	68b9      	ldr	r1, [r7, #8]
 800c6d4:	4618      	mov	r0, r3
 800c6d6:	f000 fc45 	bl	800cf64 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c6da:	6978      	ldr	r0, [r7, #20]
 800c6dc:	f7ff ff26 	bl	800c52c <prvUnlockQueue>
	}
 800c6e0:	bf00      	nop
 800c6e2:	3718      	adds	r7, #24
 800c6e4:	46bd      	mov	sp, r7
 800c6e6:	bd80      	pop	{r7, pc}

0800c6e8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	b08e      	sub	sp, #56	@ 0x38
 800c6ec:	af04      	add	r7, sp, #16
 800c6ee:	60f8      	str	r0, [r7, #12]
 800c6f0:	60b9      	str	r1, [r7, #8]
 800c6f2:	607a      	str	r2, [r7, #4]
 800c6f4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c6f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d10b      	bne.n	800c714 <xTaskCreateStatic+0x2c>
	__asm volatile
 800c6fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c700:	f383 8811 	msr	BASEPRI, r3
 800c704:	f3bf 8f6f 	isb	sy
 800c708:	f3bf 8f4f 	dsb	sy
 800c70c:	623b      	str	r3, [r7, #32]
}
 800c70e:	bf00      	nop
 800c710:	bf00      	nop
 800c712:	e7fd      	b.n	800c710 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c716:	2b00      	cmp	r3, #0
 800c718:	d10b      	bne.n	800c732 <xTaskCreateStatic+0x4a>
	__asm volatile
 800c71a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c71e:	f383 8811 	msr	BASEPRI, r3
 800c722:	f3bf 8f6f 	isb	sy
 800c726:	f3bf 8f4f 	dsb	sy
 800c72a:	61fb      	str	r3, [r7, #28]
}
 800c72c:	bf00      	nop
 800c72e:	bf00      	nop
 800c730:	e7fd      	b.n	800c72e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c732:	235c      	movs	r3, #92	@ 0x5c
 800c734:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c736:	693b      	ldr	r3, [r7, #16]
 800c738:	2b5c      	cmp	r3, #92	@ 0x5c
 800c73a:	d00b      	beq.n	800c754 <xTaskCreateStatic+0x6c>
	__asm volatile
 800c73c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c740:	f383 8811 	msr	BASEPRI, r3
 800c744:	f3bf 8f6f 	isb	sy
 800c748:	f3bf 8f4f 	dsb	sy
 800c74c:	61bb      	str	r3, [r7, #24]
}
 800c74e:	bf00      	nop
 800c750:	bf00      	nop
 800c752:	e7fd      	b.n	800c750 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c754:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d01e      	beq.n	800c79a <xTaskCreateStatic+0xb2>
 800c75c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d01b      	beq.n	800c79a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c762:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c764:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c768:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c76a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c76c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c76e:	2202      	movs	r2, #2
 800c770:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c774:	2300      	movs	r3, #0
 800c776:	9303      	str	r3, [sp, #12]
 800c778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c77a:	9302      	str	r3, [sp, #8]
 800c77c:	f107 0314 	add.w	r3, r7, #20
 800c780:	9301      	str	r3, [sp, #4]
 800c782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c784:	9300      	str	r3, [sp, #0]
 800c786:	683b      	ldr	r3, [r7, #0]
 800c788:	687a      	ldr	r2, [r7, #4]
 800c78a:	68b9      	ldr	r1, [r7, #8]
 800c78c:	68f8      	ldr	r0, [r7, #12]
 800c78e:	f000 f850 	bl	800c832 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c792:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c794:	f000 f8de 	bl	800c954 <prvAddNewTaskToReadyList>
 800c798:	e001      	b.n	800c79e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800c79a:	2300      	movs	r3, #0
 800c79c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c79e:	697b      	ldr	r3, [r7, #20]
	}
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	3728      	adds	r7, #40	@ 0x28
 800c7a4:	46bd      	mov	sp, r7
 800c7a6:	bd80      	pop	{r7, pc}

0800c7a8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c7a8:	b580      	push	{r7, lr}
 800c7aa:	b08c      	sub	sp, #48	@ 0x30
 800c7ac:	af04      	add	r7, sp, #16
 800c7ae:	60f8      	str	r0, [r7, #12]
 800c7b0:	60b9      	str	r1, [r7, #8]
 800c7b2:	603b      	str	r3, [r7, #0]
 800c7b4:	4613      	mov	r3, r2
 800c7b6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c7b8:	88fb      	ldrh	r3, [r7, #6]
 800c7ba:	009b      	lsls	r3, r3, #2
 800c7bc:	4618      	mov	r0, r3
 800c7be:	f001 fd4d 	bl	800e25c <pvPortMalloc>
 800c7c2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c7c4:	697b      	ldr	r3, [r7, #20]
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d00e      	beq.n	800c7e8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c7ca:	205c      	movs	r0, #92	@ 0x5c
 800c7cc:	f001 fd46 	bl	800e25c <pvPortMalloc>
 800c7d0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c7d2:	69fb      	ldr	r3, [r7, #28]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d003      	beq.n	800c7e0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c7d8:	69fb      	ldr	r3, [r7, #28]
 800c7da:	697a      	ldr	r2, [r7, #20]
 800c7dc:	631a      	str	r2, [r3, #48]	@ 0x30
 800c7de:	e005      	b.n	800c7ec <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c7e0:	6978      	ldr	r0, [r7, #20]
 800c7e2:	f001 fe09 	bl	800e3f8 <vPortFree>
 800c7e6:	e001      	b.n	800c7ec <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c7e8:	2300      	movs	r3, #0
 800c7ea:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c7ec:	69fb      	ldr	r3, [r7, #28]
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d017      	beq.n	800c822 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c7f2:	69fb      	ldr	r3, [r7, #28]
 800c7f4:	2200      	movs	r2, #0
 800c7f6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c7fa:	88fa      	ldrh	r2, [r7, #6]
 800c7fc:	2300      	movs	r3, #0
 800c7fe:	9303      	str	r3, [sp, #12]
 800c800:	69fb      	ldr	r3, [r7, #28]
 800c802:	9302      	str	r3, [sp, #8]
 800c804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c806:	9301      	str	r3, [sp, #4]
 800c808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c80a:	9300      	str	r3, [sp, #0]
 800c80c:	683b      	ldr	r3, [r7, #0]
 800c80e:	68b9      	ldr	r1, [r7, #8]
 800c810:	68f8      	ldr	r0, [r7, #12]
 800c812:	f000 f80e 	bl	800c832 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c816:	69f8      	ldr	r0, [r7, #28]
 800c818:	f000 f89c 	bl	800c954 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c81c:	2301      	movs	r3, #1
 800c81e:	61bb      	str	r3, [r7, #24]
 800c820:	e002      	b.n	800c828 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c822:	f04f 33ff 	mov.w	r3, #4294967295
 800c826:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c828:	69bb      	ldr	r3, [r7, #24]
	}
 800c82a:	4618      	mov	r0, r3
 800c82c:	3720      	adds	r7, #32
 800c82e:	46bd      	mov	sp, r7
 800c830:	bd80      	pop	{r7, pc}

0800c832 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c832:	b580      	push	{r7, lr}
 800c834:	b088      	sub	sp, #32
 800c836:	af00      	add	r7, sp, #0
 800c838:	60f8      	str	r0, [r7, #12]
 800c83a:	60b9      	str	r1, [r7, #8]
 800c83c:	607a      	str	r2, [r7, #4]
 800c83e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c842:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	009b      	lsls	r3, r3, #2
 800c848:	461a      	mov	r2, r3
 800c84a:	21a5      	movs	r1, #165	@ 0xa5
 800c84c:	f002 fc61 	bl	800f112 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c852:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800c85a:	3b01      	subs	r3, #1
 800c85c:	009b      	lsls	r3, r3, #2
 800c85e:	4413      	add	r3, r2
 800c860:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c862:	69bb      	ldr	r3, [r7, #24]
 800c864:	f023 0307 	bic.w	r3, r3, #7
 800c868:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c86a:	69bb      	ldr	r3, [r7, #24]
 800c86c:	f003 0307 	and.w	r3, r3, #7
 800c870:	2b00      	cmp	r3, #0
 800c872:	d00b      	beq.n	800c88c <prvInitialiseNewTask+0x5a>
	__asm volatile
 800c874:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c878:	f383 8811 	msr	BASEPRI, r3
 800c87c:	f3bf 8f6f 	isb	sy
 800c880:	f3bf 8f4f 	dsb	sy
 800c884:	617b      	str	r3, [r7, #20]
}
 800c886:	bf00      	nop
 800c888:	bf00      	nop
 800c88a:	e7fd      	b.n	800c888 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c88c:	68bb      	ldr	r3, [r7, #8]
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d01f      	beq.n	800c8d2 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c892:	2300      	movs	r3, #0
 800c894:	61fb      	str	r3, [r7, #28]
 800c896:	e012      	b.n	800c8be <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c898:	68ba      	ldr	r2, [r7, #8]
 800c89a:	69fb      	ldr	r3, [r7, #28]
 800c89c:	4413      	add	r3, r2
 800c89e:	7819      	ldrb	r1, [r3, #0]
 800c8a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c8a2:	69fb      	ldr	r3, [r7, #28]
 800c8a4:	4413      	add	r3, r2
 800c8a6:	3334      	adds	r3, #52	@ 0x34
 800c8a8:	460a      	mov	r2, r1
 800c8aa:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c8ac:	68ba      	ldr	r2, [r7, #8]
 800c8ae:	69fb      	ldr	r3, [r7, #28]
 800c8b0:	4413      	add	r3, r2
 800c8b2:	781b      	ldrb	r3, [r3, #0]
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d006      	beq.n	800c8c6 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c8b8:	69fb      	ldr	r3, [r7, #28]
 800c8ba:	3301      	adds	r3, #1
 800c8bc:	61fb      	str	r3, [r7, #28]
 800c8be:	69fb      	ldr	r3, [r7, #28]
 800c8c0:	2b0f      	cmp	r3, #15
 800c8c2:	d9e9      	bls.n	800c898 <prvInitialiseNewTask+0x66>
 800c8c4:	e000      	b.n	800c8c8 <prvInitialiseNewTask+0x96>
			{
				break;
 800c8c6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c8c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8ca:	2200      	movs	r2, #0
 800c8cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c8d0:	e003      	b.n	800c8da <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c8d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8d4:	2200      	movs	r2, #0
 800c8d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c8da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8dc:	2b37      	cmp	r3, #55	@ 0x37
 800c8de:	d901      	bls.n	800c8e4 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c8e0:	2337      	movs	r3, #55	@ 0x37
 800c8e2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c8e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c8e8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c8ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c8ee:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c8f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8f2:	2200      	movs	r2, #0
 800c8f4:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c8f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8f8:	3304      	adds	r3, #4
 800c8fa:	4618      	mov	r0, r3
 800c8fc:	f7fe ffd0 	bl	800b8a0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c902:	3318      	adds	r3, #24
 800c904:	4618      	mov	r0, r3
 800c906:	f7fe ffcb 	bl	800b8a0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c90a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c90c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c90e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c912:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c918:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c91a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c91c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c91e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c922:	2200      	movs	r2, #0
 800c924:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c928:	2200      	movs	r2, #0
 800c92a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c92e:	683a      	ldr	r2, [r7, #0]
 800c930:	68f9      	ldr	r1, [r7, #12]
 800c932:	69b8      	ldr	r0, [r7, #24]
 800c934:	f001 fa3e 	bl	800ddb4 <pxPortInitialiseStack>
 800c938:	4602      	mov	r2, r0
 800c93a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c93c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c93e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c940:	2b00      	cmp	r3, #0
 800c942:	d002      	beq.n	800c94a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c946:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c948:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c94a:	bf00      	nop
 800c94c:	3720      	adds	r7, #32
 800c94e:	46bd      	mov	sp, r7
 800c950:	bd80      	pop	{r7, pc}
	...

0800c954 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c954:	b580      	push	{r7, lr}
 800c956:	b082      	sub	sp, #8
 800c958:	af00      	add	r7, sp, #0
 800c95a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c95c:	f001 fb5c 	bl	800e018 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c960:	4b2d      	ldr	r3, [pc, #180]	@ (800ca18 <prvAddNewTaskToReadyList+0xc4>)
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	3301      	adds	r3, #1
 800c966:	4a2c      	ldr	r2, [pc, #176]	@ (800ca18 <prvAddNewTaskToReadyList+0xc4>)
 800c968:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c96a:	4b2c      	ldr	r3, [pc, #176]	@ (800ca1c <prvAddNewTaskToReadyList+0xc8>)
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d109      	bne.n	800c986 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c972:	4a2a      	ldr	r2, [pc, #168]	@ (800ca1c <prvAddNewTaskToReadyList+0xc8>)
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c978:	4b27      	ldr	r3, [pc, #156]	@ (800ca18 <prvAddNewTaskToReadyList+0xc4>)
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	2b01      	cmp	r3, #1
 800c97e:	d110      	bne.n	800c9a2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c980:	f000 fc1e 	bl	800d1c0 <prvInitialiseTaskLists>
 800c984:	e00d      	b.n	800c9a2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c986:	4b26      	ldr	r3, [pc, #152]	@ (800ca20 <prvAddNewTaskToReadyList+0xcc>)
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d109      	bne.n	800c9a2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c98e:	4b23      	ldr	r3, [pc, #140]	@ (800ca1c <prvAddNewTaskToReadyList+0xc8>)
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c998:	429a      	cmp	r2, r3
 800c99a:	d802      	bhi.n	800c9a2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c99c:	4a1f      	ldr	r2, [pc, #124]	@ (800ca1c <prvAddNewTaskToReadyList+0xc8>)
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c9a2:	4b20      	ldr	r3, [pc, #128]	@ (800ca24 <prvAddNewTaskToReadyList+0xd0>)
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	3301      	adds	r3, #1
 800c9a8:	4a1e      	ldr	r2, [pc, #120]	@ (800ca24 <prvAddNewTaskToReadyList+0xd0>)
 800c9aa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c9ac:	4b1d      	ldr	r3, [pc, #116]	@ (800ca24 <prvAddNewTaskToReadyList+0xd0>)
 800c9ae:	681a      	ldr	r2, [r3, #0]
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c9b8:	4b1b      	ldr	r3, [pc, #108]	@ (800ca28 <prvAddNewTaskToReadyList+0xd4>)
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	429a      	cmp	r2, r3
 800c9be:	d903      	bls.n	800c9c8 <prvAddNewTaskToReadyList+0x74>
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9c4:	4a18      	ldr	r2, [pc, #96]	@ (800ca28 <prvAddNewTaskToReadyList+0xd4>)
 800c9c6:	6013      	str	r3, [r2, #0]
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c9cc:	4613      	mov	r3, r2
 800c9ce:	009b      	lsls	r3, r3, #2
 800c9d0:	4413      	add	r3, r2
 800c9d2:	009b      	lsls	r3, r3, #2
 800c9d4:	4a15      	ldr	r2, [pc, #84]	@ (800ca2c <prvAddNewTaskToReadyList+0xd8>)
 800c9d6:	441a      	add	r2, r3
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	3304      	adds	r3, #4
 800c9dc:	4619      	mov	r1, r3
 800c9de:	4610      	mov	r0, r2
 800c9e0:	f7fe ff6b 	bl	800b8ba <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c9e4:	f001 fb4a 	bl	800e07c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c9e8:	4b0d      	ldr	r3, [pc, #52]	@ (800ca20 <prvAddNewTaskToReadyList+0xcc>)
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d00e      	beq.n	800ca0e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c9f0:	4b0a      	ldr	r3, [pc, #40]	@ (800ca1c <prvAddNewTaskToReadyList+0xc8>)
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9fa:	429a      	cmp	r2, r3
 800c9fc:	d207      	bcs.n	800ca0e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c9fe:	4b0c      	ldr	r3, [pc, #48]	@ (800ca30 <prvAddNewTaskToReadyList+0xdc>)
 800ca00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ca04:	601a      	str	r2, [r3, #0]
 800ca06:	f3bf 8f4f 	dsb	sy
 800ca0a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ca0e:	bf00      	nop
 800ca10:	3708      	adds	r7, #8
 800ca12:	46bd      	mov	sp, r7
 800ca14:	bd80      	pop	{r7, pc}
 800ca16:	bf00      	nop
 800ca18:	20001fec 	.word	0x20001fec
 800ca1c:	20001b18 	.word	0x20001b18
 800ca20:	20001ff8 	.word	0x20001ff8
 800ca24:	20002008 	.word	0x20002008
 800ca28:	20001ff4 	.word	0x20001ff4
 800ca2c:	20001b1c 	.word	0x20001b1c
 800ca30:	e000ed04 	.word	0xe000ed04

0800ca34 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ca34:	b580      	push	{r7, lr}
 800ca36:	b084      	sub	sp, #16
 800ca38:	af00      	add	r7, sp, #0
 800ca3a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ca3c:	2300      	movs	r3, #0
 800ca3e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d018      	beq.n	800ca78 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ca46:	4b14      	ldr	r3, [pc, #80]	@ (800ca98 <vTaskDelay+0x64>)
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d00b      	beq.n	800ca66 <vTaskDelay+0x32>
	__asm volatile
 800ca4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca52:	f383 8811 	msr	BASEPRI, r3
 800ca56:	f3bf 8f6f 	isb	sy
 800ca5a:	f3bf 8f4f 	dsb	sy
 800ca5e:	60bb      	str	r3, [r7, #8]
}
 800ca60:	bf00      	nop
 800ca62:	bf00      	nop
 800ca64:	e7fd      	b.n	800ca62 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ca66:	f000 f883 	bl	800cb70 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ca6a:	2100      	movs	r1, #0
 800ca6c:	6878      	ldr	r0, [r7, #4]
 800ca6e:	f000 fdf3 	bl	800d658 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ca72:	f000 f88b 	bl	800cb8c <xTaskResumeAll>
 800ca76:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d107      	bne.n	800ca8e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800ca7e:	4b07      	ldr	r3, [pc, #28]	@ (800ca9c <vTaskDelay+0x68>)
 800ca80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ca84:	601a      	str	r2, [r3, #0]
 800ca86:	f3bf 8f4f 	dsb	sy
 800ca8a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ca8e:	bf00      	nop
 800ca90:	3710      	adds	r7, #16
 800ca92:	46bd      	mov	sp, r7
 800ca94:	bd80      	pop	{r7, pc}
 800ca96:	bf00      	nop
 800ca98:	20002014 	.word	0x20002014
 800ca9c:	e000ed04 	.word	0xe000ed04

0800caa0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800caa0:	b580      	push	{r7, lr}
 800caa2:	b08a      	sub	sp, #40	@ 0x28
 800caa4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800caa6:	2300      	movs	r3, #0
 800caa8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800caaa:	2300      	movs	r3, #0
 800caac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800caae:	463a      	mov	r2, r7
 800cab0:	1d39      	adds	r1, r7, #4
 800cab2:	f107 0308 	add.w	r3, r7, #8
 800cab6:	4618      	mov	r0, r3
 800cab8:	f7fe fe9e 	bl	800b7f8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800cabc:	6839      	ldr	r1, [r7, #0]
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	68ba      	ldr	r2, [r7, #8]
 800cac2:	9202      	str	r2, [sp, #8]
 800cac4:	9301      	str	r3, [sp, #4]
 800cac6:	2300      	movs	r3, #0
 800cac8:	9300      	str	r3, [sp, #0]
 800caca:	2300      	movs	r3, #0
 800cacc:	460a      	mov	r2, r1
 800cace:	4922      	ldr	r1, [pc, #136]	@ (800cb58 <vTaskStartScheduler+0xb8>)
 800cad0:	4822      	ldr	r0, [pc, #136]	@ (800cb5c <vTaskStartScheduler+0xbc>)
 800cad2:	f7ff fe09 	bl	800c6e8 <xTaskCreateStatic>
 800cad6:	4603      	mov	r3, r0
 800cad8:	4a21      	ldr	r2, [pc, #132]	@ (800cb60 <vTaskStartScheduler+0xc0>)
 800cada:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800cadc:	4b20      	ldr	r3, [pc, #128]	@ (800cb60 <vTaskStartScheduler+0xc0>)
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d002      	beq.n	800caea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800cae4:	2301      	movs	r3, #1
 800cae6:	617b      	str	r3, [r7, #20]
 800cae8:	e001      	b.n	800caee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800caea:	2300      	movs	r3, #0
 800caec:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800caee:	697b      	ldr	r3, [r7, #20]
 800caf0:	2b01      	cmp	r3, #1
 800caf2:	d102      	bne.n	800cafa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800caf4:	f000 fe04 	bl	800d700 <xTimerCreateTimerTask>
 800caf8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800cafa:	697b      	ldr	r3, [r7, #20]
 800cafc:	2b01      	cmp	r3, #1
 800cafe:	d116      	bne.n	800cb2e <vTaskStartScheduler+0x8e>
	__asm volatile
 800cb00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb04:	f383 8811 	msr	BASEPRI, r3
 800cb08:	f3bf 8f6f 	isb	sy
 800cb0c:	f3bf 8f4f 	dsb	sy
 800cb10:	613b      	str	r3, [r7, #16]
}
 800cb12:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800cb14:	4b13      	ldr	r3, [pc, #76]	@ (800cb64 <vTaskStartScheduler+0xc4>)
 800cb16:	f04f 32ff 	mov.w	r2, #4294967295
 800cb1a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800cb1c:	4b12      	ldr	r3, [pc, #72]	@ (800cb68 <vTaskStartScheduler+0xc8>)
 800cb1e:	2201      	movs	r2, #1
 800cb20:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800cb22:	4b12      	ldr	r3, [pc, #72]	@ (800cb6c <vTaskStartScheduler+0xcc>)
 800cb24:	2200      	movs	r2, #0
 800cb26:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800cb28:	f001 f9d2 	bl	800ded0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800cb2c:	e00f      	b.n	800cb4e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800cb2e:	697b      	ldr	r3, [r7, #20]
 800cb30:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb34:	d10b      	bne.n	800cb4e <vTaskStartScheduler+0xae>
	__asm volatile
 800cb36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb3a:	f383 8811 	msr	BASEPRI, r3
 800cb3e:	f3bf 8f6f 	isb	sy
 800cb42:	f3bf 8f4f 	dsb	sy
 800cb46:	60fb      	str	r3, [r7, #12]
}
 800cb48:	bf00      	nop
 800cb4a:	bf00      	nop
 800cb4c:	e7fd      	b.n	800cb4a <vTaskStartScheduler+0xaa>
}
 800cb4e:	bf00      	nop
 800cb50:	3718      	adds	r7, #24
 800cb52:	46bd      	mov	sp, r7
 800cb54:	bd80      	pop	{r7, pc}
 800cb56:	bf00      	nop
 800cb58:	08012374 	.word	0x08012374
 800cb5c:	0800d191 	.word	0x0800d191
 800cb60:	20002010 	.word	0x20002010
 800cb64:	2000200c 	.word	0x2000200c
 800cb68:	20001ff8 	.word	0x20001ff8
 800cb6c:	20001ff0 	.word	0x20001ff0

0800cb70 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800cb70:	b480      	push	{r7}
 800cb72:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800cb74:	4b04      	ldr	r3, [pc, #16]	@ (800cb88 <vTaskSuspendAll+0x18>)
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	3301      	adds	r3, #1
 800cb7a:	4a03      	ldr	r2, [pc, #12]	@ (800cb88 <vTaskSuspendAll+0x18>)
 800cb7c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800cb7e:	bf00      	nop
 800cb80:	46bd      	mov	sp, r7
 800cb82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb86:	4770      	bx	lr
 800cb88:	20002014 	.word	0x20002014

0800cb8c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800cb8c:	b580      	push	{r7, lr}
 800cb8e:	b084      	sub	sp, #16
 800cb90:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800cb92:	2300      	movs	r3, #0
 800cb94:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800cb96:	2300      	movs	r3, #0
 800cb98:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800cb9a:	4b42      	ldr	r3, [pc, #264]	@ (800cca4 <xTaskResumeAll+0x118>)
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d10b      	bne.n	800cbba <xTaskResumeAll+0x2e>
	__asm volatile
 800cba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cba6:	f383 8811 	msr	BASEPRI, r3
 800cbaa:	f3bf 8f6f 	isb	sy
 800cbae:	f3bf 8f4f 	dsb	sy
 800cbb2:	603b      	str	r3, [r7, #0]
}
 800cbb4:	bf00      	nop
 800cbb6:	bf00      	nop
 800cbb8:	e7fd      	b.n	800cbb6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800cbba:	f001 fa2d 	bl	800e018 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800cbbe:	4b39      	ldr	r3, [pc, #228]	@ (800cca4 <xTaskResumeAll+0x118>)
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	3b01      	subs	r3, #1
 800cbc4:	4a37      	ldr	r2, [pc, #220]	@ (800cca4 <xTaskResumeAll+0x118>)
 800cbc6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cbc8:	4b36      	ldr	r3, [pc, #216]	@ (800cca4 <xTaskResumeAll+0x118>)
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d162      	bne.n	800cc96 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800cbd0:	4b35      	ldr	r3, [pc, #212]	@ (800cca8 <xTaskResumeAll+0x11c>)
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d05e      	beq.n	800cc96 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cbd8:	e02f      	b.n	800cc3a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cbda:	4b34      	ldr	r3, [pc, #208]	@ (800ccac <xTaskResumeAll+0x120>)
 800cbdc:	68db      	ldr	r3, [r3, #12]
 800cbde:	68db      	ldr	r3, [r3, #12]
 800cbe0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	3318      	adds	r3, #24
 800cbe6:	4618      	mov	r0, r3
 800cbe8:	f7fe fec4 	bl	800b974 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	3304      	adds	r3, #4
 800cbf0:	4618      	mov	r0, r3
 800cbf2:	f7fe febf 	bl	800b974 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cbfa:	4b2d      	ldr	r3, [pc, #180]	@ (800ccb0 <xTaskResumeAll+0x124>)
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	429a      	cmp	r2, r3
 800cc00:	d903      	bls.n	800cc0a <xTaskResumeAll+0x7e>
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc06:	4a2a      	ldr	r2, [pc, #168]	@ (800ccb0 <xTaskResumeAll+0x124>)
 800cc08:	6013      	str	r3, [r2, #0]
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cc0e:	4613      	mov	r3, r2
 800cc10:	009b      	lsls	r3, r3, #2
 800cc12:	4413      	add	r3, r2
 800cc14:	009b      	lsls	r3, r3, #2
 800cc16:	4a27      	ldr	r2, [pc, #156]	@ (800ccb4 <xTaskResumeAll+0x128>)
 800cc18:	441a      	add	r2, r3
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	3304      	adds	r3, #4
 800cc1e:	4619      	mov	r1, r3
 800cc20:	4610      	mov	r0, r2
 800cc22:	f7fe fe4a 	bl	800b8ba <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cc2a:	4b23      	ldr	r3, [pc, #140]	@ (800ccb8 <xTaskResumeAll+0x12c>)
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc30:	429a      	cmp	r2, r3
 800cc32:	d302      	bcc.n	800cc3a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800cc34:	4b21      	ldr	r3, [pc, #132]	@ (800ccbc <xTaskResumeAll+0x130>)
 800cc36:	2201      	movs	r2, #1
 800cc38:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cc3a:	4b1c      	ldr	r3, [pc, #112]	@ (800ccac <xTaskResumeAll+0x120>)
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d1cb      	bne.n	800cbda <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d001      	beq.n	800cc4c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800cc48:	f000 fb58 	bl	800d2fc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800cc4c:	4b1c      	ldr	r3, [pc, #112]	@ (800ccc0 <xTaskResumeAll+0x134>)
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d010      	beq.n	800cc7a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800cc58:	f000 f846 	bl	800cce8 <xTaskIncrementTick>
 800cc5c:	4603      	mov	r3, r0
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d002      	beq.n	800cc68 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800cc62:	4b16      	ldr	r3, [pc, #88]	@ (800ccbc <xTaskResumeAll+0x130>)
 800cc64:	2201      	movs	r2, #1
 800cc66:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	3b01      	subs	r3, #1
 800cc6c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d1f1      	bne.n	800cc58 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800cc74:	4b12      	ldr	r3, [pc, #72]	@ (800ccc0 <xTaskResumeAll+0x134>)
 800cc76:	2200      	movs	r2, #0
 800cc78:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800cc7a:	4b10      	ldr	r3, [pc, #64]	@ (800ccbc <xTaskResumeAll+0x130>)
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d009      	beq.n	800cc96 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800cc82:	2301      	movs	r3, #1
 800cc84:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800cc86:	4b0f      	ldr	r3, [pc, #60]	@ (800ccc4 <xTaskResumeAll+0x138>)
 800cc88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc8c:	601a      	str	r2, [r3, #0]
 800cc8e:	f3bf 8f4f 	dsb	sy
 800cc92:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cc96:	f001 f9f1 	bl	800e07c <vPortExitCritical>

	return xAlreadyYielded;
 800cc9a:	68bb      	ldr	r3, [r7, #8]
}
 800cc9c:	4618      	mov	r0, r3
 800cc9e:	3710      	adds	r7, #16
 800cca0:	46bd      	mov	sp, r7
 800cca2:	bd80      	pop	{r7, pc}
 800cca4:	20002014 	.word	0x20002014
 800cca8:	20001fec 	.word	0x20001fec
 800ccac:	20001fac 	.word	0x20001fac
 800ccb0:	20001ff4 	.word	0x20001ff4
 800ccb4:	20001b1c 	.word	0x20001b1c
 800ccb8:	20001b18 	.word	0x20001b18
 800ccbc:	20002000 	.word	0x20002000
 800ccc0:	20001ffc 	.word	0x20001ffc
 800ccc4:	e000ed04 	.word	0xe000ed04

0800ccc8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ccc8:	b480      	push	{r7}
 800ccca:	b083      	sub	sp, #12
 800cccc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ccce:	4b05      	ldr	r3, [pc, #20]	@ (800cce4 <xTaskGetTickCount+0x1c>)
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ccd4:	687b      	ldr	r3, [r7, #4]
}
 800ccd6:	4618      	mov	r0, r3
 800ccd8:	370c      	adds	r7, #12
 800ccda:	46bd      	mov	sp, r7
 800ccdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce0:	4770      	bx	lr
 800cce2:	bf00      	nop
 800cce4:	20001ff0 	.word	0x20001ff0

0800cce8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800cce8:	b580      	push	{r7, lr}
 800ccea:	b086      	sub	sp, #24
 800ccec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ccee:	2300      	movs	r3, #0
 800ccf0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ccf2:	4b4f      	ldr	r3, [pc, #316]	@ (800ce30 <xTaskIncrementTick+0x148>)
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	f040 8090 	bne.w	800ce1c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ccfc:	4b4d      	ldr	r3, [pc, #308]	@ (800ce34 <xTaskIncrementTick+0x14c>)
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	3301      	adds	r3, #1
 800cd02:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800cd04:	4a4b      	ldr	r2, [pc, #300]	@ (800ce34 <xTaskIncrementTick+0x14c>)
 800cd06:	693b      	ldr	r3, [r7, #16]
 800cd08:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800cd0a:	693b      	ldr	r3, [r7, #16]
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	d121      	bne.n	800cd54 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800cd10:	4b49      	ldr	r3, [pc, #292]	@ (800ce38 <xTaskIncrementTick+0x150>)
 800cd12:	681b      	ldr	r3, [r3, #0]
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d00b      	beq.n	800cd32 <xTaskIncrementTick+0x4a>
	__asm volatile
 800cd1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd1e:	f383 8811 	msr	BASEPRI, r3
 800cd22:	f3bf 8f6f 	isb	sy
 800cd26:	f3bf 8f4f 	dsb	sy
 800cd2a:	603b      	str	r3, [r7, #0]
}
 800cd2c:	bf00      	nop
 800cd2e:	bf00      	nop
 800cd30:	e7fd      	b.n	800cd2e <xTaskIncrementTick+0x46>
 800cd32:	4b41      	ldr	r3, [pc, #260]	@ (800ce38 <xTaskIncrementTick+0x150>)
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	60fb      	str	r3, [r7, #12]
 800cd38:	4b40      	ldr	r3, [pc, #256]	@ (800ce3c <xTaskIncrementTick+0x154>)
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	4a3e      	ldr	r2, [pc, #248]	@ (800ce38 <xTaskIncrementTick+0x150>)
 800cd3e:	6013      	str	r3, [r2, #0]
 800cd40:	4a3e      	ldr	r2, [pc, #248]	@ (800ce3c <xTaskIncrementTick+0x154>)
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	6013      	str	r3, [r2, #0]
 800cd46:	4b3e      	ldr	r3, [pc, #248]	@ (800ce40 <xTaskIncrementTick+0x158>)
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	3301      	adds	r3, #1
 800cd4c:	4a3c      	ldr	r2, [pc, #240]	@ (800ce40 <xTaskIncrementTick+0x158>)
 800cd4e:	6013      	str	r3, [r2, #0]
 800cd50:	f000 fad4 	bl	800d2fc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800cd54:	4b3b      	ldr	r3, [pc, #236]	@ (800ce44 <xTaskIncrementTick+0x15c>)
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	693a      	ldr	r2, [r7, #16]
 800cd5a:	429a      	cmp	r2, r3
 800cd5c:	d349      	bcc.n	800cdf2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cd5e:	4b36      	ldr	r3, [pc, #216]	@ (800ce38 <xTaskIncrementTick+0x150>)
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d104      	bne.n	800cd72 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cd68:	4b36      	ldr	r3, [pc, #216]	@ (800ce44 <xTaskIncrementTick+0x15c>)
 800cd6a:	f04f 32ff 	mov.w	r2, #4294967295
 800cd6e:	601a      	str	r2, [r3, #0]
					break;
 800cd70:	e03f      	b.n	800cdf2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd72:	4b31      	ldr	r3, [pc, #196]	@ (800ce38 <xTaskIncrementTick+0x150>)
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	68db      	ldr	r3, [r3, #12]
 800cd78:	68db      	ldr	r3, [r3, #12]
 800cd7a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800cd7c:	68bb      	ldr	r3, [r7, #8]
 800cd7e:	685b      	ldr	r3, [r3, #4]
 800cd80:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800cd82:	693a      	ldr	r2, [r7, #16]
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	429a      	cmp	r2, r3
 800cd88:	d203      	bcs.n	800cd92 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800cd8a:	4a2e      	ldr	r2, [pc, #184]	@ (800ce44 <xTaskIncrementTick+0x15c>)
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800cd90:	e02f      	b.n	800cdf2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cd92:	68bb      	ldr	r3, [r7, #8]
 800cd94:	3304      	adds	r3, #4
 800cd96:	4618      	mov	r0, r3
 800cd98:	f7fe fdec 	bl	800b974 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800cd9c:	68bb      	ldr	r3, [r7, #8]
 800cd9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d004      	beq.n	800cdae <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cda4:	68bb      	ldr	r3, [r7, #8]
 800cda6:	3318      	adds	r3, #24
 800cda8:	4618      	mov	r0, r3
 800cdaa:	f7fe fde3 	bl	800b974 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800cdae:	68bb      	ldr	r3, [r7, #8]
 800cdb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cdb2:	4b25      	ldr	r3, [pc, #148]	@ (800ce48 <xTaskIncrementTick+0x160>)
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	429a      	cmp	r2, r3
 800cdb8:	d903      	bls.n	800cdc2 <xTaskIncrementTick+0xda>
 800cdba:	68bb      	ldr	r3, [r7, #8]
 800cdbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdbe:	4a22      	ldr	r2, [pc, #136]	@ (800ce48 <xTaskIncrementTick+0x160>)
 800cdc0:	6013      	str	r3, [r2, #0]
 800cdc2:	68bb      	ldr	r3, [r7, #8]
 800cdc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cdc6:	4613      	mov	r3, r2
 800cdc8:	009b      	lsls	r3, r3, #2
 800cdca:	4413      	add	r3, r2
 800cdcc:	009b      	lsls	r3, r3, #2
 800cdce:	4a1f      	ldr	r2, [pc, #124]	@ (800ce4c <xTaskIncrementTick+0x164>)
 800cdd0:	441a      	add	r2, r3
 800cdd2:	68bb      	ldr	r3, [r7, #8]
 800cdd4:	3304      	adds	r3, #4
 800cdd6:	4619      	mov	r1, r3
 800cdd8:	4610      	mov	r0, r2
 800cdda:	f7fe fd6e 	bl	800b8ba <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cdde:	68bb      	ldr	r3, [r7, #8]
 800cde0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cde2:	4b1b      	ldr	r3, [pc, #108]	@ (800ce50 <xTaskIncrementTick+0x168>)
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cde8:	429a      	cmp	r2, r3
 800cdea:	d3b8      	bcc.n	800cd5e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800cdec:	2301      	movs	r3, #1
 800cdee:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cdf0:	e7b5      	b.n	800cd5e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800cdf2:	4b17      	ldr	r3, [pc, #92]	@ (800ce50 <xTaskIncrementTick+0x168>)
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cdf8:	4914      	ldr	r1, [pc, #80]	@ (800ce4c <xTaskIncrementTick+0x164>)
 800cdfa:	4613      	mov	r3, r2
 800cdfc:	009b      	lsls	r3, r3, #2
 800cdfe:	4413      	add	r3, r2
 800ce00:	009b      	lsls	r3, r3, #2
 800ce02:	440b      	add	r3, r1
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	2b01      	cmp	r3, #1
 800ce08:	d901      	bls.n	800ce0e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800ce0a:	2301      	movs	r3, #1
 800ce0c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ce0e:	4b11      	ldr	r3, [pc, #68]	@ (800ce54 <xTaskIncrementTick+0x16c>)
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d007      	beq.n	800ce26 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800ce16:	2301      	movs	r3, #1
 800ce18:	617b      	str	r3, [r7, #20]
 800ce1a:	e004      	b.n	800ce26 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ce1c:	4b0e      	ldr	r3, [pc, #56]	@ (800ce58 <xTaskIncrementTick+0x170>)
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	3301      	adds	r3, #1
 800ce22:	4a0d      	ldr	r2, [pc, #52]	@ (800ce58 <xTaskIncrementTick+0x170>)
 800ce24:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ce26:	697b      	ldr	r3, [r7, #20]
}
 800ce28:	4618      	mov	r0, r3
 800ce2a:	3718      	adds	r7, #24
 800ce2c:	46bd      	mov	sp, r7
 800ce2e:	bd80      	pop	{r7, pc}
 800ce30:	20002014 	.word	0x20002014
 800ce34:	20001ff0 	.word	0x20001ff0
 800ce38:	20001fa4 	.word	0x20001fa4
 800ce3c:	20001fa8 	.word	0x20001fa8
 800ce40:	20002004 	.word	0x20002004
 800ce44:	2000200c 	.word	0x2000200c
 800ce48:	20001ff4 	.word	0x20001ff4
 800ce4c:	20001b1c 	.word	0x20001b1c
 800ce50:	20001b18 	.word	0x20001b18
 800ce54:	20002000 	.word	0x20002000
 800ce58:	20001ffc 	.word	0x20001ffc

0800ce5c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ce5c:	b480      	push	{r7}
 800ce5e:	b085      	sub	sp, #20
 800ce60:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ce62:	4b28      	ldr	r3, [pc, #160]	@ (800cf04 <vTaskSwitchContext+0xa8>)
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d003      	beq.n	800ce72 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ce6a:	4b27      	ldr	r3, [pc, #156]	@ (800cf08 <vTaskSwitchContext+0xac>)
 800ce6c:	2201      	movs	r2, #1
 800ce6e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ce70:	e042      	b.n	800cef8 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800ce72:	4b25      	ldr	r3, [pc, #148]	@ (800cf08 <vTaskSwitchContext+0xac>)
 800ce74:	2200      	movs	r2, #0
 800ce76:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ce78:	4b24      	ldr	r3, [pc, #144]	@ (800cf0c <vTaskSwitchContext+0xb0>)
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	60fb      	str	r3, [r7, #12]
 800ce7e:	e011      	b.n	800cea4 <vTaskSwitchContext+0x48>
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d10b      	bne.n	800ce9e <vTaskSwitchContext+0x42>
	__asm volatile
 800ce86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce8a:	f383 8811 	msr	BASEPRI, r3
 800ce8e:	f3bf 8f6f 	isb	sy
 800ce92:	f3bf 8f4f 	dsb	sy
 800ce96:	607b      	str	r3, [r7, #4]
}
 800ce98:	bf00      	nop
 800ce9a:	bf00      	nop
 800ce9c:	e7fd      	b.n	800ce9a <vTaskSwitchContext+0x3e>
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	3b01      	subs	r3, #1
 800cea2:	60fb      	str	r3, [r7, #12]
 800cea4:	491a      	ldr	r1, [pc, #104]	@ (800cf10 <vTaskSwitchContext+0xb4>)
 800cea6:	68fa      	ldr	r2, [r7, #12]
 800cea8:	4613      	mov	r3, r2
 800ceaa:	009b      	lsls	r3, r3, #2
 800ceac:	4413      	add	r3, r2
 800ceae:	009b      	lsls	r3, r3, #2
 800ceb0:	440b      	add	r3, r1
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d0e3      	beq.n	800ce80 <vTaskSwitchContext+0x24>
 800ceb8:	68fa      	ldr	r2, [r7, #12]
 800ceba:	4613      	mov	r3, r2
 800cebc:	009b      	lsls	r3, r3, #2
 800cebe:	4413      	add	r3, r2
 800cec0:	009b      	lsls	r3, r3, #2
 800cec2:	4a13      	ldr	r2, [pc, #76]	@ (800cf10 <vTaskSwitchContext+0xb4>)
 800cec4:	4413      	add	r3, r2
 800cec6:	60bb      	str	r3, [r7, #8]
 800cec8:	68bb      	ldr	r3, [r7, #8]
 800ceca:	685b      	ldr	r3, [r3, #4]
 800cecc:	685a      	ldr	r2, [r3, #4]
 800cece:	68bb      	ldr	r3, [r7, #8]
 800ced0:	605a      	str	r2, [r3, #4]
 800ced2:	68bb      	ldr	r3, [r7, #8]
 800ced4:	685a      	ldr	r2, [r3, #4]
 800ced6:	68bb      	ldr	r3, [r7, #8]
 800ced8:	3308      	adds	r3, #8
 800ceda:	429a      	cmp	r2, r3
 800cedc:	d104      	bne.n	800cee8 <vTaskSwitchContext+0x8c>
 800cede:	68bb      	ldr	r3, [r7, #8]
 800cee0:	685b      	ldr	r3, [r3, #4]
 800cee2:	685a      	ldr	r2, [r3, #4]
 800cee4:	68bb      	ldr	r3, [r7, #8]
 800cee6:	605a      	str	r2, [r3, #4]
 800cee8:	68bb      	ldr	r3, [r7, #8]
 800ceea:	685b      	ldr	r3, [r3, #4]
 800ceec:	68db      	ldr	r3, [r3, #12]
 800ceee:	4a09      	ldr	r2, [pc, #36]	@ (800cf14 <vTaskSwitchContext+0xb8>)
 800cef0:	6013      	str	r3, [r2, #0]
 800cef2:	4a06      	ldr	r2, [pc, #24]	@ (800cf0c <vTaskSwitchContext+0xb0>)
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	6013      	str	r3, [r2, #0]
}
 800cef8:	bf00      	nop
 800cefa:	3714      	adds	r7, #20
 800cefc:	46bd      	mov	sp, r7
 800cefe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf02:	4770      	bx	lr
 800cf04:	20002014 	.word	0x20002014
 800cf08:	20002000 	.word	0x20002000
 800cf0c:	20001ff4 	.word	0x20001ff4
 800cf10:	20001b1c 	.word	0x20001b1c
 800cf14:	20001b18 	.word	0x20001b18

0800cf18 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800cf18:	b580      	push	{r7, lr}
 800cf1a:	b084      	sub	sp, #16
 800cf1c:	af00      	add	r7, sp, #0
 800cf1e:	6078      	str	r0, [r7, #4]
 800cf20:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d10b      	bne.n	800cf40 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800cf28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf2c:	f383 8811 	msr	BASEPRI, r3
 800cf30:	f3bf 8f6f 	isb	sy
 800cf34:	f3bf 8f4f 	dsb	sy
 800cf38:	60fb      	str	r3, [r7, #12]
}
 800cf3a:	bf00      	nop
 800cf3c:	bf00      	nop
 800cf3e:	e7fd      	b.n	800cf3c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cf40:	4b07      	ldr	r3, [pc, #28]	@ (800cf60 <vTaskPlaceOnEventList+0x48>)
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	3318      	adds	r3, #24
 800cf46:	4619      	mov	r1, r3
 800cf48:	6878      	ldr	r0, [r7, #4]
 800cf4a:	f7fe fcda 	bl	800b902 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cf4e:	2101      	movs	r1, #1
 800cf50:	6838      	ldr	r0, [r7, #0]
 800cf52:	f000 fb81 	bl	800d658 <prvAddCurrentTaskToDelayedList>
}
 800cf56:	bf00      	nop
 800cf58:	3710      	adds	r7, #16
 800cf5a:	46bd      	mov	sp, r7
 800cf5c:	bd80      	pop	{r7, pc}
 800cf5e:	bf00      	nop
 800cf60:	20001b18 	.word	0x20001b18

0800cf64 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800cf64:	b580      	push	{r7, lr}
 800cf66:	b086      	sub	sp, #24
 800cf68:	af00      	add	r7, sp, #0
 800cf6a:	60f8      	str	r0, [r7, #12]
 800cf6c:	60b9      	str	r1, [r7, #8]
 800cf6e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d10b      	bne.n	800cf8e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800cf76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf7a:	f383 8811 	msr	BASEPRI, r3
 800cf7e:	f3bf 8f6f 	isb	sy
 800cf82:	f3bf 8f4f 	dsb	sy
 800cf86:	617b      	str	r3, [r7, #20]
}
 800cf88:	bf00      	nop
 800cf8a:	bf00      	nop
 800cf8c:	e7fd      	b.n	800cf8a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cf8e:	4b0a      	ldr	r3, [pc, #40]	@ (800cfb8 <vTaskPlaceOnEventListRestricted+0x54>)
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	3318      	adds	r3, #24
 800cf94:	4619      	mov	r1, r3
 800cf96:	68f8      	ldr	r0, [r7, #12]
 800cf98:	f7fe fc8f 	bl	800b8ba <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d002      	beq.n	800cfa8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800cfa2:	f04f 33ff 	mov.w	r3, #4294967295
 800cfa6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800cfa8:	6879      	ldr	r1, [r7, #4]
 800cfaa:	68b8      	ldr	r0, [r7, #8]
 800cfac:	f000 fb54 	bl	800d658 <prvAddCurrentTaskToDelayedList>
	}
 800cfb0:	bf00      	nop
 800cfb2:	3718      	adds	r7, #24
 800cfb4:	46bd      	mov	sp, r7
 800cfb6:	bd80      	pop	{r7, pc}
 800cfb8:	20001b18 	.word	0x20001b18

0800cfbc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800cfbc:	b580      	push	{r7, lr}
 800cfbe:	b086      	sub	sp, #24
 800cfc0:	af00      	add	r7, sp, #0
 800cfc2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	68db      	ldr	r3, [r3, #12]
 800cfc8:	68db      	ldr	r3, [r3, #12]
 800cfca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800cfcc:	693b      	ldr	r3, [r7, #16]
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d10b      	bne.n	800cfea <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800cfd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfd6:	f383 8811 	msr	BASEPRI, r3
 800cfda:	f3bf 8f6f 	isb	sy
 800cfde:	f3bf 8f4f 	dsb	sy
 800cfe2:	60fb      	str	r3, [r7, #12]
}
 800cfe4:	bf00      	nop
 800cfe6:	bf00      	nop
 800cfe8:	e7fd      	b.n	800cfe6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800cfea:	693b      	ldr	r3, [r7, #16]
 800cfec:	3318      	adds	r3, #24
 800cfee:	4618      	mov	r0, r3
 800cff0:	f7fe fcc0 	bl	800b974 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cff4:	4b1d      	ldr	r3, [pc, #116]	@ (800d06c <xTaskRemoveFromEventList+0xb0>)
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d11d      	bne.n	800d038 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800cffc:	693b      	ldr	r3, [r7, #16]
 800cffe:	3304      	adds	r3, #4
 800d000:	4618      	mov	r0, r3
 800d002:	f7fe fcb7 	bl	800b974 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d006:	693b      	ldr	r3, [r7, #16]
 800d008:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d00a:	4b19      	ldr	r3, [pc, #100]	@ (800d070 <xTaskRemoveFromEventList+0xb4>)
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	429a      	cmp	r2, r3
 800d010:	d903      	bls.n	800d01a <xTaskRemoveFromEventList+0x5e>
 800d012:	693b      	ldr	r3, [r7, #16]
 800d014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d016:	4a16      	ldr	r2, [pc, #88]	@ (800d070 <xTaskRemoveFromEventList+0xb4>)
 800d018:	6013      	str	r3, [r2, #0]
 800d01a:	693b      	ldr	r3, [r7, #16]
 800d01c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d01e:	4613      	mov	r3, r2
 800d020:	009b      	lsls	r3, r3, #2
 800d022:	4413      	add	r3, r2
 800d024:	009b      	lsls	r3, r3, #2
 800d026:	4a13      	ldr	r2, [pc, #76]	@ (800d074 <xTaskRemoveFromEventList+0xb8>)
 800d028:	441a      	add	r2, r3
 800d02a:	693b      	ldr	r3, [r7, #16]
 800d02c:	3304      	adds	r3, #4
 800d02e:	4619      	mov	r1, r3
 800d030:	4610      	mov	r0, r2
 800d032:	f7fe fc42 	bl	800b8ba <vListInsertEnd>
 800d036:	e005      	b.n	800d044 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d038:	693b      	ldr	r3, [r7, #16]
 800d03a:	3318      	adds	r3, #24
 800d03c:	4619      	mov	r1, r3
 800d03e:	480e      	ldr	r0, [pc, #56]	@ (800d078 <xTaskRemoveFromEventList+0xbc>)
 800d040:	f7fe fc3b 	bl	800b8ba <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d044:	693b      	ldr	r3, [r7, #16]
 800d046:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d048:	4b0c      	ldr	r3, [pc, #48]	@ (800d07c <xTaskRemoveFromEventList+0xc0>)
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d04e:	429a      	cmp	r2, r3
 800d050:	d905      	bls.n	800d05e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d052:	2301      	movs	r3, #1
 800d054:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d056:	4b0a      	ldr	r3, [pc, #40]	@ (800d080 <xTaskRemoveFromEventList+0xc4>)
 800d058:	2201      	movs	r2, #1
 800d05a:	601a      	str	r2, [r3, #0]
 800d05c:	e001      	b.n	800d062 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800d05e:	2300      	movs	r3, #0
 800d060:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d062:	697b      	ldr	r3, [r7, #20]
}
 800d064:	4618      	mov	r0, r3
 800d066:	3718      	adds	r7, #24
 800d068:	46bd      	mov	sp, r7
 800d06a:	bd80      	pop	{r7, pc}
 800d06c:	20002014 	.word	0x20002014
 800d070:	20001ff4 	.word	0x20001ff4
 800d074:	20001b1c 	.word	0x20001b1c
 800d078:	20001fac 	.word	0x20001fac
 800d07c:	20001b18 	.word	0x20001b18
 800d080:	20002000 	.word	0x20002000

0800d084 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d084:	b480      	push	{r7}
 800d086:	b083      	sub	sp, #12
 800d088:	af00      	add	r7, sp, #0
 800d08a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d08c:	4b06      	ldr	r3, [pc, #24]	@ (800d0a8 <vTaskInternalSetTimeOutState+0x24>)
 800d08e:	681a      	ldr	r2, [r3, #0]
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d094:	4b05      	ldr	r3, [pc, #20]	@ (800d0ac <vTaskInternalSetTimeOutState+0x28>)
 800d096:	681a      	ldr	r2, [r3, #0]
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	605a      	str	r2, [r3, #4]
}
 800d09c:	bf00      	nop
 800d09e:	370c      	adds	r7, #12
 800d0a0:	46bd      	mov	sp, r7
 800d0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a6:	4770      	bx	lr
 800d0a8:	20002004 	.word	0x20002004
 800d0ac:	20001ff0 	.word	0x20001ff0

0800d0b0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d0b0:	b580      	push	{r7, lr}
 800d0b2:	b088      	sub	sp, #32
 800d0b4:	af00      	add	r7, sp, #0
 800d0b6:	6078      	str	r0, [r7, #4]
 800d0b8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d10b      	bne.n	800d0d8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800d0c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0c4:	f383 8811 	msr	BASEPRI, r3
 800d0c8:	f3bf 8f6f 	isb	sy
 800d0cc:	f3bf 8f4f 	dsb	sy
 800d0d0:	613b      	str	r3, [r7, #16]
}
 800d0d2:	bf00      	nop
 800d0d4:	bf00      	nop
 800d0d6:	e7fd      	b.n	800d0d4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800d0d8:	683b      	ldr	r3, [r7, #0]
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d10b      	bne.n	800d0f6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800d0de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0e2:	f383 8811 	msr	BASEPRI, r3
 800d0e6:	f3bf 8f6f 	isb	sy
 800d0ea:	f3bf 8f4f 	dsb	sy
 800d0ee:	60fb      	str	r3, [r7, #12]
}
 800d0f0:	bf00      	nop
 800d0f2:	bf00      	nop
 800d0f4:	e7fd      	b.n	800d0f2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800d0f6:	f000 ff8f 	bl	800e018 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d0fa:	4b1d      	ldr	r3, [pc, #116]	@ (800d170 <xTaskCheckForTimeOut+0xc0>)
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	685b      	ldr	r3, [r3, #4]
 800d104:	69ba      	ldr	r2, [r7, #24]
 800d106:	1ad3      	subs	r3, r2, r3
 800d108:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d10a:	683b      	ldr	r3, [r7, #0]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d112:	d102      	bne.n	800d11a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d114:	2300      	movs	r3, #0
 800d116:	61fb      	str	r3, [r7, #28]
 800d118:	e023      	b.n	800d162 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	681a      	ldr	r2, [r3, #0]
 800d11e:	4b15      	ldr	r3, [pc, #84]	@ (800d174 <xTaskCheckForTimeOut+0xc4>)
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	429a      	cmp	r2, r3
 800d124:	d007      	beq.n	800d136 <xTaskCheckForTimeOut+0x86>
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	685b      	ldr	r3, [r3, #4]
 800d12a:	69ba      	ldr	r2, [r7, #24]
 800d12c:	429a      	cmp	r2, r3
 800d12e:	d302      	bcc.n	800d136 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d130:	2301      	movs	r3, #1
 800d132:	61fb      	str	r3, [r7, #28]
 800d134:	e015      	b.n	800d162 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d136:	683b      	ldr	r3, [r7, #0]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	697a      	ldr	r2, [r7, #20]
 800d13c:	429a      	cmp	r2, r3
 800d13e:	d20b      	bcs.n	800d158 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	681a      	ldr	r2, [r3, #0]
 800d144:	697b      	ldr	r3, [r7, #20]
 800d146:	1ad2      	subs	r2, r2, r3
 800d148:	683b      	ldr	r3, [r7, #0]
 800d14a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d14c:	6878      	ldr	r0, [r7, #4]
 800d14e:	f7ff ff99 	bl	800d084 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d152:	2300      	movs	r3, #0
 800d154:	61fb      	str	r3, [r7, #28]
 800d156:	e004      	b.n	800d162 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800d158:	683b      	ldr	r3, [r7, #0]
 800d15a:	2200      	movs	r2, #0
 800d15c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d15e:	2301      	movs	r3, #1
 800d160:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d162:	f000 ff8b 	bl	800e07c <vPortExitCritical>

	return xReturn;
 800d166:	69fb      	ldr	r3, [r7, #28]
}
 800d168:	4618      	mov	r0, r3
 800d16a:	3720      	adds	r7, #32
 800d16c:	46bd      	mov	sp, r7
 800d16e:	bd80      	pop	{r7, pc}
 800d170:	20001ff0 	.word	0x20001ff0
 800d174:	20002004 	.word	0x20002004

0800d178 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d178:	b480      	push	{r7}
 800d17a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d17c:	4b03      	ldr	r3, [pc, #12]	@ (800d18c <vTaskMissedYield+0x14>)
 800d17e:	2201      	movs	r2, #1
 800d180:	601a      	str	r2, [r3, #0]
}
 800d182:	bf00      	nop
 800d184:	46bd      	mov	sp, r7
 800d186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d18a:	4770      	bx	lr
 800d18c:	20002000 	.word	0x20002000

0800d190 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d190:	b580      	push	{r7, lr}
 800d192:	b082      	sub	sp, #8
 800d194:	af00      	add	r7, sp, #0
 800d196:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d198:	f000 f852 	bl	800d240 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d19c:	4b06      	ldr	r3, [pc, #24]	@ (800d1b8 <prvIdleTask+0x28>)
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	2b01      	cmp	r3, #1
 800d1a2:	d9f9      	bls.n	800d198 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d1a4:	4b05      	ldr	r3, [pc, #20]	@ (800d1bc <prvIdleTask+0x2c>)
 800d1a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d1aa:	601a      	str	r2, [r3, #0]
 800d1ac:	f3bf 8f4f 	dsb	sy
 800d1b0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d1b4:	e7f0      	b.n	800d198 <prvIdleTask+0x8>
 800d1b6:	bf00      	nop
 800d1b8:	20001b1c 	.word	0x20001b1c
 800d1bc:	e000ed04 	.word	0xe000ed04

0800d1c0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d1c0:	b580      	push	{r7, lr}
 800d1c2:	b082      	sub	sp, #8
 800d1c4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d1c6:	2300      	movs	r3, #0
 800d1c8:	607b      	str	r3, [r7, #4]
 800d1ca:	e00c      	b.n	800d1e6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d1cc:	687a      	ldr	r2, [r7, #4]
 800d1ce:	4613      	mov	r3, r2
 800d1d0:	009b      	lsls	r3, r3, #2
 800d1d2:	4413      	add	r3, r2
 800d1d4:	009b      	lsls	r3, r3, #2
 800d1d6:	4a12      	ldr	r2, [pc, #72]	@ (800d220 <prvInitialiseTaskLists+0x60>)
 800d1d8:	4413      	add	r3, r2
 800d1da:	4618      	mov	r0, r3
 800d1dc:	f7fe fb40 	bl	800b860 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	3301      	adds	r3, #1
 800d1e4:	607b      	str	r3, [r7, #4]
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	2b37      	cmp	r3, #55	@ 0x37
 800d1ea:	d9ef      	bls.n	800d1cc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d1ec:	480d      	ldr	r0, [pc, #52]	@ (800d224 <prvInitialiseTaskLists+0x64>)
 800d1ee:	f7fe fb37 	bl	800b860 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d1f2:	480d      	ldr	r0, [pc, #52]	@ (800d228 <prvInitialiseTaskLists+0x68>)
 800d1f4:	f7fe fb34 	bl	800b860 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d1f8:	480c      	ldr	r0, [pc, #48]	@ (800d22c <prvInitialiseTaskLists+0x6c>)
 800d1fa:	f7fe fb31 	bl	800b860 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d1fe:	480c      	ldr	r0, [pc, #48]	@ (800d230 <prvInitialiseTaskLists+0x70>)
 800d200:	f7fe fb2e 	bl	800b860 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d204:	480b      	ldr	r0, [pc, #44]	@ (800d234 <prvInitialiseTaskLists+0x74>)
 800d206:	f7fe fb2b 	bl	800b860 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d20a:	4b0b      	ldr	r3, [pc, #44]	@ (800d238 <prvInitialiseTaskLists+0x78>)
 800d20c:	4a05      	ldr	r2, [pc, #20]	@ (800d224 <prvInitialiseTaskLists+0x64>)
 800d20e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d210:	4b0a      	ldr	r3, [pc, #40]	@ (800d23c <prvInitialiseTaskLists+0x7c>)
 800d212:	4a05      	ldr	r2, [pc, #20]	@ (800d228 <prvInitialiseTaskLists+0x68>)
 800d214:	601a      	str	r2, [r3, #0]
}
 800d216:	bf00      	nop
 800d218:	3708      	adds	r7, #8
 800d21a:	46bd      	mov	sp, r7
 800d21c:	bd80      	pop	{r7, pc}
 800d21e:	bf00      	nop
 800d220:	20001b1c 	.word	0x20001b1c
 800d224:	20001f7c 	.word	0x20001f7c
 800d228:	20001f90 	.word	0x20001f90
 800d22c:	20001fac 	.word	0x20001fac
 800d230:	20001fc0 	.word	0x20001fc0
 800d234:	20001fd8 	.word	0x20001fd8
 800d238:	20001fa4 	.word	0x20001fa4
 800d23c:	20001fa8 	.word	0x20001fa8

0800d240 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d240:	b580      	push	{r7, lr}
 800d242:	b082      	sub	sp, #8
 800d244:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d246:	e019      	b.n	800d27c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d248:	f000 fee6 	bl	800e018 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d24c:	4b10      	ldr	r3, [pc, #64]	@ (800d290 <prvCheckTasksWaitingTermination+0x50>)
 800d24e:	68db      	ldr	r3, [r3, #12]
 800d250:	68db      	ldr	r3, [r3, #12]
 800d252:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	3304      	adds	r3, #4
 800d258:	4618      	mov	r0, r3
 800d25a:	f7fe fb8b 	bl	800b974 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d25e:	4b0d      	ldr	r3, [pc, #52]	@ (800d294 <prvCheckTasksWaitingTermination+0x54>)
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	3b01      	subs	r3, #1
 800d264:	4a0b      	ldr	r2, [pc, #44]	@ (800d294 <prvCheckTasksWaitingTermination+0x54>)
 800d266:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d268:	4b0b      	ldr	r3, [pc, #44]	@ (800d298 <prvCheckTasksWaitingTermination+0x58>)
 800d26a:	681b      	ldr	r3, [r3, #0]
 800d26c:	3b01      	subs	r3, #1
 800d26e:	4a0a      	ldr	r2, [pc, #40]	@ (800d298 <prvCheckTasksWaitingTermination+0x58>)
 800d270:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d272:	f000 ff03 	bl	800e07c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d276:	6878      	ldr	r0, [r7, #4]
 800d278:	f000 f810 	bl	800d29c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d27c:	4b06      	ldr	r3, [pc, #24]	@ (800d298 <prvCheckTasksWaitingTermination+0x58>)
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	2b00      	cmp	r3, #0
 800d282:	d1e1      	bne.n	800d248 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d284:	bf00      	nop
 800d286:	bf00      	nop
 800d288:	3708      	adds	r7, #8
 800d28a:	46bd      	mov	sp, r7
 800d28c:	bd80      	pop	{r7, pc}
 800d28e:	bf00      	nop
 800d290:	20001fc0 	.word	0x20001fc0
 800d294:	20001fec 	.word	0x20001fec
 800d298:	20001fd4 	.word	0x20001fd4

0800d29c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d29c:	b580      	push	{r7, lr}
 800d29e:	b084      	sub	sp, #16
 800d2a0:	af00      	add	r7, sp, #0
 800d2a2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d108      	bne.n	800d2c0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d2b2:	4618      	mov	r0, r3
 800d2b4:	f001 f8a0 	bl	800e3f8 <vPortFree>
				vPortFree( pxTCB );
 800d2b8:	6878      	ldr	r0, [r7, #4]
 800d2ba:	f001 f89d 	bl	800e3f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d2be:	e019      	b.n	800d2f4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800d2c6:	2b01      	cmp	r3, #1
 800d2c8:	d103      	bne.n	800d2d2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800d2ca:	6878      	ldr	r0, [r7, #4]
 800d2cc:	f001 f894 	bl	800e3f8 <vPortFree>
	}
 800d2d0:	e010      	b.n	800d2f4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800d2d8:	2b02      	cmp	r3, #2
 800d2da:	d00b      	beq.n	800d2f4 <prvDeleteTCB+0x58>
	__asm volatile
 800d2dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2e0:	f383 8811 	msr	BASEPRI, r3
 800d2e4:	f3bf 8f6f 	isb	sy
 800d2e8:	f3bf 8f4f 	dsb	sy
 800d2ec:	60fb      	str	r3, [r7, #12]
}
 800d2ee:	bf00      	nop
 800d2f0:	bf00      	nop
 800d2f2:	e7fd      	b.n	800d2f0 <prvDeleteTCB+0x54>
	}
 800d2f4:	bf00      	nop
 800d2f6:	3710      	adds	r7, #16
 800d2f8:	46bd      	mov	sp, r7
 800d2fa:	bd80      	pop	{r7, pc}

0800d2fc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d2fc:	b480      	push	{r7}
 800d2fe:	b083      	sub	sp, #12
 800d300:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d302:	4b0c      	ldr	r3, [pc, #48]	@ (800d334 <prvResetNextTaskUnblockTime+0x38>)
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d104      	bne.n	800d316 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d30c:	4b0a      	ldr	r3, [pc, #40]	@ (800d338 <prvResetNextTaskUnblockTime+0x3c>)
 800d30e:	f04f 32ff 	mov.w	r2, #4294967295
 800d312:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d314:	e008      	b.n	800d328 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d316:	4b07      	ldr	r3, [pc, #28]	@ (800d334 <prvResetNextTaskUnblockTime+0x38>)
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	68db      	ldr	r3, [r3, #12]
 800d31c:	68db      	ldr	r3, [r3, #12]
 800d31e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	685b      	ldr	r3, [r3, #4]
 800d324:	4a04      	ldr	r2, [pc, #16]	@ (800d338 <prvResetNextTaskUnblockTime+0x3c>)
 800d326:	6013      	str	r3, [r2, #0]
}
 800d328:	bf00      	nop
 800d32a:	370c      	adds	r7, #12
 800d32c:	46bd      	mov	sp, r7
 800d32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d332:	4770      	bx	lr
 800d334:	20001fa4 	.word	0x20001fa4
 800d338:	2000200c 	.word	0x2000200c

0800d33c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d33c:	b480      	push	{r7}
 800d33e:	b083      	sub	sp, #12
 800d340:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d342:	4b0b      	ldr	r3, [pc, #44]	@ (800d370 <xTaskGetSchedulerState+0x34>)
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	2b00      	cmp	r3, #0
 800d348:	d102      	bne.n	800d350 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d34a:	2301      	movs	r3, #1
 800d34c:	607b      	str	r3, [r7, #4]
 800d34e:	e008      	b.n	800d362 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d350:	4b08      	ldr	r3, [pc, #32]	@ (800d374 <xTaskGetSchedulerState+0x38>)
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	2b00      	cmp	r3, #0
 800d356:	d102      	bne.n	800d35e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d358:	2302      	movs	r3, #2
 800d35a:	607b      	str	r3, [r7, #4]
 800d35c:	e001      	b.n	800d362 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d35e:	2300      	movs	r3, #0
 800d360:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d362:	687b      	ldr	r3, [r7, #4]
	}
 800d364:	4618      	mov	r0, r3
 800d366:	370c      	adds	r7, #12
 800d368:	46bd      	mov	sp, r7
 800d36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d36e:	4770      	bx	lr
 800d370:	20001ff8 	.word	0x20001ff8
 800d374:	20002014 	.word	0x20002014

0800d378 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d378:	b580      	push	{r7, lr}
 800d37a:	b084      	sub	sp, #16
 800d37c:	af00      	add	r7, sp, #0
 800d37e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d384:	2300      	movs	r3, #0
 800d386:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d051      	beq.n	800d432 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d38e:	68bb      	ldr	r3, [r7, #8]
 800d390:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d392:	4b2a      	ldr	r3, [pc, #168]	@ (800d43c <xTaskPriorityInherit+0xc4>)
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d398:	429a      	cmp	r2, r3
 800d39a:	d241      	bcs.n	800d420 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d39c:	68bb      	ldr	r3, [r7, #8]
 800d39e:	699b      	ldr	r3, [r3, #24]
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	db06      	blt.n	800d3b2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d3a4:	4b25      	ldr	r3, [pc, #148]	@ (800d43c <xTaskPriorityInherit+0xc4>)
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3aa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d3ae:	68bb      	ldr	r3, [r7, #8]
 800d3b0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d3b2:	68bb      	ldr	r3, [r7, #8]
 800d3b4:	6959      	ldr	r1, [r3, #20]
 800d3b6:	68bb      	ldr	r3, [r7, #8]
 800d3b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d3ba:	4613      	mov	r3, r2
 800d3bc:	009b      	lsls	r3, r3, #2
 800d3be:	4413      	add	r3, r2
 800d3c0:	009b      	lsls	r3, r3, #2
 800d3c2:	4a1f      	ldr	r2, [pc, #124]	@ (800d440 <xTaskPriorityInherit+0xc8>)
 800d3c4:	4413      	add	r3, r2
 800d3c6:	4299      	cmp	r1, r3
 800d3c8:	d122      	bne.n	800d410 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d3ca:	68bb      	ldr	r3, [r7, #8]
 800d3cc:	3304      	adds	r3, #4
 800d3ce:	4618      	mov	r0, r3
 800d3d0:	f7fe fad0 	bl	800b974 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d3d4:	4b19      	ldr	r3, [pc, #100]	@ (800d43c <xTaskPriorityInherit+0xc4>)
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d3da:	68bb      	ldr	r3, [r7, #8]
 800d3dc:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d3de:	68bb      	ldr	r3, [r7, #8]
 800d3e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d3e2:	4b18      	ldr	r3, [pc, #96]	@ (800d444 <xTaskPriorityInherit+0xcc>)
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	429a      	cmp	r2, r3
 800d3e8:	d903      	bls.n	800d3f2 <xTaskPriorityInherit+0x7a>
 800d3ea:	68bb      	ldr	r3, [r7, #8]
 800d3ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3ee:	4a15      	ldr	r2, [pc, #84]	@ (800d444 <xTaskPriorityInherit+0xcc>)
 800d3f0:	6013      	str	r3, [r2, #0]
 800d3f2:	68bb      	ldr	r3, [r7, #8]
 800d3f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d3f6:	4613      	mov	r3, r2
 800d3f8:	009b      	lsls	r3, r3, #2
 800d3fa:	4413      	add	r3, r2
 800d3fc:	009b      	lsls	r3, r3, #2
 800d3fe:	4a10      	ldr	r2, [pc, #64]	@ (800d440 <xTaskPriorityInherit+0xc8>)
 800d400:	441a      	add	r2, r3
 800d402:	68bb      	ldr	r3, [r7, #8]
 800d404:	3304      	adds	r3, #4
 800d406:	4619      	mov	r1, r3
 800d408:	4610      	mov	r0, r2
 800d40a:	f7fe fa56 	bl	800b8ba <vListInsertEnd>
 800d40e:	e004      	b.n	800d41a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d410:	4b0a      	ldr	r3, [pc, #40]	@ (800d43c <xTaskPriorityInherit+0xc4>)
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d416:	68bb      	ldr	r3, [r7, #8]
 800d418:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d41a:	2301      	movs	r3, #1
 800d41c:	60fb      	str	r3, [r7, #12]
 800d41e:	e008      	b.n	800d432 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d420:	68bb      	ldr	r3, [r7, #8]
 800d422:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d424:	4b05      	ldr	r3, [pc, #20]	@ (800d43c <xTaskPriorityInherit+0xc4>)
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d42a:	429a      	cmp	r2, r3
 800d42c:	d201      	bcs.n	800d432 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d42e:	2301      	movs	r3, #1
 800d430:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d432:	68fb      	ldr	r3, [r7, #12]
	}
 800d434:	4618      	mov	r0, r3
 800d436:	3710      	adds	r7, #16
 800d438:	46bd      	mov	sp, r7
 800d43a:	bd80      	pop	{r7, pc}
 800d43c:	20001b18 	.word	0x20001b18
 800d440:	20001b1c 	.word	0x20001b1c
 800d444:	20001ff4 	.word	0x20001ff4

0800d448 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d448:	b580      	push	{r7, lr}
 800d44a:	b086      	sub	sp, #24
 800d44c:	af00      	add	r7, sp, #0
 800d44e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d454:	2300      	movs	r3, #0
 800d456:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d058      	beq.n	800d510 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d45e:	4b2f      	ldr	r3, [pc, #188]	@ (800d51c <xTaskPriorityDisinherit+0xd4>)
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	693a      	ldr	r2, [r7, #16]
 800d464:	429a      	cmp	r2, r3
 800d466:	d00b      	beq.n	800d480 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800d468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d46c:	f383 8811 	msr	BASEPRI, r3
 800d470:	f3bf 8f6f 	isb	sy
 800d474:	f3bf 8f4f 	dsb	sy
 800d478:	60fb      	str	r3, [r7, #12]
}
 800d47a:	bf00      	nop
 800d47c:	bf00      	nop
 800d47e:	e7fd      	b.n	800d47c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d480:	693b      	ldr	r3, [r7, #16]
 800d482:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d484:	2b00      	cmp	r3, #0
 800d486:	d10b      	bne.n	800d4a0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800d488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d48c:	f383 8811 	msr	BASEPRI, r3
 800d490:	f3bf 8f6f 	isb	sy
 800d494:	f3bf 8f4f 	dsb	sy
 800d498:	60bb      	str	r3, [r7, #8]
}
 800d49a:	bf00      	nop
 800d49c:	bf00      	nop
 800d49e:	e7fd      	b.n	800d49c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800d4a0:	693b      	ldr	r3, [r7, #16]
 800d4a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d4a4:	1e5a      	subs	r2, r3, #1
 800d4a6:	693b      	ldr	r3, [r7, #16]
 800d4a8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d4aa:	693b      	ldr	r3, [r7, #16]
 800d4ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4ae:	693b      	ldr	r3, [r7, #16]
 800d4b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d4b2:	429a      	cmp	r2, r3
 800d4b4:	d02c      	beq.n	800d510 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d4b6:	693b      	ldr	r3, [r7, #16]
 800d4b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d4ba:	2b00      	cmp	r3, #0
 800d4bc:	d128      	bne.n	800d510 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d4be:	693b      	ldr	r3, [r7, #16]
 800d4c0:	3304      	adds	r3, #4
 800d4c2:	4618      	mov	r0, r3
 800d4c4:	f7fe fa56 	bl	800b974 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d4c8:	693b      	ldr	r3, [r7, #16]
 800d4ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d4cc:	693b      	ldr	r3, [r7, #16]
 800d4ce:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d4d0:	693b      	ldr	r3, [r7, #16]
 800d4d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4d4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d4d8:	693b      	ldr	r3, [r7, #16]
 800d4da:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d4dc:	693b      	ldr	r3, [r7, #16]
 800d4de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4e0:	4b0f      	ldr	r3, [pc, #60]	@ (800d520 <xTaskPriorityDisinherit+0xd8>)
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	429a      	cmp	r2, r3
 800d4e6:	d903      	bls.n	800d4f0 <xTaskPriorityDisinherit+0xa8>
 800d4e8:	693b      	ldr	r3, [r7, #16]
 800d4ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4ec:	4a0c      	ldr	r2, [pc, #48]	@ (800d520 <xTaskPriorityDisinherit+0xd8>)
 800d4ee:	6013      	str	r3, [r2, #0]
 800d4f0:	693b      	ldr	r3, [r7, #16]
 800d4f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4f4:	4613      	mov	r3, r2
 800d4f6:	009b      	lsls	r3, r3, #2
 800d4f8:	4413      	add	r3, r2
 800d4fa:	009b      	lsls	r3, r3, #2
 800d4fc:	4a09      	ldr	r2, [pc, #36]	@ (800d524 <xTaskPriorityDisinherit+0xdc>)
 800d4fe:	441a      	add	r2, r3
 800d500:	693b      	ldr	r3, [r7, #16]
 800d502:	3304      	adds	r3, #4
 800d504:	4619      	mov	r1, r3
 800d506:	4610      	mov	r0, r2
 800d508:	f7fe f9d7 	bl	800b8ba <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d50c:	2301      	movs	r3, #1
 800d50e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d510:	697b      	ldr	r3, [r7, #20]
	}
 800d512:	4618      	mov	r0, r3
 800d514:	3718      	adds	r7, #24
 800d516:	46bd      	mov	sp, r7
 800d518:	bd80      	pop	{r7, pc}
 800d51a:	bf00      	nop
 800d51c:	20001b18 	.word	0x20001b18
 800d520:	20001ff4 	.word	0x20001ff4
 800d524:	20001b1c 	.word	0x20001b1c

0800d528 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d528:	b580      	push	{r7, lr}
 800d52a:	b088      	sub	sp, #32
 800d52c:	af00      	add	r7, sp, #0
 800d52e:	6078      	str	r0, [r7, #4]
 800d530:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d536:	2301      	movs	r3, #1
 800d538:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d06c      	beq.n	800d61a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d540:	69bb      	ldr	r3, [r7, #24]
 800d542:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d544:	2b00      	cmp	r3, #0
 800d546:	d10b      	bne.n	800d560 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800d548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d54c:	f383 8811 	msr	BASEPRI, r3
 800d550:	f3bf 8f6f 	isb	sy
 800d554:	f3bf 8f4f 	dsb	sy
 800d558:	60fb      	str	r3, [r7, #12]
}
 800d55a:	bf00      	nop
 800d55c:	bf00      	nop
 800d55e:	e7fd      	b.n	800d55c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d560:	69bb      	ldr	r3, [r7, #24]
 800d562:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d564:	683a      	ldr	r2, [r7, #0]
 800d566:	429a      	cmp	r2, r3
 800d568:	d902      	bls.n	800d570 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d56a:	683b      	ldr	r3, [r7, #0]
 800d56c:	61fb      	str	r3, [r7, #28]
 800d56e:	e002      	b.n	800d576 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d570:	69bb      	ldr	r3, [r7, #24]
 800d572:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d574:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d576:	69bb      	ldr	r3, [r7, #24]
 800d578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d57a:	69fa      	ldr	r2, [r7, #28]
 800d57c:	429a      	cmp	r2, r3
 800d57e:	d04c      	beq.n	800d61a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d580:	69bb      	ldr	r3, [r7, #24]
 800d582:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d584:	697a      	ldr	r2, [r7, #20]
 800d586:	429a      	cmp	r2, r3
 800d588:	d147      	bne.n	800d61a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d58a:	4b26      	ldr	r3, [pc, #152]	@ (800d624 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	69ba      	ldr	r2, [r7, #24]
 800d590:	429a      	cmp	r2, r3
 800d592:	d10b      	bne.n	800d5ac <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800d594:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d598:	f383 8811 	msr	BASEPRI, r3
 800d59c:	f3bf 8f6f 	isb	sy
 800d5a0:	f3bf 8f4f 	dsb	sy
 800d5a4:	60bb      	str	r3, [r7, #8]
}
 800d5a6:	bf00      	nop
 800d5a8:	bf00      	nop
 800d5aa:	e7fd      	b.n	800d5a8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d5ac:	69bb      	ldr	r3, [r7, #24]
 800d5ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5b0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d5b2:	69bb      	ldr	r3, [r7, #24]
 800d5b4:	69fa      	ldr	r2, [r7, #28]
 800d5b6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d5b8:	69bb      	ldr	r3, [r7, #24]
 800d5ba:	699b      	ldr	r3, [r3, #24]
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	db04      	blt.n	800d5ca <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d5c0:	69fb      	ldr	r3, [r7, #28]
 800d5c2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d5c6:	69bb      	ldr	r3, [r7, #24]
 800d5c8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d5ca:	69bb      	ldr	r3, [r7, #24]
 800d5cc:	6959      	ldr	r1, [r3, #20]
 800d5ce:	693a      	ldr	r2, [r7, #16]
 800d5d0:	4613      	mov	r3, r2
 800d5d2:	009b      	lsls	r3, r3, #2
 800d5d4:	4413      	add	r3, r2
 800d5d6:	009b      	lsls	r3, r3, #2
 800d5d8:	4a13      	ldr	r2, [pc, #76]	@ (800d628 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800d5da:	4413      	add	r3, r2
 800d5dc:	4299      	cmp	r1, r3
 800d5de:	d11c      	bne.n	800d61a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d5e0:	69bb      	ldr	r3, [r7, #24]
 800d5e2:	3304      	adds	r3, #4
 800d5e4:	4618      	mov	r0, r3
 800d5e6:	f7fe f9c5 	bl	800b974 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800d5ea:	69bb      	ldr	r3, [r7, #24]
 800d5ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d5ee:	4b0f      	ldr	r3, [pc, #60]	@ (800d62c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800d5f0:	681b      	ldr	r3, [r3, #0]
 800d5f2:	429a      	cmp	r2, r3
 800d5f4:	d903      	bls.n	800d5fe <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800d5f6:	69bb      	ldr	r3, [r7, #24]
 800d5f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5fa:	4a0c      	ldr	r2, [pc, #48]	@ (800d62c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800d5fc:	6013      	str	r3, [r2, #0]
 800d5fe:	69bb      	ldr	r3, [r7, #24]
 800d600:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d602:	4613      	mov	r3, r2
 800d604:	009b      	lsls	r3, r3, #2
 800d606:	4413      	add	r3, r2
 800d608:	009b      	lsls	r3, r3, #2
 800d60a:	4a07      	ldr	r2, [pc, #28]	@ (800d628 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800d60c:	441a      	add	r2, r3
 800d60e:	69bb      	ldr	r3, [r7, #24]
 800d610:	3304      	adds	r3, #4
 800d612:	4619      	mov	r1, r3
 800d614:	4610      	mov	r0, r2
 800d616:	f7fe f950 	bl	800b8ba <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d61a:	bf00      	nop
 800d61c:	3720      	adds	r7, #32
 800d61e:	46bd      	mov	sp, r7
 800d620:	bd80      	pop	{r7, pc}
 800d622:	bf00      	nop
 800d624:	20001b18 	.word	0x20001b18
 800d628:	20001b1c 	.word	0x20001b1c
 800d62c:	20001ff4 	.word	0x20001ff4

0800d630 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800d630:	b480      	push	{r7}
 800d632:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800d634:	4b07      	ldr	r3, [pc, #28]	@ (800d654 <pvTaskIncrementMutexHeldCount+0x24>)
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d004      	beq.n	800d646 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800d63c:	4b05      	ldr	r3, [pc, #20]	@ (800d654 <pvTaskIncrementMutexHeldCount+0x24>)
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d642:	3201      	adds	r2, #1
 800d644:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800d646:	4b03      	ldr	r3, [pc, #12]	@ (800d654 <pvTaskIncrementMutexHeldCount+0x24>)
 800d648:	681b      	ldr	r3, [r3, #0]
	}
 800d64a:	4618      	mov	r0, r3
 800d64c:	46bd      	mov	sp, r7
 800d64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d652:	4770      	bx	lr
 800d654:	20001b18 	.word	0x20001b18

0800d658 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d658:	b580      	push	{r7, lr}
 800d65a:	b084      	sub	sp, #16
 800d65c:	af00      	add	r7, sp, #0
 800d65e:	6078      	str	r0, [r7, #4]
 800d660:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d662:	4b21      	ldr	r3, [pc, #132]	@ (800d6e8 <prvAddCurrentTaskToDelayedList+0x90>)
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d668:	4b20      	ldr	r3, [pc, #128]	@ (800d6ec <prvAddCurrentTaskToDelayedList+0x94>)
 800d66a:	681b      	ldr	r3, [r3, #0]
 800d66c:	3304      	adds	r3, #4
 800d66e:	4618      	mov	r0, r3
 800d670:	f7fe f980 	bl	800b974 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d67a:	d10a      	bne.n	800d692 <prvAddCurrentTaskToDelayedList+0x3a>
 800d67c:	683b      	ldr	r3, [r7, #0]
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d007      	beq.n	800d692 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d682:	4b1a      	ldr	r3, [pc, #104]	@ (800d6ec <prvAddCurrentTaskToDelayedList+0x94>)
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	3304      	adds	r3, #4
 800d688:	4619      	mov	r1, r3
 800d68a:	4819      	ldr	r0, [pc, #100]	@ (800d6f0 <prvAddCurrentTaskToDelayedList+0x98>)
 800d68c:	f7fe f915 	bl	800b8ba <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d690:	e026      	b.n	800d6e0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d692:	68fa      	ldr	r2, [r7, #12]
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	4413      	add	r3, r2
 800d698:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d69a:	4b14      	ldr	r3, [pc, #80]	@ (800d6ec <prvAddCurrentTaskToDelayedList+0x94>)
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	68ba      	ldr	r2, [r7, #8]
 800d6a0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d6a2:	68ba      	ldr	r2, [r7, #8]
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	429a      	cmp	r2, r3
 800d6a8:	d209      	bcs.n	800d6be <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d6aa:	4b12      	ldr	r3, [pc, #72]	@ (800d6f4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800d6ac:	681a      	ldr	r2, [r3, #0]
 800d6ae:	4b0f      	ldr	r3, [pc, #60]	@ (800d6ec <prvAddCurrentTaskToDelayedList+0x94>)
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	3304      	adds	r3, #4
 800d6b4:	4619      	mov	r1, r3
 800d6b6:	4610      	mov	r0, r2
 800d6b8:	f7fe f923 	bl	800b902 <vListInsert>
}
 800d6bc:	e010      	b.n	800d6e0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d6be:	4b0e      	ldr	r3, [pc, #56]	@ (800d6f8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800d6c0:	681a      	ldr	r2, [r3, #0]
 800d6c2:	4b0a      	ldr	r3, [pc, #40]	@ (800d6ec <prvAddCurrentTaskToDelayedList+0x94>)
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	3304      	adds	r3, #4
 800d6c8:	4619      	mov	r1, r3
 800d6ca:	4610      	mov	r0, r2
 800d6cc:	f7fe f919 	bl	800b902 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d6d0:	4b0a      	ldr	r3, [pc, #40]	@ (800d6fc <prvAddCurrentTaskToDelayedList+0xa4>)
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	68ba      	ldr	r2, [r7, #8]
 800d6d6:	429a      	cmp	r2, r3
 800d6d8:	d202      	bcs.n	800d6e0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d6da:	4a08      	ldr	r2, [pc, #32]	@ (800d6fc <prvAddCurrentTaskToDelayedList+0xa4>)
 800d6dc:	68bb      	ldr	r3, [r7, #8]
 800d6de:	6013      	str	r3, [r2, #0]
}
 800d6e0:	bf00      	nop
 800d6e2:	3710      	adds	r7, #16
 800d6e4:	46bd      	mov	sp, r7
 800d6e6:	bd80      	pop	{r7, pc}
 800d6e8:	20001ff0 	.word	0x20001ff0
 800d6ec:	20001b18 	.word	0x20001b18
 800d6f0:	20001fd8 	.word	0x20001fd8
 800d6f4:	20001fa8 	.word	0x20001fa8
 800d6f8:	20001fa4 	.word	0x20001fa4
 800d6fc:	2000200c 	.word	0x2000200c

0800d700 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d700:	b580      	push	{r7, lr}
 800d702:	b08a      	sub	sp, #40	@ 0x28
 800d704:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d706:	2300      	movs	r3, #0
 800d708:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d70a:	f000 fb13 	bl	800dd34 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d70e:	4b1d      	ldr	r3, [pc, #116]	@ (800d784 <xTimerCreateTimerTask+0x84>)
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	2b00      	cmp	r3, #0
 800d714:	d021      	beq.n	800d75a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d716:	2300      	movs	r3, #0
 800d718:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d71a:	2300      	movs	r3, #0
 800d71c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d71e:	1d3a      	adds	r2, r7, #4
 800d720:	f107 0108 	add.w	r1, r7, #8
 800d724:	f107 030c 	add.w	r3, r7, #12
 800d728:	4618      	mov	r0, r3
 800d72a:	f7fe f87f 	bl	800b82c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d72e:	6879      	ldr	r1, [r7, #4]
 800d730:	68bb      	ldr	r3, [r7, #8]
 800d732:	68fa      	ldr	r2, [r7, #12]
 800d734:	9202      	str	r2, [sp, #8]
 800d736:	9301      	str	r3, [sp, #4]
 800d738:	2302      	movs	r3, #2
 800d73a:	9300      	str	r3, [sp, #0]
 800d73c:	2300      	movs	r3, #0
 800d73e:	460a      	mov	r2, r1
 800d740:	4911      	ldr	r1, [pc, #68]	@ (800d788 <xTimerCreateTimerTask+0x88>)
 800d742:	4812      	ldr	r0, [pc, #72]	@ (800d78c <xTimerCreateTimerTask+0x8c>)
 800d744:	f7fe ffd0 	bl	800c6e8 <xTaskCreateStatic>
 800d748:	4603      	mov	r3, r0
 800d74a:	4a11      	ldr	r2, [pc, #68]	@ (800d790 <xTimerCreateTimerTask+0x90>)
 800d74c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d74e:	4b10      	ldr	r3, [pc, #64]	@ (800d790 <xTimerCreateTimerTask+0x90>)
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	2b00      	cmp	r3, #0
 800d754:	d001      	beq.n	800d75a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d756:	2301      	movs	r3, #1
 800d758:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d75a:	697b      	ldr	r3, [r7, #20]
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d10b      	bne.n	800d778 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800d760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d764:	f383 8811 	msr	BASEPRI, r3
 800d768:	f3bf 8f6f 	isb	sy
 800d76c:	f3bf 8f4f 	dsb	sy
 800d770:	613b      	str	r3, [r7, #16]
}
 800d772:	bf00      	nop
 800d774:	bf00      	nop
 800d776:	e7fd      	b.n	800d774 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800d778:	697b      	ldr	r3, [r7, #20]
}
 800d77a:	4618      	mov	r0, r3
 800d77c:	3718      	adds	r7, #24
 800d77e:	46bd      	mov	sp, r7
 800d780:	bd80      	pop	{r7, pc}
 800d782:	bf00      	nop
 800d784:	20002048 	.word	0x20002048
 800d788:	0801237c 	.word	0x0801237c
 800d78c:	0800d8cd 	.word	0x0800d8cd
 800d790:	2000204c 	.word	0x2000204c

0800d794 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d794:	b580      	push	{r7, lr}
 800d796:	b08a      	sub	sp, #40	@ 0x28
 800d798:	af00      	add	r7, sp, #0
 800d79a:	60f8      	str	r0, [r7, #12]
 800d79c:	60b9      	str	r1, [r7, #8]
 800d79e:	607a      	str	r2, [r7, #4]
 800d7a0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d7a2:	2300      	movs	r3, #0
 800d7a4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d10b      	bne.n	800d7c4 <xTimerGenericCommand+0x30>
	__asm volatile
 800d7ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7b0:	f383 8811 	msr	BASEPRI, r3
 800d7b4:	f3bf 8f6f 	isb	sy
 800d7b8:	f3bf 8f4f 	dsb	sy
 800d7bc:	623b      	str	r3, [r7, #32]
}
 800d7be:	bf00      	nop
 800d7c0:	bf00      	nop
 800d7c2:	e7fd      	b.n	800d7c0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d7c4:	4b19      	ldr	r3, [pc, #100]	@ (800d82c <xTimerGenericCommand+0x98>)
 800d7c6:	681b      	ldr	r3, [r3, #0]
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d02a      	beq.n	800d822 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d7cc:	68bb      	ldr	r3, [r7, #8]
 800d7ce:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d7d8:	68bb      	ldr	r3, [r7, #8]
 800d7da:	2b05      	cmp	r3, #5
 800d7dc:	dc18      	bgt.n	800d810 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d7de:	f7ff fdad 	bl	800d33c <xTaskGetSchedulerState>
 800d7e2:	4603      	mov	r3, r0
 800d7e4:	2b02      	cmp	r3, #2
 800d7e6:	d109      	bne.n	800d7fc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d7e8:	4b10      	ldr	r3, [pc, #64]	@ (800d82c <xTimerGenericCommand+0x98>)
 800d7ea:	6818      	ldr	r0, [r3, #0]
 800d7ec:	f107 0110 	add.w	r1, r7, #16
 800d7f0:	2300      	movs	r3, #0
 800d7f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d7f4:	f7fe fa60 	bl	800bcb8 <xQueueGenericSend>
 800d7f8:	6278      	str	r0, [r7, #36]	@ 0x24
 800d7fa:	e012      	b.n	800d822 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d7fc:	4b0b      	ldr	r3, [pc, #44]	@ (800d82c <xTimerGenericCommand+0x98>)
 800d7fe:	6818      	ldr	r0, [r3, #0]
 800d800:	f107 0110 	add.w	r1, r7, #16
 800d804:	2300      	movs	r3, #0
 800d806:	2200      	movs	r2, #0
 800d808:	f7fe fa56 	bl	800bcb8 <xQueueGenericSend>
 800d80c:	6278      	str	r0, [r7, #36]	@ 0x24
 800d80e:	e008      	b.n	800d822 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d810:	4b06      	ldr	r3, [pc, #24]	@ (800d82c <xTimerGenericCommand+0x98>)
 800d812:	6818      	ldr	r0, [r3, #0]
 800d814:	f107 0110 	add.w	r1, r7, #16
 800d818:	2300      	movs	r3, #0
 800d81a:	683a      	ldr	r2, [r7, #0]
 800d81c:	f7fe fb4e 	bl	800bebc <xQueueGenericSendFromISR>
 800d820:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d824:	4618      	mov	r0, r3
 800d826:	3728      	adds	r7, #40	@ 0x28
 800d828:	46bd      	mov	sp, r7
 800d82a:	bd80      	pop	{r7, pc}
 800d82c:	20002048 	.word	0x20002048

0800d830 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d830:	b580      	push	{r7, lr}
 800d832:	b088      	sub	sp, #32
 800d834:	af02      	add	r7, sp, #8
 800d836:	6078      	str	r0, [r7, #4]
 800d838:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d83a:	4b23      	ldr	r3, [pc, #140]	@ (800d8c8 <prvProcessExpiredTimer+0x98>)
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	68db      	ldr	r3, [r3, #12]
 800d840:	68db      	ldr	r3, [r3, #12]
 800d842:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d844:	697b      	ldr	r3, [r7, #20]
 800d846:	3304      	adds	r3, #4
 800d848:	4618      	mov	r0, r3
 800d84a:	f7fe f893 	bl	800b974 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d84e:	697b      	ldr	r3, [r7, #20]
 800d850:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d854:	f003 0304 	and.w	r3, r3, #4
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d023      	beq.n	800d8a4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d85c:	697b      	ldr	r3, [r7, #20]
 800d85e:	699a      	ldr	r2, [r3, #24]
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	18d1      	adds	r1, r2, r3
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	683a      	ldr	r2, [r7, #0]
 800d868:	6978      	ldr	r0, [r7, #20]
 800d86a:	f000 f8d5 	bl	800da18 <prvInsertTimerInActiveList>
 800d86e:	4603      	mov	r3, r0
 800d870:	2b00      	cmp	r3, #0
 800d872:	d020      	beq.n	800d8b6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d874:	2300      	movs	r3, #0
 800d876:	9300      	str	r3, [sp, #0]
 800d878:	2300      	movs	r3, #0
 800d87a:	687a      	ldr	r2, [r7, #4]
 800d87c:	2100      	movs	r1, #0
 800d87e:	6978      	ldr	r0, [r7, #20]
 800d880:	f7ff ff88 	bl	800d794 <xTimerGenericCommand>
 800d884:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d886:	693b      	ldr	r3, [r7, #16]
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d114      	bne.n	800d8b6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800d88c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d890:	f383 8811 	msr	BASEPRI, r3
 800d894:	f3bf 8f6f 	isb	sy
 800d898:	f3bf 8f4f 	dsb	sy
 800d89c:	60fb      	str	r3, [r7, #12]
}
 800d89e:	bf00      	nop
 800d8a0:	bf00      	nop
 800d8a2:	e7fd      	b.n	800d8a0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d8a4:	697b      	ldr	r3, [r7, #20]
 800d8a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d8aa:	f023 0301 	bic.w	r3, r3, #1
 800d8ae:	b2da      	uxtb	r2, r3
 800d8b0:	697b      	ldr	r3, [r7, #20]
 800d8b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d8b6:	697b      	ldr	r3, [r7, #20]
 800d8b8:	6a1b      	ldr	r3, [r3, #32]
 800d8ba:	6978      	ldr	r0, [r7, #20]
 800d8bc:	4798      	blx	r3
}
 800d8be:	bf00      	nop
 800d8c0:	3718      	adds	r7, #24
 800d8c2:	46bd      	mov	sp, r7
 800d8c4:	bd80      	pop	{r7, pc}
 800d8c6:	bf00      	nop
 800d8c8:	20002040 	.word	0x20002040

0800d8cc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d8cc:	b580      	push	{r7, lr}
 800d8ce:	b084      	sub	sp, #16
 800d8d0:	af00      	add	r7, sp, #0
 800d8d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d8d4:	f107 0308 	add.w	r3, r7, #8
 800d8d8:	4618      	mov	r0, r3
 800d8da:	f000 f859 	bl	800d990 <prvGetNextExpireTime>
 800d8de:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d8e0:	68bb      	ldr	r3, [r7, #8]
 800d8e2:	4619      	mov	r1, r3
 800d8e4:	68f8      	ldr	r0, [r7, #12]
 800d8e6:	f000 f805 	bl	800d8f4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d8ea:	f000 f8d7 	bl	800da9c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d8ee:	bf00      	nop
 800d8f0:	e7f0      	b.n	800d8d4 <prvTimerTask+0x8>
	...

0800d8f4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d8f4:	b580      	push	{r7, lr}
 800d8f6:	b084      	sub	sp, #16
 800d8f8:	af00      	add	r7, sp, #0
 800d8fa:	6078      	str	r0, [r7, #4]
 800d8fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d8fe:	f7ff f937 	bl	800cb70 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d902:	f107 0308 	add.w	r3, r7, #8
 800d906:	4618      	mov	r0, r3
 800d908:	f000 f866 	bl	800d9d8 <prvSampleTimeNow>
 800d90c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d90e:	68bb      	ldr	r3, [r7, #8]
 800d910:	2b00      	cmp	r3, #0
 800d912:	d130      	bne.n	800d976 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d914:	683b      	ldr	r3, [r7, #0]
 800d916:	2b00      	cmp	r3, #0
 800d918:	d10a      	bne.n	800d930 <prvProcessTimerOrBlockTask+0x3c>
 800d91a:	687a      	ldr	r2, [r7, #4]
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	429a      	cmp	r2, r3
 800d920:	d806      	bhi.n	800d930 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d922:	f7ff f933 	bl	800cb8c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d926:	68f9      	ldr	r1, [r7, #12]
 800d928:	6878      	ldr	r0, [r7, #4]
 800d92a:	f7ff ff81 	bl	800d830 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d92e:	e024      	b.n	800d97a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d930:	683b      	ldr	r3, [r7, #0]
 800d932:	2b00      	cmp	r3, #0
 800d934:	d008      	beq.n	800d948 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d936:	4b13      	ldr	r3, [pc, #76]	@ (800d984 <prvProcessTimerOrBlockTask+0x90>)
 800d938:	681b      	ldr	r3, [r3, #0]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d101      	bne.n	800d944 <prvProcessTimerOrBlockTask+0x50>
 800d940:	2301      	movs	r3, #1
 800d942:	e000      	b.n	800d946 <prvProcessTimerOrBlockTask+0x52>
 800d944:	2300      	movs	r3, #0
 800d946:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d948:	4b0f      	ldr	r3, [pc, #60]	@ (800d988 <prvProcessTimerOrBlockTask+0x94>)
 800d94a:	6818      	ldr	r0, [r3, #0]
 800d94c:	687a      	ldr	r2, [r7, #4]
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	1ad3      	subs	r3, r2, r3
 800d952:	683a      	ldr	r2, [r7, #0]
 800d954:	4619      	mov	r1, r3
 800d956:	f7fe fe93 	bl	800c680 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d95a:	f7ff f917 	bl	800cb8c <xTaskResumeAll>
 800d95e:	4603      	mov	r3, r0
 800d960:	2b00      	cmp	r3, #0
 800d962:	d10a      	bne.n	800d97a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d964:	4b09      	ldr	r3, [pc, #36]	@ (800d98c <prvProcessTimerOrBlockTask+0x98>)
 800d966:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d96a:	601a      	str	r2, [r3, #0]
 800d96c:	f3bf 8f4f 	dsb	sy
 800d970:	f3bf 8f6f 	isb	sy
}
 800d974:	e001      	b.n	800d97a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d976:	f7ff f909 	bl	800cb8c <xTaskResumeAll>
}
 800d97a:	bf00      	nop
 800d97c:	3710      	adds	r7, #16
 800d97e:	46bd      	mov	sp, r7
 800d980:	bd80      	pop	{r7, pc}
 800d982:	bf00      	nop
 800d984:	20002044 	.word	0x20002044
 800d988:	20002048 	.word	0x20002048
 800d98c:	e000ed04 	.word	0xe000ed04

0800d990 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d990:	b480      	push	{r7}
 800d992:	b085      	sub	sp, #20
 800d994:	af00      	add	r7, sp, #0
 800d996:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d998:	4b0e      	ldr	r3, [pc, #56]	@ (800d9d4 <prvGetNextExpireTime+0x44>)
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d101      	bne.n	800d9a6 <prvGetNextExpireTime+0x16>
 800d9a2:	2201      	movs	r2, #1
 800d9a4:	e000      	b.n	800d9a8 <prvGetNextExpireTime+0x18>
 800d9a6:	2200      	movs	r2, #0
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d105      	bne.n	800d9c0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d9b4:	4b07      	ldr	r3, [pc, #28]	@ (800d9d4 <prvGetNextExpireTime+0x44>)
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	68db      	ldr	r3, [r3, #12]
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	60fb      	str	r3, [r7, #12]
 800d9be:	e001      	b.n	800d9c4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d9c0:	2300      	movs	r3, #0
 800d9c2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d9c4:	68fb      	ldr	r3, [r7, #12]
}
 800d9c6:	4618      	mov	r0, r3
 800d9c8:	3714      	adds	r7, #20
 800d9ca:	46bd      	mov	sp, r7
 800d9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d0:	4770      	bx	lr
 800d9d2:	bf00      	nop
 800d9d4:	20002040 	.word	0x20002040

0800d9d8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d9d8:	b580      	push	{r7, lr}
 800d9da:	b084      	sub	sp, #16
 800d9dc:	af00      	add	r7, sp, #0
 800d9de:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d9e0:	f7ff f972 	bl	800ccc8 <xTaskGetTickCount>
 800d9e4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d9e6:	4b0b      	ldr	r3, [pc, #44]	@ (800da14 <prvSampleTimeNow+0x3c>)
 800d9e8:	681b      	ldr	r3, [r3, #0]
 800d9ea:	68fa      	ldr	r2, [r7, #12]
 800d9ec:	429a      	cmp	r2, r3
 800d9ee:	d205      	bcs.n	800d9fc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d9f0:	f000 f93a 	bl	800dc68 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	2201      	movs	r2, #1
 800d9f8:	601a      	str	r2, [r3, #0]
 800d9fa:	e002      	b.n	800da02 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	2200      	movs	r2, #0
 800da00:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800da02:	4a04      	ldr	r2, [pc, #16]	@ (800da14 <prvSampleTimeNow+0x3c>)
 800da04:	68fb      	ldr	r3, [r7, #12]
 800da06:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800da08:	68fb      	ldr	r3, [r7, #12]
}
 800da0a:	4618      	mov	r0, r3
 800da0c:	3710      	adds	r7, #16
 800da0e:	46bd      	mov	sp, r7
 800da10:	bd80      	pop	{r7, pc}
 800da12:	bf00      	nop
 800da14:	20002050 	.word	0x20002050

0800da18 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800da18:	b580      	push	{r7, lr}
 800da1a:	b086      	sub	sp, #24
 800da1c:	af00      	add	r7, sp, #0
 800da1e:	60f8      	str	r0, [r7, #12]
 800da20:	60b9      	str	r1, [r7, #8]
 800da22:	607a      	str	r2, [r7, #4]
 800da24:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800da26:	2300      	movs	r3, #0
 800da28:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	68ba      	ldr	r2, [r7, #8]
 800da2e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	68fa      	ldr	r2, [r7, #12]
 800da34:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800da36:	68ba      	ldr	r2, [r7, #8]
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	429a      	cmp	r2, r3
 800da3c:	d812      	bhi.n	800da64 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800da3e:	687a      	ldr	r2, [r7, #4]
 800da40:	683b      	ldr	r3, [r7, #0]
 800da42:	1ad2      	subs	r2, r2, r3
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	699b      	ldr	r3, [r3, #24]
 800da48:	429a      	cmp	r2, r3
 800da4a:	d302      	bcc.n	800da52 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800da4c:	2301      	movs	r3, #1
 800da4e:	617b      	str	r3, [r7, #20]
 800da50:	e01b      	b.n	800da8a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800da52:	4b10      	ldr	r3, [pc, #64]	@ (800da94 <prvInsertTimerInActiveList+0x7c>)
 800da54:	681a      	ldr	r2, [r3, #0]
 800da56:	68fb      	ldr	r3, [r7, #12]
 800da58:	3304      	adds	r3, #4
 800da5a:	4619      	mov	r1, r3
 800da5c:	4610      	mov	r0, r2
 800da5e:	f7fd ff50 	bl	800b902 <vListInsert>
 800da62:	e012      	b.n	800da8a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800da64:	687a      	ldr	r2, [r7, #4]
 800da66:	683b      	ldr	r3, [r7, #0]
 800da68:	429a      	cmp	r2, r3
 800da6a:	d206      	bcs.n	800da7a <prvInsertTimerInActiveList+0x62>
 800da6c:	68ba      	ldr	r2, [r7, #8]
 800da6e:	683b      	ldr	r3, [r7, #0]
 800da70:	429a      	cmp	r2, r3
 800da72:	d302      	bcc.n	800da7a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800da74:	2301      	movs	r3, #1
 800da76:	617b      	str	r3, [r7, #20]
 800da78:	e007      	b.n	800da8a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800da7a:	4b07      	ldr	r3, [pc, #28]	@ (800da98 <prvInsertTimerInActiveList+0x80>)
 800da7c:	681a      	ldr	r2, [r3, #0]
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	3304      	adds	r3, #4
 800da82:	4619      	mov	r1, r3
 800da84:	4610      	mov	r0, r2
 800da86:	f7fd ff3c 	bl	800b902 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800da8a:	697b      	ldr	r3, [r7, #20]
}
 800da8c:	4618      	mov	r0, r3
 800da8e:	3718      	adds	r7, #24
 800da90:	46bd      	mov	sp, r7
 800da92:	bd80      	pop	{r7, pc}
 800da94:	20002044 	.word	0x20002044
 800da98:	20002040 	.word	0x20002040

0800da9c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800da9c:	b580      	push	{r7, lr}
 800da9e:	b08e      	sub	sp, #56	@ 0x38
 800daa0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800daa2:	e0ce      	b.n	800dc42 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	da19      	bge.n	800dade <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800daaa:	1d3b      	adds	r3, r7, #4
 800daac:	3304      	adds	r3, #4
 800daae:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800dab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d10b      	bne.n	800dace <prvProcessReceivedCommands+0x32>
	__asm volatile
 800dab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800daba:	f383 8811 	msr	BASEPRI, r3
 800dabe:	f3bf 8f6f 	isb	sy
 800dac2:	f3bf 8f4f 	dsb	sy
 800dac6:	61fb      	str	r3, [r7, #28]
}
 800dac8:	bf00      	nop
 800daca:	bf00      	nop
 800dacc:	e7fd      	b.n	800daca <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800dace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dad4:	6850      	ldr	r0, [r2, #4]
 800dad6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dad8:	6892      	ldr	r2, [r2, #8]
 800dada:	4611      	mov	r1, r2
 800dadc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	f2c0 80ae 	blt.w	800dc42 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800daea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800daec:	695b      	ldr	r3, [r3, #20]
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d004      	beq.n	800dafc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800daf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800daf4:	3304      	adds	r3, #4
 800daf6:	4618      	mov	r0, r3
 800daf8:	f7fd ff3c 	bl	800b974 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800dafc:	463b      	mov	r3, r7
 800dafe:	4618      	mov	r0, r3
 800db00:	f7ff ff6a 	bl	800d9d8 <prvSampleTimeNow>
 800db04:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	2b09      	cmp	r3, #9
 800db0a:	f200 8097 	bhi.w	800dc3c <prvProcessReceivedCommands+0x1a0>
 800db0e:	a201      	add	r2, pc, #4	@ (adr r2, 800db14 <prvProcessReceivedCommands+0x78>)
 800db10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db14:	0800db3d 	.word	0x0800db3d
 800db18:	0800db3d 	.word	0x0800db3d
 800db1c:	0800db3d 	.word	0x0800db3d
 800db20:	0800dbb3 	.word	0x0800dbb3
 800db24:	0800dbc7 	.word	0x0800dbc7
 800db28:	0800dc13 	.word	0x0800dc13
 800db2c:	0800db3d 	.word	0x0800db3d
 800db30:	0800db3d 	.word	0x0800db3d
 800db34:	0800dbb3 	.word	0x0800dbb3
 800db38:	0800dbc7 	.word	0x0800dbc7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800db3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db3e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800db42:	f043 0301 	orr.w	r3, r3, #1
 800db46:	b2da      	uxtb	r2, r3
 800db48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db4a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800db4e:	68ba      	ldr	r2, [r7, #8]
 800db50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db52:	699b      	ldr	r3, [r3, #24]
 800db54:	18d1      	adds	r1, r2, r3
 800db56:	68bb      	ldr	r3, [r7, #8]
 800db58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800db5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800db5c:	f7ff ff5c 	bl	800da18 <prvInsertTimerInActiveList>
 800db60:	4603      	mov	r3, r0
 800db62:	2b00      	cmp	r3, #0
 800db64:	d06c      	beq.n	800dc40 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800db66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db68:	6a1b      	ldr	r3, [r3, #32]
 800db6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800db6c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800db6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800db74:	f003 0304 	and.w	r3, r3, #4
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d061      	beq.n	800dc40 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800db7c:	68ba      	ldr	r2, [r7, #8]
 800db7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db80:	699b      	ldr	r3, [r3, #24]
 800db82:	441a      	add	r2, r3
 800db84:	2300      	movs	r3, #0
 800db86:	9300      	str	r3, [sp, #0]
 800db88:	2300      	movs	r3, #0
 800db8a:	2100      	movs	r1, #0
 800db8c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800db8e:	f7ff fe01 	bl	800d794 <xTimerGenericCommand>
 800db92:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800db94:	6a3b      	ldr	r3, [r7, #32]
 800db96:	2b00      	cmp	r3, #0
 800db98:	d152      	bne.n	800dc40 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800db9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db9e:	f383 8811 	msr	BASEPRI, r3
 800dba2:	f3bf 8f6f 	isb	sy
 800dba6:	f3bf 8f4f 	dsb	sy
 800dbaa:	61bb      	str	r3, [r7, #24]
}
 800dbac:	bf00      	nop
 800dbae:	bf00      	nop
 800dbb0:	e7fd      	b.n	800dbae <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800dbb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbb4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dbb8:	f023 0301 	bic.w	r3, r3, #1
 800dbbc:	b2da      	uxtb	r2, r3
 800dbbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbc0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800dbc4:	e03d      	b.n	800dc42 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800dbc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbc8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dbcc:	f043 0301 	orr.w	r3, r3, #1
 800dbd0:	b2da      	uxtb	r2, r3
 800dbd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbd4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800dbd8:	68ba      	ldr	r2, [r7, #8]
 800dbda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbdc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800dbde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbe0:	699b      	ldr	r3, [r3, #24]
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d10b      	bne.n	800dbfe <prvProcessReceivedCommands+0x162>
	__asm volatile
 800dbe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbea:	f383 8811 	msr	BASEPRI, r3
 800dbee:	f3bf 8f6f 	isb	sy
 800dbf2:	f3bf 8f4f 	dsb	sy
 800dbf6:	617b      	str	r3, [r7, #20]
}
 800dbf8:	bf00      	nop
 800dbfa:	bf00      	nop
 800dbfc:	e7fd      	b.n	800dbfa <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800dbfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc00:	699a      	ldr	r2, [r3, #24]
 800dc02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc04:	18d1      	adds	r1, r2, r3
 800dc06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dc0a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dc0c:	f7ff ff04 	bl	800da18 <prvInsertTimerInActiveList>
					break;
 800dc10:	e017      	b.n	800dc42 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800dc12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc14:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dc18:	f003 0302 	and.w	r3, r3, #2
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d103      	bne.n	800dc28 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800dc20:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dc22:	f000 fbe9 	bl	800e3f8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800dc26:	e00c      	b.n	800dc42 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800dc28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc2a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dc2e:	f023 0301 	bic.w	r3, r3, #1
 800dc32:	b2da      	uxtb	r2, r3
 800dc34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc36:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800dc3a:	e002      	b.n	800dc42 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800dc3c:	bf00      	nop
 800dc3e:	e000      	b.n	800dc42 <prvProcessReceivedCommands+0x1a6>
					break;
 800dc40:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800dc42:	4b08      	ldr	r3, [pc, #32]	@ (800dc64 <prvProcessReceivedCommands+0x1c8>)
 800dc44:	681b      	ldr	r3, [r3, #0]
 800dc46:	1d39      	adds	r1, r7, #4
 800dc48:	2200      	movs	r2, #0
 800dc4a:	4618      	mov	r0, r3
 800dc4c:	f7fe f9d4 	bl	800bff8 <xQueueReceive>
 800dc50:	4603      	mov	r3, r0
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	f47f af26 	bne.w	800daa4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800dc58:	bf00      	nop
 800dc5a:	bf00      	nop
 800dc5c:	3730      	adds	r7, #48	@ 0x30
 800dc5e:	46bd      	mov	sp, r7
 800dc60:	bd80      	pop	{r7, pc}
 800dc62:	bf00      	nop
 800dc64:	20002048 	.word	0x20002048

0800dc68 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800dc68:	b580      	push	{r7, lr}
 800dc6a:	b088      	sub	sp, #32
 800dc6c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800dc6e:	e049      	b.n	800dd04 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800dc70:	4b2e      	ldr	r3, [pc, #184]	@ (800dd2c <prvSwitchTimerLists+0xc4>)
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	68db      	ldr	r3, [r3, #12]
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dc7a:	4b2c      	ldr	r3, [pc, #176]	@ (800dd2c <prvSwitchTimerLists+0xc4>)
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	68db      	ldr	r3, [r3, #12]
 800dc80:	68db      	ldr	r3, [r3, #12]
 800dc82:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800dc84:	68fb      	ldr	r3, [r7, #12]
 800dc86:	3304      	adds	r3, #4
 800dc88:	4618      	mov	r0, r3
 800dc8a:	f7fd fe73 	bl	800b974 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	6a1b      	ldr	r3, [r3, #32]
 800dc92:	68f8      	ldr	r0, [r7, #12]
 800dc94:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dc9c:	f003 0304 	and.w	r3, r3, #4
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d02f      	beq.n	800dd04 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800dca4:	68fb      	ldr	r3, [r7, #12]
 800dca6:	699b      	ldr	r3, [r3, #24]
 800dca8:	693a      	ldr	r2, [r7, #16]
 800dcaa:	4413      	add	r3, r2
 800dcac:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800dcae:	68ba      	ldr	r2, [r7, #8]
 800dcb0:	693b      	ldr	r3, [r7, #16]
 800dcb2:	429a      	cmp	r2, r3
 800dcb4:	d90e      	bls.n	800dcd4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	68ba      	ldr	r2, [r7, #8]
 800dcba:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800dcbc:	68fb      	ldr	r3, [r7, #12]
 800dcbe:	68fa      	ldr	r2, [r7, #12]
 800dcc0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800dcc2:	4b1a      	ldr	r3, [pc, #104]	@ (800dd2c <prvSwitchTimerLists+0xc4>)
 800dcc4:	681a      	ldr	r2, [r3, #0]
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	3304      	adds	r3, #4
 800dcca:	4619      	mov	r1, r3
 800dccc:	4610      	mov	r0, r2
 800dcce:	f7fd fe18 	bl	800b902 <vListInsert>
 800dcd2:	e017      	b.n	800dd04 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	9300      	str	r3, [sp, #0]
 800dcd8:	2300      	movs	r3, #0
 800dcda:	693a      	ldr	r2, [r7, #16]
 800dcdc:	2100      	movs	r1, #0
 800dcde:	68f8      	ldr	r0, [r7, #12]
 800dce0:	f7ff fd58 	bl	800d794 <xTimerGenericCommand>
 800dce4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d10b      	bne.n	800dd04 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800dcec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dcf0:	f383 8811 	msr	BASEPRI, r3
 800dcf4:	f3bf 8f6f 	isb	sy
 800dcf8:	f3bf 8f4f 	dsb	sy
 800dcfc:	603b      	str	r3, [r7, #0]
}
 800dcfe:	bf00      	nop
 800dd00:	bf00      	nop
 800dd02:	e7fd      	b.n	800dd00 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800dd04:	4b09      	ldr	r3, [pc, #36]	@ (800dd2c <prvSwitchTimerLists+0xc4>)
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d1b0      	bne.n	800dc70 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800dd0e:	4b07      	ldr	r3, [pc, #28]	@ (800dd2c <prvSwitchTimerLists+0xc4>)
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800dd14:	4b06      	ldr	r3, [pc, #24]	@ (800dd30 <prvSwitchTimerLists+0xc8>)
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	4a04      	ldr	r2, [pc, #16]	@ (800dd2c <prvSwitchTimerLists+0xc4>)
 800dd1a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800dd1c:	4a04      	ldr	r2, [pc, #16]	@ (800dd30 <prvSwitchTimerLists+0xc8>)
 800dd1e:	697b      	ldr	r3, [r7, #20]
 800dd20:	6013      	str	r3, [r2, #0]
}
 800dd22:	bf00      	nop
 800dd24:	3718      	adds	r7, #24
 800dd26:	46bd      	mov	sp, r7
 800dd28:	bd80      	pop	{r7, pc}
 800dd2a:	bf00      	nop
 800dd2c:	20002040 	.word	0x20002040
 800dd30:	20002044 	.word	0x20002044

0800dd34 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800dd34:	b580      	push	{r7, lr}
 800dd36:	b082      	sub	sp, #8
 800dd38:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800dd3a:	f000 f96d 	bl	800e018 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800dd3e:	4b15      	ldr	r3, [pc, #84]	@ (800dd94 <prvCheckForValidListAndQueue+0x60>)
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d120      	bne.n	800dd88 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800dd46:	4814      	ldr	r0, [pc, #80]	@ (800dd98 <prvCheckForValidListAndQueue+0x64>)
 800dd48:	f7fd fd8a 	bl	800b860 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800dd4c:	4813      	ldr	r0, [pc, #76]	@ (800dd9c <prvCheckForValidListAndQueue+0x68>)
 800dd4e:	f7fd fd87 	bl	800b860 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800dd52:	4b13      	ldr	r3, [pc, #76]	@ (800dda0 <prvCheckForValidListAndQueue+0x6c>)
 800dd54:	4a10      	ldr	r2, [pc, #64]	@ (800dd98 <prvCheckForValidListAndQueue+0x64>)
 800dd56:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800dd58:	4b12      	ldr	r3, [pc, #72]	@ (800dda4 <prvCheckForValidListAndQueue+0x70>)
 800dd5a:	4a10      	ldr	r2, [pc, #64]	@ (800dd9c <prvCheckForValidListAndQueue+0x68>)
 800dd5c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800dd5e:	2300      	movs	r3, #0
 800dd60:	9300      	str	r3, [sp, #0]
 800dd62:	4b11      	ldr	r3, [pc, #68]	@ (800dda8 <prvCheckForValidListAndQueue+0x74>)
 800dd64:	4a11      	ldr	r2, [pc, #68]	@ (800ddac <prvCheckForValidListAndQueue+0x78>)
 800dd66:	2110      	movs	r1, #16
 800dd68:	200a      	movs	r0, #10
 800dd6a:	f7fd fe97 	bl	800ba9c <xQueueGenericCreateStatic>
 800dd6e:	4603      	mov	r3, r0
 800dd70:	4a08      	ldr	r2, [pc, #32]	@ (800dd94 <prvCheckForValidListAndQueue+0x60>)
 800dd72:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800dd74:	4b07      	ldr	r3, [pc, #28]	@ (800dd94 <prvCheckForValidListAndQueue+0x60>)
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d005      	beq.n	800dd88 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800dd7c:	4b05      	ldr	r3, [pc, #20]	@ (800dd94 <prvCheckForValidListAndQueue+0x60>)
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	490b      	ldr	r1, [pc, #44]	@ (800ddb0 <prvCheckForValidListAndQueue+0x7c>)
 800dd82:	4618      	mov	r0, r3
 800dd84:	f7fe fc52 	bl	800c62c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800dd88:	f000 f978 	bl	800e07c <vPortExitCritical>
}
 800dd8c:	bf00      	nop
 800dd8e:	46bd      	mov	sp, r7
 800dd90:	bd80      	pop	{r7, pc}
 800dd92:	bf00      	nop
 800dd94:	20002048 	.word	0x20002048
 800dd98:	20002018 	.word	0x20002018
 800dd9c:	2000202c 	.word	0x2000202c
 800dda0:	20002040 	.word	0x20002040
 800dda4:	20002044 	.word	0x20002044
 800dda8:	200020f4 	.word	0x200020f4
 800ddac:	20002054 	.word	0x20002054
 800ddb0:	08012384 	.word	0x08012384

0800ddb4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ddb4:	b480      	push	{r7}
 800ddb6:	b085      	sub	sp, #20
 800ddb8:	af00      	add	r7, sp, #0
 800ddba:	60f8      	str	r0, [r7, #12]
 800ddbc:	60b9      	str	r1, [r7, #8]
 800ddbe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	3b04      	subs	r3, #4
 800ddc4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800ddcc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	3b04      	subs	r3, #4
 800ddd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ddd4:	68bb      	ldr	r3, [r7, #8]
 800ddd6:	f023 0201 	bic.w	r2, r3, #1
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	3b04      	subs	r3, #4
 800dde2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800dde4:	4a0c      	ldr	r2, [pc, #48]	@ (800de18 <pxPortInitialiseStack+0x64>)
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	3b14      	subs	r3, #20
 800ddee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ddf0:	687a      	ldr	r2, [r7, #4]
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ddf6:	68fb      	ldr	r3, [r7, #12]
 800ddf8:	3b04      	subs	r3, #4
 800ddfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ddfc:	68fb      	ldr	r3, [r7, #12]
 800ddfe:	f06f 0202 	mvn.w	r2, #2
 800de02:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800de04:	68fb      	ldr	r3, [r7, #12]
 800de06:	3b20      	subs	r3, #32
 800de08:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800de0a:	68fb      	ldr	r3, [r7, #12]
}
 800de0c:	4618      	mov	r0, r3
 800de0e:	3714      	adds	r7, #20
 800de10:	46bd      	mov	sp, r7
 800de12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de16:	4770      	bx	lr
 800de18:	0800de1d 	.word	0x0800de1d

0800de1c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800de1c:	b480      	push	{r7}
 800de1e:	b085      	sub	sp, #20
 800de20:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800de22:	2300      	movs	r3, #0
 800de24:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800de26:	4b13      	ldr	r3, [pc, #76]	@ (800de74 <prvTaskExitError+0x58>)
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de2e:	d00b      	beq.n	800de48 <prvTaskExitError+0x2c>
	__asm volatile
 800de30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de34:	f383 8811 	msr	BASEPRI, r3
 800de38:	f3bf 8f6f 	isb	sy
 800de3c:	f3bf 8f4f 	dsb	sy
 800de40:	60fb      	str	r3, [r7, #12]
}
 800de42:	bf00      	nop
 800de44:	bf00      	nop
 800de46:	e7fd      	b.n	800de44 <prvTaskExitError+0x28>
	__asm volatile
 800de48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de4c:	f383 8811 	msr	BASEPRI, r3
 800de50:	f3bf 8f6f 	isb	sy
 800de54:	f3bf 8f4f 	dsb	sy
 800de58:	60bb      	str	r3, [r7, #8]
}
 800de5a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800de5c:	bf00      	nop
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	2b00      	cmp	r3, #0
 800de62:	d0fc      	beq.n	800de5e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800de64:	bf00      	nop
 800de66:	bf00      	nop
 800de68:	3714      	adds	r7, #20
 800de6a:	46bd      	mov	sp, r7
 800de6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de70:	4770      	bx	lr
 800de72:	bf00      	nop
 800de74:	20000298 	.word	0x20000298
	...

0800de80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800de80:	4b07      	ldr	r3, [pc, #28]	@ (800dea0 <pxCurrentTCBConst2>)
 800de82:	6819      	ldr	r1, [r3, #0]
 800de84:	6808      	ldr	r0, [r1, #0]
 800de86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de8a:	f380 8809 	msr	PSP, r0
 800de8e:	f3bf 8f6f 	isb	sy
 800de92:	f04f 0000 	mov.w	r0, #0
 800de96:	f380 8811 	msr	BASEPRI, r0
 800de9a:	4770      	bx	lr
 800de9c:	f3af 8000 	nop.w

0800dea0 <pxCurrentTCBConst2>:
 800dea0:	20001b18 	.word	0x20001b18
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800dea4:	bf00      	nop
 800dea6:	bf00      	nop

0800dea8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800dea8:	4808      	ldr	r0, [pc, #32]	@ (800decc <prvPortStartFirstTask+0x24>)
 800deaa:	6800      	ldr	r0, [r0, #0]
 800deac:	6800      	ldr	r0, [r0, #0]
 800deae:	f380 8808 	msr	MSP, r0
 800deb2:	f04f 0000 	mov.w	r0, #0
 800deb6:	f380 8814 	msr	CONTROL, r0
 800deba:	b662      	cpsie	i
 800debc:	b661      	cpsie	f
 800debe:	f3bf 8f4f 	dsb	sy
 800dec2:	f3bf 8f6f 	isb	sy
 800dec6:	df00      	svc	0
 800dec8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800deca:	bf00      	nop
 800decc:	e000ed08 	.word	0xe000ed08

0800ded0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ded0:	b580      	push	{r7, lr}
 800ded2:	b086      	sub	sp, #24
 800ded4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ded6:	4b47      	ldr	r3, [pc, #284]	@ (800dff4 <xPortStartScheduler+0x124>)
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	4a47      	ldr	r2, [pc, #284]	@ (800dff8 <xPortStartScheduler+0x128>)
 800dedc:	4293      	cmp	r3, r2
 800dede:	d10b      	bne.n	800def8 <xPortStartScheduler+0x28>
	__asm volatile
 800dee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dee4:	f383 8811 	msr	BASEPRI, r3
 800dee8:	f3bf 8f6f 	isb	sy
 800deec:	f3bf 8f4f 	dsb	sy
 800def0:	613b      	str	r3, [r7, #16]
}
 800def2:	bf00      	nop
 800def4:	bf00      	nop
 800def6:	e7fd      	b.n	800def4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800def8:	4b3e      	ldr	r3, [pc, #248]	@ (800dff4 <xPortStartScheduler+0x124>)
 800defa:	681b      	ldr	r3, [r3, #0]
 800defc:	4a3f      	ldr	r2, [pc, #252]	@ (800dffc <xPortStartScheduler+0x12c>)
 800defe:	4293      	cmp	r3, r2
 800df00:	d10b      	bne.n	800df1a <xPortStartScheduler+0x4a>
	__asm volatile
 800df02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df06:	f383 8811 	msr	BASEPRI, r3
 800df0a:	f3bf 8f6f 	isb	sy
 800df0e:	f3bf 8f4f 	dsb	sy
 800df12:	60fb      	str	r3, [r7, #12]
}
 800df14:	bf00      	nop
 800df16:	bf00      	nop
 800df18:	e7fd      	b.n	800df16 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800df1a:	4b39      	ldr	r3, [pc, #228]	@ (800e000 <xPortStartScheduler+0x130>)
 800df1c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800df1e:	697b      	ldr	r3, [r7, #20]
 800df20:	781b      	ldrb	r3, [r3, #0]
 800df22:	b2db      	uxtb	r3, r3
 800df24:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800df26:	697b      	ldr	r3, [r7, #20]
 800df28:	22ff      	movs	r2, #255	@ 0xff
 800df2a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800df2c:	697b      	ldr	r3, [r7, #20]
 800df2e:	781b      	ldrb	r3, [r3, #0]
 800df30:	b2db      	uxtb	r3, r3
 800df32:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800df34:	78fb      	ldrb	r3, [r7, #3]
 800df36:	b2db      	uxtb	r3, r3
 800df38:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800df3c:	b2da      	uxtb	r2, r3
 800df3e:	4b31      	ldr	r3, [pc, #196]	@ (800e004 <xPortStartScheduler+0x134>)
 800df40:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800df42:	4b31      	ldr	r3, [pc, #196]	@ (800e008 <xPortStartScheduler+0x138>)
 800df44:	2207      	movs	r2, #7
 800df46:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800df48:	e009      	b.n	800df5e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800df4a:	4b2f      	ldr	r3, [pc, #188]	@ (800e008 <xPortStartScheduler+0x138>)
 800df4c:	681b      	ldr	r3, [r3, #0]
 800df4e:	3b01      	subs	r3, #1
 800df50:	4a2d      	ldr	r2, [pc, #180]	@ (800e008 <xPortStartScheduler+0x138>)
 800df52:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800df54:	78fb      	ldrb	r3, [r7, #3]
 800df56:	b2db      	uxtb	r3, r3
 800df58:	005b      	lsls	r3, r3, #1
 800df5a:	b2db      	uxtb	r3, r3
 800df5c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800df5e:	78fb      	ldrb	r3, [r7, #3]
 800df60:	b2db      	uxtb	r3, r3
 800df62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800df66:	2b80      	cmp	r3, #128	@ 0x80
 800df68:	d0ef      	beq.n	800df4a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800df6a:	4b27      	ldr	r3, [pc, #156]	@ (800e008 <xPortStartScheduler+0x138>)
 800df6c:	681b      	ldr	r3, [r3, #0]
 800df6e:	f1c3 0307 	rsb	r3, r3, #7
 800df72:	2b04      	cmp	r3, #4
 800df74:	d00b      	beq.n	800df8e <xPortStartScheduler+0xbe>
	__asm volatile
 800df76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df7a:	f383 8811 	msr	BASEPRI, r3
 800df7e:	f3bf 8f6f 	isb	sy
 800df82:	f3bf 8f4f 	dsb	sy
 800df86:	60bb      	str	r3, [r7, #8]
}
 800df88:	bf00      	nop
 800df8a:	bf00      	nop
 800df8c:	e7fd      	b.n	800df8a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800df8e:	4b1e      	ldr	r3, [pc, #120]	@ (800e008 <xPortStartScheduler+0x138>)
 800df90:	681b      	ldr	r3, [r3, #0]
 800df92:	021b      	lsls	r3, r3, #8
 800df94:	4a1c      	ldr	r2, [pc, #112]	@ (800e008 <xPortStartScheduler+0x138>)
 800df96:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800df98:	4b1b      	ldr	r3, [pc, #108]	@ (800e008 <xPortStartScheduler+0x138>)
 800df9a:	681b      	ldr	r3, [r3, #0]
 800df9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800dfa0:	4a19      	ldr	r2, [pc, #100]	@ (800e008 <xPortStartScheduler+0x138>)
 800dfa2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	b2da      	uxtb	r2, r3
 800dfa8:	697b      	ldr	r3, [r7, #20]
 800dfaa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800dfac:	4b17      	ldr	r3, [pc, #92]	@ (800e00c <xPortStartScheduler+0x13c>)
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	4a16      	ldr	r2, [pc, #88]	@ (800e00c <xPortStartScheduler+0x13c>)
 800dfb2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800dfb6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800dfb8:	4b14      	ldr	r3, [pc, #80]	@ (800e00c <xPortStartScheduler+0x13c>)
 800dfba:	681b      	ldr	r3, [r3, #0]
 800dfbc:	4a13      	ldr	r2, [pc, #76]	@ (800e00c <xPortStartScheduler+0x13c>)
 800dfbe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800dfc2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800dfc4:	f000 f8da 	bl	800e17c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800dfc8:	4b11      	ldr	r3, [pc, #68]	@ (800e010 <xPortStartScheduler+0x140>)
 800dfca:	2200      	movs	r2, #0
 800dfcc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800dfce:	f000 f8f9 	bl	800e1c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800dfd2:	4b10      	ldr	r3, [pc, #64]	@ (800e014 <xPortStartScheduler+0x144>)
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	4a0f      	ldr	r2, [pc, #60]	@ (800e014 <xPortStartScheduler+0x144>)
 800dfd8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800dfdc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800dfde:	f7ff ff63 	bl	800dea8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800dfe2:	f7fe ff3b 	bl	800ce5c <vTaskSwitchContext>
	prvTaskExitError();
 800dfe6:	f7ff ff19 	bl	800de1c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800dfea:	2300      	movs	r3, #0
}
 800dfec:	4618      	mov	r0, r3
 800dfee:	3718      	adds	r7, #24
 800dff0:	46bd      	mov	sp, r7
 800dff2:	bd80      	pop	{r7, pc}
 800dff4:	e000ed00 	.word	0xe000ed00
 800dff8:	410fc271 	.word	0x410fc271
 800dffc:	410fc270 	.word	0x410fc270
 800e000:	e000e400 	.word	0xe000e400
 800e004:	20002144 	.word	0x20002144
 800e008:	20002148 	.word	0x20002148
 800e00c:	e000ed20 	.word	0xe000ed20
 800e010:	20000298 	.word	0x20000298
 800e014:	e000ef34 	.word	0xe000ef34

0800e018 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e018:	b480      	push	{r7}
 800e01a:	b083      	sub	sp, #12
 800e01c:	af00      	add	r7, sp, #0
	__asm volatile
 800e01e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e022:	f383 8811 	msr	BASEPRI, r3
 800e026:	f3bf 8f6f 	isb	sy
 800e02a:	f3bf 8f4f 	dsb	sy
 800e02e:	607b      	str	r3, [r7, #4]
}
 800e030:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e032:	4b10      	ldr	r3, [pc, #64]	@ (800e074 <vPortEnterCritical+0x5c>)
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	3301      	adds	r3, #1
 800e038:	4a0e      	ldr	r2, [pc, #56]	@ (800e074 <vPortEnterCritical+0x5c>)
 800e03a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e03c:	4b0d      	ldr	r3, [pc, #52]	@ (800e074 <vPortEnterCritical+0x5c>)
 800e03e:	681b      	ldr	r3, [r3, #0]
 800e040:	2b01      	cmp	r3, #1
 800e042:	d110      	bne.n	800e066 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e044:	4b0c      	ldr	r3, [pc, #48]	@ (800e078 <vPortEnterCritical+0x60>)
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	b2db      	uxtb	r3, r3
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d00b      	beq.n	800e066 <vPortEnterCritical+0x4e>
	__asm volatile
 800e04e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e052:	f383 8811 	msr	BASEPRI, r3
 800e056:	f3bf 8f6f 	isb	sy
 800e05a:	f3bf 8f4f 	dsb	sy
 800e05e:	603b      	str	r3, [r7, #0]
}
 800e060:	bf00      	nop
 800e062:	bf00      	nop
 800e064:	e7fd      	b.n	800e062 <vPortEnterCritical+0x4a>
	}
}
 800e066:	bf00      	nop
 800e068:	370c      	adds	r7, #12
 800e06a:	46bd      	mov	sp, r7
 800e06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e070:	4770      	bx	lr
 800e072:	bf00      	nop
 800e074:	20000298 	.word	0x20000298
 800e078:	e000ed04 	.word	0xe000ed04

0800e07c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e07c:	b480      	push	{r7}
 800e07e:	b083      	sub	sp, #12
 800e080:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e082:	4b12      	ldr	r3, [pc, #72]	@ (800e0cc <vPortExitCritical+0x50>)
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	2b00      	cmp	r3, #0
 800e088:	d10b      	bne.n	800e0a2 <vPortExitCritical+0x26>
	__asm volatile
 800e08a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e08e:	f383 8811 	msr	BASEPRI, r3
 800e092:	f3bf 8f6f 	isb	sy
 800e096:	f3bf 8f4f 	dsb	sy
 800e09a:	607b      	str	r3, [r7, #4]
}
 800e09c:	bf00      	nop
 800e09e:	bf00      	nop
 800e0a0:	e7fd      	b.n	800e09e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800e0a2:	4b0a      	ldr	r3, [pc, #40]	@ (800e0cc <vPortExitCritical+0x50>)
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	3b01      	subs	r3, #1
 800e0a8:	4a08      	ldr	r2, [pc, #32]	@ (800e0cc <vPortExitCritical+0x50>)
 800e0aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e0ac:	4b07      	ldr	r3, [pc, #28]	@ (800e0cc <vPortExitCritical+0x50>)
 800e0ae:	681b      	ldr	r3, [r3, #0]
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	d105      	bne.n	800e0c0 <vPortExitCritical+0x44>
 800e0b4:	2300      	movs	r3, #0
 800e0b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e0b8:	683b      	ldr	r3, [r7, #0]
 800e0ba:	f383 8811 	msr	BASEPRI, r3
}
 800e0be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e0c0:	bf00      	nop
 800e0c2:	370c      	adds	r7, #12
 800e0c4:	46bd      	mov	sp, r7
 800e0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ca:	4770      	bx	lr
 800e0cc:	20000298 	.word	0x20000298

0800e0d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e0d0:	f3ef 8009 	mrs	r0, PSP
 800e0d4:	f3bf 8f6f 	isb	sy
 800e0d8:	4b15      	ldr	r3, [pc, #84]	@ (800e130 <pxCurrentTCBConst>)
 800e0da:	681a      	ldr	r2, [r3, #0]
 800e0dc:	f01e 0f10 	tst.w	lr, #16
 800e0e0:	bf08      	it	eq
 800e0e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e0e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0ea:	6010      	str	r0, [r2, #0]
 800e0ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e0f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800e0f4:	f380 8811 	msr	BASEPRI, r0
 800e0f8:	f3bf 8f4f 	dsb	sy
 800e0fc:	f3bf 8f6f 	isb	sy
 800e100:	f7fe feac 	bl	800ce5c <vTaskSwitchContext>
 800e104:	f04f 0000 	mov.w	r0, #0
 800e108:	f380 8811 	msr	BASEPRI, r0
 800e10c:	bc09      	pop	{r0, r3}
 800e10e:	6819      	ldr	r1, [r3, #0]
 800e110:	6808      	ldr	r0, [r1, #0]
 800e112:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e116:	f01e 0f10 	tst.w	lr, #16
 800e11a:	bf08      	it	eq
 800e11c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e120:	f380 8809 	msr	PSP, r0
 800e124:	f3bf 8f6f 	isb	sy
 800e128:	4770      	bx	lr
 800e12a:	bf00      	nop
 800e12c:	f3af 8000 	nop.w

0800e130 <pxCurrentTCBConst>:
 800e130:	20001b18 	.word	0x20001b18
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e134:	bf00      	nop
 800e136:	bf00      	nop

0800e138 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e138:	b580      	push	{r7, lr}
 800e13a:	b082      	sub	sp, #8
 800e13c:	af00      	add	r7, sp, #0
	__asm volatile
 800e13e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e142:	f383 8811 	msr	BASEPRI, r3
 800e146:	f3bf 8f6f 	isb	sy
 800e14a:	f3bf 8f4f 	dsb	sy
 800e14e:	607b      	str	r3, [r7, #4]
}
 800e150:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e152:	f7fe fdc9 	bl	800cce8 <xTaskIncrementTick>
 800e156:	4603      	mov	r3, r0
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d003      	beq.n	800e164 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e15c:	4b06      	ldr	r3, [pc, #24]	@ (800e178 <xPortSysTickHandler+0x40>)
 800e15e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e162:	601a      	str	r2, [r3, #0]
 800e164:	2300      	movs	r3, #0
 800e166:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e168:	683b      	ldr	r3, [r7, #0]
 800e16a:	f383 8811 	msr	BASEPRI, r3
}
 800e16e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e170:	bf00      	nop
 800e172:	3708      	adds	r7, #8
 800e174:	46bd      	mov	sp, r7
 800e176:	bd80      	pop	{r7, pc}
 800e178:	e000ed04 	.word	0xe000ed04

0800e17c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e17c:	b480      	push	{r7}
 800e17e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e180:	4b0b      	ldr	r3, [pc, #44]	@ (800e1b0 <vPortSetupTimerInterrupt+0x34>)
 800e182:	2200      	movs	r2, #0
 800e184:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e186:	4b0b      	ldr	r3, [pc, #44]	@ (800e1b4 <vPortSetupTimerInterrupt+0x38>)
 800e188:	2200      	movs	r2, #0
 800e18a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e18c:	4b0a      	ldr	r3, [pc, #40]	@ (800e1b8 <vPortSetupTimerInterrupt+0x3c>)
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	4a0a      	ldr	r2, [pc, #40]	@ (800e1bc <vPortSetupTimerInterrupt+0x40>)
 800e192:	fba2 2303 	umull	r2, r3, r2, r3
 800e196:	099b      	lsrs	r3, r3, #6
 800e198:	4a09      	ldr	r2, [pc, #36]	@ (800e1c0 <vPortSetupTimerInterrupt+0x44>)
 800e19a:	3b01      	subs	r3, #1
 800e19c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e19e:	4b04      	ldr	r3, [pc, #16]	@ (800e1b0 <vPortSetupTimerInterrupt+0x34>)
 800e1a0:	2207      	movs	r2, #7
 800e1a2:	601a      	str	r2, [r3, #0]
}
 800e1a4:	bf00      	nop
 800e1a6:	46bd      	mov	sp, r7
 800e1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ac:	4770      	bx	lr
 800e1ae:	bf00      	nop
 800e1b0:	e000e010 	.word	0xe000e010
 800e1b4:	e000e018 	.word	0xe000e018
 800e1b8:	2000028c 	.word	0x2000028c
 800e1bc:	10624dd3 	.word	0x10624dd3
 800e1c0:	e000e014 	.word	0xe000e014

0800e1c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e1c4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800e1d4 <vPortEnableVFP+0x10>
 800e1c8:	6801      	ldr	r1, [r0, #0]
 800e1ca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800e1ce:	6001      	str	r1, [r0, #0]
 800e1d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e1d2:	bf00      	nop
 800e1d4:	e000ed88 	.word	0xe000ed88

0800e1d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e1d8:	b480      	push	{r7}
 800e1da:	b085      	sub	sp, #20
 800e1dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e1de:	f3ef 8305 	mrs	r3, IPSR
 800e1e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	2b0f      	cmp	r3, #15
 800e1e8:	d915      	bls.n	800e216 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e1ea:	4a18      	ldr	r2, [pc, #96]	@ (800e24c <vPortValidateInterruptPriority+0x74>)
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	4413      	add	r3, r2
 800e1f0:	781b      	ldrb	r3, [r3, #0]
 800e1f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e1f4:	4b16      	ldr	r3, [pc, #88]	@ (800e250 <vPortValidateInterruptPriority+0x78>)
 800e1f6:	781b      	ldrb	r3, [r3, #0]
 800e1f8:	7afa      	ldrb	r2, [r7, #11]
 800e1fa:	429a      	cmp	r2, r3
 800e1fc:	d20b      	bcs.n	800e216 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800e1fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e202:	f383 8811 	msr	BASEPRI, r3
 800e206:	f3bf 8f6f 	isb	sy
 800e20a:	f3bf 8f4f 	dsb	sy
 800e20e:	607b      	str	r3, [r7, #4]
}
 800e210:	bf00      	nop
 800e212:	bf00      	nop
 800e214:	e7fd      	b.n	800e212 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e216:	4b0f      	ldr	r3, [pc, #60]	@ (800e254 <vPortValidateInterruptPriority+0x7c>)
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800e21e:	4b0e      	ldr	r3, [pc, #56]	@ (800e258 <vPortValidateInterruptPriority+0x80>)
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	429a      	cmp	r2, r3
 800e224:	d90b      	bls.n	800e23e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800e226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e22a:	f383 8811 	msr	BASEPRI, r3
 800e22e:	f3bf 8f6f 	isb	sy
 800e232:	f3bf 8f4f 	dsb	sy
 800e236:	603b      	str	r3, [r7, #0]
}
 800e238:	bf00      	nop
 800e23a:	bf00      	nop
 800e23c:	e7fd      	b.n	800e23a <vPortValidateInterruptPriority+0x62>
	}
 800e23e:	bf00      	nop
 800e240:	3714      	adds	r7, #20
 800e242:	46bd      	mov	sp, r7
 800e244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e248:	4770      	bx	lr
 800e24a:	bf00      	nop
 800e24c:	e000e3f0 	.word	0xe000e3f0
 800e250:	20002144 	.word	0x20002144
 800e254:	e000ed0c 	.word	0xe000ed0c
 800e258:	20002148 	.word	0x20002148

0800e25c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e25c:	b580      	push	{r7, lr}
 800e25e:	b08a      	sub	sp, #40	@ 0x28
 800e260:	af00      	add	r7, sp, #0
 800e262:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e264:	2300      	movs	r3, #0
 800e266:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e268:	f7fe fc82 	bl	800cb70 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e26c:	4b5c      	ldr	r3, [pc, #368]	@ (800e3e0 <pvPortMalloc+0x184>)
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d101      	bne.n	800e278 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e274:	f000 f924 	bl	800e4c0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e278:	4b5a      	ldr	r3, [pc, #360]	@ (800e3e4 <pvPortMalloc+0x188>)
 800e27a:	681a      	ldr	r2, [r3, #0]
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	4013      	ands	r3, r2
 800e280:	2b00      	cmp	r3, #0
 800e282:	f040 8095 	bne.w	800e3b0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d01e      	beq.n	800e2ca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800e28c:	2208      	movs	r2, #8
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	4413      	add	r3, r2
 800e292:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	f003 0307 	and.w	r3, r3, #7
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	d015      	beq.n	800e2ca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	f023 0307 	bic.w	r3, r3, #7
 800e2a4:	3308      	adds	r3, #8
 800e2a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	f003 0307 	and.w	r3, r3, #7
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d00b      	beq.n	800e2ca <pvPortMalloc+0x6e>
	__asm volatile
 800e2b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2b6:	f383 8811 	msr	BASEPRI, r3
 800e2ba:	f3bf 8f6f 	isb	sy
 800e2be:	f3bf 8f4f 	dsb	sy
 800e2c2:	617b      	str	r3, [r7, #20]
}
 800e2c4:	bf00      	nop
 800e2c6:	bf00      	nop
 800e2c8:	e7fd      	b.n	800e2c6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d06f      	beq.n	800e3b0 <pvPortMalloc+0x154>
 800e2d0:	4b45      	ldr	r3, [pc, #276]	@ (800e3e8 <pvPortMalloc+0x18c>)
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	687a      	ldr	r2, [r7, #4]
 800e2d6:	429a      	cmp	r2, r3
 800e2d8:	d86a      	bhi.n	800e3b0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e2da:	4b44      	ldr	r3, [pc, #272]	@ (800e3ec <pvPortMalloc+0x190>)
 800e2dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e2de:	4b43      	ldr	r3, [pc, #268]	@ (800e3ec <pvPortMalloc+0x190>)
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e2e4:	e004      	b.n	800e2f0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800e2e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e2ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2ec:	681b      	ldr	r3, [r3, #0]
 800e2ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e2f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2f2:	685b      	ldr	r3, [r3, #4]
 800e2f4:	687a      	ldr	r2, [r7, #4]
 800e2f6:	429a      	cmp	r2, r3
 800e2f8:	d903      	bls.n	800e302 <pvPortMalloc+0xa6>
 800e2fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2fc:	681b      	ldr	r3, [r3, #0]
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d1f1      	bne.n	800e2e6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e302:	4b37      	ldr	r3, [pc, #220]	@ (800e3e0 <pvPortMalloc+0x184>)
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e308:	429a      	cmp	r2, r3
 800e30a:	d051      	beq.n	800e3b0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e30c:	6a3b      	ldr	r3, [r7, #32]
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	2208      	movs	r2, #8
 800e312:	4413      	add	r3, r2
 800e314:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e318:	681a      	ldr	r2, [r3, #0]
 800e31a:	6a3b      	ldr	r3, [r7, #32]
 800e31c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e31e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e320:	685a      	ldr	r2, [r3, #4]
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	1ad2      	subs	r2, r2, r3
 800e326:	2308      	movs	r3, #8
 800e328:	005b      	lsls	r3, r3, #1
 800e32a:	429a      	cmp	r2, r3
 800e32c:	d920      	bls.n	800e370 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e32e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	4413      	add	r3, r2
 800e334:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e336:	69bb      	ldr	r3, [r7, #24]
 800e338:	f003 0307 	and.w	r3, r3, #7
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d00b      	beq.n	800e358 <pvPortMalloc+0xfc>
	__asm volatile
 800e340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e344:	f383 8811 	msr	BASEPRI, r3
 800e348:	f3bf 8f6f 	isb	sy
 800e34c:	f3bf 8f4f 	dsb	sy
 800e350:	613b      	str	r3, [r7, #16]
}
 800e352:	bf00      	nop
 800e354:	bf00      	nop
 800e356:	e7fd      	b.n	800e354 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e35a:	685a      	ldr	r2, [r3, #4]
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	1ad2      	subs	r2, r2, r3
 800e360:	69bb      	ldr	r3, [r7, #24]
 800e362:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e366:	687a      	ldr	r2, [r7, #4]
 800e368:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e36a:	69b8      	ldr	r0, [r7, #24]
 800e36c:	f000 f90a 	bl	800e584 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e370:	4b1d      	ldr	r3, [pc, #116]	@ (800e3e8 <pvPortMalloc+0x18c>)
 800e372:	681a      	ldr	r2, [r3, #0]
 800e374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e376:	685b      	ldr	r3, [r3, #4]
 800e378:	1ad3      	subs	r3, r2, r3
 800e37a:	4a1b      	ldr	r2, [pc, #108]	@ (800e3e8 <pvPortMalloc+0x18c>)
 800e37c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e37e:	4b1a      	ldr	r3, [pc, #104]	@ (800e3e8 <pvPortMalloc+0x18c>)
 800e380:	681a      	ldr	r2, [r3, #0]
 800e382:	4b1b      	ldr	r3, [pc, #108]	@ (800e3f0 <pvPortMalloc+0x194>)
 800e384:	681b      	ldr	r3, [r3, #0]
 800e386:	429a      	cmp	r2, r3
 800e388:	d203      	bcs.n	800e392 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e38a:	4b17      	ldr	r3, [pc, #92]	@ (800e3e8 <pvPortMalloc+0x18c>)
 800e38c:	681b      	ldr	r3, [r3, #0]
 800e38e:	4a18      	ldr	r2, [pc, #96]	@ (800e3f0 <pvPortMalloc+0x194>)
 800e390:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e394:	685a      	ldr	r2, [r3, #4]
 800e396:	4b13      	ldr	r3, [pc, #76]	@ (800e3e4 <pvPortMalloc+0x188>)
 800e398:	681b      	ldr	r3, [r3, #0]
 800e39a:	431a      	orrs	r2, r3
 800e39c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e39e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e3a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3a2:	2200      	movs	r2, #0
 800e3a4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800e3a6:	4b13      	ldr	r3, [pc, #76]	@ (800e3f4 <pvPortMalloc+0x198>)
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	3301      	adds	r3, #1
 800e3ac:	4a11      	ldr	r2, [pc, #68]	@ (800e3f4 <pvPortMalloc+0x198>)
 800e3ae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e3b0:	f7fe fbec 	bl	800cb8c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e3b4:	69fb      	ldr	r3, [r7, #28]
 800e3b6:	f003 0307 	and.w	r3, r3, #7
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d00b      	beq.n	800e3d6 <pvPortMalloc+0x17a>
	__asm volatile
 800e3be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e3c2:	f383 8811 	msr	BASEPRI, r3
 800e3c6:	f3bf 8f6f 	isb	sy
 800e3ca:	f3bf 8f4f 	dsb	sy
 800e3ce:	60fb      	str	r3, [r7, #12]
}
 800e3d0:	bf00      	nop
 800e3d2:	bf00      	nop
 800e3d4:	e7fd      	b.n	800e3d2 <pvPortMalloc+0x176>
	return pvReturn;
 800e3d6:	69fb      	ldr	r3, [r7, #28]
}
 800e3d8:	4618      	mov	r0, r3
 800e3da:	3728      	adds	r7, #40	@ 0x28
 800e3dc:	46bd      	mov	sp, r7
 800e3de:	bd80      	pop	{r7, pc}
 800e3e0:	20005d54 	.word	0x20005d54
 800e3e4:	20005d68 	.word	0x20005d68
 800e3e8:	20005d58 	.word	0x20005d58
 800e3ec:	20005d4c 	.word	0x20005d4c
 800e3f0:	20005d5c 	.word	0x20005d5c
 800e3f4:	20005d60 	.word	0x20005d60

0800e3f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e3f8:	b580      	push	{r7, lr}
 800e3fa:	b086      	sub	sp, #24
 800e3fc:	af00      	add	r7, sp, #0
 800e3fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	2b00      	cmp	r3, #0
 800e408:	d04f      	beq.n	800e4aa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e40a:	2308      	movs	r3, #8
 800e40c:	425b      	negs	r3, r3
 800e40e:	697a      	ldr	r2, [r7, #20]
 800e410:	4413      	add	r3, r2
 800e412:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e414:	697b      	ldr	r3, [r7, #20]
 800e416:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e418:	693b      	ldr	r3, [r7, #16]
 800e41a:	685a      	ldr	r2, [r3, #4]
 800e41c:	4b25      	ldr	r3, [pc, #148]	@ (800e4b4 <vPortFree+0xbc>)
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	4013      	ands	r3, r2
 800e422:	2b00      	cmp	r3, #0
 800e424:	d10b      	bne.n	800e43e <vPortFree+0x46>
	__asm volatile
 800e426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e42a:	f383 8811 	msr	BASEPRI, r3
 800e42e:	f3bf 8f6f 	isb	sy
 800e432:	f3bf 8f4f 	dsb	sy
 800e436:	60fb      	str	r3, [r7, #12]
}
 800e438:	bf00      	nop
 800e43a:	bf00      	nop
 800e43c:	e7fd      	b.n	800e43a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e43e:	693b      	ldr	r3, [r7, #16]
 800e440:	681b      	ldr	r3, [r3, #0]
 800e442:	2b00      	cmp	r3, #0
 800e444:	d00b      	beq.n	800e45e <vPortFree+0x66>
	__asm volatile
 800e446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e44a:	f383 8811 	msr	BASEPRI, r3
 800e44e:	f3bf 8f6f 	isb	sy
 800e452:	f3bf 8f4f 	dsb	sy
 800e456:	60bb      	str	r3, [r7, #8]
}
 800e458:	bf00      	nop
 800e45a:	bf00      	nop
 800e45c:	e7fd      	b.n	800e45a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e45e:	693b      	ldr	r3, [r7, #16]
 800e460:	685a      	ldr	r2, [r3, #4]
 800e462:	4b14      	ldr	r3, [pc, #80]	@ (800e4b4 <vPortFree+0xbc>)
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	4013      	ands	r3, r2
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d01e      	beq.n	800e4aa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e46c:	693b      	ldr	r3, [r7, #16]
 800e46e:	681b      	ldr	r3, [r3, #0]
 800e470:	2b00      	cmp	r3, #0
 800e472:	d11a      	bne.n	800e4aa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e474:	693b      	ldr	r3, [r7, #16]
 800e476:	685a      	ldr	r2, [r3, #4]
 800e478:	4b0e      	ldr	r3, [pc, #56]	@ (800e4b4 <vPortFree+0xbc>)
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	43db      	mvns	r3, r3
 800e47e:	401a      	ands	r2, r3
 800e480:	693b      	ldr	r3, [r7, #16]
 800e482:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e484:	f7fe fb74 	bl	800cb70 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e488:	693b      	ldr	r3, [r7, #16]
 800e48a:	685a      	ldr	r2, [r3, #4]
 800e48c:	4b0a      	ldr	r3, [pc, #40]	@ (800e4b8 <vPortFree+0xc0>)
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	4413      	add	r3, r2
 800e492:	4a09      	ldr	r2, [pc, #36]	@ (800e4b8 <vPortFree+0xc0>)
 800e494:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e496:	6938      	ldr	r0, [r7, #16]
 800e498:	f000 f874 	bl	800e584 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800e49c:	4b07      	ldr	r3, [pc, #28]	@ (800e4bc <vPortFree+0xc4>)
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	3301      	adds	r3, #1
 800e4a2:	4a06      	ldr	r2, [pc, #24]	@ (800e4bc <vPortFree+0xc4>)
 800e4a4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800e4a6:	f7fe fb71 	bl	800cb8c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e4aa:	bf00      	nop
 800e4ac:	3718      	adds	r7, #24
 800e4ae:	46bd      	mov	sp, r7
 800e4b0:	bd80      	pop	{r7, pc}
 800e4b2:	bf00      	nop
 800e4b4:	20005d68 	.word	0x20005d68
 800e4b8:	20005d58 	.word	0x20005d58
 800e4bc:	20005d64 	.word	0x20005d64

0800e4c0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e4c0:	b480      	push	{r7}
 800e4c2:	b085      	sub	sp, #20
 800e4c4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e4c6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800e4ca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e4cc:	4b27      	ldr	r3, [pc, #156]	@ (800e56c <prvHeapInit+0xac>)
 800e4ce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	f003 0307 	and.w	r3, r3, #7
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d00c      	beq.n	800e4f4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	3307      	adds	r3, #7
 800e4de:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e4e0:	68fb      	ldr	r3, [r7, #12]
 800e4e2:	f023 0307 	bic.w	r3, r3, #7
 800e4e6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e4e8:	68ba      	ldr	r2, [r7, #8]
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	1ad3      	subs	r3, r2, r3
 800e4ee:	4a1f      	ldr	r2, [pc, #124]	@ (800e56c <prvHeapInit+0xac>)
 800e4f0:	4413      	add	r3, r2
 800e4f2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e4f8:	4a1d      	ldr	r2, [pc, #116]	@ (800e570 <prvHeapInit+0xb0>)
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e4fe:	4b1c      	ldr	r3, [pc, #112]	@ (800e570 <prvHeapInit+0xb0>)
 800e500:	2200      	movs	r2, #0
 800e502:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	68ba      	ldr	r2, [r7, #8]
 800e508:	4413      	add	r3, r2
 800e50a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e50c:	2208      	movs	r2, #8
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	1a9b      	subs	r3, r3, r2
 800e512:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	f023 0307 	bic.w	r3, r3, #7
 800e51a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	4a15      	ldr	r2, [pc, #84]	@ (800e574 <prvHeapInit+0xb4>)
 800e520:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e522:	4b14      	ldr	r3, [pc, #80]	@ (800e574 <prvHeapInit+0xb4>)
 800e524:	681b      	ldr	r3, [r3, #0]
 800e526:	2200      	movs	r2, #0
 800e528:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e52a:	4b12      	ldr	r3, [pc, #72]	@ (800e574 <prvHeapInit+0xb4>)
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	2200      	movs	r2, #0
 800e530:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e536:	683b      	ldr	r3, [r7, #0]
 800e538:	68fa      	ldr	r2, [r7, #12]
 800e53a:	1ad2      	subs	r2, r2, r3
 800e53c:	683b      	ldr	r3, [r7, #0]
 800e53e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e540:	4b0c      	ldr	r3, [pc, #48]	@ (800e574 <prvHeapInit+0xb4>)
 800e542:	681a      	ldr	r2, [r3, #0]
 800e544:	683b      	ldr	r3, [r7, #0]
 800e546:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e548:	683b      	ldr	r3, [r7, #0]
 800e54a:	685b      	ldr	r3, [r3, #4]
 800e54c:	4a0a      	ldr	r2, [pc, #40]	@ (800e578 <prvHeapInit+0xb8>)
 800e54e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e550:	683b      	ldr	r3, [r7, #0]
 800e552:	685b      	ldr	r3, [r3, #4]
 800e554:	4a09      	ldr	r2, [pc, #36]	@ (800e57c <prvHeapInit+0xbc>)
 800e556:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e558:	4b09      	ldr	r3, [pc, #36]	@ (800e580 <prvHeapInit+0xc0>)
 800e55a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800e55e:	601a      	str	r2, [r3, #0]
}
 800e560:	bf00      	nop
 800e562:	3714      	adds	r7, #20
 800e564:	46bd      	mov	sp, r7
 800e566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e56a:	4770      	bx	lr
 800e56c:	2000214c 	.word	0x2000214c
 800e570:	20005d4c 	.word	0x20005d4c
 800e574:	20005d54 	.word	0x20005d54
 800e578:	20005d5c 	.word	0x20005d5c
 800e57c:	20005d58 	.word	0x20005d58
 800e580:	20005d68 	.word	0x20005d68

0800e584 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e584:	b480      	push	{r7}
 800e586:	b085      	sub	sp, #20
 800e588:	af00      	add	r7, sp, #0
 800e58a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e58c:	4b28      	ldr	r3, [pc, #160]	@ (800e630 <prvInsertBlockIntoFreeList+0xac>)
 800e58e:	60fb      	str	r3, [r7, #12]
 800e590:	e002      	b.n	800e598 <prvInsertBlockIntoFreeList+0x14>
 800e592:	68fb      	ldr	r3, [r7, #12]
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	60fb      	str	r3, [r7, #12]
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	687a      	ldr	r2, [r7, #4]
 800e59e:	429a      	cmp	r2, r3
 800e5a0:	d8f7      	bhi.n	800e592 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	685b      	ldr	r3, [r3, #4]
 800e5aa:	68ba      	ldr	r2, [r7, #8]
 800e5ac:	4413      	add	r3, r2
 800e5ae:	687a      	ldr	r2, [r7, #4]
 800e5b0:	429a      	cmp	r2, r3
 800e5b2:	d108      	bne.n	800e5c6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	685a      	ldr	r2, [r3, #4]
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	685b      	ldr	r3, [r3, #4]
 800e5bc:	441a      	add	r2, r3
 800e5be:	68fb      	ldr	r3, [r7, #12]
 800e5c0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	685b      	ldr	r3, [r3, #4]
 800e5ce:	68ba      	ldr	r2, [r7, #8]
 800e5d0:	441a      	add	r2, r3
 800e5d2:	68fb      	ldr	r3, [r7, #12]
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	429a      	cmp	r2, r3
 800e5d8:	d118      	bne.n	800e60c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	681a      	ldr	r2, [r3, #0]
 800e5de:	4b15      	ldr	r3, [pc, #84]	@ (800e634 <prvInsertBlockIntoFreeList+0xb0>)
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	429a      	cmp	r2, r3
 800e5e4:	d00d      	beq.n	800e602 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	685a      	ldr	r2, [r3, #4]
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	681b      	ldr	r3, [r3, #0]
 800e5ee:	685b      	ldr	r3, [r3, #4]
 800e5f0:	441a      	add	r2, r3
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	681a      	ldr	r2, [r3, #0]
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	601a      	str	r2, [r3, #0]
 800e600:	e008      	b.n	800e614 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e602:	4b0c      	ldr	r3, [pc, #48]	@ (800e634 <prvInsertBlockIntoFreeList+0xb0>)
 800e604:	681a      	ldr	r2, [r3, #0]
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	601a      	str	r2, [r3, #0]
 800e60a:	e003      	b.n	800e614 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	681a      	ldr	r2, [r3, #0]
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e614:	68fa      	ldr	r2, [r7, #12]
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	429a      	cmp	r2, r3
 800e61a:	d002      	beq.n	800e622 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e61c:	68fb      	ldr	r3, [r7, #12]
 800e61e:	687a      	ldr	r2, [r7, #4]
 800e620:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e622:	bf00      	nop
 800e624:	3714      	adds	r7, #20
 800e626:	46bd      	mov	sp, r7
 800e628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e62c:	4770      	bx	lr
 800e62e:	bf00      	nop
 800e630:	20005d4c 	.word	0x20005d4c
 800e634:	20005d54 	.word	0x20005d54

0800e638 <__cvt>:
 800e638:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e63c:	ec57 6b10 	vmov	r6, r7, d0
 800e640:	2f00      	cmp	r7, #0
 800e642:	460c      	mov	r4, r1
 800e644:	4619      	mov	r1, r3
 800e646:	463b      	mov	r3, r7
 800e648:	bfbb      	ittet	lt
 800e64a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800e64e:	461f      	movlt	r7, r3
 800e650:	2300      	movge	r3, #0
 800e652:	232d      	movlt	r3, #45	@ 0x2d
 800e654:	700b      	strb	r3, [r1, #0]
 800e656:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e658:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800e65c:	4691      	mov	r9, r2
 800e65e:	f023 0820 	bic.w	r8, r3, #32
 800e662:	bfbc      	itt	lt
 800e664:	4632      	movlt	r2, r6
 800e666:	4616      	movlt	r6, r2
 800e668:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e66c:	d005      	beq.n	800e67a <__cvt+0x42>
 800e66e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800e672:	d100      	bne.n	800e676 <__cvt+0x3e>
 800e674:	3401      	adds	r4, #1
 800e676:	2102      	movs	r1, #2
 800e678:	e000      	b.n	800e67c <__cvt+0x44>
 800e67a:	2103      	movs	r1, #3
 800e67c:	ab03      	add	r3, sp, #12
 800e67e:	9301      	str	r3, [sp, #4]
 800e680:	ab02      	add	r3, sp, #8
 800e682:	9300      	str	r3, [sp, #0]
 800e684:	ec47 6b10 	vmov	d0, r6, r7
 800e688:	4653      	mov	r3, sl
 800e68a:	4622      	mov	r2, r4
 800e68c:	f000 fe58 	bl	800f340 <_dtoa_r>
 800e690:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800e694:	4605      	mov	r5, r0
 800e696:	d119      	bne.n	800e6cc <__cvt+0x94>
 800e698:	f019 0f01 	tst.w	r9, #1
 800e69c:	d00e      	beq.n	800e6bc <__cvt+0x84>
 800e69e:	eb00 0904 	add.w	r9, r0, r4
 800e6a2:	2200      	movs	r2, #0
 800e6a4:	2300      	movs	r3, #0
 800e6a6:	4630      	mov	r0, r6
 800e6a8:	4639      	mov	r1, r7
 800e6aa:	f7f2 fa0d 	bl	8000ac8 <__aeabi_dcmpeq>
 800e6ae:	b108      	cbz	r0, 800e6b4 <__cvt+0x7c>
 800e6b0:	f8cd 900c 	str.w	r9, [sp, #12]
 800e6b4:	2230      	movs	r2, #48	@ 0x30
 800e6b6:	9b03      	ldr	r3, [sp, #12]
 800e6b8:	454b      	cmp	r3, r9
 800e6ba:	d31e      	bcc.n	800e6fa <__cvt+0xc2>
 800e6bc:	9b03      	ldr	r3, [sp, #12]
 800e6be:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e6c0:	1b5b      	subs	r3, r3, r5
 800e6c2:	4628      	mov	r0, r5
 800e6c4:	6013      	str	r3, [r2, #0]
 800e6c6:	b004      	add	sp, #16
 800e6c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e6cc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e6d0:	eb00 0904 	add.w	r9, r0, r4
 800e6d4:	d1e5      	bne.n	800e6a2 <__cvt+0x6a>
 800e6d6:	7803      	ldrb	r3, [r0, #0]
 800e6d8:	2b30      	cmp	r3, #48	@ 0x30
 800e6da:	d10a      	bne.n	800e6f2 <__cvt+0xba>
 800e6dc:	2200      	movs	r2, #0
 800e6de:	2300      	movs	r3, #0
 800e6e0:	4630      	mov	r0, r6
 800e6e2:	4639      	mov	r1, r7
 800e6e4:	f7f2 f9f0 	bl	8000ac8 <__aeabi_dcmpeq>
 800e6e8:	b918      	cbnz	r0, 800e6f2 <__cvt+0xba>
 800e6ea:	f1c4 0401 	rsb	r4, r4, #1
 800e6ee:	f8ca 4000 	str.w	r4, [sl]
 800e6f2:	f8da 3000 	ldr.w	r3, [sl]
 800e6f6:	4499      	add	r9, r3
 800e6f8:	e7d3      	b.n	800e6a2 <__cvt+0x6a>
 800e6fa:	1c59      	adds	r1, r3, #1
 800e6fc:	9103      	str	r1, [sp, #12]
 800e6fe:	701a      	strb	r2, [r3, #0]
 800e700:	e7d9      	b.n	800e6b6 <__cvt+0x7e>

0800e702 <__exponent>:
 800e702:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e704:	2900      	cmp	r1, #0
 800e706:	bfba      	itte	lt
 800e708:	4249      	neglt	r1, r1
 800e70a:	232d      	movlt	r3, #45	@ 0x2d
 800e70c:	232b      	movge	r3, #43	@ 0x2b
 800e70e:	2909      	cmp	r1, #9
 800e710:	7002      	strb	r2, [r0, #0]
 800e712:	7043      	strb	r3, [r0, #1]
 800e714:	dd29      	ble.n	800e76a <__exponent+0x68>
 800e716:	f10d 0307 	add.w	r3, sp, #7
 800e71a:	461d      	mov	r5, r3
 800e71c:	270a      	movs	r7, #10
 800e71e:	461a      	mov	r2, r3
 800e720:	fbb1 f6f7 	udiv	r6, r1, r7
 800e724:	fb07 1416 	mls	r4, r7, r6, r1
 800e728:	3430      	adds	r4, #48	@ 0x30
 800e72a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800e72e:	460c      	mov	r4, r1
 800e730:	2c63      	cmp	r4, #99	@ 0x63
 800e732:	f103 33ff 	add.w	r3, r3, #4294967295
 800e736:	4631      	mov	r1, r6
 800e738:	dcf1      	bgt.n	800e71e <__exponent+0x1c>
 800e73a:	3130      	adds	r1, #48	@ 0x30
 800e73c:	1e94      	subs	r4, r2, #2
 800e73e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e742:	1c41      	adds	r1, r0, #1
 800e744:	4623      	mov	r3, r4
 800e746:	42ab      	cmp	r3, r5
 800e748:	d30a      	bcc.n	800e760 <__exponent+0x5e>
 800e74a:	f10d 0309 	add.w	r3, sp, #9
 800e74e:	1a9b      	subs	r3, r3, r2
 800e750:	42ac      	cmp	r4, r5
 800e752:	bf88      	it	hi
 800e754:	2300      	movhi	r3, #0
 800e756:	3302      	adds	r3, #2
 800e758:	4403      	add	r3, r0
 800e75a:	1a18      	subs	r0, r3, r0
 800e75c:	b003      	add	sp, #12
 800e75e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e760:	f813 6b01 	ldrb.w	r6, [r3], #1
 800e764:	f801 6f01 	strb.w	r6, [r1, #1]!
 800e768:	e7ed      	b.n	800e746 <__exponent+0x44>
 800e76a:	2330      	movs	r3, #48	@ 0x30
 800e76c:	3130      	adds	r1, #48	@ 0x30
 800e76e:	7083      	strb	r3, [r0, #2]
 800e770:	70c1      	strb	r1, [r0, #3]
 800e772:	1d03      	adds	r3, r0, #4
 800e774:	e7f1      	b.n	800e75a <__exponent+0x58>
	...

0800e778 <_printf_float>:
 800e778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e77c:	b08d      	sub	sp, #52	@ 0x34
 800e77e:	460c      	mov	r4, r1
 800e780:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800e784:	4616      	mov	r6, r2
 800e786:	461f      	mov	r7, r3
 800e788:	4605      	mov	r5, r0
 800e78a:	f000 fccb 	bl	800f124 <_localeconv_r>
 800e78e:	6803      	ldr	r3, [r0, #0]
 800e790:	9304      	str	r3, [sp, #16]
 800e792:	4618      	mov	r0, r3
 800e794:	f7f1 fd6c 	bl	8000270 <strlen>
 800e798:	2300      	movs	r3, #0
 800e79a:	930a      	str	r3, [sp, #40]	@ 0x28
 800e79c:	f8d8 3000 	ldr.w	r3, [r8]
 800e7a0:	9005      	str	r0, [sp, #20]
 800e7a2:	3307      	adds	r3, #7
 800e7a4:	f023 0307 	bic.w	r3, r3, #7
 800e7a8:	f103 0208 	add.w	r2, r3, #8
 800e7ac:	f894 a018 	ldrb.w	sl, [r4, #24]
 800e7b0:	f8d4 b000 	ldr.w	fp, [r4]
 800e7b4:	f8c8 2000 	str.w	r2, [r8]
 800e7b8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e7bc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800e7c0:	9307      	str	r3, [sp, #28]
 800e7c2:	f8cd 8018 	str.w	r8, [sp, #24]
 800e7c6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800e7ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e7ce:	4b9c      	ldr	r3, [pc, #624]	@ (800ea40 <_printf_float+0x2c8>)
 800e7d0:	f04f 32ff 	mov.w	r2, #4294967295
 800e7d4:	f7f2 f9aa 	bl	8000b2c <__aeabi_dcmpun>
 800e7d8:	bb70      	cbnz	r0, 800e838 <_printf_float+0xc0>
 800e7da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e7de:	4b98      	ldr	r3, [pc, #608]	@ (800ea40 <_printf_float+0x2c8>)
 800e7e0:	f04f 32ff 	mov.w	r2, #4294967295
 800e7e4:	f7f2 f984 	bl	8000af0 <__aeabi_dcmple>
 800e7e8:	bb30      	cbnz	r0, 800e838 <_printf_float+0xc0>
 800e7ea:	2200      	movs	r2, #0
 800e7ec:	2300      	movs	r3, #0
 800e7ee:	4640      	mov	r0, r8
 800e7f0:	4649      	mov	r1, r9
 800e7f2:	f7f2 f973 	bl	8000adc <__aeabi_dcmplt>
 800e7f6:	b110      	cbz	r0, 800e7fe <_printf_float+0x86>
 800e7f8:	232d      	movs	r3, #45	@ 0x2d
 800e7fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e7fe:	4a91      	ldr	r2, [pc, #580]	@ (800ea44 <_printf_float+0x2cc>)
 800e800:	4b91      	ldr	r3, [pc, #580]	@ (800ea48 <_printf_float+0x2d0>)
 800e802:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800e806:	bf94      	ite	ls
 800e808:	4690      	movls	r8, r2
 800e80a:	4698      	movhi	r8, r3
 800e80c:	2303      	movs	r3, #3
 800e80e:	6123      	str	r3, [r4, #16]
 800e810:	f02b 0304 	bic.w	r3, fp, #4
 800e814:	6023      	str	r3, [r4, #0]
 800e816:	f04f 0900 	mov.w	r9, #0
 800e81a:	9700      	str	r7, [sp, #0]
 800e81c:	4633      	mov	r3, r6
 800e81e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800e820:	4621      	mov	r1, r4
 800e822:	4628      	mov	r0, r5
 800e824:	f000 f9d2 	bl	800ebcc <_printf_common>
 800e828:	3001      	adds	r0, #1
 800e82a:	f040 808d 	bne.w	800e948 <_printf_float+0x1d0>
 800e82e:	f04f 30ff 	mov.w	r0, #4294967295
 800e832:	b00d      	add	sp, #52	@ 0x34
 800e834:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e838:	4642      	mov	r2, r8
 800e83a:	464b      	mov	r3, r9
 800e83c:	4640      	mov	r0, r8
 800e83e:	4649      	mov	r1, r9
 800e840:	f7f2 f974 	bl	8000b2c <__aeabi_dcmpun>
 800e844:	b140      	cbz	r0, 800e858 <_printf_float+0xe0>
 800e846:	464b      	mov	r3, r9
 800e848:	2b00      	cmp	r3, #0
 800e84a:	bfbc      	itt	lt
 800e84c:	232d      	movlt	r3, #45	@ 0x2d
 800e84e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800e852:	4a7e      	ldr	r2, [pc, #504]	@ (800ea4c <_printf_float+0x2d4>)
 800e854:	4b7e      	ldr	r3, [pc, #504]	@ (800ea50 <_printf_float+0x2d8>)
 800e856:	e7d4      	b.n	800e802 <_printf_float+0x8a>
 800e858:	6863      	ldr	r3, [r4, #4]
 800e85a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800e85e:	9206      	str	r2, [sp, #24]
 800e860:	1c5a      	adds	r2, r3, #1
 800e862:	d13b      	bne.n	800e8dc <_printf_float+0x164>
 800e864:	2306      	movs	r3, #6
 800e866:	6063      	str	r3, [r4, #4]
 800e868:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800e86c:	2300      	movs	r3, #0
 800e86e:	6022      	str	r2, [r4, #0]
 800e870:	9303      	str	r3, [sp, #12]
 800e872:	ab0a      	add	r3, sp, #40	@ 0x28
 800e874:	e9cd a301 	strd	sl, r3, [sp, #4]
 800e878:	ab09      	add	r3, sp, #36	@ 0x24
 800e87a:	9300      	str	r3, [sp, #0]
 800e87c:	6861      	ldr	r1, [r4, #4]
 800e87e:	ec49 8b10 	vmov	d0, r8, r9
 800e882:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800e886:	4628      	mov	r0, r5
 800e888:	f7ff fed6 	bl	800e638 <__cvt>
 800e88c:	9b06      	ldr	r3, [sp, #24]
 800e88e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e890:	2b47      	cmp	r3, #71	@ 0x47
 800e892:	4680      	mov	r8, r0
 800e894:	d129      	bne.n	800e8ea <_printf_float+0x172>
 800e896:	1cc8      	adds	r0, r1, #3
 800e898:	db02      	blt.n	800e8a0 <_printf_float+0x128>
 800e89a:	6863      	ldr	r3, [r4, #4]
 800e89c:	4299      	cmp	r1, r3
 800e89e:	dd41      	ble.n	800e924 <_printf_float+0x1ac>
 800e8a0:	f1aa 0a02 	sub.w	sl, sl, #2
 800e8a4:	fa5f fa8a 	uxtb.w	sl, sl
 800e8a8:	3901      	subs	r1, #1
 800e8aa:	4652      	mov	r2, sl
 800e8ac:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800e8b0:	9109      	str	r1, [sp, #36]	@ 0x24
 800e8b2:	f7ff ff26 	bl	800e702 <__exponent>
 800e8b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e8b8:	1813      	adds	r3, r2, r0
 800e8ba:	2a01      	cmp	r2, #1
 800e8bc:	4681      	mov	r9, r0
 800e8be:	6123      	str	r3, [r4, #16]
 800e8c0:	dc02      	bgt.n	800e8c8 <_printf_float+0x150>
 800e8c2:	6822      	ldr	r2, [r4, #0]
 800e8c4:	07d2      	lsls	r2, r2, #31
 800e8c6:	d501      	bpl.n	800e8cc <_printf_float+0x154>
 800e8c8:	3301      	adds	r3, #1
 800e8ca:	6123      	str	r3, [r4, #16]
 800e8cc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d0a2      	beq.n	800e81a <_printf_float+0xa2>
 800e8d4:	232d      	movs	r3, #45	@ 0x2d
 800e8d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e8da:	e79e      	b.n	800e81a <_printf_float+0xa2>
 800e8dc:	9a06      	ldr	r2, [sp, #24]
 800e8de:	2a47      	cmp	r2, #71	@ 0x47
 800e8e0:	d1c2      	bne.n	800e868 <_printf_float+0xf0>
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d1c0      	bne.n	800e868 <_printf_float+0xf0>
 800e8e6:	2301      	movs	r3, #1
 800e8e8:	e7bd      	b.n	800e866 <_printf_float+0xee>
 800e8ea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e8ee:	d9db      	bls.n	800e8a8 <_printf_float+0x130>
 800e8f0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800e8f4:	d118      	bne.n	800e928 <_printf_float+0x1b0>
 800e8f6:	2900      	cmp	r1, #0
 800e8f8:	6863      	ldr	r3, [r4, #4]
 800e8fa:	dd0b      	ble.n	800e914 <_printf_float+0x19c>
 800e8fc:	6121      	str	r1, [r4, #16]
 800e8fe:	b913      	cbnz	r3, 800e906 <_printf_float+0x18e>
 800e900:	6822      	ldr	r2, [r4, #0]
 800e902:	07d0      	lsls	r0, r2, #31
 800e904:	d502      	bpl.n	800e90c <_printf_float+0x194>
 800e906:	3301      	adds	r3, #1
 800e908:	440b      	add	r3, r1
 800e90a:	6123      	str	r3, [r4, #16]
 800e90c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800e90e:	f04f 0900 	mov.w	r9, #0
 800e912:	e7db      	b.n	800e8cc <_printf_float+0x154>
 800e914:	b913      	cbnz	r3, 800e91c <_printf_float+0x1a4>
 800e916:	6822      	ldr	r2, [r4, #0]
 800e918:	07d2      	lsls	r2, r2, #31
 800e91a:	d501      	bpl.n	800e920 <_printf_float+0x1a8>
 800e91c:	3302      	adds	r3, #2
 800e91e:	e7f4      	b.n	800e90a <_printf_float+0x192>
 800e920:	2301      	movs	r3, #1
 800e922:	e7f2      	b.n	800e90a <_printf_float+0x192>
 800e924:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800e928:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e92a:	4299      	cmp	r1, r3
 800e92c:	db05      	blt.n	800e93a <_printf_float+0x1c2>
 800e92e:	6823      	ldr	r3, [r4, #0]
 800e930:	6121      	str	r1, [r4, #16]
 800e932:	07d8      	lsls	r0, r3, #31
 800e934:	d5ea      	bpl.n	800e90c <_printf_float+0x194>
 800e936:	1c4b      	adds	r3, r1, #1
 800e938:	e7e7      	b.n	800e90a <_printf_float+0x192>
 800e93a:	2900      	cmp	r1, #0
 800e93c:	bfd4      	ite	le
 800e93e:	f1c1 0202 	rsble	r2, r1, #2
 800e942:	2201      	movgt	r2, #1
 800e944:	4413      	add	r3, r2
 800e946:	e7e0      	b.n	800e90a <_printf_float+0x192>
 800e948:	6823      	ldr	r3, [r4, #0]
 800e94a:	055a      	lsls	r2, r3, #21
 800e94c:	d407      	bmi.n	800e95e <_printf_float+0x1e6>
 800e94e:	6923      	ldr	r3, [r4, #16]
 800e950:	4642      	mov	r2, r8
 800e952:	4631      	mov	r1, r6
 800e954:	4628      	mov	r0, r5
 800e956:	47b8      	blx	r7
 800e958:	3001      	adds	r0, #1
 800e95a:	d12b      	bne.n	800e9b4 <_printf_float+0x23c>
 800e95c:	e767      	b.n	800e82e <_printf_float+0xb6>
 800e95e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e962:	f240 80dd 	bls.w	800eb20 <_printf_float+0x3a8>
 800e966:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e96a:	2200      	movs	r2, #0
 800e96c:	2300      	movs	r3, #0
 800e96e:	f7f2 f8ab 	bl	8000ac8 <__aeabi_dcmpeq>
 800e972:	2800      	cmp	r0, #0
 800e974:	d033      	beq.n	800e9de <_printf_float+0x266>
 800e976:	4a37      	ldr	r2, [pc, #220]	@ (800ea54 <_printf_float+0x2dc>)
 800e978:	2301      	movs	r3, #1
 800e97a:	4631      	mov	r1, r6
 800e97c:	4628      	mov	r0, r5
 800e97e:	47b8      	blx	r7
 800e980:	3001      	adds	r0, #1
 800e982:	f43f af54 	beq.w	800e82e <_printf_float+0xb6>
 800e986:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800e98a:	4543      	cmp	r3, r8
 800e98c:	db02      	blt.n	800e994 <_printf_float+0x21c>
 800e98e:	6823      	ldr	r3, [r4, #0]
 800e990:	07d8      	lsls	r0, r3, #31
 800e992:	d50f      	bpl.n	800e9b4 <_printf_float+0x23c>
 800e994:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e998:	4631      	mov	r1, r6
 800e99a:	4628      	mov	r0, r5
 800e99c:	47b8      	blx	r7
 800e99e:	3001      	adds	r0, #1
 800e9a0:	f43f af45 	beq.w	800e82e <_printf_float+0xb6>
 800e9a4:	f04f 0900 	mov.w	r9, #0
 800e9a8:	f108 38ff 	add.w	r8, r8, #4294967295
 800e9ac:	f104 0a1a 	add.w	sl, r4, #26
 800e9b0:	45c8      	cmp	r8, r9
 800e9b2:	dc09      	bgt.n	800e9c8 <_printf_float+0x250>
 800e9b4:	6823      	ldr	r3, [r4, #0]
 800e9b6:	079b      	lsls	r3, r3, #30
 800e9b8:	f100 8103 	bmi.w	800ebc2 <_printf_float+0x44a>
 800e9bc:	68e0      	ldr	r0, [r4, #12]
 800e9be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e9c0:	4298      	cmp	r0, r3
 800e9c2:	bfb8      	it	lt
 800e9c4:	4618      	movlt	r0, r3
 800e9c6:	e734      	b.n	800e832 <_printf_float+0xba>
 800e9c8:	2301      	movs	r3, #1
 800e9ca:	4652      	mov	r2, sl
 800e9cc:	4631      	mov	r1, r6
 800e9ce:	4628      	mov	r0, r5
 800e9d0:	47b8      	blx	r7
 800e9d2:	3001      	adds	r0, #1
 800e9d4:	f43f af2b 	beq.w	800e82e <_printf_float+0xb6>
 800e9d8:	f109 0901 	add.w	r9, r9, #1
 800e9dc:	e7e8      	b.n	800e9b0 <_printf_float+0x238>
 800e9de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	dc39      	bgt.n	800ea58 <_printf_float+0x2e0>
 800e9e4:	4a1b      	ldr	r2, [pc, #108]	@ (800ea54 <_printf_float+0x2dc>)
 800e9e6:	2301      	movs	r3, #1
 800e9e8:	4631      	mov	r1, r6
 800e9ea:	4628      	mov	r0, r5
 800e9ec:	47b8      	blx	r7
 800e9ee:	3001      	adds	r0, #1
 800e9f0:	f43f af1d 	beq.w	800e82e <_printf_float+0xb6>
 800e9f4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800e9f8:	ea59 0303 	orrs.w	r3, r9, r3
 800e9fc:	d102      	bne.n	800ea04 <_printf_float+0x28c>
 800e9fe:	6823      	ldr	r3, [r4, #0]
 800ea00:	07d9      	lsls	r1, r3, #31
 800ea02:	d5d7      	bpl.n	800e9b4 <_printf_float+0x23c>
 800ea04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ea08:	4631      	mov	r1, r6
 800ea0a:	4628      	mov	r0, r5
 800ea0c:	47b8      	blx	r7
 800ea0e:	3001      	adds	r0, #1
 800ea10:	f43f af0d 	beq.w	800e82e <_printf_float+0xb6>
 800ea14:	f04f 0a00 	mov.w	sl, #0
 800ea18:	f104 0b1a 	add.w	fp, r4, #26
 800ea1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea1e:	425b      	negs	r3, r3
 800ea20:	4553      	cmp	r3, sl
 800ea22:	dc01      	bgt.n	800ea28 <_printf_float+0x2b0>
 800ea24:	464b      	mov	r3, r9
 800ea26:	e793      	b.n	800e950 <_printf_float+0x1d8>
 800ea28:	2301      	movs	r3, #1
 800ea2a:	465a      	mov	r2, fp
 800ea2c:	4631      	mov	r1, r6
 800ea2e:	4628      	mov	r0, r5
 800ea30:	47b8      	blx	r7
 800ea32:	3001      	adds	r0, #1
 800ea34:	f43f aefb 	beq.w	800e82e <_printf_float+0xb6>
 800ea38:	f10a 0a01 	add.w	sl, sl, #1
 800ea3c:	e7ee      	b.n	800ea1c <_printf_float+0x2a4>
 800ea3e:	bf00      	nop
 800ea40:	7fefffff 	.word	0x7fefffff
 800ea44:	08013670 	.word	0x08013670
 800ea48:	08013674 	.word	0x08013674
 800ea4c:	08013678 	.word	0x08013678
 800ea50:	0801367c 	.word	0x0801367c
 800ea54:	08013680 	.word	0x08013680
 800ea58:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ea5a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ea5e:	4553      	cmp	r3, sl
 800ea60:	bfa8      	it	ge
 800ea62:	4653      	movge	r3, sl
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	4699      	mov	r9, r3
 800ea68:	dc36      	bgt.n	800ead8 <_printf_float+0x360>
 800ea6a:	f04f 0b00 	mov.w	fp, #0
 800ea6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ea72:	f104 021a 	add.w	r2, r4, #26
 800ea76:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ea78:	9306      	str	r3, [sp, #24]
 800ea7a:	eba3 0309 	sub.w	r3, r3, r9
 800ea7e:	455b      	cmp	r3, fp
 800ea80:	dc31      	bgt.n	800eae6 <_printf_float+0x36e>
 800ea82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea84:	459a      	cmp	sl, r3
 800ea86:	dc3a      	bgt.n	800eafe <_printf_float+0x386>
 800ea88:	6823      	ldr	r3, [r4, #0]
 800ea8a:	07da      	lsls	r2, r3, #31
 800ea8c:	d437      	bmi.n	800eafe <_printf_float+0x386>
 800ea8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea90:	ebaa 0903 	sub.w	r9, sl, r3
 800ea94:	9b06      	ldr	r3, [sp, #24]
 800ea96:	ebaa 0303 	sub.w	r3, sl, r3
 800ea9a:	4599      	cmp	r9, r3
 800ea9c:	bfa8      	it	ge
 800ea9e:	4699      	movge	r9, r3
 800eaa0:	f1b9 0f00 	cmp.w	r9, #0
 800eaa4:	dc33      	bgt.n	800eb0e <_printf_float+0x396>
 800eaa6:	f04f 0800 	mov.w	r8, #0
 800eaaa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800eaae:	f104 0b1a 	add.w	fp, r4, #26
 800eab2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eab4:	ebaa 0303 	sub.w	r3, sl, r3
 800eab8:	eba3 0309 	sub.w	r3, r3, r9
 800eabc:	4543      	cmp	r3, r8
 800eabe:	f77f af79 	ble.w	800e9b4 <_printf_float+0x23c>
 800eac2:	2301      	movs	r3, #1
 800eac4:	465a      	mov	r2, fp
 800eac6:	4631      	mov	r1, r6
 800eac8:	4628      	mov	r0, r5
 800eaca:	47b8      	blx	r7
 800eacc:	3001      	adds	r0, #1
 800eace:	f43f aeae 	beq.w	800e82e <_printf_float+0xb6>
 800ead2:	f108 0801 	add.w	r8, r8, #1
 800ead6:	e7ec      	b.n	800eab2 <_printf_float+0x33a>
 800ead8:	4642      	mov	r2, r8
 800eada:	4631      	mov	r1, r6
 800eadc:	4628      	mov	r0, r5
 800eade:	47b8      	blx	r7
 800eae0:	3001      	adds	r0, #1
 800eae2:	d1c2      	bne.n	800ea6a <_printf_float+0x2f2>
 800eae4:	e6a3      	b.n	800e82e <_printf_float+0xb6>
 800eae6:	2301      	movs	r3, #1
 800eae8:	4631      	mov	r1, r6
 800eaea:	4628      	mov	r0, r5
 800eaec:	9206      	str	r2, [sp, #24]
 800eaee:	47b8      	blx	r7
 800eaf0:	3001      	adds	r0, #1
 800eaf2:	f43f ae9c 	beq.w	800e82e <_printf_float+0xb6>
 800eaf6:	9a06      	ldr	r2, [sp, #24]
 800eaf8:	f10b 0b01 	add.w	fp, fp, #1
 800eafc:	e7bb      	b.n	800ea76 <_printf_float+0x2fe>
 800eafe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800eb02:	4631      	mov	r1, r6
 800eb04:	4628      	mov	r0, r5
 800eb06:	47b8      	blx	r7
 800eb08:	3001      	adds	r0, #1
 800eb0a:	d1c0      	bne.n	800ea8e <_printf_float+0x316>
 800eb0c:	e68f      	b.n	800e82e <_printf_float+0xb6>
 800eb0e:	9a06      	ldr	r2, [sp, #24]
 800eb10:	464b      	mov	r3, r9
 800eb12:	4442      	add	r2, r8
 800eb14:	4631      	mov	r1, r6
 800eb16:	4628      	mov	r0, r5
 800eb18:	47b8      	blx	r7
 800eb1a:	3001      	adds	r0, #1
 800eb1c:	d1c3      	bne.n	800eaa6 <_printf_float+0x32e>
 800eb1e:	e686      	b.n	800e82e <_printf_float+0xb6>
 800eb20:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800eb24:	f1ba 0f01 	cmp.w	sl, #1
 800eb28:	dc01      	bgt.n	800eb2e <_printf_float+0x3b6>
 800eb2a:	07db      	lsls	r3, r3, #31
 800eb2c:	d536      	bpl.n	800eb9c <_printf_float+0x424>
 800eb2e:	2301      	movs	r3, #1
 800eb30:	4642      	mov	r2, r8
 800eb32:	4631      	mov	r1, r6
 800eb34:	4628      	mov	r0, r5
 800eb36:	47b8      	blx	r7
 800eb38:	3001      	adds	r0, #1
 800eb3a:	f43f ae78 	beq.w	800e82e <_printf_float+0xb6>
 800eb3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800eb42:	4631      	mov	r1, r6
 800eb44:	4628      	mov	r0, r5
 800eb46:	47b8      	blx	r7
 800eb48:	3001      	adds	r0, #1
 800eb4a:	f43f ae70 	beq.w	800e82e <_printf_float+0xb6>
 800eb4e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800eb52:	2200      	movs	r2, #0
 800eb54:	2300      	movs	r3, #0
 800eb56:	f10a 3aff 	add.w	sl, sl, #4294967295
 800eb5a:	f7f1 ffb5 	bl	8000ac8 <__aeabi_dcmpeq>
 800eb5e:	b9c0      	cbnz	r0, 800eb92 <_printf_float+0x41a>
 800eb60:	4653      	mov	r3, sl
 800eb62:	f108 0201 	add.w	r2, r8, #1
 800eb66:	4631      	mov	r1, r6
 800eb68:	4628      	mov	r0, r5
 800eb6a:	47b8      	blx	r7
 800eb6c:	3001      	adds	r0, #1
 800eb6e:	d10c      	bne.n	800eb8a <_printf_float+0x412>
 800eb70:	e65d      	b.n	800e82e <_printf_float+0xb6>
 800eb72:	2301      	movs	r3, #1
 800eb74:	465a      	mov	r2, fp
 800eb76:	4631      	mov	r1, r6
 800eb78:	4628      	mov	r0, r5
 800eb7a:	47b8      	blx	r7
 800eb7c:	3001      	adds	r0, #1
 800eb7e:	f43f ae56 	beq.w	800e82e <_printf_float+0xb6>
 800eb82:	f108 0801 	add.w	r8, r8, #1
 800eb86:	45d0      	cmp	r8, sl
 800eb88:	dbf3      	blt.n	800eb72 <_printf_float+0x3fa>
 800eb8a:	464b      	mov	r3, r9
 800eb8c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800eb90:	e6df      	b.n	800e952 <_printf_float+0x1da>
 800eb92:	f04f 0800 	mov.w	r8, #0
 800eb96:	f104 0b1a 	add.w	fp, r4, #26
 800eb9a:	e7f4      	b.n	800eb86 <_printf_float+0x40e>
 800eb9c:	2301      	movs	r3, #1
 800eb9e:	4642      	mov	r2, r8
 800eba0:	e7e1      	b.n	800eb66 <_printf_float+0x3ee>
 800eba2:	2301      	movs	r3, #1
 800eba4:	464a      	mov	r2, r9
 800eba6:	4631      	mov	r1, r6
 800eba8:	4628      	mov	r0, r5
 800ebaa:	47b8      	blx	r7
 800ebac:	3001      	adds	r0, #1
 800ebae:	f43f ae3e 	beq.w	800e82e <_printf_float+0xb6>
 800ebb2:	f108 0801 	add.w	r8, r8, #1
 800ebb6:	68e3      	ldr	r3, [r4, #12]
 800ebb8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ebba:	1a5b      	subs	r3, r3, r1
 800ebbc:	4543      	cmp	r3, r8
 800ebbe:	dcf0      	bgt.n	800eba2 <_printf_float+0x42a>
 800ebc0:	e6fc      	b.n	800e9bc <_printf_float+0x244>
 800ebc2:	f04f 0800 	mov.w	r8, #0
 800ebc6:	f104 0919 	add.w	r9, r4, #25
 800ebca:	e7f4      	b.n	800ebb6 <_printf_float+0x43e>

0800ebcc <_printf_common>:
 800ebcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ebd0:	4616      	mov	r6, r2
 800ebd2:	4698      	mov	r8, r3
 800ebd4:	688a      	ldr	r2, [r1, #8]
 800ebd6:	690b      	ldr	r3, [r1, #16]
 800ebd8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ebdc:	4293      	cmp	r3, r2
 800ebde:	bfb8      	it	lt
 800ebe0:	4613      	movlt	r3, r2
 800ebe2:	6033      	str	r3, [r6, #0]
 800ebe4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ebe8:	4607      	mov	r7, r0
 800ebea:	460c      	mov	r4, r1
 800ebec:	b10a      	cbz	r2, 800ebf2 <_printf_common+0x26>
 800ebee:	3301      	adds	r3, #1
 800ebf0:	6033      	str	r3, [r6, #0]
 800ebf2:	6823      	ldr	r3, [r4, #0]
 800ebf4:	0699      	lsls	r1, r3, #26
 800ebf6:	bf42      	ittt	mi
 800ebf8:	6833      	ldrmi	r3, [r6, #0]
 800ebfa:	3302      	addmi	r3, #2
 800ebfc:	6033      	strmi	r3, [r6, #0]
 800ebfe:	6825      	ldr	r5, [r4, #0]
 800ec00:	f015 0506 	ands.w	r5, r5, #6
 800ec04:	d106      	bne.n	800ec14 <_printf_common+0x48>
 800ec06:	f104 0a19 	add.w	sl, r4, #25
 800ec0a:	68e3      	ldr	r3, [r4, #12]
 800ec0c:	6832      	ldr	r2, [r6, #0]
 800ec0e:	1a9b      	subs	r3, r3, r2
 800ec10:	42ab      	cmp	r3, r5
 800ec12:	dc26      	bgt.n	800ec62 <_printf_common+0x96>
 800ec14:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ec18:	6822      	ldr	r2, [r4, #0]
 800ec1a:	3b00      	subs	r3, #0
 800ec1c:	bf18      	it	ne
 800ec1e:	2301      	movne	r3, #1
 800ec20:	0692      	lsls	r2, r2, #26
 800ec22:	d42b      	bmi.n	800ec7c <_printf_common+0xb0>
 800ec24:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ec28:	4641      	mov	r1, r8
 800ec2a:	4638      	mov	r0, r7
 800ec2c:	47c8      	blx	r9
 800ec2e:	3001      	adds	r0, #1
 800ec30:	d01e      	beq.n	800ec70 <_printf_common+0xa4>
 800ec32:	6823      	ldr	r3, [r4, #0]
 800ec34:	6922      	ldr	r2, [r4, #16]
 800ec36:	f003 0306 	and.w	r3, r3, #6
 800ec3a:	2b04      	cmp	r3, #4
 800ec3c:	bf02      	ittt	eq
 800ec3e:	68e5      	ldreq	r5, [r4, #12]
 800ec40:	6833      	ldreq	r3, [r6, #0]
 800ec42:	1aed      	subeq	r5, r5, r3
 800ec44:	68a3      	ldr	r3, [r4, #8]
 800ec46:	bf0c      	ite	eq
 800ec48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ec4c:	2500      	movne	r5, #0
 800ec4e:	4293      	cmp	r3, r2
 800ec50:	bfc4      	itt	gt
 800ec52:	1a9b      	subgt	r3, r3, r2
 800ec54:	18ed      	addgt	r5, r5, r3
 800ec56:	2600      	movs	r6, #0
 800ec58:	341a      	adds	r4, #26
 800ec5a:	42b5      	cmp	r5, r6
 800ec5c:	d11a      	bne.n	800ec94 <_printf_common+0xc8>
 800ec5e:	2000      	movs	r0, #0
 800ec60:	e008      	b.n	800ec74 <_printf_common+0xa8>
 800ec62:	2301      	movs	r3, #1
 800ec64:	4652      	mov	r2, sl
 800ec66:	4641      	mov	r1, r8
 800ec68:	4638      	mov	r0, r7
 800ec6a:	47c8      	blx	r9
 800ec6c:	3001      	adds	r0, #1
 800ec6e:	d103      	bne.n	800ec78 <_printf_common+0xac>
 800ec70:	f04f 30ff 	mov.w	r0, #4294967295
 800ec74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec78:	3501      	adds	r5, #1
 800ec7a:	e7c6      	b.n	800ec0a <_printf_common+0x3e>
 800ec7c:	18e1      	adds	r1, r4, r3
 800ec7e:	1c5a      	adds	r2, r3, #1
 800ec80:	2030      	movs	r0, #48	@ 0x30
 800ec82:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ec86:	4422      	add	r2, r4
 800ec88:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ec8c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ec90:	3302      	adds	r3, #2
 800ec92:	e7c7      	b.n	800ec24 <_printf_common+0x58>
 800ec94:	2301      	movs	r3, #1
 800ec96:	4622      	mov	r2, r4
 800ec98:	4641      	mov	r1, r8
 800ec9a:	4638      	mov	r0, r7
 800ec9c:	47c8      	blx	r9
 800ec9e:	3001      	adds	r0, #1
 800eca0:	d0e6      	beq.n	800ec70 <_printf_common+0xa4>
 800eca2:	3601      	adds	r6, #1
 800eca4:	e7d9      	b.n	800ec5a <_printf_common+0x8e>
	...

0800eca8 <_printf_i>:
 800eca8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ecac:	7e0f      	ldrb	r7, [r1, #24]
 800ecae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ecb0:	2f78      	cmp	r7, #120	@ 0x78
 800ecb2:	4691      	mov	r9, r2
 800ecb4:	4680      	mov	r8, r0
 800ecb6:	460c      	mov	r4, r1
 800ecb8:	469a      	mov	sl, r3
 800ecba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ecbe:	d807      	bhi.n	800ecd0 <_printf_i+0x28>
 800ecc0:	2f62      	cmp	r7, #98	@ 0x62
 800ecc2:	d80a      	bhi.n	800ecda <_printf_i+0x32>
 800ecc4:	2f00      	cmp	r7, #0
 800ecc6:	f000 80d2 	beq.w	800ee6e <_printf_i+0x1c6>
 800ecca:	2f58      	cmp	r7, #88	@ 0x58
 800eccc:	f000 80b9 	beq.w	800ee42 <_printf_i+0x19a>
 800ecd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ecd4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ecd8:	e03a      	b.n	800ed50 <_printf_i+0xa8>
 800ecda:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ecde:	2b15      	cmp	r3, #21
 800ece0:	d8f6      	bhi.n	800ecd0 <_printf_i+0x28>
 800ece2:	a101      	add	r1, pc, #4	@ (adr r1, 800ece8 <_printf_i+0x40>)
 800ece4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ece8:	0800ed41 	.word	0x0800ed41
 800ecec:	0800ed55 	.word	0x0800ed55
 800ecf0:	0800ecd1 	.word	0x0800ecd1
 800ecf4:	0800ecd1 	.word	0x0800ecd1
 800ecf8:	0800ecd1 	.word	0x0800ecd1
 800ecfc:	0800ecd1 	.word	0x0800ecd1
 800ed00:	0800ed55 	.word	0x0800ed55
 800ed04:	0800ecd1 	.word	0x0800ecd1
 800ed08:	0800ecd1 	.word	0x0800ecd1
 800ed0c:	0800ecd1 	.word	0x0800ecd1
 800ed10:	0800ecd1 	.word	0x0800ecd1
 800ed14:	0800ee55 	.word	0x0800ee55
 800ed18:	0800ed7f 	.word	0x0800ed7f
 800ed1c:	0800ee0f 	.word	0x0800ee0f
 800ed20:	0800ecd1 	.word	0x0800ecd1
 800ed24:	0800ecd1 	.word	0x0800ecd1
 800ed28:	0800ee77 	.word	0x0800ee77
 800ed2c:	0800ecd1 	.word	0x0800ecd1
 800ed30:	0800ed7f 	.word	0x0800ed7f
 800ed34:	0800ecd1 	.word	0x0800ecd1
 800ed38:	0800ecd1 	.word	0x0800ecd1
 800ed3c:	0800ee17 	.word	0x0800ee17
 800ed40:	6833      	ldr	r3, [r6, #0]
 800ed42:	1d1a      	adds	r2, r3, #4
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	6032      	str	r2, [r6, #0]
 800ed48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ed4c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ed50:	2301      	movs	r3, #1
 800ed52:	e09d      	b.n	800ee90 <_printf_i+0x1e8>
 800ed54:	6833      	ldr	r3, [r6, #0]
 800ed56:	6820      	ldr	r0, [r4, #0]
 800ed58:	1d19      	adds	r1, r3, #4
 800ed5a:	6031      	str	r1, [r6, #0]
 800ed5c:	0606      	lsls	r6, r0, #24
 800ed5e:	d501      	bpl.n	800ed64 <_printf_i+0xbc>
 800ed60:	681d      	ldr	r5, [r3, #0]
 800ed62:	e003      	b.n	800ed6c <_printf_i+0xc4>
 800ed64:	0645      	lsls	r5, r0, #25
 800ed66:	d5fb      	bpl.n	800ed60 <_printf_i+0xb8>
 800ed68:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ed6c:	2d00      	cmp	r5, #0
 800ed6e:	da03      	bge.n	800ed78 <_printf_i+0xd0>
 800ed70:	232d      	movs	r3, #45	@ 0x2d
 800ed72:	426d      	negs	r5, r5
 800ed74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ed78:	4859      	ldr	r0, [pc, #356]	@ (800eee0 <_printf_i+0x238>)
 800ed7a:	230a      	movs	r3, #10
 800ed7c:	e011      	b.n	800eda2 <_printf_i+0xfa>
 800ed7e:	6821      	ldr	r1, [r4, #0]
 800ed80:	6833      	ldr	r3, [r6, #0]
 800ed82:	0608      	lsls	r0, r1, #24
 800ed84:	f853 5b04 	ldr.w	r5, [r3], #4
 800ed88:	d402      	bmi.n	800ed90 <_printf_i+0xe8>
 800ed8a:	0649      	lsls	r1, r1, #25
 800ed8c:	bf48      	it	mi
 800ed8e:	b2ad      	uxthmi	r5, r5
 800ed90:	2f6f      	cmp	r7, #111	@ 0x6f
 800ed92:	4853      	ldr	r0, [pc, #332]	@ (800eee0 <_printf_i+0x238>)
 800ed94:	6033      	str	r3, [r6, #0]
 800ed96:	bf14      	ite	ne
 800ed98:	230a      	movne	r3, #10
 800ed9a:	2308      	moveq	r3, #8
 800ed9c:	2100      	movs	r1, #0
 800ed9e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800eda2:	6866      	ldr	r6, [r4, #4]
 800eda4:	60a6      	str	r6, [r4, #8]
 800eda6:	2e00      	cmp	r6, #0
 800eda8:	bfa2      	ittt	ge
 800edaa:	6821      	ldrge	r1, [r4, #0]
 800edac:	f021 0104 	bicge.w	r1, r1, #4
 800edb0:	6021      	strge	r1, [r4, #0]
 800edb2:	b90d      	cbnz	r5, 800edb8 <_printf_i+0x110>
 800edb4:	2e00      	cmp	r6, #0
 800edb6:	d04b      	beq.n	800ee50 <_printf_i+0x1a8>
 800edb8:	4616      	mov	r6, r2
 800edba:	fbb5 f1f3 	udiv	r1, r5, r3
 800edbe:	fb03 5711 	mls	r7, r3, r1, r5
 800edc2:	5dc7      	ldrb	r7, [r0, r7]
 800edc4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800edc8:	462f      	mov	r7, r5
 800edca:	42bb      	cmp	r3, r7
 800edcc:	460d      	mov	r5, r1
 800edce:	d9f4      	bls.n	800edba <_printf_i+0x112>
 800edd0:	2b08      	cmp	r3, #8
 800edd2:	d10b      	bne.n	800edec <_printf_i+0x144>
 800edd4:	6823      	ldr	r3, [r4, #0]
 800edd6:	07df      	lsls	r7, r3, #31
 800edd8:	d508      	bpl.n	800edec <_printf_i+0x144>
 800edda:	6923      	ldr	r3, [r4, #16]
 800eddc:	6861      	ldr	r1, [r4, #4]
 800edde:	4299      	cmp	r1, r3
 800ede0:	bfde      	ittt	le
 800ede2:	2330      	movle	r3, #48	@ 0x30
 800ede4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ede8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800edec:	1b92      	subs	r2, r2, r6
 800edee:	6122      	str	r2, [r4, #16]
 800edf0:	f8cd a000 	str.w	sl, [sp]
 800edf4:	464b      	mov	r3, r9
 800edf6:	aa03      	add	r2, sp, #12
 800edf8:	4621      	mov	r1, r4
 800edfa:	4640      	mov	r0, r8
 800edfc:	f7ff fee6 	bl	800ebcc <_printf_common>
 800ee00:	3001      	adds	r0, #1
 800ee02:	d14a      	bne.n	800ee9a <_printf_i+0x1f2>
 800ee04:	f04f 30ff 	mov.w	r0, #4294967295
 800ee08:	b004      	add	sp, #16
 800ee0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee0e:	6823      	ldr	r3, [r4, #0]
 800ee10:	f043 0320 	orr.w	r3, r3, #32
 800ee14:	6023      	str	r3, [r4, #0]
 800ee16:	4833      	ldr	r0, [pc, #204]	@ (800eee4 <_printf_i+0x23c>)
 800ee18:	2778      	movs	r7, #120	@ 0x78
 800ee1a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ee1e:	6823      	ldr	r3, [r4, #0]
 800ee20:	6831      	ldr	r1, [r6, #0]
 800ee22:	061f      	lsls	r7, r3, #24
 800ee24:	f851 5b04 	ldr.w	r5, [r1], #4
 800ee28:	d402      	bmi.n	800ee30 <_printf_i+0x188>
 800ee2a:	065f      	lsls	r7, r3, #25
 800ee2c:	bf48      	it	mi
 800ee2e:	b2ad      	uxthmi	r5, r5
 800ee30:	6031      	str	r1, [r6, #0]
 800ee32:	07d9      	lsls	r1, r3, #31
 800ee34:	bf44      	itt	mi
 800ee36:	f043 0320 	orrmi.w	r3, r3, #32
 800ee3a:	6023      	strmi	r3, [r4, #0]
 800ee3c:	b11d      	cbz	r5, 800ee46 <_printf_i+0x19e>
 800ee3e:	2310      	movs	r3, #16
 800ee40:	e7ac      	b.n	800ed9c <_printf_i+0xf4>
 800ee42:	4827      	ldr	r0, [pc, #156]	@ (800eee0 <_printf_i+0x238>)
 800ee44:	e7e9      	b.n	800ee1a <_printf_i+0x172>
 800ee46:	6823      	ldr	r3, [r4, #0]
 800ee48:	f023 0320 	bic.w	r3, r3, #32
 800ee4c:	6023      	str	r3, [r4, #0]
 800ee4e:	e7f6      	b.n	800ee3e <_printf_i+0x196>
 800ee50:	4616      	mov	r6, r2
 800ee52:	e7bd      	b.n	800edd0 <_printf_i+0x128>
 800ee54:	6833      	ldr	r3, [r6, #0]
 800ee56:	6825      	ldr	r5, [r4, #0]
 800ee58:	6961      	ldr	r1, [r4, #20]
 800ee5a:	1d18      	adds	r0, r3, #4
 800ee5c:	6030      	str	r0, [r6, #0]
 800ee5e:	062e      	lsls	r6, r5, #24
 800ee60:	681b      	ldr	r3, [r3, #0]
 800ee62:	d501      	bpl.n	800ee68 <_printf_i+0x1c0>
 800ee64:	6019      	str	r1, [r3, #0]
 800ee66:	e002      	b.n	800ee6e <_printf_i+0x1c6>
 800ee68:	0668      	lsls	r0, r5, #25
 800ee6a:	d5fb      	bpl.n	800ee64 <_printf_i+0x1bc>
 800ee6c:	8019      	strh	r1, [r3, #0]
 800ee6e:	2300      	movs	r3, #0
 800ee70:	6123      	str	r3, [r4, #16]
 800ee72:	4616      	mov	r6, r2
 800ee74:	e7bc      	b.n	800edf0 <_printf_i+0x148>
 800ee76:	6833      	ldr	r3, [r6, #0]
 800ee78:	1d1a      	adds	r2, r3, #4
 800ee7a:	6032      	str	r2, [r6, #0]
 800ee7c:	681e      	ldr	r6, [r3, #0]
 800ee7e:	6862      	ldr	r2, [r4, #4]
 800ee80:	2100      	movs	r1, #0
 800ee82:	4630      	mov	r0, r6
 800ee84:	f7f1 f9a4 	bl	80001d0 <memchr>
 800ee88:	b108      	cbz	r0, 800ee8e <_printf_i+0x1e6>
 800ee8a:	1b80      	subs	r0, r0, r6
 800ee8c:	6060      	str	r0, [r4, #4]
 800ee8e:	6863      	ldr	r3, [r4, #4]
 800ee90:	6123      	str	r3, [r4, #16]
 800ee92:	2300      	movs	r3, #0
 800ee94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ee98:	e7aa      	b.n	800edf0 <_printf_i+0x148>
 800ee9a:	6923      	ldr	r3, [r4, #16]
 800ee9c:	4632      	mov	r2, r6
 800ee9e:	4649      	mov	r1, r9
 800eea0:	4640      	mov	r0, r8
 800eea2:	47d0      	blx	sl
 800eea4:	3001      	adds	r0, #1
 800eea6:	d0ad      	beq.n	800ee04 <_printf_i+0x15c>
 800eea8:	6823      	ldr	r3, [r4, #0]
 800eeaa:	079b      	lsls	r3, r3, #30
 800eeac:	d413      	bmi.n	800eed6 <_printf_i+0x22e>
 800eeae:	68e0      	ldr	r0, [r4, #12]
 800eeb0:	9b03      	ldr	r3, [sp, #12]
 800eeb2:	4298      	cmp	r0, r3
 800eeb4:	bfb8      	it	lt
 800eeb6:	4618      	movlt	r0, r3
 800eeb8:	e7a6      	b.n	800ee08 <_printf_i+0x160>
 800eeba:	2301      	movs	r3, #1
 800eebc:	4632      	mov	r2, r6
 800eebe:	4649      	mov	r1, r9
 800eec0:	4640      	mov	r0, r8
 800eec2:	47d0      	blx	sl
 800eec4:	3001      	adds	r0, #1
 800eec6:	d09d      	beq.n	800ee04 <_printf_i+0x15c>
 800eec8:	3501      	adds	r5, #1
 800eeca:	68e3      	ldr	r3, [r4, #12]
 800eecc:	9903      	ldr	r1, [sp, #12]
 800eece:	1a5b      	subs	r3, r3, r1
 800eed0:	42ab      	cmp	r3, r5
 800eed2:	dcf2      	bgt.n	800eeba <_printf_i+0x212>
 800eed4:	e7eb      	b.n	800eeae <_printf_i+0x206>
 800eed6:	2500      	movs	r5, #0
 800eed8:	f104 0619 	add.w	r6, r4, #25
 800eedc:	e7f5      	b.n	800eeca <_printf_i+0x222>
 800eede:	bf00      	nop
 800eee0:	08013682 	.word	0x08013682
 800eee4:	08013693 	.word	0x08013693

0800eee8 <std>:
 800eee8:	2300      	movs	r3, #0
 800eeea:	b510      	push	{r4, lr}
 800eeec:	4604      	mov	r4, r0
 800eeee:	e9c0 3300 	strd	r3, r3, [r0]
 800eef2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800eef6:	6083      	str	r3, [r0, #8]
 800eef8:	8181      	strh	r1, [r0, #12]
 800eefa:	6643      	str	r3, [r0, #100]	@ 0x64
 800eefc:	81c2      	strh	r2, [r0, #14]
 800eefe:	6183      	str	r3, [r0, #24]
 800ef00:	4619      	mov	r1, r3
 800ef02:	2208      	movs	r2, #8
 800ef04:	305c      	adds	r0, #92	@ 0x5c
 800ef06:	f000 f904 	bl	800f112 <memset>
 800ef0a:	4b0d      	ldr	r3, [pc, #52]	@ (800ef40 <std+0x58>)
 800ef0c:	6263      	str	r3, [r4, #36]	@ 0x24
 800ef0e:	4b0d      	ldr	r3, [pc, #52]	@ (800ef44 <std+0x5c>)
 800ef10:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ef12:	4b0d      	ldr	r3, [pc, #52]	@ (800ef48 <std+0x60>)
 800ef14:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ef16:	4b0d      	ldr	r3, [pc, #52]	@ (800ef4c <std+0x64>)
 800ef18:	6323      	str	r3, [r4, #48]	@ 0x30
 800ef1a:	4b0d      	ldr	r3, [pc, #52]	@ (800ef50 <std+0x68>)
 800ef1c:	6224      	str	r4, [r4, #32]
 800ef1e:	429c      	cmp	r4, r3
 800ef20:	d006      	beq.n	800ef30 <std+0x48>
 800ef22:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ef26:	4294      	cmp	r4, r2
 800ef28:	d002      	beq.n	800ef30 <std+0x48>
 800ef2a:	33d0      	adds	r3, #208	@ 0xd0
 800ef2c:	429c      	cmp	r4, r3
 800ef2e:	d105      	bne.n	800ef3c <std+0x54>
 800ef30:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ef34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ef38:	f000 b968 	b.w	800f20c <__retarget_lock_init_recursive>
 800ef3c:	bd10      	pop	{r4, pc}
 800ef3e:	bf00      	nop
 800ef40:	0800f06d 	.word	0x0800f06d
 800ef44:	0800f08f 	.word	0x0800f08f
 800ef48:	0800f0c7 	.word	0x0800f0c7
 800ef4c:	0800f0eb 	.word	0x0800f0eb
 800ef50:	20005d6c 	.word	0x20005d6c

0800ef54 <stdio_exit_handler>:
 800ef54:	4a02      	ldr	r2, [pc, #8]	@ (800ef60 <stdio_exit_handler+0xc>)
 800ef56:	4903      	ldr	r1, [pc, #12]	@ (800ef64 <stdio_exit_handler+0x10>)
 800ef58:	4803      	ldr	r0, [pc, #12]	@ (800ef68 <stdio_exit_handler+0x14>)
 800ef5a:	f000 b869 	b.w	800f030 <_fwalk_sglue>
 800ef5e:	bf00      	nop
 800ef60:	2000029c 	.word	0x2000029c
 800ef64:	080108d5 	.word	0x080108d5
 800ef68:	200002ac 	.word	0x200002ac

0800ef6c <cleanup_stdio>:
 800ef6c:	6841      	ldr	r1, [r0, #4]
 800ef6e:	4b0c      	ldr	r3, [pc, #48]	@ (800efa0 <cleanup_stdio+0x34>)
 800ef70:	4299      	cmp	r1, r3
 800ef72:	b510      	push	{r4, lr}
 800ef74:	4604      	mov	r4, r0
 800ef76:	d001      	beq.n	800ef7c <cleanup_stdio+0x10>
 800ef78:	f001 fcac 	bl	80108d4 <_fflush_r>
 800ef7c:	68a1      	ldr	r1, [r4, #8]
 800ef7e:	4b09      	ldr	r3, [pc, #36]	@ (800efa4 <cleanup_stdio+0x38>)
 800ef80:	4299      	cmp	r1, r3
 800ef82:	d002      	beq.n	800ef8a <cleanup_stdio+0x1e>
 800ef84:	4620      	mov	r0, r4
 800ef86:	f001 fca5 	bl	80108d4 <_fflush_r>
 800ef8a:	68e1      	ldr	r1, [r4, #12]
 800ef8c:	4b06      	ldr	r3, [pc, #24]	@ (800efa8 <cleanup_stdio+0x3c>)
 800ef8e:	4299      	cmp	r1, r3
 800ef90:	d004      	beq.n	800ef9c <cleanup_stdio+0x30>
 800ef92:	4620      	mov	r0, r4
 800ef94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ef98:	f001 bc9c 	b.w	80108d4 <_fflush_r>
 800ef9c:	bd10      	pop	{r4, pc}
 800ef9e:	bf00      	nop
 800efa0:	20005d6c 	.word	0x20005d6c
 800efa4:	20005dd4 	.word	0x20005dd4
 800efa8:	20005e3c 	.word	0x20005e3c

0800efac <global_stdio_init.part.0>:
 800efac:	b510      	push	{r4, lr}
 800efae:	4b0b      	ldr	r3, [pc, #44]	@ (800efdc <global_stdio_init.part.0+0x30>)
 800efb0:	4c0b      	ldr	r4, [pc, #44]	@ (800efe0 <global_stdio_init.part.0+0x34>)
 800efb2:	4a0c      	ldr	r2, [pc, #48]	@ (800efe4 <global_stdio_init.part.0+0x38>)
 800efb4:	601a      	str	r2, [r3, #0]
 800efb6:	4620      	mov	r0, r4
 800efb8:	2200      	movs	r2, #0
 800efba:	2104      	movs	r1, #4
 800efbc:	f7ff ff94 	bl	800eee8 <std>
 800efc0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800efc4:	2201      	movs	r2, #1
 800efc6:	2109      	movs	r1, #9
 800efc8:	f7ff ff8e 	bl	800eee8 <std>
 800efcc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800efd0:	2202      	movs	r2, #2
 800efd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800efd6:	2112      	movs	r1, #18
 800efd8:	f7ff bf86 	b.w	800eee8 <std>
 800efdc:	20005ea4 	.word	0x20005ea4
 800efe0:	20005d6c 	.word	0x20005d6c
 800efe4:	0800ef55 	.word	0x0800ef55

0800efe8 <__sfp_lock_acquire>:
 800efe8:	4801      	ldr	r0, [pc, #4]	@ (800eff0 <__sfp_lock_acquire+0x8>)
 800efea:	f000 b910 	b.w	800f20e <__retarget_lock_acquire_recursive>
 800efee:	bf00      	nop
 800eff0:	20005ead 	.word	0x20005ead

0800eff4 <__sfp_lock_release>:
 800eff4:	4801      	ldr	r0, [pc, #4]	@ (800effc <__sfp_lock_release+0x8>)
 800eff6:	f000 b90b 	b.w	800f210 <__retarget_lock_release_recursive>
 800effa:	bf00      	nop
 800effc:	20005ead 	.word	0x20005ead

0800f000 <__sinit>:
 800f000:	b510      	push	{r4, lr}
 800f002:	4604      	mov	r4, r0
 800f004:	f7ff fff0 	bl	800efe8 <__sfp_lock_acquire>
 800f008:	6a23      	ldr	r3, [r4, #32]
 800f00a:	b11b      	cbz	r3, 800f014 <__sinit+0x14>
 800f00c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f010:	f7ff bff0 	b.w	800eff4 <__sfp_lock_release>
 800f014:	4b04      	ldr	r3, [pc, #16]	@ (800f028 <__sinit+0x28>)
 800f016:	6223      	str	r3, [r4, #32]
 800f018:	4b04      	ldr	r3, [pc, #16]	@ (800f02c <__sinit+0x2c>)
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d1f5      	bne.n	800f00c <__sinit+0xc>
 800f020:	f7ff ffc4 	bl	800efac <global_stdio_init.part.0>
 800f024:	e7f2      	b.n	800f00c <__sinit+0xc>
 800f026:	bf00      	nop
 800f028:	0800ef6d 	.word	0x0800ef6d
 800f02c:	20005ea4 	.word	0x20005ea4

0800f030 <_fwalk_sglue>:
 800f030:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f034:	4607      	mov	r7, r0
 800f036:	4688      	mov	r8, r1
 800f038:	4614      	mov	r4, r2
 800f03a:	2600      	movs	r6, #0
 800f03c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f040:	f1b9 0901 	subs.w	r9, r9, #1
 800f044:	d505      	bpl.n	800f052 <_fwalk_sglue+0x22>
 800f046:	6824      	ldr	r4, [r4, #0]
 800f048:	2c00      	cmp	r4, #0
 800f04a:	d1f7      	bne.n	800f03c <_fwalk_sglue+0xc>
 800f04c:	4630      	mov	r0, r6
 800f04e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f052:	89ab      	ldrh	r3, [r5, #12]
 800f054:	2b01      	cmp	r3, #1
 800f056:	d907      	bls.n	800f068 <_fwalk_sglue+0x38>
 800f058:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f05c:	3301      	adds	r3, #1
 800f05e:	d003      	beq.n	800f068 <_fwalk_sglue+0x38>
 800f060:	4629      	mov	r1, r5
 800f062:	4638      	mov	r0, r7
 800f064:	47c0      	blx	r8
 800f066:	4306      	orrs	r6, r0
 800f068:	3568      	adds	r5, #104	@ 0x68
 800f06a:	e7e9      	b.n	800f040 <_fwalk_sglue+0x10>

0800f06c <__sread>:
 800f06c:	b510      	push	{r4, lr}
 800f06e:	460c      	mov	r4, r1
 800f070:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f074:	f000 f87c 	bl	800f170 <_read_r>
 800f078:	2800      	cmp	r0, #0
 800f07a:	bfab      	itete	ge
 800f07c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f07e:	89a3      	ldrhlt	r3, [r4, #12]
 800f080:	181b      	addge	r3, r3, r0
 800f082:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f086:	bfac      	ite	ge
 800f088:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f08a:	81a3      	strhlt	r3, [r4, #12]
 800f08c:	bd10      	pop	{r4, pc}

0800f08e <__swrite>:
 800f08e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f092:	461f      	mov	r7, r3
 800f094:	898b      	ldrh	r3, [r1, #12]
 800f096:	05db      	lsls	r3, r3, #23
 800f098:	4605      	mov	r5, r0
 800f09a:	460c      	mov	r4, r1
 800f09c:	4616      	mov	r6, r2
 800f09e:	d505      	bpl.n	800f0ac <__swrite+0x1e>
 800f0a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f0a4:	2302      	movs	r3, #2
 800f0a6:	2200      	movs	r2, #0
 800f0a8:	f000 f850 	bl	800f14c <_lseek_r>
 800f0ac:	89a3      	ldrh	r3, [r4, #12]
 800f0ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f0b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f0b6:	81a3      	strh	r3, [r4, #12]
 800f0b8:	4632      	mov	r2, r6
 800f0ba:	463b      	mov	r3, r7
 800f0bc:	4628      	mov	r0, r5
 800f0be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f0c2:	f000 b867 	b.w	800f194 <_write_r>

0800f0c6 <__sseek>:
 800f0c6:	b510      	push	{r4, lr}
 800f0c8:	460c      	mov	r4, r1
 800f0ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f0ce:	f000 f83d 	bl	800f14c <_lseek_r>
 800f0d2:	1c43      	adds	r3, r0, #1
 800f0d4:	89a3      	ldrh	r3, [r4, #12]
 800f0d6:	bf15      	itete	ne
 800f0d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f0da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f0de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f0e2:	81a3      	strheq	r3, [r4, #12]
 800f0e4:	bf18      	it	ne
 800f0e6:	81a3      	strhne	r3, [r4, #12]
 800f0e8:	bd10      	pop	{r4, pc}

0800f0ea <__sclose>:
 800f0ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f0ee:	f000 b81d 	b.w	800f12c <_close_r>

0800f0f2 <memcmp>:
 800f0f2:	b510      	push	{r4, lr}
 800f0f4:	3901      	subs	r1, #1
 800f0f6:	4402      	add	r2, r0
 800f0f8:	4290      	cmp	r0, r2
 800f0fa:	d101      	bne.n	800f100 <memcmp+0xe>
 800f0fc:	2000      	movs	r0, #0
 800f0fe:	e005      	b.n	800f10c <memcmp+0x1a>
 800f100:	7803      	ldrb	r3, [r0, #0]
 800f102:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800f106:	42a3      	cmp	r3, r4
 800f108:	d001      	beq.n	800f10e <memcmp+0x1c>
 800f10a:	1b18      	subs	r0, r3, r4
 800f10c:	bd10      	pop	{r4, pc}
 800f10e:	3001      	adds	r0, #1
 800f110:	e7f2      	b.n	800f0f8 <memcmp+0x6>

0800f112 <memset>:
 800f112:	4402      	add	r2, r0
 800f114:	4603      	mov	r3, r0
 800f116:	4293      	cmp	r3, r2
 800f118:	d100      	bne.n	800f11c <memset+0xa>
 800f11a:	4770      	bx	lr
 800f11c:	f803 1b01 	strb.w	r1, [r3], #1
 800f120:	e7f9      	b.n	800f116 <memset+0x4>
	...

0800f124 <_localeconv_r>:
 800f124:	4800      	ldr	r0, [pc, #0]	@ (800f128 <_localeconv_r+0x4>)
 800f126:	4770      	bx	lr
 800f128:	200003e8 	.word	0x200003e8

0800f12c <_close_r>:
 800f12c:	b538      	push	{r3, r4, r5, lr}
 800f12e:	4d06      	ldr	r5, [pc, #24]	@ (800f148 <_close_r+0x1c>)
 800f130:	2300      	movs	r3, #0
 800f132:	4604      	mov	r4, r0
 800f134:	4608      	mov	r0, r1
 800f136:	602b      	str	r3, [r5, #0]
 800f138:	f7f6 fe62 	bl	8005e00 <_close>
 800f13c:	1c43      	adds	r3, r0, #1
 800f13e:	d102      	bne.n	800f146 <_close_r+0x1a>
 800f140:	682b      	ldr	r3, [r5, #0]
 800f142:	b103      	cbz	r3, 800f146 <_close_r+0x1a>
 800f144:	6023      	str	r3, [r4, #0]
 800f146:	bd38      	pop	{r3, r4, r5, pc}
 800f148:	20005ea8 	.word	0x20005ea8

0800f14c <_lseek_r>:
 800f14c:	b538      	push	{r3, r4, r5, lr}
 800f14e:	4d07      	ldr	r5, [pc, #28]	@ (800f16c <_lseek_r+0x20>)
 800f150:	4604      	mov	r4, r0
 800f152:	4608      	mov	r0, r1
 800f154:	4611      	mov	r1, r2
 800f156:	2200      	movs	r2, #0
 800f158:	602a      	str	r2, [r5, #0]
 800f15a:	461a      	mov	r2, r3
 800f15c:	f7f6 fe77 	bl	8005e4e <_lseek>
 800f160:	1c43      	adds	r3, r0, #1
 800f162:	d102      	bne.n	800f16a <_lseek_r+0x1e>
 800f164:	682b      	ldr	r3, [r5, #0]
 800f166:	b103      	cbz	r3, 800f16a <_lseek_r+0x1e>
 800f168:	6023      	str	r3, [r4, #0]
 800f16a:	bd38      	pop	{r3, r4, r5, pc}
 800f16c:	20005ea8 	.word	0x20005ea8

0800f170 <_read_r>:
 800f170:	b538      	push	{r3, r4, r5, lr}
 800f172:	4d07      	ldr	r5, [pc, #28]	@ (800f190 <_read_r+0x20>)
 800f174:	4604      	mov	r4, r0
 800f176:	4608      	mov	r0, r1
 800f178:	4611      	mov	r1, r2
 800f17a:	2200      	movs	r2, #0
 800f17c:	602a      	str	r2, [r5, #0]
 800f17e:	461a      	mov	r2, r3
 800f180:	f7f6 fe05 	bl	8005d8e <_read>
 800f184:	1c43      	adds	r3, r0, #1
 800f186:	d102      	bne.n	800f18e <_read_r+0x1e>
 800f188:	682b      	ldr	r3, [r5, #0]
 800f18a:	b103      	cbz	r3, 800f18e <_read_r+0x1e>
 800f18c:	6023      	str	r3, [r4, #0]
 800f18e:	bd38      	pop	{r3, r4, r5, pc}
 800f190:	20005ea8 	.word	0x20005ea8

0800f194 <_write_r>:
 800f194:	b538      	push	{r3, r4, r5, lr}
 800f196:	4d07      	ldr	r5, [pc, #28]	@ (800f1b4 <_write_r+0x20>)
 800f198:	4604      	mov	r4, r0
 800f19a:	4608      	mov	r0, r1
 800f19c:	4611      	mov	r1, r2
 800f19e:	2200      	movs	r2, #0
 800f1a0:	602a      	str	r2, [r5, #0]
 800f1a2:	461a      	mov	r2, r3
 800f1a4:	f7f6 fe10 	bl	8005dc8 <_write>
 800f1a8:	1c43      	adds	r3, r0, #1
 800f1aa:	d102      	bne.n	800f1b2 <_write_r+0x1e>
 800f1ac:	682b      	ldr	r3, [r5, #0]
 800f1ae:	b103      	cbz	r3, 800f1b2 <_write_r+0x1e>
 800f1b0:	6023      	str	r3, [r4, #0]
 800f1b2:	bd38      	pop	{r3, r4, r5, pc}
 800f1b4:	20005ea8 	.word	0x20005ea8

0800f1b8 <__errno>:
 800f1b8:	4b01      	ldr	r3, [pc, #4]	@ (800f1c0 <__errno+0x8>)
 800f1ba:	6818      	ldr	r0, [r3, #0]
 800f1bc:	4770      	bx	lr
 800f1be:	bf00      	nop
 800f1c0:	200002a8 	.word	0x200002a8

0800f1c4 <__libc_init_array>:
 800f1c4:	b570      	push	{r4, r5, r6, lr}
 800f1c6:	4d0d      	ldr	r5, [pc, #52]	@ (800f1fc <__libc_init_array+0x38>)
 800f1c8:	4c0d      	ldr	r4, [pc, #52]	@ (800f200 <__libc_init_array+0x3c>)
 800f1ca:	1b64      	subs	r4, r4, r5
 800f1cc:	10a4      	asrs	r4, r4, #2
 800f1ce:	2600      	movs	r6, #0
 800f1d0:	42a6      	cmp	r6, r4
 800f1d2:	d109      	bne.n	800f1e8 <__libc_init_array+0x24>
 800f1d4:	4d0b      	ldr	r5, [pc, #44]	@ (800f204 <__libc_init_array+0x40>)
 800f1d6:	4c0c      	ldr	r4, [pc, #48]	@ (800f208 <__libc_init_array+0x44>)
 800f1d8:	f003 f8b2 	bl	8012340 <_init>
 800f1dc:	1b64      	subs	r4, r4, r5
 800f1de:	10a4      	asrs	r4, r4, #2
 800f1e0:	2600      	movs	r6, #0
 800f1e2:	42a6      	cmp	r6, r4
 800f1e4:	d105      	bne.n	800f1f2 <__libc_init_array+0x2e>
 800f1e6:	bd70      	pop	{r4, r5, r6, pc}
 800f1e8:	f855 3b04 	ldr.w	r3, [r5], #4
 800f1ec:	4798      	blx	r3
 800f1ee:	3601      	adds	r6, #1
 800f1f0:	e7ee      	b.n	800f1d0 <__libc_init_array+0xc>
 800f1f2:	f855 3b04 	ldr.w	r3, [r5], #4
 800f1f6:	4798      	blx	r3
 800f1f8:	3601      	adds	r6, #1
 800f1fa:	e7f2      	b.n	800f1e2 <__libc_init_array+0x1e>
 800f1fc:	08013bf8 	.word	0x08013bf8
 800f200:	08013bf8 	.word	0x08013bf8
 800f204:	08013bf8 	.word	0x08013bf8
 800f208:	08013bfc 	.word	0x08013bfc

0800f20c <__retarget_lock_init_recursive>:
 800f20c:	4770      	bx	lr

0800f20e <__retarget_lock_acquire_recursive>:
 800f20e:	4770      	bx	lr

0800f210 <__retarget_lock_release_recursive>:
 800f210:	4770      	bx	lr

0800f212 <memcpy>:
 800f212:	440a      	add	r2, r1
 800f214:	4291      	cmp	r1, r2
 800f216:	f100 33ff 	add.w	r3, r0, #4294967295
 800f21a:	d100      	bne.n	800f21e <memcpy+0xc>
 800f21c:	4770      	bx	lr
 800f21e:	b510      	push	{r4, lr}
 800f220:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f224:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f228:	4291      	cmp	r1, r2
 800f22a:	d1f9      	bne.n	800f220 <memcpy+0xe>
 800f22c:	bd10      	pop	{r4, pc}

0800f22e <quorem>:
 800f22e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f232:	6903      	ldr	r3, [r0, #16]
 800f234:	690c      	ldr	r4, [r1, #16]
 800f236:	42a3      	cmp	r3, r4
 800f238:	4607      	mov	r7, r0
 800f23a:	db7e      	blt.n	800f33a <quorem+0x10c>
 800f23c:	3c01      	subs	r4, #1
 800f23e:	f101 0814 	add.w	r8, r1, #20
 800f242:	00a3      	lsls	r3, r4, #2
 800f244:	f100 0514 	add.w	r5, r0, #20
 800f248:	9300      	str	r3, [sp, #0]
 800f24a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f24e:	9301      	str	r3, [sp, #4]
 800f250:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f254:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f258:	3301      	adds	r3, #1
 800f25a:	429a      	cmp	r2, r3
 800f25c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f260:	fbb2 f6f3 	udiv	r6, r2, r3
 800f264:	d32e      	bcc.n	800f2c4 <quorem+0x96>
 800f266:	f04f 0a00 	mov.w	sl, #0
 800f26a:	46c4      	mov	ip, r8
 800f26c:	46ae      	mov	lr, r5
 800f26e:	46d3      	mov	fp, sl
 800f270:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f274:	b298      	uxth	r0, r3
 800f276:	fb06 a000 	mla	r0, r6, r0, sl
 800f27a:	0c02      	lsrs	r2, r0, #16
 800f27c:	0c1b      	lsrs	r3, r3, #16
 800f27e:	fb06 2303 	mla	r3, r6, r3, r2
 800f282:	f8de 2000 	ldr.w	r2, [lr]
 800f286:	b280      	uxth	r0, r0
 800f288:	b292      	uxth	r2, r2
 800f28a:	1a12      	subs	r2, r2, r0
 800f28c:	445a      	add	r2, fp
 800f28e:	f8de 0000 	ldr.w	r0, [lr]
 800f292:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f296:	b29b      	uxth	r3, r3
 800f298:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800f29c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800f2a0:	b292      	uxth	r2, r2
 800f2a2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800f2a6:	45e1      	cmp	r9, ip
 800f2a8:	f84e 2b04 	str.w	r2, [lr], #4
 800f2ac:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800f2b0:	d2de      	bcs.n	800f270 <quorem+0x42>
 800f2b2:	9b00      	ldr	r3, [sp, #0]
 800f2b4:	58eb      	ldr	r3, [r5, r3]
 800f2b6:	b92b      	cbnz	r3, 800f2c4 <quorem+0x96>
 800f2b8:	9b01      	ldr	r3, [sp, #4]
 800f2ba:	3b04      	subs	r3, #4
 800f2bc:	429d      	cmp	r5, r3
 800f2be:	461a      	mov	r2, r3
 800f2c0:	d32f      	bcc.n	800f322 <quorem+0xf4>
 800f2c2:	613c      	str	r4, [r7, #16]
 800f2c4:	4638      	mov	r0, r7
 800f2c6:	f001 f979 	bl	80105bc <__mcmp>
 800f2ca:	2800      	cmp	r0, #0
 800f2cc:	db25      	blt.n	800f31a <quorem+0xec>
 800f2ce:	4629      	mov	r1, r5
 800f2d0:	2000      	movs	r0, #0
 800f2d2:	f858 2b04 	ldr.w	r2, [r8], #4
 800f2d6:	f8d1 c000 	ldr.w	ip, [r1]
 800f2da:	fa1f fe82 	uxth.w	lr, r2
 800f2de:	fa1f f38c 	uxth.w	r3, ip
 800f2e2:	eba3 030e 	sub.w	r3, r3, lr
 800f2e6:	4403      	add	r3, r0
 800f2e8:	0c12      	lsrs	r2, r2, #16
 800f2ea:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800f2ee:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800f2f2:	b29b      	uxth	r3, r3
 800f2f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f2f8:	45c1      	cmp	r9, r8
 800f2fa:	f841 3b04 	str.w	r3, [r1], #4
 800f2fe:	ea4f 4022 	mov.w	r0, r2, asr #16
 800f302:	d2e6      	bcs.n	800f2d2 <quorem+0xa4>
 800f304:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f308:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f30c:	b922      	cbnz	r2, 800f318 <quorem+0xea>
 800f30e:	3b04      	subs	r3, #4
 800f310:	429d      	cmp	r5, r3
 800f312:	461a      	mov	r2, r3
 800f314:	d30b      	bcc.n	800f32e <quorem+0x100>
 800f316:	613c      	str	r4, [r7, #16]
 800f318:	3601      	adds	r6, #1
 800f31a:	4630      	mov	r0, r6
 800f31c:	b003      	add	sp, #12
 800f31e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f322:	6812      	ldr	r2, [r2, #0]
 800f324:	3b04      	subs	r3, #4
 800f326:	2a00      	cmp	r2, #0
 800f328:	d1cb      	bne.n	800f2c2 <quorem+0x94>
 800f32a:	3c01      	subs	r4, #1
 800f32c:	e7c6      	b.n	800f2bc <quorem+0x8e>
 800f32e:	6812      	ldr	r2, [r2, #0]
 800f330:	3b04      	subs	r3, #4
 800f332:	2a00      	cmp	r2, #0
 800f334:	d1ef      	bne.n	800f316 <quorem+0xe8>
 800f336:	3c01      	subs	r4, #1
 800f338:	e7ea      	b.n	800f310 <quorem+0xe2>
 800f33a:	2000      	movs	r0, #0
 800f33c:	e7ee      	b.n	800f31c <quorem+0xee>
	...

0800f340 <_dtoa_r>:
 800f340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f344:	69c7      	ldr	r7, [r0, #28]
 800f346:	b099      	sub	sp, #100	@ 0x64
 800f348:	ed8d 0b02 	vstr	d0, [sp, #8]
 800f34c:	ec55 4b10 	vmov	r4, r5, d0
 800f350:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800f352:	9109      	str	r1, [sp, #36]	@ 0x24
 800f354:	4683      	mov	fp, r0
 800f356:	920e      	str	r2, [sp, #56]	@ 0x38
 800f358:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f35a:	b97f      	cbnz	r7, 800f37c <_dtoa_r+0x3c>
 800f35c:	2010      	movs	r0, #16
 800f35e:	f000 fdfd 	bl	800ff5c <malloc>
 800f362:	4602      	mov	r2, r0
 800f364:	f8cb 001c 	str.w	r0, [fp, #28]
 800f368:	b920      	cbnz	r0, 800f374 <_dtoa_r+0x34>
 800f36a:	4ba7      	ldr	r3, [pc, #668]	@ (800f608 <_dtoa_r+0x2c8>)
 800f36c:	21ef      	movs	r1, #239	@ 0xef
 800f36e:	48a7      	ldr	r0, [pc, #668]	@ (800f60c <_dtoa_r+0x2cc>)
 800f370:	f001 fae8 	bl	8010944 <__assert_func>
 800f374:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800f378:	6007      	str	r7, [r0, #0]
 800f37a:	60c7      	str	r7, [r0, #12]
 800f37c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800f380:	6819      	ldr	r1, [r3, #0]
 800f382:	b159      	cbz	r1, 800f39c <_dtoa_r+0x5c>
 800f384:	685a      	ldr	r2, [r3, #4]
 800f386:	604a      	str	r2, [r1, #4]
 800f388:	2301      	movs	r3, #1
 800f38a:	4093      	lsls	r3, r2
 800f38c:	608b      	str	r3, [r1, #8]
 800f38e:	4658      	mov	r0, fp
 800f390:	f000 feda 	bl	8010148 <_Bfree>
 800f394:	f8db 301c 	ldr.w	r3, [fp, #28]
 800f398:	2200      	movs	r2, #0
 800f39a:	601a      	str	r2, [r3, #0]
 800f39c:	1e2b      	subs	r3, r5, #0
 800f39e:	bfb9      	ittee	lt
 800f3a0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800f3a4:	9303      	strlt	r3, [sp, #12]
 800f3a6:	2300      	movge	r3, #0
 800f3a8:	6033      	strge	r3, [r6, #0]
 800f3aa:	9f03      	ldr	r7, [sp, #12]
 800f3ac:	4b98      	ldr	r3, [pc, #608]	@ (800f610 <_dtoa_r+0x2d0>)
 800f3ae:	bfbc      	itt	lt
 800f3b0:	2201      	movlt	r2, #1
 800f3b2:	6032      	strlt	r2, [r6, #0]
 800f3b4:	43bb      	bics	r3, r7
 800f3b6:	d112      	bne.n	800f3de <_dtoa_r+0x9e>
 800f3b8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800f3ba:	f242 730f 	movw	r3, #9999	@ 0x270f
 800f3be:	6013      	str	r3, [r2, #0]
 800f3c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f3c4:	4323      	orrs	r3, r4
 800f3c6:	f000 854d 	beq.w	800fe64 <_dtoa_r+0xb24>
 800f3ca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f3cc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800f624 <_dtoa_r+0x2e4>
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	f000 854f 	beq.w	800fe74 <_dtoa_r+0xb34>
 800f3d6:	f10a 0303 	add.w	r3, sl, #3
 800f3da:	f000 bd49 	b.w	800fe70 <_dtoa_r+0xb30>
 800f3de:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f3e2:	2200      	movs	r2, #0
 800f3e4:	ec51 0b17 	vmov	r0, r1, d7
 800f3e8:	2300      	movs	r3, #0
 800f3ea:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800f3ee:	f7f1 fb6b 	bl	8000ac8 <__aeabi_dcmpeq>
 800f3f2:	4680      	mov	r8, r0
 800f3f4:	b158      	cbz	r0, 800f40e <_dtoa_r+0xce>
 800f3f6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800f3f8:	2301      	movs	r3, #1
 800f3fa:	6013      	str	r3, [r2, #0]
 800f3fc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f3fe:	b113      	cbz	r3, 800f406 <_dtoa_r+0xc6>
 800f400:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800f402:	4b84      	ldr	r3, [pc, #528]	@ (800f614 <_dtoa_r+0x2d4>)
 800f404:	6013      	str	r3, [r2, #0]
 800f406:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800f628 <_dtoa_r+0x2e8>
 800f40a:	f000 bd33 	b.w	800fe74 <_dtoa_r+0xb34>
 800f40e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800f412:	aa16      	add	r2, sp, #88	@ 0x58
 800f414:	a917      	add	r1, sp, #92	@ 0x5c
 800f416:	4658      	mov	r0, fp
 800f418:	f001 f980 	bl	801071c <__d2b>
 800f41c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800f420:	4681      	mov	r9, r0
 800f422:	2e00      	cmp	r6, #0
 800f424:	d077      	beq.n	800f516 <_dtoa_r+0x1d6>
 800f426:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f428:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800f42c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f430:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f434:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800f438:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800f43c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800f440:	4619      	mov	r1, r3
 800f442:	2200      	movs	r2, #0
 800f444:	4b74      	ldr	r3, [pc, #464]	@ (800f618 <_dtoa_r+0x2d8>)
 800f446:	f7f0 ff1f 	bl	8000288 <__aeabi_dsub>
 800f44a:	a369      	add	r3, pc, #420	@ (adr r3, 800f5f0 <_dtoa_r+0x2b0>)
 800f44c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f450:	f7f1 f8d2 	bl	80005f8 <__aeabi_dmul>
 800f454:	a368      	add	r3, pc, #416	@ (adr r3, 800f5f8 <_dtoa_r+0x2b8>)
 800f456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f45a:	f7f0 ff17 	bl	800028c <__adddf3>
 800f45e:	4604      	mov	r4, r0
 800f460:	4630      	mov	r0, r6
 800f462:	460d      	mov	r5, r1
 800f464:	f7f1 f85e 	bl	8000524 <__aeabi_i2d>
 800f468:	a365      	add	r3, pc, #404	@ (adr r3, 800f600 <_dtoa_r+0x2c0>)
 800f46a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f46e:	f7f1 f8c3 	bl	80005f8 <__aeabi_dmul>
 800f472:	4602      	mov	r2, r0
 800f474:	460b      	mov	r3, r1
 800f476:	4620      	mov	r0, r4
 800f478:	4629      	mov	r1, r5
 800f47a:	f7f0 ff07 	bl	800028c <__adddf3>
 800f47e:	4604      	mov	r4, r0
 800f480:	460d      	mov	r5, r1
 800f482:	f7f1 fb69 	bl	8000b58 <__aeabi_d2iz>
 800f486:	2200      	movs	r2, #0
 800f488:	4607      	mov	r7, r0
 800f48a:	2300      	movs	r3, #0
 800f48c:	4620      	mov	r0, r4
 800f48e:	4629      	mov	r1, r5
 800f490:	f7f1 fb24 	bl	8000adc <__aeabi_dcmplt>
 800f494:	b140      	cbz	r0, 800f4a8 <_dtoa_r+0x168>
 800f496:	4638      	mov	r0, r7
 800f498:	f7f1 f844 	bl	8000524 <__aeabi_i2d>
 800f49c:	4622      	mov	r2, r4
 800f49e:	462b      	mov	r3, r5
 800f4a0:	f7f1 fb12 	bl	8000ac8 <__aeabi_dcmpeq>
 800f4a4:	b900      	cbnz	r0, 800f4a8 <_dtoa_r+0x168>
 800f4a6:	3f01      	subs	r7, #1
 800f4a8:	2f16      	cmp	r7, #22
 800f4aa:	d851      	bhi.n	800f550 <_dtoa_r+0x210>
 800f4ac:	4b5b      	ldr	r3, [pc, #364]	@ (800f61c <_dtoa_r+0x2dc>)
 800f4ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f4b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f4ba:	f7f1 fb0f 	bl	8000adc <__aeabi_dcmplt>
 800f4be:	2800      	cmp	r0, #0
 800f4c0:	d048      	beq.n	800f554 <_dtoa_r+0x214>
 800f4c2:	3f01      	subs	r7, #1
 800f4c4:	2300      	movs	r3, #0
 800f4c6:	9312      	str	r3, [sp, #72]	@ 0x48
 800f4c8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800f4ca:	1b9b      	subs	r3, r3, r6
 800f4cc:	1e5a      	subs	r2, r3, #1
 800f4ce:	bf44      	itt	mi
 800f4d0:	f1c3 0801 	rsbmi	r8, r3, #1
 800f4d4:	2300      	movmi	r3, #0
 800f4d6:	9208      	str	r2, [sp, #32]
 800f4d8:	bf54      	ite	pl
 800f4da:	f04f 0800 	movpl.w	r8, #0
 800f4de:	9308      	strmi	r3, [sp, #32]
 800f4e0:	2f00      	cmp	r7, #0
 800f4e2:	db39      	blt.n	800f558 <_dtoa_r+0x218>
 800f4e4:	9b08      	ldr	r3, [sp, #32]
 800f4e6:	970f      	str	r7, [sp, #60]	@ 0x3c
 800f4e8:	443b      	add	r3, r7
 800f4ea:	9308      	str	r3, [sp, #32]
 800f4ec:	2300      	movs	r3, #0
 800f4ee:	930a      	str	r3, [sp, #40]	@ 0x28
 800f4f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f4f2:	2b09      	cmp	r3, #9
 800f4f4:	d864      	bhi.n	800f5c0 <_dtoa_r+0x280>
 800f4f6:	2b05      	cmp	r3, #5
 800f4f8:	bfc4      	itt	gt
 800f4fa:	3b04      	subgt	r3, #4
 800f4fc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800f4fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f500:	f1a3 0302 	sub.w	r3, r3, #2
 800f504:	bfcc      	ite	gt
 800f506:	2400      	movgt	r4, #0
 800f508:	2401      	movle	r4, #1
 800f50a:	2b03      	cmp	r3, #3
 800f50c:	d863      	bhi.n	800f5d6 <_dtoa_r+0x296>
 800f50e:	e8df f003 	tbb	[pc, r3]
 800f512:	372a      	.short	0x372a
 800f514:	5535      	.short	0x5535
 800f516:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800f51a:	441e      	add	r6, r3
 800f51c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800f520:	2b20      	cmp	r3, #32
 800f522:	bfc1      	itttt	gt
 800f524:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800f528:	409f      	lslgt	r7, r3
 800f52a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800f52e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800f532:	bfd6      	itet	le
 800f534:	f1c3 0320 	rsble	r3, r3, #32
 800f538:	ea47 0003 	orrgt.w	r0, r7, r3
 800f53c:	fa04 f003 	lslle.w	r0, r4, r3
 800f540:	f7f0 ffe0 	bl	8000504 <__aeabi_ui2d>
 800f544:	2201      	movs	r2, #1
 800f546:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800f54a:	3e01      	subs	r6, #1
 800f54c:	9214      	str	r2, [sp, #80]	@ 0x50
 800f54e:	e777      	b.n	800f440 <_dtoa_r+0x100>
 800f550:	2301      	movs	r3, #1
 800f552:	e7b8      	b.n	800f4c6 <_dtoa_r+0x186>
 800f554:	9012      	str	r0, [sp, #72]	@ 0x48
 800f556:	e7b7      	b.n	800f4c8 <_dtoa_r+0x188>
 800f558:	427b      	negs	r3, r7
 800f55a:	930a      	str	r3, [sp, #40]	@ 0x28
 800f55c:	2300      	movs	r3, #0
 800f55e:	eba8 0807 	sub.w	r8, r8, r7
 800f562:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f564:	e7c4      	b.n	800f4f0 <_dtoa_r+0x1b0>
 800f566:	2300      	movs	r3, #0
 800f568:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f56a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	dc35      	bgt.n	800f5dc <_dtoa_r+0x29c>
 800f570:	2301      	movs	r3, #1
 800f572:	9300      	str	r3, [sp, #0]
 800f574:	9307      	str	r3, [sp, #28]
 800f576:	461a      	mov	r2, r3
 800f578:	920e      	str	r2, [sp, #56]	@ 0x38
 800f57a:	e00b      	b.n	800f594 <_dtoa_r+0x254>
 800f57c:	2301      	movs	r3, #1
 800f57e:	e7f3      	b.n	800f568 <_dtoa_r+0x228>
 800f580:	2300      	movs	r3, #0
 800f582:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f584:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f586:	18fb      	adds	r3, r7, r3
 800f588:	9300      	str	r3, [sp, #0]
 800f58a:	3301      	adds	r3, #1
 800f58c:	2b01      	cmp	r3, #1
 800f58e:	9307      	str	r3, [sp, #28]
 800f590:	bfb8      	it	lt
 800f592:	2301      	movlt	r3, #1
 800f594:	f8db 001c 	ldr.w	r0, [fp, #28]
 800f598:	2100      	movs	r1, #0
 800f59a:	2204      	movs	r2, #4
 800f59c:	f102 0514 	add.w	r5, r2, #20
 800f5a0:	429d      	cmp	r5, r3
 800f5a2:	d91f      	bls.n	800f5e4 <_dtoa_r+0x2a4>
 800f5a4:	6041      	str	r1, [r0, #4]
 800f5a6:	4658      	mov	r0, fp
 800f5a8:	f000 fd8e 	bl	80100c8 <_Balloc>
 800f5ac:	4682      	mov	sl, r0
 800f5ae:	2800      	cmp	r0, #0
 800f5b0:	d13c      	bne.n	800f62c <_dtoa_r+0x2ec>
 800f5b2:	4b1b      	ldr	r3, [pc, #108]	@ (800f620 <_dtoa_r+0x2e0>)
 800f5b4:	4602      	mov	r2, r0
 800f5b6:	f240 11af 	movw	r1, #431	@ 0x1af
 800f5ba:	e6d8      	b.n	800f36e <_dtoa_r+0x2e>
 800f5bc:	2301      	movs	r3, #1
 800f5be:	e7e0      	b.n	800f582 <_dtoa_r+0x242>
 800f5c0:	2401      	movs	r4, #1
 800f5c2:	2300      	movs	r3, #0
 800f5c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800f5c6:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f5c8:	f04f 33ff 	mov.w	r3, #4294967295
 800f5cc:	9300      	str	r3, [sp, #0]
 800f5ce:	9307      	str	r3, [sp, #28]
 800f5d0:	2200      	movs	r2, #0
 800f5d2:	2312      	movs	r3, #18
 800f5d4:	e7d0      	b.n	800f578 <_dtoa_r+0x238>
 800f5d6:	2301      	movs	r3, #1
 800f5d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f5da:	e7f5      	b.n	800f5c8 <_dtoa_r+0x288>
 800f5dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f5de:	9300      	str	r3, [sp, #0]
 800f5e0:	9307      	str	r3, [sp, #28]
 800f5e2:	e7d7      	b.n	800f594 <_dtoa_r+0x254>
 800f5e4:	3101      	adds	r1, #1
 800f5e6:	0052      	lsls	r2, r2, #1
 800f5e8:	e7d8      	b.n	800f59c <_dtoa_r+0x25c>
 800f5ea:	bf00      	nop
 800f5ec:	f3af 8000 	nop.w
 800f5f0:	636f4361 	.word	0x636f4361
 800f5f4:	3fd287a7 	.word	0x3fd287a7
 800f5f8:	8b60c8b3 	.word	0x8b60c8b3
 800f5fc:	3fc68a28 	.word	0x3fc68a28
 800f600:	509f79fb 	.word	0x509f79fb
 800f604:	3fd34413 	.word	0x3fd34413
 800f608:	080136b1 	.word	0x080136b1
 800f60c:	080136c8 	.word	0x080136c8
 800f610:	7ff00000 	.word	0x7ff00000
 800f614:	08013681 	.word	0x08013681
 800f618:	3ff80000 	.word	0x3ff80000
 800f61c:	080137c0 	.word	0x080137c0
 800f620:	08013720 	.word	0x08013720
 800f624:	080136ad 	.word	0x080136ad
 800f628:	08013680 	.word	0x08013680
 800f62c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800f630:	6018      	str	r0, [r3, #0]
 800f632:	9b07      	ldr	r3, [sp, #28]
 800f634:	2b0e      	cmp	r3, #14
 800f636:	f200 80a4 	bhi.w	800f782 <_dtoa_r+0x442>
 800f63a:	2c00      	cmp	r4, #0
 800f63c:	f000 80a1 	beq.w	800f782 <_dtoa_r+0x442>
 800f640:	2f00      	cmp	r7, #0
 800f642:	dd33      	ble.n	800f6ac <_dtoa_r+0x36c>
 800f644:	4bad      	ldr	r3, [pc, #692]	@ (800f8fc <_dtoa_r+0x5bc>)
 800f646:	f007 020f 	and.w	r2, r7, #15
 800f64a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f64e:	ed93 7b00 	vldr	d7, [r3]
 800f652:	05f8      	lsls	r0, r7, #23
 800f654:	ed8d 7b04 	vstr	d7, [sp, #16]
 800f658:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f65c:	d516      	bpl.n	800f68c <_dtoa_r+0x34c>
 800f65e:	4ba8      	ldr	r3, [pc, #672]	@ (800f900 <_dtoa_r+0x5c0>)
 800f660:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f664:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f668:	f7f1 f8f0 	bl	800084c <__aeabi_ddiv>
 800f66c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f670:	f004 040f 	and.w	r4, r4, #15
 800f674:	2603      	movs	r6, #3
 800f676:	4da2      	ldr	r5, [pc, #648]	@ (800f900 <_dtoa_r+0x5c0>)
 800f678:	b954      	cbnz	r4, 800f690 <_dtoa_r+0x350>
 800f67a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f67e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f682:	f7f1 f8e3 	bl	800084c <__aeabi_ddiv>
 800f686:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f68a:	e028      	b.n	800f6de <_dtoa_r+0x39e>
 800f68c:	2602      	movs	r6, #2
 800f68e:	e7f2      	b.n	800f676 <_dtoa_r+0x336>
 800f690:	07e1      	lsls	r1, r4, #31
 800f692:	d508      	bpl.n	800f6a6 <_dtoa_r+0x366>
 800f694:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f698:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f69c:	f7f0 ffac 	bl	80005f8 <__aeabi_dmul>
 800f6a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f6a4:	3601      	adds	r6, #1
 800f6a6:	1064      	asrs	r4, r4, #1
 800f6a8:	3508      	adds	r5, #8
 800f6aa:	e7e5      	b.n	800f678 <_dtoa_r+0x338>
 800f6ac:	f000 80d2 	beq.w	800f854 <_dtoa_r+0x514>
 800f6b0:	427c      	negs	r4, r7
 800f6b2:	4b92      	ldr	r3, [pc, #584]	@ (800f8fc <_dtoa_r+0x5bc>)
 800f6b4:	4d92      	ldr	r5, [pc, #584]	@ (800f900 <_dtoa_r+0x5c0>)
 800f6b6:	f004 020f 	and.w	r2, r4, #15
 800f6ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f6be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f6c6:	f7f0 ff97 	bl	80005f8 <__aeabi_dmul>
 800f6ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f6ce:	1124      	asrs	r4, r4, #4
 800f6d0:	2300      	movs	r3, #0
 800f6d2:	2602      	movs	r6, #2
 800f6d4:	2c00      	cmp	r4, #0
 800f6d6:	f040 80b2 	bne.w	800f83e <_dtoa_r+0x4fe>
 800f6da:	2b00      	cmp	r3, #0
 800f6dc:	d1d3      	bne.n	800f686 <_dtoa_r+0x346>
 800f6de:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f6e0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	f000 80b7 	beq.w	800f858 <_dtoa_r+0x518>
 800f6ea:	4b86      	ldr	r3, [pc, #536]	@ (800f904 <_dtoa_r+0x5c4>)
 800f6ec:	2200      	movs	r2, #0
 800f6ee:	4620      	mov	r0, r4
 800f6f0:	4629      	mov	r1, r5
 800f6f2:	f7f1 f9f3 	bl	8000adc <__aeabi_dcmplt>
 800f6f6:	2800      	cmp	r0, #0
 800f6f8:	f000 80ae 	beq.w	800f858 <_dtoa_r+0x518>
 800f6fc:	9b07      	ldr	r3, [sp, #28]
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	f000 80aa 	beq.w	800f858 <_dtoa_r+0x518>
 800f704:	9b00      	ldr	r3, [sp, #0]
 800f706:	2b00      	cmp	r3, #0
 800f708:	dd37      	ble.n	800f77a <_dtoa_r+0x43a>
 800f70a:	1e7b      	subs	r3, r7, #1
 800f70c:	9304      	str	r3, [sp, #16]
 800f70e:	4620      	mov	r0, r4
 800f710:	4b7d      	ldr	r3, [pc, #500]	@ (800f908 <_dtoa_r+0x5c8>)
 800f712:	2200      	movs	r2, #0
 800f714:	4629      	mov	r1, r5
 800f716:	f7f0 ff6f 	bl	80005f8 <__aeabi_dmul>
 800f71a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f71e:	9c00      	ldr	r4, [sp, #0]
 800f720:	3601      	adds	r6, #1
 800f722:	4630      	mov	r0, r6
 800f724:	f7f0 fefe 	bl	8000524 <__aeabi_i2d>
 800f728:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f72c:	f7f0 ff64 	bl	80005f8 <__aeabi_dmul>
 800f730:	4b76      	ldr	r3, [pc, #472]	@ (800f90c <_dtoa_r+0x5cc>)
 800f732:	2200      	movs	r2, #0
 800f734:	f7f0 fdaa 	bl	800028c <__adddf3>
 800f738:	4605      	mov	r5, r0
 800f73a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800f73e:	2c00      	cmp	r4, #0
 800f740:	f040 808d 	bne.w	800f85e <_dtoa_r+0x51e>
 800f744:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f748:	4b71      	ldr	r3, [pc, #452]	@ (800f910 <_dtoa_r+0x5d0>)
 800f74a:	2200      	movs	r2, #0
 800f74c:	f7f0 fd9c 	bl	8000288 <__aeabi_dsub>
 800f750:	4602      	mov	r2, r0
 800f752:	460b      	mov	r3, r1
 800f754:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f758:	462a      	mov	r2, r5
 800f75a:	4633      	mov	r3, r6
 800f75c:	f7f1 f9dc 	bl	8000b18 <__aeabi_dcmpgt>
 800f760:	2800      	cmp	r0, #0
 800f762:	f040 828b 	bne.w	800fc7c <_dtoa_r+0x93c>
 800f766:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f76a:	462a      	mov	r2, r5
 800f76c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f770:	f7f1 f9b4 	bl	8000adc <__aeabi_dcmplt>
 800f774:	2800      	cmp	r0, #0
 800f776:	f040 8128 	bne.w	800f9ca <_dtoa_r+0x68a>
 800f77a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800f77e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800f782:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f784:	2b00      	cmp	r3, #0
 800f786:	f2c0 815a 	blt.w	800fa3e <_dtoa_r+0x6fe>
 800f78a:	2f0e      	cmp	r7, #14
 800f78c:	f300 8157 	bgt.w	800fa3e <_dtoa_r+0x6fe>
 800f790:	4b5a      	ldr	r3, [pc, #360]	@ (800f8fc <_dtoa_r+0x5bc>)
 800f792:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f796:	ed93 7b00 	vldr	d7, [r3]
 800f79a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	ed8d 7b00 	vstr	d7, [sp]
 800f7a2:	da03      	bge.n	800f7ac <_dtoa_r+0x46c>
 800f7a4:	9b07      	ldr	r3, [sp, #28]
 800f7a6:	2b00      	cmp	r3, #0
 800f7a8:	f340 8101 	ble.w	800f9ae <_dtoa_r+0x66e>
 800f7ac:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800f7b0:	4656      	mov	r6, sl
 800f7b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f7b6:	4620      	mov	r0, r4
 800f7b8:	4629      	mov	r1, r5
 800f7ba:	f7f1 f847 	bl	800084c <__aeabi_ddiv>
 800f7be:	f7f1 f9cb 	bl	8000b58 <__aeabi_d2iz>
 800f7c2:	4680      	mov	r8, r0
 800f7c4:	f7f0 feae 	bl	8000524 <__aeabi_i2d>
 800f7c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f7cc:	f7f0 ff14 	bl	80005f8 <__aeabi_dmul>
 800f7d0:	4602      	mov	r2, r0
 800f7d2:	460b      	mov	r3, r1
 800f7d4:	4620      	mov	r0, r4
 800f7d6:	4629      	mov	r1, r5
 800f7d8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f7dc:	f7f0 fd54 	bl	8000288 <__aeabi_dsub>
 800f7e0:	f806 4b01 	strb.w	r4, [r6], #1
 800f7e4:	9d07      	ldr	r5, [sp, #28]
 800f7e6:	eba6 040a 	sub.w	r4, r6, sl
 800f7ea:	42a5      	cmp	r5, r4
 800f7ec:	4602      	mov	r2, r0
 800f7ee:	460b      	mov	r3, r1
 800f7f0:	f040 8117 	bne.w	800fa22 <_dtoa_r+0x6e2>
 800f7f4:	f7f0 fd4a 	bl	800028c <__adddf3>
 800f7f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f7fc:	4604      	mov	r4, r0
 800f7fe:	460d      	mov	r5, r1
 800f800:	f7f1 f98a 	bl	8000b18 <__aeabi_dcmpgt>
 800f804:	2800      	cmp	r0, #0
 800f806:	f040 80f9 	bne.w	800f9fc <_dtoa_r+0x6bc>
 800f80a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f80e:	4620      	mov	r0, r4
 800f810:	4629      	mov	r1, r5
 800f812:	f7f1 f959 	bl	8000ac8 <__aeabi_dcmpeq>
 800f816:	b118      	cbz	r0, 800f820 <_dtoa_r+0x4e0>
 800f818:	f018 0f01 	tst.w	r8, #1
 800f81c:	f040 80ee 	bne.w	800f9fc <_dtoa_r+0x6bc>
 800f820:	4649      	mov	r1, r9
 800f822:	4658      	mov	r0, fp
 800f824:	f000 fc90 	bl	8010148 <_Bfree>
 800f828:	2300      	movs	r3, #0
 800f82a:	7033      	strb	r3, [r6, #0]
 800f82c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f82e:	3701      	adds	r7, #1
 800f830:	601f      	str	r7, [r3, #0]
 800f832:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f834:	2b00      	cmp	r3, #0
 800f836:	f000 831d 	beq.w	800fe74 <_dtoa_r+0xb34>
 800f83a:	601e      	str	r6, [r3, #0]
 800f83c:	e31a      	b.n	800fe74 <_dtoa_r+0xb34>
 800f83e:	07e2      	lsls	r2, r4, #31
 800f840:	d505      	bpl.n	800f84e <_dtoa_r+0x50e>
 800f842:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f846:	f7f0 fed7 	bl	80005f8 <__aeabi_dmul>
 800f84a:	3601      	adds	r6, #1
 800f84c:	2301      	movs	r3, #1
 800f84e:	1064      	asrs	r4, r4, #1
 800f850:	3508      	adds	r5, #8
 800f852:	e73f      	b.n	800f6d4 <_dtoa_r+0x394>
 800f854:	2602      	movs	r6, #2
 800f856:	e742      	b.n	800f6de <_dtoa_r+0x39e>
 800f858:	9c07      	ldr	r4, [sp, #28]
 800f85a:	9704      	str	r7, [sp, #16]
 800f85c:	e761      	b.n	800f722 <_dtoa_r+0x3e2>
 800f85e:	4b27      	ldr	r3, [pc, #156]	@ (800f8fc <_dtoa_r+0x5bc>)
 800f860:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f862:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f866:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f86a:	4454      	add	r4, sl
 800f86c:	2900      	cmp	r1, #0
 800f86e:	d053      	beq.n	800f918 <_dtoa_r+0x5d8>
 800f870:	4928      	ldr	r1, [pc, #160]	@ (800f914 <_dtoa_r+0x5d4>)
 800f872:	2000      	movs	r0, #0
 800f874:	f7f0 ffea 	bl	800084c <__aeabi_ddiv>
 800f878:	4633      	mov	r3, r6
 800f87a:	462a      	mov	r2, r5
 800f87c:	f7f0 fd04 	bl	8000288 <__aeabi_dsub>
 800f880:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f884:	4656      	mov	r6, sl
 800f886:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f88a:	f7f1 f965 	bl	8000b58 <__aeabi_d2iz>
 800f88e:	4605      	mov	r5, r0
 800f890:	f7f0 fe48 	bl	8000524 <__aeabi_i2d>
 800f894:	4602      	mov	r2, r0
 800f896:	460b      	mov	r3, r1
 800f898:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f89c:	f7f0 fcf4 	bl	8000288 <__aeabi_dsub>
 800f8a0:	3530      	adds	r5, #48	@ 0x30
 800f8a2:	4602      	mov	r2, r0
 800f8a4:	460b      	mov	r3, r1
 800f8a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f8aa:	f806 5b01 	strb.w	r5, [r6], #1
 800f8ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f8b2:	f7f1 f913 	bl	8000adc <__aeabi_dcmplt>
 800f8b6:	2800      	cmp	r0, #0
 800f8b8:	d171      	bne.n	800f99e <_dtoa_r+0x65e>
 800f8ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f8be:	4911      	ldr	r1, [pc, #68]	@ (800f904 <_dtoa_r+0x5c4>)
 800f8c0:	2000      	movs	r0, #0
 800f8c2:	f7f0 fce1 	bl	8000288 <__aeabi_dsub>
 800f8c6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f8ca:	f7f1 f907 	bl	8000adc <__aeabi_dcmplt>
 800f8ce:	2800      	cmp	r0, #0
 800f8d0:	f040 8095 	bne.w	800f9fe <_dtoa_r+0x6be>
 800f8d4:	42a6      	cmp	r6, r4
 800f8d6:	f43f af50 	beq.w	800f77a <_dtoa_r+0x43a>
 800f8da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f8de:	4b0a      	ldr	r3, [pc, #40]	@ (800f908 <_dtoa_r+0x5c8>)
 800f8e0:	2200      	movs	r2, #0
 800f8e2:	f7f0 fe89 	bl	80005f8 <__aeabi_dmul>
 800f8e6:	4b08      	ldr	r3, [pc, #32]	@ (800f908 <_dtoa_r+0x5c8>)
 800f8e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f8ec:	2200      	movs	r2, #0
 800f8ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f8f2:	f7f0 fe81 	bl	80005f8 <__aeabi_dmul>
 800f8f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f8fa:	e7c4      	b.n	800f886 <_dtoa_r+0x546>
 800f8fc:	080137c0 	.word	0x080137c0
 800f900:	08013798 	.word	0x08013798
 800f904:	3ff00000 	.word	0x3ff00000
 800f908:	40240000 	.word	0x40240000
 800f90c:	401c0000 	.word	0x401c0000
 800f910:	40140000 	.word	0x40140000
 800f914:	3fe00000 	.word	0x3fe00000
 800f918:	4631      	mov	r1, r6
 800f91a:	4628      	mov	r0, r5
 800f91c:	f7f0 fe6c 	bl	80005f8 <__aeabi_dmul>
 800f920:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f924:	9415      	str	r4, [sp, #84]	@ 0x54
 800f926:	4656      	mov	r6, sl
 800f928:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f92c:	f7f1 f914 	bl	8000b58 <__aeabi_d2iz>
 800f930:	4605      	mov	r5, r0
 800f932:	f7f0 fdf7 	bl	8000524 <__aeabi_i2d>
 800f936:	4602      	mov	r2, r0
 800f938:	460b      	mov	r3, r1
 800f93a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f93e:	f7f0 fca3 	bl	8000288 <__aeabi_dsub>
 800f942:	3530      	adds	r5, #48	@ 0x30
 800f944:	f806 5b01 	strb.w	r5, [r6], #1
 800f948:	4602      	mov	r2, r0
 800f94a:	460b      	mov	r3, r1
 800f94c:	42a6      	cmp	r6, r4
 800f94e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f952:	f04f 0200 	mov.w	r2, #0
 800f956:	d124      	bne.n	800f9a2 <_dtoa_r+0x662>
 800f958:	4bac      	ldr	r3, [pc, #688]	@ (800fc0c <_dtoa_r+0x8cc>)
 800f95a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f95e:	f7f0 fc95 	bl	800028c <__adddf3>
 800f962:	4602      	mov	r2, r0
 800f964:	460b      	mov	r3, r1
 800f966:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f96a:	f7f1 f8d5 	bl	8000b18 <__aeabi_dcmpgt>
 800f96e:	2800      	cmp	r0, #0
 800f970:	d145      	bne.n	800f9fe <_dtoa_r+0x6be>
 800f972:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f976:	49a5      	ldr	r1, [pc, #660]	@ (800fc0c <_dtoa_r+0x8cc>)
 800f978:	2000      	movs	r0, #0
 800f97a:	f7f0 fc85 	bl	8000288 <__aeabi_dsub>
 800f97e:	4602      	mov	r2, r0
 800f980:	460b      	mov	r3, r1
 800f982:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f986:	f7f1 f8a9 	bl	8000adc <__aeabi_dcmplt>
 800f98a:	2800      	cmp	r0, #0
 800f98c:	f43f aef5 	beq.w	800f77a <_dtoa_r+0x43a>
 800f990:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800f992:	1e73      	subs	r3, r6, #1
 800f994:	9315      	str	r3, [sp, #84]	@ 0x54
 800f996:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f99a:	2b30      	cmp	r3, #48	@ 0x30
 800f99c:	d0f8      	beq.n	800f990 <_dtoa_r+0x650>
 800f99e:	9f04      	ldr	r7, [sp, #16]
 800f9a0:	e73e      	b.n	800f820 <_dtoa_r+0x4e0>
 800f9a2:	4b9b      	ldr	r3, [pc, #620]	@ (800fc10 <_dtoa_r+0x8d0>)
 800f9a4:	f7f0 fe28 	bl	80005f8 <__aeabi_dmul>
 800f9a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f9ac:	e7bc      	b.n	800f928 <_dtoa_r+0x5e8>
 800f9ae:	d10c      	bne.n	800f9ca <_dtoa_r+0x68a>
 800f9b0:	4b98      	ldr	r3, [pc, #608]	@ (800fc14 <_dtoa_r+0x8d4>)
 800f9b2:	2200      	movs	r2, #0
 800f9b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f9b8:	f7f0 fe1e 	bl	80005f8 <__aeabi_dmul>
 800f9bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f9c0:	f7f1 f8a0 	bl	8000b04 <__aeabi_dcmpge>
 800f9c4:	2800      	cmp	r0, #0
 800f9c6:	f000 8157 	beq.w	800fc78 <_dtoa_r+0x938>
 800f9ca:	2400      	movs	r4, #0
 800f9cc:	4625      	mov	r5, r4
 800f9ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f9d0:	43db      	mvns	r3, r3
 800f9d2:	9304      	str	r3, [sp, #16]
 800f9d4:	4656      	mov	r6, sl
 800f9d6:	2700      	movs	r7, #0
 800f9d8:	4621      	mov	r1, r4
 800f9da:	4658      	mov	r0, fp
 800f9dc:	f000 fbb4 	bl	8010148 <_Bfree>
 800f9e0:	2d00      	cmp	r5, #0
 800f9e2:	d0dc      	beq.n	800f99e <_dtoa_r+0x65e>
 800f9e4:	b12f      	cbz	r7, 800f9f2 <_dtoa_r+0x6b2>
 800f9e6:	42af      	cmp	r7, r5
 800f9e8:	d003      	beq.n	800f9f2 <_dtoa_r+0x6b2>
 800f9ea:	4639      	mov	r1, r7
 800f9ec:	4658      	mov	r0, fp
 800f9ee:	f000 fbab 	bl	8010148 <_Bfree>
 800f9f2:	4629      	mov	r1, r5
 800f9f4:	4658      	mov	r0, fp
 800f9f6:	f000 fba7 	bl	8010148 <_Bfree>
 800f9fa:	e7d0      	b.n	800f99e <_dtoa_r+0x65e>
 800f9fc:	9704      	str	r7, [sp, #16]
 800f9fe:	4633      	mov	r3, r6
 800fa00:	461e      	mov	r6, r3
 800fa02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fa06:	2a39      	cmp	r2, #57	@ 0x39
 800fa08:	d107      	bne.n	800fa1a <_dtoa_r+0x6da>
 800fa0a:	459a      	cmp	sl, r3
 800fa0c:	d1f8      	bne.n	800fa00 <_dtoa_r+0x6c0>
 800fa0e:	9a04      	ldr	r2, [sp, #16]
 800fa10:	3201      	adds	r2, #1
 800fa12:	9204      	str	r2, [sp, #16]
 800fa14:	2230      	movs	r2, #48	@ 0x30
 800fa16:	f88a 2000 	strb.w	r2, [sl]
 800fa1a:	781a      	ldrb	r2, [r3, #0]
 800fa1c:	3201      	adds	r2, #1
 800fa1e:	701a      	strb	r2, [r3, #0]
 800fa20:	e7bd      	b.n	800f99e <_dtoa_r+0x65e>
 800fa22:	4b7b      	ldr	r3, [pc, #492]	@ (800fc10 <_dtoa_r+0x8d0>)
 800fa24:	2200      	movs	r2, #0
 800fa26:	f7f0 fde7 	bl	80005f8 <__aeabi_dmul>
 800fa2a:	2200      	movs	r2, #0
 800fa2c:	2300      	movs	r3, #0
 800fa2e:	4604      	mov	r4, r0
 800fa30:	460d      	mov	r5, r1
 800fa32:	f7f1 f849 	bl	8000ac8 <__aeabi_dcmpeq>
 800fa36:	2800      	cmp	r0, #0
 800fa38:	f43f aebb 	beq.w	800f7b2 <_dtoa_r+0x472>
 800fa3c:	e6f0      	b.n	800f820 <_dtoa_r+0x4e0>
 800fa3e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800fa40:	2a00      	cmp	r2, #0
 800fa42:	f000 80db 	beq.w	800fbfc <_dtoa_r+0x8bc>
 800fa46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fa48:	2a01      	cmp	r2, #1
 800fa4a:	f300 80bf 	bgt.w	800fbcc <_dtoa_r+0x88c>
 800fa4e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800fa50:	2a00      	cmp	r2, #0
 800fa52:	f000 80b7 	beq.w	800fbc4 <_dtoa_r+0x884>
 800fa56:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800fa5a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800fa5c:	4646      	mov	r6, r8
 800fa5e:	9a08      	ldr	r2, [sp, #32]
 800fa60:	2101      	movs	r1, #1
 800fa62:	441a      	add	r2, r3
 800fa64:	4658      	mov	r0, fp
 800fa66:	4498      	add	r8, r3
 800fa68:	9208      	str	r2, [sp, #32]
 800fa6a:	f000 fc21 	bl	80102b0 <__i2b>
 800fa6e:	4605      	mov	r5, r0
 800fa70:	b15e      	cbz	r6, 800fa8a <_dtoa_r+0x74a>
 800fa72:	9b08      	ldr	r3, [sp, #32]
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	dd08      	ble.n	800fa8a <_dtoa_r+0x74a>
 800fa78:	42b3      	cmp	r3, r6
 800fa7a:	9a08      	ldr	r2, [sp, #32]
 800fa7c:	bfa8      	it	ge
 800fa7e:	4633      	movge	r3, r6
 800fa80:	eba8 0803 	sub.w	r8, r8, r3
 800fa84:	1af6      	subs	r6, r6, r3
 800fa86:	1ad3      	subs	r3, r2, r3
 800fa88:	9308      	str	r3, [sp, #32]
 800fa8a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fa8c:	b1f3      	cbz	r3, 800facc <_dtoa_r+0x78c>
 800fa8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	f000 80b7 	beq.w	800fc04 <_dtoa_r+0x8c4>
 800fa96:	b18c      	cbz	r4, 800fabc <_dtoa_r+0x77c>
 800fa98:	4629      	mov	r1, r5
 800fa9a:	4622      	mov	r2, r4
 800fa9c:	4658      	mov	r0, fp
 800fa9e:	f000 fcc7 	bl	8010430 <__pow5mult>
 800faa2:	464a      	mov	r2, r9
 800faa4:	4601      	mov	r1, r0
 800faa6:	4605      	mov	r5, r0
 800faa8:	4658      	mov	r0, fp
 800faaa:	f000 fc17 	bl	80102dc <__multiply>
 800faae:	4649      	mov	r1, r9
 800fab0:	9004      	str	r0, [sp, #16]
 800fab2:	4658      	mov	r0, fp
 800fab4:	f000 fb48 	bl	8010148 <_Bfree>
 800fab8:	9b04      	ldr	r3, [sp, #16]
 800faba:	4699      	mov	r9, r3
 800fabc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fabe:	1b1a      	subs	r2, r3, r4
 800fac0:	d004      	beq.n	800facc <_dtoa_r+0x78c>
 800fac2:	4649      	mov	r1, r9
 800fac4:	4658      	mov	r0, fp
 800fac6:	f000 fcb3 	bl	8010430 <__pow5mult>
 800faca:	4681      	mov	r9, r0
 800facc:	2101      	movs	r1, #1
 800face:	4658      	mov	r0, fp
 800fad0:	f000 fbee 	bl	80102b0 <__i2b>
 800fad4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fad6:	4604      	mov	r4, r0
 800fad8:	2b00      	cmp	r3, #0
 800fada:	f000 81cf 	beq.w	800fe7c <_dtoa_r+0xb3c>
 800fade:	461a      	mov	r2, r3
 800fae0:	4601      	mov	r1, r0
 800fae2:	4658      	mov	r0, fp
 800fae4:	f000 fca4 	bl	8010430 <__pow5mult>
 800fae8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800faea:	2b01      	cmp	r3, #1
 800faec:	4604      	mov	r4, r0
 800faee:	f300 8095 	bgt.w	800fc1c <_dtoa_r+0x8dc>
 800faf2:	9b02      	ldr	r3, [sp, #8]
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	f040 8087 	bne.w	800fc08 <_dtoa_r+0x8c8>
 800fafa:	9b03      	ldr	r3, [sp, #12]
 800fafc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	f040 8089 	bne.w	800fc18 <_dtoa_r+0x8d8>
 800fb06:	9b03      	ldr	r3, [sp, #12]
 800fb08:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fb0c:	0d1b      	lsrs	r3, r3, #20
 800fb0e:	051b      	lsls	r3, r3, #20
 800fb10:	b12b      	cbz	r3, 800fb1e <_dtoa_r+0x7de>
 800fb12:	9b08      	ldr	r3, [sp, #32]
 800fb14:	3301      	adds	r3, #1
 800fb16:	9308      	str	r3, [sp, #32]
 800fb18:	f108 0801 	add.w	r8, r8, #1
 800fb1c:	2301      	movs	r3, #1
 800fb1e:	930a      	str	r3, [sp, #40]	@ 0x28
 800fb20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fb22:	2b00      	cmp	r3, #0
 800fb24:	f000 81b0 	beq.w	800fe88 <_dtoa_r+0xb48>
 800fb28:	6923      	ldr	r3, [r4, #16]
 800fb2a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fb2e:	6918      	ldr	r0, [r3, #16]
 800fb30:	f000 fb72 	bl	8010218 <__hi0bits>
 800fb34:	f1c0 0020 	rsb	r0, r0, #32
 800fb38:	9b08      	ldr	r3, [sp, #32]
 800fb3a:	4418      	add	r0, r3
 800fb3c:	f010 001f 	ands.w	r0, r0, #31
 800fb40:	d077      	beq.n	800fc32 <_dtoa_r+0x8f2>
 800fb42:	f1c0 0320 	rsb	r3, r0, #32
 800fb46:	2b04      	cmp	r3, #4
 800fb48:	dd6b      	ble.n	800fc22 <_dtoa_r+0x8e2>
 800fb4a:	9b08      	ldr	r3, [sp, #32]
 800fb4c:	f1c0 001c 	rsb	r0, r0, #28
 800fb50:	4403      	add	r3, r0
 800fb52:	4480      	add	r8, r0
 800fb54:	4406      	add	r6, r0
 800fb56:	9308      	str	r3, [sp, #32]
 800fb58:	f1b8 0f00 	cmp.w	r8, #0
 800fb5c:	dd05      	ble.n	800fb6a <_dtoa_r+0x82a>
 800fb5e:	4649      	mov	r1, r9
 800fb60:	4642      	mov	r2, r8
 800fb62:	4658      	mov	r0, fp
 800fb64:	f000 fcbe 	bl	80104e4 <__lshift>
 800fb68:	4681      	mov	r9, r0
 800fb6a:	9b08      	ldr	r3, [sp, #32]
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	dd05      	ble.n	800fb7c <_dtoa_r+0x83c>
 800fb70:	4621      	mov	r1, r4
 800fb72:	461a      	mov	r2, r3
 800fb74:	4658      	mov	r0, fp
 800fb76:	f000 fcb5 	bl	80104e4 <__lshift>
 800fb7a:	4604      	mov	r4, r0
 800fb7c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800fb7e:	2b00      	cmp	r3, #0
 800fb80:	d059      	beq.n	800fc36 <_dtoa_r+0x8f6>
 800fb82:	4621      	mov	r1, r4
 800fb84:	4648      	mov	r0, r9
 800fb86:	f000 fd19 	bl	80105bc <__mcmp>
 800fb8a:	2800      	cmp	r0, #0
 800fb8c:	da53      	bge.n	800fc36 <_dtoa_r+0x8f6>
 800fb8e:	1e7b      	subs	r3, r7, #1
 800fb90:	9304      	str	r3, [sp, #16]
 800fb92:	4649      	mov	r1, r9
 800fb94:	2300      	movs	r3, #0
 800fb96:	220a      	movs	r2, #10
 800fb98:	4658      	mov	r0, fp
 800fb9a:	f000 faf7 	bl	801018c <__multadd>
 800fb9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fba0:	4681      	mov	r9, r0
 800fba2:	2b00      	cmp	r3, #0
 800fba4:	f000 8172 	beq.w	800fe8c <_dtoa_r+0xb4c>
 800fba8:	2300      	movs	r3, #0
 800fbaa:	4629      	mov	r1, r5
 800fbac:	220a      	movs	r2, #10
 800fbae:	4658      	mov	r0, fp
 800fbb0:	f000 faec 	bl	801018c <__multadd>
 800fbb4:	9b00      	ldr	r3, [sp, #0]
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	4605      	mov	r5, r0
 800fbba:	dc67      	bgt.n	800fc8c <_dtoa_r+0x94c>
 800fbbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fbbe:	2b02      	cmp	r3, #2
 800fbc0:	dc41      	bgt.n	800fc46 <_dtoa_r+0x906>
 800fbc2:	e063      	b.n	800fc8c <_dtoa_r+0x94c>
 800fbc4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800fbc6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800fbca:	e746      	b.n	800fa5a <_dtoa_r+0x71a>
 800fbcc:	9b07      	ldr	r3, [sp, #28]
 800fbce:	1e5c      	subs	r4, r3, #1
 800fbd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fbd2:	42a3      	cmp	r3, r4
 800fbd4:	bfbf      	itttt	lt
 800fbd6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800fbd8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800fbda:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800fbdc:	1ae3      	sublt	r3, r4, r3
 800fbde:	bfb4      	ite	lt
 800fbe0:	18d2      	addlt	r2, r2, r3
 800fbe2:	1b1c      	subge	r4, r3, r4
 800fbe4:	9b07      	ldr	r3, [sp, #28]
 800fbe6:	bfbc      	itt	lt
 800fbe8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800fbea:	2400      	movlt	r4, #0
 800fbec:	2b00      	cmp	r3, #0
 800fbee:	bfb5      	itete	lt
 800fbf0:	eba8 0603 	sublt.w	r6, r8, r3
 800fbf4:	9b07      	ldrge	r3, [sp, #28]
 800fbf6:	2300      	movlt	r3, #0
 800fbf8:	4646      	movge	r6, r8
 800fbfa:	e730      	b.n	800fa5e <_dtoa_r+0x71e>
 800fbfc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800fbfe:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800fc00:	4646      	mov	r6, r8
 800fc02:	e735      	b.n	800fa70 <_dtoa_r+0x730>
 800fc04:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fc06:	e75c      	b.n	800fac2 <_dtoa_r+0x782>
 800fc08:	2300      	movs	r3, #0
 800fc0a:	e788      	b.n	800fb1e <_dtoa_r+0x7de>
 800fc0c:	3fe00000 	.word	0x3fe00000
 800fc10:	40240000 	.word	0x40240000
 800fc14:	40140000 	.word	0x40140000
 800fc18:	9b02      	ldr	r3, [sp, #8]
 800fc1a:	e780      	b.n	800fb1e <_dtoa_r+0x7de>
 800fc1c:	2300      	movs	r3, #0
 800fc1e:	930a      	str	r3, [sp, #40]	@ 0x28
 800fc20:	e782      	b.n	800fb28 <_dtoa_r+0x7e8>
 800fc22:	d099      	beq.n	800fb58 <_dtoa_r+0x818>
 800fc24:	9a08      	ldr	r2, [sp, #32]
 800fc26:	331c      	adds	r3, #28
 800fc28:	441a      	add	r2, r3
 800fc2a:	4498      	add	r8, r3
 800fc2c:	441e      	add	r6, r3
 800fc2e:	9208      	str	r2, [sp, #32]
 800fc30:	e792      	b.n	800fb58 <_dtoa_r+0x818>
 800fc32:	4603      	mov	r3, r0
 800fc34:	e7f6      	b.n	800fc24 <_dtoa_r+0x8e4>
 800fc36:	9b07      	ldr	r3, [sp, #28]
 800fc38:	9704      	str	r7, [sp, #16]
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	dc20      	bgt.n	800fc80 <_dtoa_r+0x940>
 800fc3e:	9300      	str	r3, [sp, #0]
 800fc40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc42:	2b02      	cmp	r3, #2
 800fc44:	dd1e      	ble.n	800fc84 <_dtoa_r+0x944>
 800fc46:	9b00      	ldr	r3, [sp, #0]
 800fc48:	2b00      	cmp	r3, #0
 800fc4a:	f47f aec0 	bne.w	800f9ce <_dtoa_r+0x68e>
 800fc4e:	4621      	mov	r1, r4
 800fc50:	2205      	movs	r2, #5
 800fc52:	4658      	mov	r0, fp
 800fc54:	f000 fa9a 	bl	801018c <__multadd>
 800fc58:	4601      	mov	r1, r0
 800fc5a:	4604      	mov	r4, r0
 800fc5c:	4648      	mov	r0, r9
 800fc5e:	f000 fcad 	bl	80105bc <__mcmp>
 800fc62:	2800      	cmp	r0, #0
 800fc64:	f77f aeb3 	ble.w	800f9ce <_dtoa_r+0x68e>
 800fc68:	4656      	mov	r6, sl
 800fc6a:	2331      	movs	r3, #49	@ 0x31
 800fc6c:	f806 3b01 	strb.w	r3, [r6], #1
 800fc70:	9b04      	ldr	r3, [sp, #16]
 800fc72:	3301      	adds	r3, #1
 800fc74:	9304      	str	r3, [sp, #16]
 800fc76:	e6ae      	b.n	800f9d6 <_dtoa_r+0x696>
 800fc78:	9c07      	ldr	r4, [sp, #28]
 800fc7a:	9704      	str	r7, [sp, #16]
 800fc7c:	4625      	mov	r5, r4
 800fc7e:	e7f3      	b.n	800fc68 <_dtoa_r+0x928>
 800fc80:	9b07      	ldr	r3, [sp, #28]
 800fc82:	9300      	str	r3, [sp, #0]
 800fc84:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fc86:	2b00      	cmp	r3, #0
 800fc88:	f000 8104 	beq.w	800fe94 <_dtoa_r+0xb54>
 800fc8c:	2e00      	cmp	r6, #0
 800fc8e:	dd05      	ble.n	800fc9c <_dtoa_r+0x95c>
 800fc90:	4629      	mov	r1, r5
 800fc92:	4632      	mov	r2, r6
 800fc94:	4658      	mov	r0, fp
 800fc96:	f000 fc25 	bl	80104e4 <__lshift>
 800fc9a:	4605      	mov	r5, r0
 800fc9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d05a      	beq.n	800fd58 <_dtoa_r+0xa18>
 800fca2:	6869      	ldr	r1, [r5, #4]
 800fca4:	4658      	mov	r0, fp
 800fca6:	f000 fa0f 	bl	80100c8 <_Balloc>
 800fcaa:	4606      	mov	r6, r0
 800fcac:	b928      	cbnz	r0, 800fcba <_dtoa_r+0x97a>
 800fcae:	4b84      	ldr	r3, [pc, #528]	@ (800fec0 <_dtoa_r+0xb80>)
 800fcb0:	4602      	mov	r2, r0
 800fcb2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800fcb6:	f7ff bb5a 	b.w	800f36e <_dtoa_r+0x2e>
 800fcba:	692a      	ldr	r2, [r5, #16]
 800fcbc:	3202      	adds	r2, #2
 800fcbe:	0092      	lsls	r2, r2, #2
 800fcc0:	f105 010c 	add.w	r1, r5, #12
 800fcc4:	300c      	adds	r0, #12
 800fcc6:	f7ff faa4 	bl	800f212 <memcpy>
 800fcca:	2201      	movs	r2, #1
 800fccc:	4631      	mov	r1, r6
 800fcce:	4658      	mov	r0, fp
 800fcd0:	f000 fc08 	bl	80104e4 <__lshift>
 800fcd4:	f10a 0301 	add.w	r3, sl, #1
 800fcd8:	9307      	str	r3, [sp, #28]
 800fcda:	9b00      	ldr	r3, [sp, #0]
 800fcdc:	4453      	add	r3, sl
 800fcde:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fce0:	9b02      	ldr	r3, [sp, #8]
 800fce2:	f003 0301 	and.w	r3, r3, #1
 800fce6:	462f      	mov	r7, r5
 800fce8:	930a      	str	r3, [sp, #40]	@ 0x28
 800fcea:	4605      	mov	r5, r0
 800fcec:	9b07      	ldr	r3, [sp, #28]
 800fcee:	4621      	mov	r1, r4
 800fcf0:	3b01      	subs	r3, #1
 800fcf2:	4648      	mov	r0, r9
 800fcf4:	9300      	str	r3, [sp, #0]
 800fcf6:	f7ff fa9a 	bl	800f22e <quorem>
 800fcfa:	4639      	mov	r1, r7
 800fcfc:	9002      	str	r0, [sp, #8]
 800fcfe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800fd02:	4648      	mov	r0, r9
 800fd04:	f000 fc5a 	bl	80105bc <__mcmp>
 800fd08:	462a      	mov	r2, r5
 800fd0a:	9008      	str	r0, [sp, #32]
 800fd0c:	4621      	mov	r1, r4
 800fd0e:	4658      	mov	r0, fp
 800fd10:	f000 fc70 	bl	80105f4 <__mdiff>
 800fd14:	68c2      	ldr	r2, [r0, #12]
 800fd16:	4606      	mov	r6, r0
 800fd18:	bb02      	cbnz	r2, 800fd5c <_dtoa_r+0xa1c>
 800fd1a:	4601      	mov	r1, r0
 800fd1c:	4648      	mov	r0, r9
 800fd1e:	f000 fc4d 	bl	80105bc <__mcmp>
 800fd22:	4602      	mov	r2, r0
 800fd24:	4631      	mov	r1, r6
 800fd26:	4658      	mov	r0, fp
 800fd28:	920e      	str	r2, [sp, #56]	@ 0x38
 800fd2a:	f000 fa0d 	bl	8010148 <_Bfree>
 800fd2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fd30:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fd32:	9e07      	ldr	r6, [sp, #28]
 800fd34:	ea43 0102 	orr.w	r1, r3, r2
 800fd38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fd3a:	4319      	orrs	r1, r3
 800fd3c:	d110      	bne.n	800fd60 <_dtoa_r+0xa20>
 800fd3e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800fd42:	d029      	beq.n	800fd98 <_dtoa_r+0xa58>
 800fd44:	9b08      	ldr	r3, [sp, #32]
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	dd02      	ble.n	800fd50 <_dtoa_r+0xa10>
 800fd4a:	9b02      	ldr	r3, [sp, #8]
 800fd4c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800fd50:	9b00      	ldr	r3, [sp, #0]
 800fd52:	f883 8000 	strb.w	r8, [r3]
 800fd56:	e63f      	b.n	800f9d8 <_dtoa_r+0x698>
 800fd58:	4628      	mov	r0, r5
 800fd5a:	e7bb      	b.n	800fcd4 <_dtoa_r+0x994>
 800fd5c:	2201      	movs	r2, #1
 800fd5e:	e7e1      	b.n	800fd24 <_dtoa_r+0x9e4>
 800fd60:	9b08      	ldr	r3, [sp, #32]
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	db04      	blt.n	800fd70 <_dtoa_r+0xa30>
 800fd66:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fd68:	430b      	orrs	r3, r1
 800fd6a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800fd6c:	430b      	orrs	r3, r1
 800fd6e:	d120      	bne.n	800fdb2 <_dtoa_r+0xa72>
 800fd70:	2a00      	cmp	r2, #0
 800fd72:	dded      	ble.n	800fd50 <_dtoa_r+0xa10>
 800fd74:	4649      	mov	r1, r9
 800fd76:	2201      	movs	r2, #1
 800fd78:	4658      	mov	r0, fp
 800fd7a:	f000 fbb3 	bl	80104e4 <__lshift>
 800fd7e:	4621      	mov	r1, r4
 800fd80:	4681      	mov	r9, r0
 800fd82:	f000 fc1b 	bl	80105bc <__mcmp>
 800fd86:	2800      	cmp	r0, #0
 800fd88:	dc03      	bgt.n	800fd92 <_dtoa_r+0xa52>
 800fd8a:	d1e1      	bne.n	800fd50 <_dtoa_r+0xa10>
 800fd8c:	f018 0f01 	tst.w	r8, #1
 800fd90:	d0de      	beq.n	800fd50 <_dtoa_r+0xa10>
 800fd92:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800fd96:	d1d8      	bne.n	800fd4a <_dtoa_r+0xa0a>
 800fd98:	9a00      	ldr	r2, [sp, #0]
 800fd9a:	2339      	movs	r3, #57	@ 0x39
 800fd9c:	7013      	strb	r3, [r2, #0]
 800fd9e:	4633      	mov	r3, r6
 800fda0:	461e      	mov	r6, r3
 800fda2:	3b01      	subs	r3, #1
 800fda4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800fda8:	2a39      	cmp	r2, #57	@ 0x39
 800fdaa:	d052      	beq.n	800fe52 <_dtoa_r+0xb12>
 800fdac:	3201      	adds	r2, #1
 800fdae:	701a      	strb	r2, [r3, #0]
 800fdb0:	e612      	b.n	800f9d8 <_dtoa_r+0x698>
 800fdb2:	2a00      	cmp	r2, #0
 800fdb4:	dd07      	ble.n	800fdc6 <_dtoa_r+0xa86>
 800fdb6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800fdba:	d0ed      	beq.n	800fd98 <_dtoa_r+0xa58>
 800fdbc:	9a00      	ldr	r2, [sp, #0]
 800fdbe:	f108 0301 	add.w	r3, r8, #1
 800fdc2:	7013      	strb	r3, [r2, #0]
 800fdc4:	e608      	b.n	800f9d8 <_dtoa_r+0x698>
 800fdc6:	9b07      	ldr	r3, [sp, #28]
 800fdc8:	9a07      	ldr	r2, [sp, #28]
 800fdca:	f803 8c01 	strb.w	r8, [r3, #-1]
 800fdce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fdd0:	4293      	cmp	r3, r2
 800fdd2:	d028      	beq.n	800fe26 <_dtoa_r+0xae6>
 800fdd4:	4649      	mov	r1, r9
 800fdd6:	2300      	movs	r3, #0
 800fdd8:	220a      	movs	r2, #10
 800fdda:	4658      	mov	r0, fp
 800fddc:	f000 f9d6 	bl	801018c <__multadd>
 800fde0:	42af      	cmp	r7, r5
 800fde2:	4681      	mov	r9, r0
 800fde4:	f04f 0300 	mov.w	r3, #0
 800fde8:	f04f 020a 	mov.w	r2, #10
 800fdec:	4639      	mov	r1, r7
 800fdee:	4658      	mov	r0, fp
 800fdf0:	d107      	bne.n	800fe02 <_dtoa_r+0xac2>
 800fdf2:	f000 f9cb 	bl	801018c <__multadd>
 800fdf6:	4607      	mov	r7, r0
 800fdf8:	4605      	mov	r5, r0
 800fdfa:	9b07      	ldr	r3, [sp, #28]
 800fdfc:	3301      	adds	r3, #1
 800fdfe:	9307      	str	r3, [sp, #28]
 800fe00:	e774      	b.n	800fcec <_dtoa_r+0x9ac>
 800fe02:	f000 f9c3 	bl	801018c <__multadd>
 800fe06:	4629      	mov	r1, r5
 800fe08:	4607      	mov	r7, r0
 800fe0a:	2300      	movs	r3, #0
 800fe0c:	220a      	movs	r2, #10
 800fe0e:	4658      	mov	r0, fp
 800fe10:	f000 f9bc 	bl	801018c <__multadd>
 800fe14:	4605      	mov	r5, r0
 800fe16:	e7f0      	b.n	800fdfa <_dtoa_r+0xaba>
 800fe18:	9b00      	ldr	r3, [sp, #0]
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	bfcc      	ite	gt
 800fe1e:	461e      	movgt	r6, r3
 800fe20:	2601      	movle	r6, #1
 800fe22:	4456      	add	r6, sl
 800fe24:	2700      	movs	r7, #0
 800fe26:	4649      	mov	r1, r9
 800fe28:	2201      	movs	r2, #1
 800fe2a:	4658      	mov	r0, fp
 800fe2c:	f000 fb5a 	bl	80104e4 <__lshift>
 800fe30:	4621      	mov	r1, r4
 800fe32:	4681      	mov	r9, r0
 800fe34:	f000 fbc2 	bl	80105bc <__mcmp>
 800fe38:	2800      	cmp	r0, #0
 800fe3a:	dcb0      	bgt.n	800fd9e <_dtoa_r+0xa5e>
 800fe3c:	d102      	bne.n	800fe44 <_dtoa_r+0xb04>
 800fe3e:	f018 0f01 	tst.w	r8, #1
 800fe42:	d1ac      	bne.n	800fd9e <_dtoa_r+0xa5e>
 800fe44:	4633      	mov	r3, r6
 800fe46:	461e      	mov	r6, r3
 800fe48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fe4c:	2a30      	cmp	r2, #48	@ 0x30
 800fe4e:	d0fa      	beq.n	800fe46 <_dtoa_r+0xb06>
 800fe50:	e5c2      	b.n	800f9d8 <_dtoa_r+0x698>
 800fe52:	459a      	cmp	sl, r3
 800fe54:	d1a4      	bne.n	800fda0 <_dtoa_r+0xa60>
 800fe56:	9b04      	ldr	r3, [sp, #16]
 800fe58:	3301      	adds	r3, #1
 800fe5a:	9304      	str	r3, [sp, #16]
 800fe5c:	2331      	movs	r3, #49	@ 0x31
 800fe5e:	f88a 3000 	strb.w	r3, [sl]
 800fe62:	e5b9      	b.n	800f9d8 <_dtoa_r+0x698>
 800fe64:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800fe66:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800fec4 <_dtoa_r+0xb84>
 800fe6a:	b11b      	cbz	r3, 800fe74 <_dtoa_r+0xb34>
 800fe6c:	f10a 0308 	add.w	r3, sl, #8
 800fe70:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800fe72:	6013      	str	r3, [r2, #0]
 800fe74:	4650      	mov	r0, sl
 800fe76:	b019      	add	sp, #100	@ 0x64
 800fe78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe7e:	2b01      	cmp	r3, #1
 800fe80:	f77f ae37 	ble.w	800faf2 <_dtoa_r+0x7b2>
 800fe84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fe86:	930a      	str	r3, [sp, #40]	@ 0x28
 800fe88:	2001      	movs	r0, #1
 800fe8a:	e655      	b.n	800fb38 <_dtoa_r+0x7f8>
 800fe8c:	9b00      	ldr	r3, [sp, #0]
 800fe8e:	2b00      	cmp	r3, #0
 800fe90:	f77f aed6 	ble.w	800fc40 <_dtoa_r+0x900>
 800fe94:	4656      	mov	r6, sl
 800fe96:	4621      	mov	r1, r4
 800fe98:	4648      	mov	r0, r9
 800fe9a:	f7ff f9c8 	bl	800f22e <quorem>
 800fe9e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800fea2:	f806 8b01 	strb.w	r8, [r6], #1
 800fea6:	9b00      	ldr	r3, [sp, #0]
 800fea8:	eba6 020a 	sub.w	r2, r6, sl
 800feac:	4293      	cmp	r3, r2
 800feae:	ddb3      	ble.n	800fe18 <_dtoa_r+0xad8>
 800feb0:	4649      	mov	r1, r9
 800feb2:	2300      	movs	r3, #0
 800feb4:	220a      	movs	r2, #10
 800feb6:	4658      	mov	r0, fp
 800feb8:	f000 f968 	bl	801018c <__multadd>
 800febc:	4681      	mov	r9, r0
 800febe:	e7ea      	b.n	800fe96 <_dtoa_r+0xb56>
 800fec0:	08013720 	.word	0x08013720
 800fec4:	080136a4 	.word	0x080136a4

0800fec8 <_free_r>:
 800fec8:	b538      	push	{r3, r4, r5, lr}
 800feca:	4605      	mov	r5, r0
 800fecc:	2900      	cmp	r1, #0
 800fece:	d041      	beq.n	800ff54 <_free_r+0x8c>
 800fed0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fed4:	1f0c      	subs	r4, r1, #4
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	bfb8      	it	lt
 800feda:	18e4      	addlt	r4, r4, r3
 800fedc:	f000 f8e8 	bl	80100b0 <__malloc_lock>
 800fee0:	4a1d      	ldr	r2, [pc, #116]	@ (800ff58 <_free_r+0x90>)
 800fee2:	6813      	ldr	r3, [r2, #0]
 800fee4:	b933      	cbnz	r3, 800fef4 <_free_r+0x2c>
 800fee6:	6063      	str	r3, [r4, #4]
 800fee8:	6014      	str	r4, [r2, #0]
 800feea:	4628      	mov	r0, r5
 800feec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fef0:	f000 b8e4 	b.w	80100bc <__malloc_unlock>
 800fef4:	42a3      	cmp	r3, r4
 800fef6:	d908      	bls.n	800ff0a <_free_r+0x42>
 800fef8:	6820      	ldr	r0, [r4, #0]
 800fefa:	1821      	adds	r1, r4, r0
 800fefc:	428b      	cmp	r3, r1
 800fefe:	bf01      	itttt	eq
 800ff00:	6819      	ldreq	r1, [r3, #0]
 800ff02:	685b      	ldreq	r3, [r3, #4]
 800ff04:	1809      	addeq	r1, r1, r0
 800ff06:	6021      	streq	r1, [r4, #0]
 800ff08:	e7ed      	b.n	800fee6 <_free_r+0x1e>
 800ff0a:	461a      	mov	r2, r3
 800ff0c:	685b      	ldr	r3, [r3, #4]
 800ff0e:	b10b      	cbz	r3, 800ff14 <_free_r+0x4c>
 800ff10:	42a3      	cmp	r3, r4
 800ff12:	d9fa      	bls.n	800ff0a <_free_r+0x42>
 800ff14:	6811      	ldr	r1, [r2, #0]
 800ff16:	1850      	adds	r0, r2, r1
 800ff18:	42a0      	cmp	r0, r4
 800ff1a:	d10b      	bne.n	800ff34 <_free_r+0x6c>
 800ff1c:	6820      	ldr	r0, [r4, #0]
 800ff1e:	4401      	add	r1, r0
 800ff20:	1850      	adds	r0, r2, r1
 800ff22:	4283      	cmp	r3, r0
 800ff24:	6011      	str	r1, [r2, #0]
 800ff26:	d1e0      	bne.n	800feea <_free_r+0x22>
 800ff28:	6818      	ldr	r0, [r3, #0]
 800ff2a:	685b      	ldr	r3, [r3, #4]
 800ff2c:	6053      	str	r3, [r2, #4]
 800ff2e:	4408      	add	r0, r1
 800ff30:	6010      	str	r0, [r2, #0]
 800ff32:	e7da      	b.n	800feea <_free_r+0x22>
 800ff34:	d902      	bls.n	800ff3c <_free_r+0x74>
 800ff36:	230c      	movs	r3, #12
 800ff38:	602b      	str	r3, [r5, #0]
 800ff3a:	e7d6      	b.n	800feea <_free_r+0x22>
 800ff3c:	6820      	ldr	r0, [r4, #0]
 800ff3e:	1821      	adds	r1, r4, r0
 800ff40:	428b      	cmp	r3, r1
 800ff42:	bf04      	itt	eq
 800ff44:	6819      	ldreq	r1, [r3, #0]
 800ff46:	685b      	ldreq	r3, [r3, #4]
 800ff48:	6063      	str	r3, [r4, #4]
 800ff4a:	bf04      	itt	eq
 800ff4c:	1809      	addeq	r1, r1, r0
 800ff4e:	6021      	streq	r1, [r4, #0]
 800ff50:	6054      	str	r4, [r2, #4]
 800ff52:	e7ca      	b.n	800feea <_free_r+0x22>
 800ff54:	bd38      	pop	{r3, r4, r5, pc}
 800ff56:	bf00      	nop
 800ff58:	20005eb4 	.word	0x20005eb4

0800ff5c <malloc>:
 800ff5c:	4b02      	ldr	r3, [pc, #8]	@ (800ff68 <malloc+0xc>)
 800ff5e:	4601      	mov	r1, r0
 800ff60:	6818      	ldr	r0, [r3, #0]
 800ff62:	f000 b825 	b.w	800ffb0 <_malloc_r>
 800ff66:	bf00      	nop
 800ff68:	200002a8 	.word	0x200002a8

0800ff6c <sbrk_aligned>:
 800ff6c:	b570      	push	{r4, r5, r6, lr}
 800ff6e:	4e0f      	ldr	r6, [pc, #60]	@ (800ffac <sbrk_aligned+0x40>)
 800ff70:	460c      	mov	r4, r1
 800ff72:	6831      	ldr	r1, [r6, #0]
 800ff74:	4605      	mov	r5, r0
 800ff76:	b911      	cbnz	r1, 800ff7e <sbrk_aligned+0x12>
 800ff78:	f000 fcd4 	bl	8010924 <_sbrk_r>
 800ff7c:	6030      	str	r0, [r6, #0]
 800ff7e:	4621      	mov	r1, r4
 800ff80:	4628      	mov	r0, r5
 800ff82:	f000 fccf 	bl	8010924 <_sbrk_r>
 800ff86:	1c43      	adds	r3, r0, #1
 800ff88:	d103      	bne.n	800ff92 <sbrk_aligned+0x26>
 800ff8a:	f04f 34ff 	mov.w	r4, #4294967295
 800ff8e:	4620      	mov	r0, r4
 800ff90:	bd70      	pop	{r4, r5, r6, pc}
 800ff92:	1cc4      	adds	r4, r0, #3
 800ff94:	f024 0403 	bic.w	r4, r4, #3
 800ff98:	42a0      	cmp	r0, r4
 800ff9a:	d0f8      	beq.n	800ff8e <sbrk_aligned+0x22>
 800ff9c:	1a21      	subs	r1, r4, r0
 800ff9e:	4628      	mov	r0, r5
 800ffa0:	f000 fcc0 	bl	8010924 <_sbrk_r>
 800ffa4:	3001      	adds	r0, #1
 800ffa6:	d1f2      	bne.n	800ff8e <sbrk_aligned+0x22>
 800ffa8:	e7ef      	b.n	800ff8a <sbrk_aligned+0x1e>
 800ffaa:	bf00      	nop
 800ffac:	20005eb0 	.word	0x20005eb0

0800ffb0 <_malloc_r>:
 800ffb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ffb4:	1ccd      	adds	r5, r1, #3
 800ffb6:	f025 0503 	bic.w	r5, r5, #3
 800ffba:	3508      	adds	r5, #8
 800ffbc:	2d0c      	cmp	r5, #12
 800ffbe:	bf38      	it	cc
 800ffc0:	250c      	movcc	r5, #12
 800ffc2:	2d00      	cmp	r5, #0
 800ffc4:	4606      	mov	r6, r0
 800ffc6:	db01      	blt.n	800ffcc <_malloc_r+0x1c>
 800ffc8:	42a9      	cmp	r1, r5
 800ffca:	d904      	bls.n	800ffd6 <_malloc_r+0x26>
 800ffcc:	230c      	movs	r3, #12
 800ffce:	6033      	str	r3, [r6, #0]
 800ffd0:	2000      	movs	r0, #0
 800ffd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ffd6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80100ac <_malloc_r+0xfc>
 800ffda:	f000 f869 	bl	80100b0 <__malloc_lock>
 800ffde:	f8d8 3000 	ldr.w	r3, [r8]
 800ffe2:	461c      	mov	r4, r3
 800ffe4:	bb44      	cbnz	r4, 8010038 <_malloc_r+0x88>
 800ffe6:	4629      	mov	r1, r5
 800ffe8:	4630      	mov	r0, r6
 800ffea:	f7ff ffbf 	bl	800ff6c <sbrk_aligned>
 800ffee:	1c43      	adds	r3, r0, #1
 800fff0:	4604      	mov	r4, r0
 800fff2:	d158      	bne.n	80100a6 <_malloc_r+0xf6>
 800fff4:	f8d8 4000 	ldr.w	r4, [r8]
 800fff8:	4627      	mov	r7, r4
 800fffa:	2f00      	cmp	r7, #0
 800fffc:	d143      	bne.n	8010086 <_malloc_r+0xd6>
 800fffe:	2c00      	cmp	r4, #0
 8010000:	d04b      	beq.n	801009a <_malloc_r+0xea>
 8010002:	6823      	ldr	r3, [r4, #0]
 8010004:	4639      	mov	r1, r7
 8010006:	4630      	mov	r0, r6
 8010008:	eb04 0903 	add.w	r9, r4, r3
 801000c:	f000 fc8a 	bl	8010924 <_sbrk_r>
 8010010:	4581      	cmp	r9, r0
 8010012:	d142      	bne.n	801009a <_malloc_r+0xea>
 8010014:	6821      	ldr	r1, [r4, #0]
 8010016:	1a6d      	subs	r5, r5, r1
 8010018:	4629      	mov	r1, r5
 801001a:	4630      	mov	r0, r6
 801001c:	f7ff ffa6 	bl	800ff6c <sbrk_aligned>
 8010020:	3001      	adds	r0, #1
 8010022:	d03a      	beq.n	801009a <_malloc_r+0xea>
 8010024:	6823      	ldr	r3, [r4, #0]
 8010026:	442b      	add	r3, r5
 8010028:	6023      	str	r3, [r4, #0]
 801002a:	f8d8 3000 	ldr.w	r3, [r8]
 801002e:	685a      	ldr	r2, [r3, #4]
 8010030:	bb62      	cbnz	r2, 801008c <_malloc_r+0xdc>
 8010032:	f8c8 7000 	str.w	r7, [r8]
 8010036:	e00f      	b.n	8010058 <_malloc_r+0xa8>
 8010038:	6822      	ldr	r2, [r4, #0]
 801003a:	1b52      	subs	r2, r2, r5
 801003c:	d420      	bmi.n	8010080 <_malloc_r+0xd0>
 801003e:	2a0b      	cmp	r2, #11
 8010040:	d917      	bls.n	8010072 <_malloc_r+0xc2>
 8010042:	1961      	adds	r1, r4, r5
 8010044:	42a3      	cmp	r3, r4
 8010046:	6025      	str	r5, [r4, #0]
 8010048:	bf18      	it	ne
 801004a:	6059      	strne	r1, [r3, #4]
 801004c:	6863      	ldr	r3, [r4, #4]
 801004e:	bf08      	it	eq
 8010050:	f8c8 1000 	streq.w	r1, [r8]
 8010054:	5162      	str	r2, [r4, r5]
 8010056:	604b      	str	r3, [r1, #4]
 8010058:	4630      	mov	r0, r6
 801005a:	f000 f82f 	bl	80100bc <__malloc_unlock>
 801005e:	f104 000b 	add.w	r0, r4, #11
 8010062:	1d23      	adds	r3, r4, #4
 8010064:	f020 0007 	bic.w	r0, r0, #7
 8010068:	1ac2      	subs	r2, r0, r3
 801006a:	bf1c      	itt	ne
 801006c:	1a1b      	subne	r3, r3, r0
 801006e:	50a3      	strne	r3, [r4, r2]
 8010070:	e7af      	b.n	800ffd2 <_malloc_r+0x22>
 8010072:	6862      	ldr	r2, [r4, #4]
 8010074:	42a3      	cmp	r3, r4
 8010076:	bf0c      	ite	eq
 8010078:	f8c8 2000 	streq.w	r2, [r8]
 801007c:	605a      	strne	r2, [r3, #4]
 801007e:	e7eb      	b.n	8010058 <_malloc_r+0xa8>
 8010080:	4623      	mov	r3, r4
 8010082:	6864      	ldr	r4, [r4, #4]
 8010084:	e7ae      	b.n	800ffe4 <_malloc_r+0x34>
 8010086:	463c      	mov	r4, r7
 8010088:	687f      	ldr	r7, [r7, #4]
 801008a:	e7b6      	b.n	800fffa <_malloc_r+0x4a>
 801008c:	461a      	mov	r2, r3
 801008e:	685b      	ldr	r3, [r3, #4]
 8010090:	42a3      	cmp	r3, r4
 8010092:	d1fb      	bne.n	801008c <_malloc_r+0xdc>
 8010094:	2300      	movs	r3, #0
 8010096:	6053      	str	r3, [r2, #4]
 8010098:	e7de      	b.n	8010058 <_malloc_r+0xa8>
 801009a:	230c      	movs	r3, #12
 801009c:	6033      	str	r3, [r6, #0]
 801009e:	4630      	mov	r0, r6
 80100a0:	f000 f80c 	bl	80100bc <__malloc_unlock>
 80100a4:	e794      	b.n	800ffd0 <_malloc_r+0x20>
 80100a6:	6005      	str	r5, [r0, #0]
 80100a8:	e7d6      	b.n	8010058 <_malloc_r+0xa8>
 80100aa:	bf00      	nop
 80100ac:	20005eb4 	.word	0x20005eb4

080100b0 <__malloc_lock>:
 80100b0:	4801      	ldr	r0, [pc, #4]	@ (80100b8 <__malloc_lock+0x8>)
 80100b2:	f7ff b8ac 	b.w	800f20e <__retarget_lock_acquire_recursive>
 80100b6:	bf00      	nop
 80100b8:	20005eac 	.word	0x20005eac

080100bc <__malloc_unlock>:
 80100bc:	4801      	ldr	r0, [pc, #4]	@ (80100c4 <__malloc_unlock+0x8>)
 80100be:	f7ff b8a7 	b.w	800f210 <__retarget_lock_release_recursive>
 80100c2:	bf00      	nop
 80100c4:	20005eac 	.word	0x20005eac

080100c8 <_Balloc>:
 80100c8:	b570      	push	{r4, r5, r6, lr}
 80100ca:	69c6      	ldr	r6, [r0, #28]
 80100cc:	4604      	mov	r4, r0
 80100ce:	460d      	mov	r5, r1
 80100d0:	b976      	cbnz	r6, 80100f0 <_Balloc+0x28>
 80100d2:	2010      	movs	r0, #16
 80100d4:	f7ff ff42 	bl	800ff5c <malloc>
 80100d8:	4602      	mov	r2, r0
 80100da:	61e0      	str	r0, [r4, #28]
 80100dc:	b920      	cbnz	r0, 80100e8 <_Balloc+0x20>
 80100de:	4b18      	ldr	r3, [pc, #96]	@ (8010140 <_Balloc+0x78>)
 80100e0:	4818      	ldr	r0, [pc, #96]	@ (8010144 <_Balloc+0x7c>)
 80100e2:	216b      	movs	r1, #107	@ 0x6b
 80100e4:	f000 fc2e 	bl	8010944 <__assert_func>
 80100e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80100ec:	6006      	str	r6, [r0, #0]
 80100ee:	60c6      	str	r6, [r0, #12]
 80100f0:	69e6      	ldr	r6, [r4, #28]
 80100f2:	68f3      	ldr	r3, [r6, #12]
 80100f4:	b183      	cbz	r3, 8010118 <_Balloc+0x50>
 80100f6:	69e3      	ldr	r3, [r4, #28]
 80100f8:	68db      	ldr	r3, [r3, #12]
 80100fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80100fe:	b9b8      	cbnz	r0, 8010130 <_Balloc+0x68>
 8010100:	2101      	movs	r1, #1
 8010102:	fa01 f605 	lsl.w	r6, r1, r5
 8010106:	1d72      	adds	r2, r6, #5
 8010108:	0092      	lsls	r2, r2, #2
 801010a:	4620      	mov	r0, r4
 801010c:	f000 fc38 	bl	8010980 <_calloc_r>
 8010110:	b160      	cbz	r0, 801012c <_Balloc+0x64>
 8010112:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010116:	e00e      	b.n	8010136 <_Balloc+0x6e>
 8010118:	2221      	movs	r2, #33	@ 0x21
 801011a:	2104      	movs	r1, #4
 801011c:	4620      	mov	r0, r4
 801011e:	f000 fc2f 	bl	8010980 <_calloc_r>
 8010122:	69e3      	ldr	r3, [r4, #28]
 8010124:	60f0      	str	r0, [r6, #12]
 8010126:	68db      	ldr	r3, [r3, #12]
 8010128:	2b00      	cmp	r3, #0
 801012a:	d1e4      	bne.n	80100f6 <_Balloc+0x2e>
 801012c:	2000      	movs	r0, #0
 801012e:	bd70      	pop	{r4, r5, r6, pc}
 8010130:	6802      	ldr	r2, [r0, #0]
 8010132:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010136:	2300      	movs	r3, #0
 8010138:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801013c:	e7f7      	b.n	801012e <_Balloc+0x66>
 801013e:	bf00      	nop
 8010140:	080136b1 	.word	0x080136b1
 8010144:	08013731 	.word	0x08013731

08010148 <_Bfree>:
 8010148:	b570      	push	{r4, r5, r6, lr}
 801014a:	69c6      	ldr	r6, [r0, #28]
 801014c:	4605      	mov	r5, r0
 801014e:	460c      	mov	r4, r1
 8010150:	b976      	cbnz	r6, 8010170 <_Bfree+0x28>
 8010152:	2010      	movs	r0, #16
 8010154:	f7ff ff02 	bl	800ff5c <malloc>
 8010158:	4602      	mov	r2, r0
 801015a:	61e8      	str	r0, [r5, #28]
 801015c:	b920      	cbnz	r0, 8010168 <_Bfree+0x20>
 801015e:	4b09      	ldr	r3, [pc, #36]	@ (8010184 <_Bfree+0x3c>)
 8010160:	4809      	ldr	r0, [pc, #36]	@ (8010188 <_Bfree+0x40>)
 8010162:	218f      	movs	r1, #143	@ 0x8f
 8010164:	f000 fbee 	bl	8010944 <__assert_func>
 8010168:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801016c:	6006      	str	r6, [r0, #0]
 801016e:	60c6      	str	r6, [r0, #12]
 8010170:	b13c      	cbz	r4, 8010182 <_Bfree+0x3a>
 8010172:	69eb      	ldr	r3, [r5, #28]
 8010174:	6862      	ldr	r2, [r4, #4]
 8010176:	68db      	ldr	r3, [r3, #12]
 8010178:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801017c:	6021      	str	r1, [r4, #0]
 801017e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010182:	bd70      	pop	{r4, r5, r6, pc}
 8010184:	080136b1 	.word	0x080136b1
 8010188:	08013731 	.word	0x08013731

0801018c <__multadd>:
 801018c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010190:	690d      	ldr	r5, [r1, #16]
 8010192:	4607      	mov	r7, r0
 8010194:	460c      	mov	r4, r1
 8010196:	461e      	mov	r6, r3
 8010198:	f101 0c14 	add.w	ip, r1, #20
 801019c:	2000      	movs	r0, #0
 801019e:	f8dc 3000 	ldr.w	r3, [ip]
 80101a2:	b299      	uxth	r1, r3
 80101a4:	fb02 6101 	mla	r1, r2, r1, r6
 80101a8:	0c1e      	lsrs	r6, r3, #16
 80101aa:	0c0b      	lsrs	r3, r1, #16
 80101ac:	fb02 3306 	mla	r3, r2, r6, r3
 80101b0:	b289      	uxth	r1, r1
 80101b2:	3001      	adds	r0, #1
 80101b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80101b8:	4285      	cmp	r5, r0
 80101ba:	f84c 1b04 	str.w	r1, [ip], #4
 80101be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80101c2:	dcec      	bgt.n	801019e <__multadd+0x12>
 80101c4:	b30e      	cbz	r6, 801020a <__multadd+0x7e>
 80101c6:	68a3      	ldr	r3, [r4, #8]
 80101c8:	42ab      	cmp	r3, r5
 80101ca:	dc19      	bgt.n	8010200 <__multadd+0x74>
 80101cc:	6861      	ldr	r1, [r4, #4]
 80101ce:	4638      	mov	r0, r7
 80101d0:	3101      	adds	r1, #1
 80101d2:	f7ff ff79 	bl	80100c8 <_Balloc>
 80101d6:	4680      	mov	r8, r0
 80101d8:	b928      	cbnz	r0, 80101e6 <__multadd+0x5a>
 80101da:	4602      	mov	r2, r0
 80101dc:	4b0c      	ldr	r3, [pc, #48]	@ (8010210 <__multadd+0x84>)
 80101de:	480d      	ldr	r0, [pc, #52]	@ (8010214 <__multadd+0x88>)
 80101e0:	21ba      	movs	r1, #186	@ 0xba
 80101e2:	f000 fbaf 	bl	8010944 <__assert_func>
 80101e6:	6922      	ldr	r2, [r4, #16]
 80101e8:	3202      	adds	r2, #2
 80101ea:	f104 010c 	add.w	r1, r4, #12
 80101ee:	0092      	lsls	r2, r2, #2
 80101f0:	300c      	adds	r0, #12
 80101f2:	f7ff f80e 	bl	800f212 <memcpy>
 80101f6:	4621      	mov	r1, r4
 80101f8:	4638      	mov	r0, r7
 80101fa:	f7ff ffa5 	bl	8010148 <_Bfree>
 80101fe:	4644      	mov	r4, r8
 8010200:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010204:	3501      	adds	r5, #1
 8010206:	615e      	str	r6, [r3, #20]
 8010208:	6125      	str	r5, [r4, #16]
 801020a:	4620      	mov	r0, r4
 801020c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010210:	08013720 	.word	0x08013720
 8010214:	08013731 	.word	0x08013731

08010218 <__hi0bits>:
 8010218:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801021c:	4603      	mov	r3, r0
 801021e:	bf36      	itet	cc
 8010220:	0403      	lslcc	r3, r0, #16
 8010222:	2000      	movcs	r0, #0
 8010224:	2010      	movcc	r0, #16
 8010226:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801022a:	bf3c      	itt	cc
 801022c:	021b      	lslcc	r3, r3, #8
 801022e:	3008      	addcc	r0, #8
 8010230:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010234:	bf3c      	itt	cc
 8010236:	011b      	lslcc	r3, r3, #4
 8010238:	3004      	addcc	r0, #4
 801023a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801023e:	bf3c      	itt	cc
 8010240:	009b      	lslcc	r3, r3, #2
 8010242:	3002      	addcc	r0, #2
 8010244:	2b00      	cmp	r3, #0
 8010246:	db05      	blt.n	8010254 <__hi0bits+0x3c>
 8010248:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801024c:	f100 0001 	add.w	r0, r0, #1
 8010250:	bf08      	it	eq
 8010252:	2020      	moveq	r0, #32
 8010254:	4770      	bx	lr

08010256 <__lo0bits>:
 8010256:	6803      	ldr	r3, [r0, #0]
 8010258:	4602      	mov	r2, r0
 801025a:	f013 0007 	ands.w	r0, r3, #7
 801025e:	d00b      	beq.n	8010278 <__lo0bits+0x22>
 8010260:	07d9      	lsls	r1, r3, #31
 8010262:	d421      	bmi.n	80102a8 <__lo0bits+0x52>
 8010264:	0798      	lsls	r0, r3, #30
 8010266:	bf49      	itett	mi
 8010268:	085b      	lsrmi	r3, r3, #1
 801026a:	089b      	lsrpl	r3, r3, #2
 801026c:	2001      	movmi	r0, #1
 801026e:	6013      	strmi	r3, [r2, #0]
 8010270:	bf5c      	itt	pl
 8010272:	6013      	strpl	r3, [r2, #0]
 8010274:	2002      	movpl	r0, #2
 8010276:	4770      	bx	lr
 8010278:	b299      	uxth	r1, r3
 801027a:	b909      	cbnz	r1, 8010280 <__lo0bits+0x2a>
 801027c:	0c1b      	lsrs	r3, r3, #16
 801027e:	2010      	movs	r0, #16
 8010280:	b2d9      	uxtb	r1, r3
 8010282:	b909      	cbnz	r1, 8010288 <__lo0bits+0x32>
 8010284:	3008      	adds	r0, #8
 8010286:	0a1b      	lsrs	r3, r3, #8
 8010288:	0719      	lsls	r1, r3, #28
 801028a:	bf04      	itt	eq
 801028c:	091b      	lsreq	r3, r3, #4
 801028e:	3004      	addeq	r0, #4
 8010290:	0799      	lsls	r1, r3, #30
 8010292:	bf04      	itt	eq
 8010294:	089b      	lsreq	r3, r3, #2
 8010296:	3002      	addeq	r0, #2
 8010298:	07d9      	lsls	r1, r3, #31
 801029a:	d403      	bmi.n	80102a4 <__lo0bits+0x4e>
 801029c:	085b      	lsrs	r3, r3, #1
 801029e:	f100 0001 	add.w	r0, r0, #1
 80102a2:	d003      	beq.n	80102ac <__lo0bits+0x56>
 80102a4:	6013      	str	r3, [r2, #0]
 80102a6:	4770      	bx	lr
 80102a8:	2000      	movs	r0, #0
 80102aa:	4770      	bx	lr
 80102ac:	2020      	movs	r0, #32
 80102ae:	4770      	bx	lr

080102b0 <__i2b>:
 80102b0:	b510      	push	{r4, lr}
 80102b2:	460c      	mov	r4, r1
 80102b4:	2101      	movs	r1, #1
 80102b6:	f7ff ff07 	bl	80100c8 <_Balloc>
 80102ba:	4602      	mov	r2, r0
 80102bc:	b928      	cbnz	r0, 80102ca <__i2b+0x1a>
 80102be:	4b05      	ldr	r3, [pc, #20]	@ (80102d4 <__i2b+0x24>)
 80102c0:	4805      	ldr	r0, [pc, #20]	@ (80102d8 <__i2b+0x28>)
 80102c2:	f240 1145 	movw	r1, #325	@ 0x145
 80102c6:	f000 fb3d 	bl	8010944 <__assert_func>
 80102ca:	2301      	movs	r3, #1
 80102cc:	6144      	str	r4, [r0, #20]
 80102ce:	6103      	str	r3, [r0, #16]
 80102d0:	bd10      	pop	{r4, pc}
 80102d2:	bf00      	nop
 80102d4:	08013720 	.word	0x08013720
 80102d8:	08013731 	.word	0x08013731

080102dc <__multiply>:
 80102dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102e0:	4614      	mov	r4, r2
 80102e2:	690a      	ldr	r2, [r1, #16]
 80102e4:	6923      	ldr	r3, [r4, #16]
 80102e6:	429a      	cmp	r2, r3
 80102e8:	bfa8      	it	ge
 80102ea:	4623      	movge	r3, r4
 80102ec:	460f      	mov	r7, r1
 80102ee:	bfa4      	itt	ge
 80102f0:	460c      	movge	r4, r1
 80102f2:	461f      	movge	r7, r3
 80102f4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80102f8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80102fc:	68a3      	ldr	r3, [r4, #8]
 80102fe:	6861      	ldr	r1, [r4, #4]
 8010300:	eb0a 0609 	add.w	r6, sl, r9
 8010304:	42b3      	cmp	r3, r6
 8010306:	b085      	sub	sp, #20
 8010308:	bfb8      	it	lt
 801030a:	3101      	addlt	r1, #1
 801030c:	f7ff fedc 	bl	80100c8 <_Balloc>
 8010310:	b930      	cbnz	r0, 8010320 <__multiply+0x44>
 8010312:	4602      	mov	r2, r0
 8010314:	4b44      	ldr	r3, [pc, #272]	@ (8010428 <__multiply+0x14c>)
 8010316:	4845      	ldr	r0, [pc, #276]	@ (801042c <__multiply+0x150>)
 8010318:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801031c:	f000 fb12 	bl	8010944 <__assert_func>
 8010320:	f100 0514 	add.w	r5, r0, #20
 8010324:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010328:	462b      	mov	r3, r5
 801032a:	2200      	movs	r2, #0
 801032c:	4543      	cmp	r3, r8
 801032e:	d321      	bcc.n	8010374 <__multiply+0x98>
 8010330:	f107 0114 	add.w	r1, r7, #20
 8010334:	f104 0214 	add.w	r2, r4, #20
 8010338:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 801033c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8010340:	9302      	str	r3, [sp, #8]
 8010342:	1b13      	subs	r3, r2, r4
 8010344:	3b15      	subs	r3, #21
 8010346:	f023 0303 	bic.w	r3, r3, #3
 801034a:	3304      	adds	r3, #4
 801034c:	f104 0715 	add.w	r7, r4, #21
 8010350:	42ba      	cmp	r2, r7
 8010352:	bf38      	it	cc
 8010354:	2304      	movcc	r3, #4
 8010356:	9301      	str	r3, [sp, #4]
 8010358:	9b02      	ldr	r3, [sp, #8]
 801035a:	9103      	str	r1, [sp, #12]
 801035c:	428b      	cmp	r3, r1
 801035e:	d80c      	bhi.n	801037a <__multiply+0x9e>
 8010360:	2e00      	cmp	r6, #0
 8010362:	dd03      	ble.n	801036c <__multiply+0x90>
 8010364:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010368:	2b00      	cmp	r3, #0
 801036a:	d05b      	beq.n	8010424 <__multiply+0x148>
 801036c:	6106      	str	r6, [r0, #16]
 801036e:	b005      	add	sp, #20
 8010370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010374:	f843 2b04 	str.w	r2, [r3], #4
 8010378:	e7d8      	b.n	801032c <__multiply+0x50>
 801037a:	f8b1 a000 	ldrh.w	sl, [r1]
 801037e:	f1ba 0f00 	cmp.w	sl, #0
 8010382:	d024      	beq.n	80103ce <__multiply+0xf2>
 8010384:	f104 0e14 	add.w	lr, r4, #20
 8010388:	46a9      	mov	r9, r5
 801038a:	f04f 0c00 	mov.w	ip, #0
 801038e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010392:	f8d9 3000 	ldr.w	r3, [r9]
 8010396:	fa1f fb87 	uxth.w	fp, r7
 801039a:	b29b      	uxth	r3, r3
 801039c:	fb0a 330b 	mla	r3, sl, fp, r3
 80103a0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80103a4:	f8d9 7000 	ldr.w	r7, [r9]
 80103a8:	4463      	add	r3, ip
 80103aa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80103ae:	fb0a c70b 	mla	r7, sl, fp, ip
 80103b2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80103b6:	b29b      	uxth	r3, r3
 80103b8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80103bc:	4572      	cmp	r2, lr
 80103be:	f849 3b04 	str.w	r3, [r9], #4
 80103c2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80103c6:	d8e2      	bhi.n	801038e <__multiply+0xb2>
 80103c8:	9b01      	ldr	r3, [sp, #4]
 80103ca:	f845 c003 	str.w	ip, [r5, r3]
 80103ce:	9b03      	ldr	r3, [sp, #12]
 80103d0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80103d4:	3104      	adds	r1, #4
 80103d6:	f1b9 0f00 	cmp.w	r9, #0
 80103da:	d021      	beq.n	8010420 <__multiply+0x144>
 80103dc:	682b      	ldr	r3, [r5, #0]
 80103de:	f104 0c14 	add.w	ip, r4, #20
 80103e2:	46ae      	mov	lr, r5
 80103e4:	f04f 0a00 	mov.w	sl, #0
 80103e8:	f8bc b000 	ldrh.w	fp, [ip]
 80103ec:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80103f0:	fb09 770b 	mla	r7, r9, fp, r7
 80103f4:	4457      	add	r7, sl
 80103f6:	b29b      	uxth	r3, r3
 80103f8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80103fc:	f84e 3b04 	str.w	r3, [lr], #4
 8010400:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010404:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010408:	f8be 3000 	ldrh.w	r3, [lr]
 801040c:	fb09 330a 	mla	r3, r9, sl, r3
 8010410:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8010414:	4562      	cmp	r2, ip
 8010416:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801041a:	d8e5      	bhi.n	80103e8 <__multiply+0x10c>
 801041c:	9f01      	ldr	r7, [sp, #4]
 801041e:	51eb      	str	r3, [r5, r7]
 8010420:	3504      	adds	r5, #4
 8010422:	e799      	b.n	8010358 <__multiply+0x7c>
 8010424:	3e01      	subs	r6, #1
 8010426:	e79b      	b.n	8010360 <__multiply+0x84>
 8010428:	08013720 	.word	0x08013720
 801042c:	08013731 	.word	0x08013731

08010430 <__pow5mult>:
 8010430:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010434:	4615      	mov	r5, r2
 8010436:	f012 0203 	ands.w	r2, r2, #3
 801043a:	4607      	mov	r7, r0
 801043c:	460e      	mov	r6, r1
 801043e:	d007      	beq.n	8010450 <__pow5mult+0x20>
 8010440:	4c25      	ldr	r4, [pc, #148]	@ (80104d8 <__pow5mult+0xa8>)
 8010442:	3a01      	subs	r2, #1
 8010444:	2300      	movs	r3, #0
 8010446:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801044a:	f7ff fe9f 	bl	801018c <__multadd>
 801044e:	4606      	mov	r6, r0
 8010450:	10ad      	asrs	r5, r5, #2
 8010452:	d03d      	beq.n	80104d0 <__pow5mult+0xa0>
 8010454:	69fc      	ldr	r4, [r7, #28]
 8010456:	b97c      	cbnz	r4, 8010478 <__pow5mult+0x48>
 8010458:	2010      	movs	r0, #16
 801045a:	f7ff fd7f 	bl	800ff5c <malloc>
 801045e:	4602      	mov	r2, r0
 8010460:	61f8      	str	r0, [r7, #28]
 8010462:	b928      	cbnz	r0, 8010470 <__pow5mult+0x40>
 8010464:	4b1d      	ldr	r3, [pc, #116]	@ (80104dc <__pow5mult+0xac>)
 8010466:	481e      	ldr	r0, [pc, #120]	@ (80104e0 <__pow5mult+0xb0>)
 8010468:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801046c:	f000 fa6a 	bl	8010944 <__assert_func>
 8010470:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010474:	6004      	str	r4, [r0, #0]
 8010476:	60c4      	str	r4, [r0, #12]
 8010478:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801047c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010480:	b94c      	cbnz	r4, 8010496 <__pow5mult+0x66>
 8010482:	f240 2171 	movw	r1, #625	@ 0x271
 8010486:	4638      	mov	r0, r7
 8010488:	f7ff ff12 	bl	80102b0 <__i2b>
 801048c:	2300      	movs	r3, #0
 801048e:	f8c8 0008 	str.w	r0, [r8, #8]
 8010492:	4604      	mov	r4, r0
 8010494:	6003      	str	r3, [r0, #0]
 8010496:	f04f 0900 	mov.w	r9, #0
 801049a:	07eb      	lsls	r3, r5, #31
 801049c:	d50a      	bpl.n	80104b4 <__pow5mult+0x84>
 801049e:	4631      	mov	r1, r6
 80104a0:	4622      	mov	r2, r4
 80104a2:	4638      	mov	r0, r7
 80104a4:	f7ff ff1a 	bl	80102dc <__multiply>
 80104a8:	4631      	mov	r1, r6
 80104aa:	4680      	mov	r8, r0
 80104ac:	4638      	mov	r0, r7
 80104ae:	f7ff fe4b 	bl	8010148 <_Bfree>
 80104b2:	4646      	mov	r6, r8
 80104b4:	106d      	asrs	r5, r5, #1
 80104b6:	d00b      	beq.n	80104d0 <__pow5mult+0xa0>
 80104b8:	6820      	ldr	r0, [r4, #0]
 80104ba:	b938      	cbnz	r0, 80104cc <__pow5mult+0x9c>
 80104bc:	4622      	mov	r2, r4
 80104be:	4621      	mov	r1, r4
 80104c0:	4638      	mov	r0, r7
 80104c2:	f7ff ff0b 	bl	80102dc <__multiply>
 80104c6:	6020      	str	r0, [r4, #0]
 80104c8:	f8c0 9000 	str.w	r9, [r0]
 80104cc:	4604      	mov	r4, r0
 80104ce:	e7e4      	b.n	801049a <__pow5mult+0x6a>
 80104d0:	4630      	mov	r0, r6
 80104d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80104d6:	bf00      	nop
 80104d8:	0801378c 	.word	0x0801378c
 80104dc:	080136b1 	.word	0x080136b1
 80104e0:	08013731 	.word	0x08013731

080104e4 <__lshift>:
 80104e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80104e8:	460c      	mov	r4, r1
 80104ea:	6849      	ldr	r1, [r1, #4]
 80104ec:	6923      	ldr	r3, [r4, #16]
 80104ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80104f2:	68a3      	ldr	r3, [r4, #8]
 80104f4:	4607      	mov	r7, r0
 80104f6:	4691      	mov	r9, r2
 80104f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80104fc:	f108 0601 	add.w	r6, r8, #1
 8010500:	42b3      	cmp	r3, r6
 8010502:	db0b      	blt.n	801051c <__lshift+0x38>
 8010504:	4638      	mov	r0, r7
 8010506:	f7ff fddf 	bl	80100c8 <_Balloc>
 801050a:	4605      	mov	r5, r0
 801050c:	b948      	cbnz	r0, 8010522 <__lshift+0x3e>
 801050e:	4602      	mov	r2, r0
 8010510:	4b28      	ldr	r3, [pc, #160]	@ (80105b4 <__lshift+0xd0>)
 8010512:	4829      	ldr	r0, [pc, #164]	@ (80105b8 <__lshift+0xd4>)
 8010514:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8010518:	f000 fa14 	bl	8010944 <__assert_func>
 801051c:	3101      	adds	r1, #1
 801051e:	005b      	lsls	r3, r3, #1
 8010520:	e7ee      	b.n	8010500 <__lshift+0x1c>
 8010522:	2300      	movs	r3, #0
 8010524:	f100 0114 	add.w	r1, r0, #20
 8010528:	f100 0210 	add.w	r2, r0, #16
 801052c:	4618      	mov	r0, r3
 801052e:	4553      	cmp	r3, sl
 8010530:	db33      	blt.n	801059a <__lshift+0xb6>
 8010532:	6920      	ldr	r0, [r4, #16]
 8010534:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010538:	f104 0314 	add.w	r3, r4, #20
 801053c:	f019 091f 	ands.w	r9, r9, #31
 8010540:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010544:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010548:	d02b      	beq.n	80105a2 <__lshift+0xbe>
 801054a:	f1c9 0e20 	rsb	lr, r9, #32
 801054e:	468a      	mov	sl, r1
 8010550:	2200      	movs	r2, #0
 8010552:	6818      	ldr	r0, [r3, #0]
 8010554:	fa00 f009 	lsl.w	r0, r0, r9
 8010558:	4310      	orrs	r0, r2
 801055a:	f84a 0b04 	str.w	r0, [sl], #4
 801055e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010562:	459c      	cmp	ip, r3
 8010564:	fa22 f20e 	lsr.w	r2, r2, lr
 8010568:	d8f3      	bhi.n	8010552 <__lshift+0x6e>
 801056a:	ebac 0304 	sub.w	r3, ip, r4
 801056e:	3b15      	subs	r3, #21
 8010570:	f023 0303 	bic.w	r3, r3, #3
 8010574:	3304      	adds	r3, #4
 8010576:	f104 0015 	add.w	r0, r4, #21
 801057a:	4584      	cmp	ip, r0
 801057c:	bf38      	it	cc
 801057e:	2304      	movcc	r3, #4
 8010580:	50ca      	str	r2, [r1, r3]
 8010582:	b10a      	cbz	r2, 8010588 <__lshift+0xa4>
 8010584:	f108 0602 	add.w	r6, r8, #2
 8010588:	3e01      	subs	r6, #1
 801058a:	4638      	mov	r0, r7
 801058c:	612e      	str	r6, [r5, #16]
 801058e:	4621      	mov	r1, r4
 8010590:	f7ff fdda 	bl	8010148 <_Bfree>
 8010594:	4628      	mov	r0, r5
 8010596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801059a:	f842 0f04 	str.w	r0, [r2, #4]!
 801059e:	3301      	adds	r3, #1
 80105a0:	e7c5      	b.n	801052e <__lshift+0x4a>
 80105a2:	3904      	subs	r1, #4
 80105a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80105a8:	f841 2f04 	str.w	r2, [r1, #4]!
 80105ac:	459c      	cmp	ip, r3
 80105ae:	d8f9      	bhi.n	80105a4 <__lshift+0xc0>
 80105b0:	e7ea      	b.n	8010588 <__lshift+0xa4>
 80105b2:	bf00      	nop
 80105b4:	08013720 	.word	0x08013720
 80105b8:	08013731 	.word	0x08013731

080105bc <__mcmp>:
 80105bc:	690a      	ldr	r2, [r1, #16]
 80105be:	4603      	mov	r3, r0
 80105c0:	6900      	ldr	r0, [r0, #16]
 80105c2:	1a80      	subs	r0, r0, r2
 80105c4:	b530      	push	{r4, r5, lr}
 80105c6:	d10e      	bne.n	80105e6 <__mcmp+0x2a>
 80105c8:	3314      	adds	r3, #20
 80105ca:	3114      	adds	r1, #20
 80105cc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80105d0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80105d4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80105d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80105dc:	4295      	cmp	r5, r2
 80105de:	d003      	beq.n	80105e8 <__mcmp+0x2c>
 80105e0:	d205      	bcs.n	80105ee <__mcmp+0x32>
 80105e2:	f04f 30ff 	mov.w	r0, #4294967295
 80105e6:	bd30      	pop	{r4, r5, pc}
 80105e8:	42a3      	cmp	r3, r4
 80105ea:	d3f3      	bcc.n	80105d4 <__mcmp+0x18>
 80105ec:	e7fb      	b.n	80105e6 <__mcmp+0x2a>
 80105ee:	2001      	movs	r0, #1
 80105f0:	e7f9      	b.n	80105e6 <__mcmp+0x2a>
	...

080105f4 <__mdiff>:
 80105f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105f8:	4689      	mov	r9, r1
 80105fa:	4606      	mov	r6, r0
 80105fc:	4611      	mov	r1, r2
 80105fe:	4648      	mov	r0, r9
 8010600:	4614      	mov	r4, r2
 8010602:	f7ff ffdb 	bl	80105bc <__mcmp>
 8010606:	1e05      	subs	r5, r0, #0
 8010608:	d112      	bne.n	8010630 <__mdiff+0x3c>
 801060a:	4629      	mov	r1, r5
 801060c:	4630      	mov	r0, r6
 801060e:	f7ff fd5b 	bl	80100c8 <_Balloc>
 8010612:	4602      	mov	r2, r0
 8010614:	b928      	cbnz	r0, 8010622 <__mdiff+0x2e>
 8010616:	4b3f      	ldr	r3, [pc, #252]	@ (8010714 <__mdiff+0x120>)
 8010618:	f240 2137 	movw	r1, #567	@ 0x237
 801061c:	483e      	ldr	r0, [pc, #248]	@ (8010718 <__mdiff+0x124>)
 801061e:	f000 f991 	bl	8010944 <__assert_func>
 8010622:	2301      	movs	r3, #1
 8010624:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010628:	4610      	mov	r0, r2
 801062a:	b003      	add	sp, #12
 801062c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010630:	bfbc      	itt	lt
 8010632:	464b      	movlt	r3, r9
 8010634:	46a1      	movlt	r9, r4
 8010636:	4630      	mov	r0, r6
 8010638:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801063c:	bfba      	itte	lt
 801063e:	461c      	movlt	r4, r3
 8010640:	2501      	movlt	r5, #1
 8010642:	2500      	movge	r5, #0
 8010644:	f7ff fd40 	bl	80100c8 <_Balloc>
 8010648:	4602      	mov	r2, r0
 801064a:	b918      	cbnz	r0, 8010654 <__mdiff+0x60>
 801064c:	4b31      	ldr	r3, [pc, #196]	@ (8010714 <__mdiff+0x120>)
 801064e:	f240 2145 	movw	r1, #581	@ 0x245
 8010652:	e7e3      	b.n	801061c <__mdiff+0x28>
 8010654:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8010658:	6926      	ldr	r6, [r4, #16]
 801065a:	60c5      	str	r5, [r0, #12]
 801065c:	f109 0310 	add.w	r3, r9, #16
 8010660:	f109 0514 	add.w	r5, r9, #20
 8010664:	f104 0e14 	add.w	lr, r4, #20
 8010668:	f100 0b14 	add.w	fp, r0, #20
 801066c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8010670:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8010674:	9301      	str	r3, [sp, #4]
 8010676:	46d9      	mov	r9, fp
 8010678:	f04f 0c00 	mov.w	ip, #0
 801067c:	9b01      	ldr	r3, [sp, #4]
 801067e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8010682:	f853 af04 	ldr.w	sl, [r3, #4]!
 8010686:	9301      	str	r3, [sp, #4]
 8010688:	fa1f f38a 	uxth.w	r3, sl
 801068c:	4619      	mov	r1, r3
 801068e:	b283      	uxth	r3, r0
 8010690:	1acb      	subs	r3, r1, r3
 8010692:	0c00      	lsrs	r0, r0, #16
 8010694:	4463      	add	r3, ip
 8010696:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801069a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801069e:	b29b      	uxth	r3, r3
 80106a0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80106a4:	4576      	cmp	r6, lr
 80106a6:	f849 3b04 	str.w	r3, [r9], #4
 80106aa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80106ae:	d8e5      	bhi.n	801067c <__mdiff+0x88>
 80106b0:	1b33      	subs	r3, r6, r4
 80106b2:	3b15      	subs	r3, #21
 80106b4:	f023 0303 	bic.w	r3, r3, #3
 80106b8:	3415      	adds	r4, #21
 80106ba:	3304      	adds	r3, #4
 80106bc:	42a6      	cmp	r6, r4
 80106be:	bf38      	it	cc
 80106c0:	2304      	movcc	r3, #4
 80106c2:	441d      	add	r5, r3
 80106c4:	445b      	add	r3, fp
 80106c6:	461e      	mov	r6, r3
 80106c8:	462c      	mov	r4, r5
 80106ca:	4544      	cmp	r4, r8
 80106cc:	d30e      	bcc.n	80106ec <__mdiff+0xf8>
 80106ce:	f108 0103 	add.w	r1, r8, #3
 80106d2:	1b49      	subs	r1, r1, r5
 80106d4:	f021 0103 	bic.w	r1, r1, #3
 80106d8:	3d03      	subs	r5, #3
 80106da:	45a8      	cmp	r8, r5
 80106dc:	bf38      	it	cc
 80106de:	2100      	movcc	r1, #0
 80106e0:	440b      	add	r3, r1
 80106e2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80106e6:	b191      	cbz	r1, 801070e <__mdiff+0x11a>
 80106e8:	6117      	str	r7, [r2, #16]
 80106ea:	e79d      	b.n	8010628 <__mdiff+0x34>
 80106ec:	f854 1b04 	ldr.w	r1, [r4], #4
 80106f0:	46e6      	mov	lr, ip
 80106f2:	0c08      	lsrs	r0, r1, #16
 80106f4:	fa1c fc81 	uxtah	ip, ip, r1
 80106f8:	4471      	add	r1, lr
 80106fa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80106fe:	b289      	uxth	r1, r1
 8010700:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8010704:	f846 1b04 	str.w	r1, [r6], #4
 8010708:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801070c:	e7dd      	b.n	80106ca <__mdiff+0xd6>
 801070e:	3f01      	subs	r7, #1
 8010710:	e7e7      	b.n	80106e2 <__mdiff+0xee>
 8010712:	bf00      	nop
 8010714:	08013720 	.word	0x08013720
 8010718:	08013731 	.word	0x08013731

0801071c <__d2b>:
 801071c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010720:	460f      	mov	r7, r1
 8010722:	2101      	movs	r1, #1
 8010724:	ec59 8b10 	vmov	r8, r9, d0
 8010728:	4616      	mov	r6, r2
 801072a:	f7ff fccd 	bl	80100c8 <_Balloc>
 801072e:	4604      	mov	r4, r0
 8010730:	b930      	cbnz	r0, 8010740 <__d2b+0x24>
 8010732:	4602      	mov	r2, r0
 8010734:	4b23      	ldr	r3, [pc, #140]	@ (80107c4 <__d2b+0xa8>)
 8010736:	4824      	ldr	r0, [pc, #144]	@ (80107c8 <__d2b+0xac>)
 8010738:	f240 310f 	movw	r1, #783	@ 0x30f
 801073c:	f000 f902 	bl	8010944 <__assert_func>
 8010740:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010744:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010748:	b10d      	cbz	r5, 801074e <__d2b+0x32>
 801074a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801074e:	9301      	str	r3, [sp, #4]
 8010750:	f1b8 0300 	subs.w	r3, r8, #0
 8010754:	d023      	beq.n	801079e <__d2b+0x82>
 8010756:	4668      	mov	r0, sp
 8010758:	9300      	str	r3, [sp, #0]
 801075a:	f7ff fd7c 	bl	8010256 <__lo0bits>
 801075e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8010762:	b1d0      	cbz	r0, 801079a <__d2b+0x7e>
 8010764:	f1c0 0320 	rsb	r3, r0, #32
 8010768:	fa02 f303 	lsl.w	r3, r2, r3
 801076c:	430b      	orrs	r3, r1
 801076e:	40c2      	lsrs	r2, r0
 8010770:	6163      	str	r3, [r4, #20]
 8010772:	9201      	str	r2, [sp, #4]
 8010774:	9b01      	ldr	r3, [sp, #4]
 8010776:	61a3      	str	r3, [r4, #24]
 8010778:	2b00      	cmp	r3, #0
 801077a:	bf0c      	ite	eq
 801077c:	2201      	moveq	r2, #1
 801077e:	2202      	movne	r2, #2
 8010780:	6122      	str	r2, [r4, #16]
 8010782:	b1a5      	cbz	r5, 80107ae <__d2b+0x92>
 8010784:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8010788:	4405      	add	r5, r0
 801078a:	603d      	str	r5, [r7, #0]
 801078c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8010790:	6030      	str	r0, [r6, #0]
 8010792:	4620      	mov	r0, r4
 8010794:	b003      	add	sp, #12
 8010796:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801079a:	6161      	str	r1, [r4, #20]
 801079c:	e7ea      	b.n	8010774 <__d2b+0x58>
 801079e:	a801      	add	r0, sp, #4
 80107a0:	f7ff fd59 	bl	8010256 <__lo0bits>
 80107a4:	9b01      	ldr	r3, [sp, #4]
 80107a6:	6163      	str	r3, [r4, #20]
 80107a8:	3020      	adds	r0, #32
 80107aa:	2201      	movs	r2, #1
 80107ac:	e7e8      	b.n	8010780 <__d2b+0x64>
 80107ae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80107b2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80107b6:	6038      	str	r0, [r7, #0]
 80107b8:	6918      	ldr	r0, [r3, #16]
 80107ba:	f7ff fd2d 	bl	8010218 <__hi0bits>
 80107be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80107c2:	e7e5      	b.n	8010790 <__d2b+0x74>
 80107c4:	08013720 	.word	0x08013720
 80107c8:	08013731 	.word	0x08013731

080107cc <__sflush_r>:
 80107cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80107d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107d4:	0716      	lsls	r6, r2, #28
 80107d6:	4605      	mov	r5, r0
 80107d8:	460c      	mov	r4, r1
 80107da:	d454      	bmi.n	8010886 <__sflush_r+0xba>
 80107dc:	684b      	ldr	r3, [r1, #4]
 80107de:	2b00      	cmp	r3, #0
 80107e0:	dc02      	bgt.n	80107e8 <__sflush_r+0x1c>
 80107e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	dd48      	ble.n	801087a <__sflush_r+0xae>
 80107e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80107ea:	2e00      	cmp	r6, #0
 80107ec:	d045      	beq.n	801087a <__sflush_r+0xae>
 80107ee:	2300      	movs	r3, #0
 80107f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80107f4:	682f      	ldr	r7, [r5, #0]
 80107f6:	6a21      	ldr	r1, [r4, #32]
 80107f8:	602b      	str	r3, [r5, #0]
 80107fa:	d030      	beq.n	801085e <__sflush_r+0x92>
 80107fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80107fe:	89a3      	ldrh	r3, [r4, #12]
 8010800:	0759      	lsls	r1, r3, #29
 8010802:	d505      	bpl.n	8010810 <__sflush_r+0x44>
 8010804:	6863      	ldr	r3, [r4, #4]
 8010806:	1ad2      	subs	r2, r2, r3
 8010808:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801080a:	b10b      	cbz	r3, 8010810 <__sflush_r+0x44>
 801080c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801080e:	1ad2      	subs	r2, r2, r3
 8010810:	2300      	movs	r3, #0
 8010812:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010814:	6a21      	ldr	r1, [r4, #32]
 8010816:	4628      	mov	r0, r5
 8010818:	47b0      	blx	r6
 801081a:	1c43      	adds	r3, r0, #1
 801081c:	89a3      	ldrh	r3, [r4, #12]
 801081e:	d106      	bne.n	801082e <__sflush_r+0x62>
 8010820:	6829      	ldr	r1, [r5, #0]
 8010822:	291d      	cmp	r1, #29
 8010824:	d82b      	bhi.n	801087e <__sflush_r+0xb2>
 8010826:	4a2a      	ldr	r2, [pc, #168]	@ (80108d0 <__sflush_r+0x104>)
 8010828:	410a      	asrs	r2, r1
 801082a:	07d6      	lsls	r6, r2, #31
 801082c:	d427      	bmi.n	801087e <__sflush_r+0xb2>
 801082e:	2200      	movs	r2, #0
 8010830:	6062      	str	r2, [r4, #4]
 8010832:	04d9      	lsls	r1, r3, #19
 8010834:	6922      	ldr	r2, [r4, #16]
 8010836:	6022      	str	r2, [r4, #0]
 8010838:	d504      	bpl.n	8010844 <__sflush_r+0x78>
 801083a:	1c42      	adds	r2, r0, #1
 801083c:	d101      	bne.n	8010842 <__sflush_r+0x76>
 801083e:	682b      	ldr	r3, [r5, #0]
 8010840:	b903      	cbnz	r3, 8010844 <__sflush_r+0x78>
 8010842:	6560      	str	r0, [r4, #84]	@ 0x54
 8010844:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010846:	602f      	str	r7, [r5, #0]
 8010848:	b1b9      	cbz	r1, 801087a <__sflush_r+0xae>
 801084a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801084e:	4299      	cmp	r1, r3
 8010850:	d002      	beq.n	8010858 <__sflush_r+0x8c>
 8010852:	4628      	mov	r0, r5
 8010854:	f7ff fb38 	bl	800fec8 <_free_r>
 8010858:	2300      	movs	r3, #0
 801085a:	6363      	str	r3, [r4, #52]	@ 0x34
 801085c:	e00d      	b.n	801087a <__sflush_r+0xae>
 801085e:	2301      	movs	r3, #1
 8010860:	4628      	mov	r0, r5
 8010862:	47b0      	blx	r6
 8010864:	4602      	mov	r2, r0
 8010866:	1c50      	adds	r0, r2, #1
 8010868:	d1c9      	bne.n	80107fe <__sflush_r+0x32>
 801086a:	682b      	ldr	r3, [r5, #0]
 801086c:	2b00      	cmp	r3, #0
 801086e:	d0c6      	beq.n	80107fe <__sflush_r+0x32>
 8010870:	2b1d      	cmp	r3, #29
 8010872:	d001      	beq.n	8010878 <__sflush_r+0xac>
 8010874:	2b16      	cmp	r3, #22
 8010876:	d11e      	bne.n	80108b6 <__sflush_r+0xea>
 8010878:	602f      	str	r7, [r5, #0]
 801087a:	2000      	movs	r0, #0
 801087c:	e022      	b.n	80108c4 <__sflush_r+0xf8>
 801087e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010882:	b21b      	sxth	r3, r3
 8010884:	e01b      	b.n	80108be <__sflush_r+0xf2>
 8010886:	690f      	ldr	r7, [r1, #16]
 8010888:	2f00      	cmp	r7, #0
 801088a:	d0f6      	beq.n	801087a <__sflush_r+0xae>
 801088c:	0793      	lsls	r3, r2, #30
 801088e:	680e      	ldr	r6, [r1, #0]
 8010890:	bf08      	it	eq
 8010892:	694b      	ldreq	r3, [r1, #20]
 8010894:	600f      	str	r7, [r1, #0]
 8010896:	bf18      	it	ne
 8010898:	2300      	movne	r3, #0
 801089a:	eba6 0807 	sub.w	r8, r6, r7
 801089e:	608b      	str	r3, [r1, #8]
 80108a0:	f1b8 0f00 	cmp.w	r8, #0
 80108a4:	dde9      	ble.n	801087a <__sflush_r+0xae>
 80108a6:	6a21      	ldr	r1, [r4, #32]
 80108a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80108aa:	4643      	mov	r3, r8
 80108ac:	463a      	mov	r2, r7
 80108ae:	4628      	mov	r0, r5
 80108b0:	47b0      	blx	r6
 80108b2:	2800      	cmp	r0, #0
 80108b4:	dc08      	bgt.n	80108c8 <__sflush_r+0xfc>
 80108b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80108ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80108be:	81a3      	strh	r3, [r4, #12]
 80108c0:	f04f 30ff 	mov.w	r0, #4294967295
 80108c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80108c8:	4407      	add	r7, r0
 80108ca:	eba8 0800 	sub.w	r8, r8, r0
 80108ce:	e7e7      	b.n	80108a0 <__sflush_r+0xd4>
 80108d0:	dfbffffe 	.word	0xdfbffffe

080108d4 <_fflush_r>:
 80108d4:	b538      	push	{r3, r4, r5, lr}
 80108d6:	690b      	ldr	r3, [r1, #16]
 80108d8:	4605      	mov	r5, r0
 80108da:	460c      	mov	r4, r1
 80108dc:	b913      	cbnz	r3, 80108e4 <_fflush_r+0x10>
 80108de:	2500      	movs	r5, #0
 80108e0:	4628      	mov	r0, r5
 80108e2:	bd38      	pop	{r3, r4, r5, pc}
 80108e4:	b118      	cbz	r0, 80108ee <_fflush_r+0x1a>
 80108e6:	6a03      	ldr	r3, [r0, #32]
 80108e8:	b90b      	cbnz	r3, 80108ee <_fflush_r+0x1a>
 80108ea:	f7fe fb89 	bl	800f000 <__sinit>
 80108ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80108f2:	2b00      	cmp	r3, #0
 80108f4:	d0f3      	beq.n	80108de <_fflush_r+0xa>
 80108f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80108f8:	07d0      	lsls	r0, r2, #31
 80108fa:	d404      	bmi.n	8010906 <_fflush_r+0x32>
 80108fc:	0599      	lsls	r1, r3, #22
 80108fe:	d402      	bmi.n	8010906 <_fflush_r+0x32>
 8010900:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010902:	f7fe fc84 	bl	800f20e <__retarget_lock_acquire_recursive>
 8010906:	4628      	mov	r0, r5
 8010908:	4621      	mov	r1, r4
 801090a:	f7ff ff5f 	bl	80107cc <__sflush_r>
 801090e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010910:	07da      	lsls	r2, r3, #31
 8010912:	4605      	mov	r5, r0
 8010914:	d4e4      	bmi.n	80108e0 <_fflush_r+0xc>
 8010916:	89a3      	ldrh	r3, [r4, #12]
 8010918:	059b      	lsls	r3, r3, #22
 801091a:	d4e1      	bmi.n	80108e0 <_fflush_r+0xc>
 801091c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801091e:	f7fe fc77 	bl	800f210 <__retarget_lock_release_recursive>
 8010922:	e7dd      	b.n	80108e0 <_fflush_r+0xc>

08010924 <_sbrk_r>:
 8010924:	b538      	push	{r3, r4, r5, lr}
 8010926:	4d06      	ldr	r5, [pc, #24]	@ (8010940 <_sbrk_r+0x1c>)
 8010928:	2300      	movs	r3, #0
 801092a:	4604      	mov	r4, r0
 801092c:	4608      	mov	r0, r1
 801092e:	602b      	str	r3, [r5, #0]
 8010930:	f7f5 fa9a 	bl	8005e68 <_sbrk>
 8010934:	1c43      	adds	r3, r0, #1
 8010936:	d102      	bne.n	801093e <_sbrk_r+0x1a>
 8010938:	682b      	ldr	r3, [r5, #0]
 801093a:	b103      	cbz	r3, 801093e <_sbrk_r+0x1a>
 801093c:	6023      	str	r3, [r4, #0]
 801093e:	bd38      	pop	{r3, r4, r5, pc}
 8010940:	20005ea8 	.word	0x20005ea8

08010944 <__assert_func>:
 8010944:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010946:	4614      	mov	r4, r2
 8010948:	461a      	mov	r2, r3
 801094a:	4b09      	ldr	r3, [pc, #36]	@ (8010970 <__assert_func+0x2c>)
 801094c:	681b      	ldr	r3, [r3, #0]
 801094e:	4605      	mov	r5, r0
 8010950:	68d8      	ldr	r0, [r3, #12]
 8010952:	b954      	cbnz	r4, 801096a <__assert_func+0x26>
 8010954:	4b07      	ldr	r3, [pc, #28]	@ (8010974 <__assert_func+0x30>)
 8010956:	461c      	mov	r4, r3
 8010958:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801095c:	9100      	str	r1, [sp, #0]
 801095e:	462b      	mov	r3, r5
 8010960:	4905      	ldr	r1, [pc, #20]	@ (8010978 <__assert_func+0x34>)
 8010962:	f000 f841 	bl	80109e8 <fiprintf>
 8010966:	f000 f851 	bl	8010a0c <abort>
 801096a:	4b04      	ldr	r3, [pc, #16]	@ (801097c <__assert_func+0x38>)
 801096c:	e7f4      	b.n	8010958 <__assert_func+0x14>
 801096e:	bf00      	nop
 8010970:	200002a8 	.word	0x200002a8
 8010974:	080138cd 	.word	0x080138cd
 8010978:	0801389f 	.word	0x0801389f
 801097c:	08013892 	.word	0x08013892

08010980 <_calloc_r>:
 8010980:	b570      	push	{r4, r5, r6, lr}
 8010982:	fba1 5402 	umull	r5, r4, r1, r2
 8010986:	b93c      	cbnz	r4, 8010998 <_calloc_r+0x18>
 8010988:	4629      	mov	r1, r5
 801098a:	f7ff fb11 	bl	800ffb0 <_malloc_r>
 801098e:	4606      	mov	r6, r0
 8010990:	b928      	cbnz	r0, 801099e <_calloc_r+0x1e>
 8010992:	2600      	movs	r6, #0
 8010994:	4630      	mov	r0, r6
 8010996:	bd70      	pop	{r4, r5, r6, pc}
 8010998:	220c      	movs	r2, #12
 801099a:	6002      	str	r2, [r0, #0]
 801099c:	e7f9      	b.n	8010992 <_calloc_r+0x12>
 801099e:	462a      	mov	r2, r5
 80109a0:	4621      	mov	r1, r4
 80109a2:	f7fe fbb6 	bl	800f112 <memset>
 80109a6:	e7f5      	b.n	8010994 <_calloc_r+0x14>

080109a8 <__ascii_mbtowc>:
 80109a8:	b082      	sub	sp, #8
 80109aa:	b901      	cbnz	r1, 80109ae <__ascii_mbtowc+0x6>
 80109ac:	a901      	add	r1, sp, #4
 80109ae:	b142      	cbz	r2, 80109c2 <__ascii_mbtowc+0x1a>
 80109b0:	b14b      	cbz	r3, 80109c6 <__ascii_mbtowc+0x1e>
 80109b2:	7813      	ldrb	r3, [r2, #0]
 80109b4:	600b      	str	r3, [r1, #0]
 80109b6:	7812      	ldrb	r2, [r2, #0]
 80109b8:	1e10      	subs	r0, r2, #0
 80109ba:	bf18      	it	ne
 80109bc:	2001      	movne	r0, #1
 80109be:	b002      	add	sp, #8
 80109c0:	4770      	bx	lr
 80109c2:	4610      	mov	r0, r2
 80109c4:	e7fb      	b.n	80109be <__ascii_mbtowc+0x16>
 80109c6:	f06f 0001 	mvn.w	r0, #1
 80109ca:	e7f8      	b.n	80109be <__ascii_mbtowc+0x16>

080109cc <__ascii_wctomb>:
 80109cc:	4603      	mov	r3, r0
 80109ce:	4608      	mov	r0, r1
 80109d0:	b141      	cbz	r1, 80109e4 <__ascii_wctomb+0x18>
 80109d2:	2aff      	cmp	r2, #255	@ 0xff
 80109d4:	d904      	bls.n	80109e0 <__ascii_wctomb+0x14>
 80109d6:	228a      	movs	r2, #138	@ 0x8a
 80109d8:	601a      	str	r2, [r3, #0]
 80109da:	f04f 30ff 	mov.w	r0, #4294967295
 80109de:	4770      	bx	lr
 80109e0:	700a      	strb	r2, [r1, #0]
 80109e2:	2001      	movs	r0, #1
 80109e4:	4770      	bx	lr
	...

080109e8 <fiprintf>:
 80109e8:	b40e      	push	{r1, r2, r3}
 80109ea:	b503      	push	{r0, r1, lr}
 80109ec:	4601      	mov	r1, r0
 80109ee:	ab03      	add	r3, sp, #12
 80109f0:	4805      	ldr	r0, [pc, #20]	@ (8010a08 <fiprintf+0x20>)
 80109f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80109f6:	6800      	ldr	r0, [r0, #0]
 80109f8:	9301      	str	r3, [sp, #4]
 80109fa:	f000 f837 	bl	8010a6c <_vfiprintf_r>
 80109fe:	b002      	add	sp, #8
 8010a00:	f85d eb04 	ldr.w	lr, [sp], #4
 8010a04:	b003      	add	sp, #12
 8010a06:	4770      	bx	lr
 8010a08:	200002a8 	.word	0x200002a8

08010a0c <abort>:
 8010a0c:	b508      	push	{r3, lr}
 8010a0e:	2006      	movs	r0, #6
 8010a10:	f000 fa00 	bl	8010e14 <raise>
 8010a14:	2001      	movs	r0, #1
 8010a16:	f7f5 f9af 	bl	8005d78 <_exit>

08010a1a <__sfputc_r>:
 8010a1a:	6893      	ldr	r3, [r2, #8]
 8010a1c:	3b01      	subs	r3, #1
 8010a1e:	2b00      	cmp	r3, #0
 8010a20:	b410      	push	{r4}
 8010a22:	6093      	str	r3, [r2, #8]
 8010a24:	da08      	bge.n	8010a38 <__sfputc_r+0x1e>
 8010a26:	6994      	ldr	r4, [r2, #24]
 8010a28:	42a3      	cmp	r3, r4
 8010a2a:	db01      	blt.n	8010a30 <__sfputc_r+0x16>
 8010a2c:	290a      	cmp	r1, #10
 8010a2e:	d103      	bne.n	8010a38 <__sfputc_r+0x1e>
 8010a30:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010a34:	f000 b932 	b.w	8010c9c <__swbuf_r>
 8010a38:	6813      	ldr	r3, [r2, #0]
 8010a3a:	1c58      	adds	r0, r3, #1
 8010a3c:	6010      	str	r0, [r2, #0]
 8010a3e:	7019      	strb	r1, [r3, #0]
 8010a40:	4608      	mov	r0, r1
 8010a42:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010a46:	4770      	bx	lr

08010a48 <__sfputs_r>:
 8010a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a4a:	4606      	mov	r6, r0
 8010a4c:	460f      	mov	r7, r1
 8010a4e:	4614      	mov	r4, r2
 8010a50:	18d5      	adds	r5, r2, r3
 8010a52:	42ac      	cmp	r4, r5
 8010a54:	d101      	bne.n	8010a5a <__sfputs_r+0x12>
 8010a56:	2000      	movs	r0, #0
 8010a58:	e007      	b.n	8010a6a <__sfputs_r+0x22>
 8010a5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a5e:	463a      	mov	r2, r7
 8010a60:	4630      	mov	r0, r6
 8010a62:	f7ff ffda 	bl	8010a1a <__sfputc_r>
 8010a66:	1c43      	adds	r3, r0, #1
 8010a68:	d1f3      	bne.n	8010a52 <__sfputs_r+0xa>
 8010a6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010a6c <_vfiprintf_r>:
 8010a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a70:	460d      	mov	r5, r1
 8010a72:	b09d      	sub	sp, #116	@ 0x74
 8010a74:	4614      	mov	r4, r2
 8010a76:	4698      	mov	r8, r3
 8010a78:	4606      	mov	r6, r0
 8010a7a:	b118      	cbz	r0, 8010a84 <_vfiprintf_r+0x18>
 8010a7c:	6a03      	ldr	r3, [r0, #32]
 8010a7e:	b90b      	cbnz	r3, 8010a84 <_vfiprintf_r+0x18>
 8010a80:	f7fe fabe 	bl	800f000 <__sinit>
 8010a84:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010a86:	07d9      	lsls	r1, r3, #31
 8010a88:	d405      	bmi.n	8010a96 <_vfiprintf_r+0x2a>
 8010a8a:	89ab      	ldrh	r3, [r5, #12]
 8010a8c:	059a      	lsls	r2, r3, #22
 8010a8e:	d402      	bmi.n	8010a96 <_vfiprintf_r+0x2a>
 8010a90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010a92:	f7fe fbbc 	bl	800f20e <__retarget_lock_acquire_recursive>
 8010a96:	89ab      	ldrh	r3, [r5, #12]
 8010a98:	071b      	lsls	r3, r3, #28
 8010a9a:	d501      	bpl.n	8010aa0 <_vfiprintf_r+0x34>
 8010a9c:	692b      	ldr	r3, [r5, #16]
 8010a9e:	b99b      	cbnz	r3, 8010ac8 <_vfiprintf_r+0x5c>
 8010aa0:	4629      	mov	r1, r5
 8010aa2:	4630      	mov	r0, r6
 8010aa4:	f000 f938 	bl	8010d18 <__swsetup_r>
 8010aa8:	b170      	cbz	r0, 8010ac8 <_vfiprintf_r+0x5c>
 8010aaa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010aac:	07dc      	lsls	r4, r3, #31
 8010aae:	d504      	bpl.n	8010aba <_vfiprintf_r+0x4e>
 8010ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8010ab4:	b01d      	add	sp, #116	@ 0x74
 8010ab6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010aba:	89ab      	ldrh	r3, [r5, #12]
 8010abc:	0598      	lsls	r0, r3, #22
 8010abe:	d4f7      	bmi.n	8010ab0 <_vfiprintf_r+0x44>
 8010ac0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010ac2:	f7fe fba5 	bl	800f210 <__retarget_lock_release_recursive>
 8010ac6:	e7f3      	b.n	8010ab0 <_vfiprintf_r+0x44>
 8010ac8:	2300      	movs	r3, #0
 8010aca:	9309      	str	r3, [sp, #36]	@ 0x24
 8010acc:	2320      	movs	r3, #32
 8010ace:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010ad2:	f8cd 800c 	str.w	r8, [sp, #12]
 8010ad6:	2330      	movs	r3, #48	@ 0x30
 8010ad8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010c88 <_vfiprintf_r+0x21c>
 8010adc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010ae0:	f04f 0901 	mov.w	r9, #1
 8010ae4:	4623      	mov	r3, r4
 8010ae6:	469a      	mov	sl, r3
 8010ae8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010aec:	b10a      	cbz	r2, 8010af2 <_vfiprintf_r+0x86>
 8010aee:	2a25      	cmp	r2, #37	@ 0x25
 8010af0:	d1f9      	bne.n	8010ae6 <_vfiprintf_r+0x7a>
 8010af2:	ebba 0b04 	subs.w	fp, sl, r4
 8010af6:	d00b      	beq.n	8010b10 <_vfiprintf_r+0xa4>
 8010af8:	465b      	mov	r3, fp
 8010afa:	4622      	mov	r2, r4
 8010afc:	4629      	mov	r1, r5
 8010afe:	4630      	mov	r0, r6
 8010b00:	f7ff ffa2 	bl	8010a48 <__sfputs_r>
 8010b04:	3001      	adds	r0, #1
 8010b06:	f000 80a7 	beq.w	8010c58 <_vfiprintf_r+0x1ec>
 8010b0a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010b0c:	445a      	add	r2, fp
 8010b0e:	9209      	str	r2, [sp, #36]	@ 0x24
 8010b10:	f89a 3000 	ldrb.w	r3, [sl]
 8010b14:	2b00      	cmp	r3, #0
 8010b16:	f000 809f 	beq.w	8010c58 <_vfiprintf_r+0x1ec>
 8010b1a:	2300      	movs	r3, #0
 8010b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8010b20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010b24:	f10a 0a01 	add.w	sl, sl, #1
 8010b28:	9304      	str	r3, [sp, #16]
 8010b2a:	9307      	str	r3, [sp, #28]
 8010b2c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010b30:	931a      	str	r3, [sp, #104]	@ 0x68
 8010b32:	4654      	mov	r4, sl
 8010b34:	2205      	movs	r2, #5
 8010b36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b3a:	4853      	ldr	r0, [pc, #332]	@ (8010c88 <_vfiprintf_r+0x21c>)
 8010b3c:	f7ef fb48 	bl	80001d0 <memchr>
 8010b40:	9a04      	ldr	r2, [sp, #16]
 8010b42:	b9d8      	cbnz	r0, 8010b7c <_vfiprintf_r+0x110>
 8010b44:	06d1      	lsls	r1, r2, #27
 8010b46:	bf44      	itt	mi
 8010b48:	2320      	movmi	r3, #32
 8010b4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010b4e:	0713      	lsls	r3, r2, #28
 8010b50:	bf44      	itt	mi
 8010b52:	232b      	movmi	r3, #43	@ 0x2b
 8010b54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010b58:	f89a 3000 	ldrb.w	r3, [sl]
 8010b5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8010b5e:	d015      	beq.n	8010b8c <_vfiprintf_r+0x120>
 8010b60:	9a07      	ldr	r2, [sp, #28]
 8010b62:	4654      	mov	r4, sl
 8010b64:	2000      	movs	r0, #0
 8010b66:	f04f 0c0a 	mov.w	ip, #10
 8010b6a:	4621      	mov	r1, r4
 8010b6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010b70:	3b30      	subs	r3, #48	@ 0x30
 8010b72:	2b09      	cmp	r3, #9
 8010b74:	d94b      	bls.n	8010c0e <_vfiprintf_r+0x1a2>
 8010b76:	b1b0      	cbz	r0, 8010ba6 <_vfiprintf_r+0x13a>
 8010b78:	9207      	str	r2, [sp, #28]
 8010b7a:	e014      	b.n	8010ba6 <_vfiprintf_r+0x13a>
 8010b7c:	eba0 0308 	sub.w	r3, r0, r8
 8010b80:	fa09 f303 	lsl.w	r3, r9, r3
 8010b84:	4313      	orrs	r3, r2
 8010b86:	9304      	str	r3, [sp, #16]
 8010b88:	46a2      	mov	sl, r4
 8010b8a:	e7d2      	b.n	8010b32 <_vfiprintf_r+0xc6>
 8010b8c:	9b03      	ldr	r3, [sp, #12]
 8010b8e:	1d19      	adds	r1, r3, #4
 8010b90:	681b      	ldr	r3, [r3, #0]
 8010b92:	9103      	str	r1, [sp, #12]
 8010b94:	2b00      	cmp	r3, #0
 8010b96:	bfbb      	ittet	lt
 8010b98:	425b      	neglt	r3, r3
 8010b9a:	f042 0202 	orrlt.w	r2, r2, #2
 8010b9e:	9307      	strge	r3, [sp, #28]
 8010ba0:	9307      	strlt	r3, [sp, #28]
 8010ba2:	bfb8      	it	lt
 8010ba4:	9204      	strlt	r2, [sp, #16]
 8010ba6:	7823      	ldrb	r3, [r4, #0]
 8010ba8:	2b2e      	cmp	r3, #46	@ 0x2e
 8010baa:	d10a      	bne.n	8010bc2 <_vfiprintf_r+0x156>
 8010bac:	7863      	ldrb	r3, [r4, #1]
 8010bae:	2b2a      	cmp	r3, #42	@ 0x2a
 8010bb0:	d132      	bne.n	8010c18 <_vfiprintf_r+0x1ac>
 8010bb2:	9b03      	ldr	r3, [sp, #12]
 8010bb4:	1d1a      	adds	r2, r3, #4
 8010bb6:	681b      	ldr	r3, [r3, #0]
 8010bb8:	9203      	str	r2, [sp, #12]
 8010bba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010bbe:	3402      	adds	r4, #2
 8010bc0:	9305      	str	r3, [sp, #20]
 8010bc2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010c98 <_vfiprintf_r+0x22c>
 8010bc6:	7821      	ldrb	r1, [r4, #0]
 8010bc8:	2203      	movs	r2, #3
 8010bca:	4650      	mov	r0, sl
 8010bcc:	f7ef fb00 	bl	80001d0 <memchr>
 8010bd0:	b138      	cbz	r0, 8010be2 <_vfiprintf_r+0x176>
 8010bd2:	9b04      	ldr	r3, [sp, #16]
 8010bd4:	eba0 000a 	sub.w	r0, r0, sl
 8010bd8:	2240      	movs	r2, #64	@ 0x40
 8010bda:	4082      	lsls	r2, r0
 8010bdc:	4313      	orrs	r3, r2
 8010bde:	3401      	adds	r4, #1
 8010be0:	9304      	str	r3, [sp, #16]
 8010be2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010be6:	4829      	ldr	r0, [pc, #164]	@ (8010c8c <_vfiprintf_r+0x220>)
 8010be8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010bec:	2206      	movs	r2, #6
 8010bee:	f7ef faef 	bl	80001d0 <memchr>
 8010bf2:	2800      	cmp	r0, #0
 8010bf4:	d03f      	beq.n	8010c76 <_vfiprintf_r+0x20a>
 8010bf6:	4b26      	ldr	r3, [pc, #152]	@ (8010c90 <_vfiprintf_r+0x224>)
 8010bf8:	bb1b      	cbnz	r3, 8010c42 <_vfiprintf_r+0x1d6>
 8010bfa:	9b03      	ldr	r3, [sp, #12]
 8010bfc:	3307      	adds	r3, #7
 8010bfe:	f023 0307 	bic.w	r3, r3, #7
 8010c02:	3308      	adds	r3, #8
 8010c04:	9303      	str	r3, [sp, #12]
 8010c06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010c08:	443b      	add	r3, r7
 8010c0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8010c0c:	e76a      	b.n	8010ae4 <_vfiprintf_r+0x78>
 8010c0e:	fb0c 3202 	mla	r2, ip, r2, r3
 8010c12:	460c      	mov	r4, r1
 8010c14:	2001      	movs	r0, #1
 8010c16:	e7a8      	b.n	8010b6a <_vfiprintf_r+0xfe>
 8010c18:	2300      	movs	r3, #0
 8010c1a:	3401      	adds	r4, #1
 8010c1c:	9305      	str	r3, [sp, #20]
 8010c1e:	4619      	mov	r1, r3
 8010c20:	f04f 0c0a 	mov.w	ip, #10
 8010c24:	4620      	mov	r0, r4
 8010c26:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010c2a:	3a30      	subs	r2, #48	@ 0x30
 8010c2c:	2a09      	cmp	r2, #9
 8010c2e:	d903      	bls.n	8010c38 <_vfiprintf_r+0x1cc>
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	d0c6      	beq.n	8010bc2 <_vfiprintf_r+0x156>
 8010c34:	9105      	str	r1, [sp, #20]
 8010c36:	e7c4      	b.n	8010bc2 <_vfiprintf_r+0x156>
 8010c38:	fb0c 2101 	mla	r1, ip, r1, r2
 8010c3c:	4604      	mov	r4, r0
 8010c3e:	2301      	movs	r3, #1
 8010c40:	e7f0      	b.n	8010c24 <_vfiprintf_r+0x1b8>
 8010c42:	ab03      	add	r3, sp, #12
 8010c44:	9300      	str	r3, [sp, #0]
 8010c46:	462a      	mov	r2, r5
 8010c48:	4b12      	ldr	r3, [pc, #72]	@ (8010c94 <_vfiprintf_r+0x228>)
 8010c4a:	a904      	add	r1, sp, #16
 8010c4c:	4630      	mov	r0, r6
 8010c4e:	f7fd fd93 	bl	800e778 <_printf_float>
 8010c52:	4607      	mov	r7, r0
 8010c54:	1c78      	adds	r0, r7, #1
 8010c56:	d1d6      	bne.n	8010c06 <_vfiprintf_r+0x19a>
 8010c58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010c5a:	07d9      	lsls	r1, r3, #31
 8010c5c:	d405      	bmi.n	8010c6a <_vfiprintf_r+0x1fe>
 8010c5e:	89ab      	ldrh	r3, [r5, #12]
 8010c60:	059a      	lsls	r2, r3, #22
 8010c62:	d402      	bmi.n	8010c6a <_vfiprintf_r+0x1fe>
 8010c64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010c66:	f7fe fad3 	bl	800f210 <__retarget_lock_release_recursive>
 8010c6a:	89ab      	ldrh	r3, [r5, #12]
 8010c6c:	065b      	lsls	r3, r3, #25
 8010c6e:	f53f af1f 	bmi.w	8010ab0 <_vfiprintf_r+0x44>
 8010c72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010c74:	e71e      	b.n	8010ab4 <_vfiprintf_r+0x48>
 8010c76:	ab03      	add	r3, sp, #12
 8010c78:	9300      	str	r3, [sp, #0]
 8010c7a:	462a      	mov	r2, r5
 8010c7c:	4b05      	ldr	r3, [pc, #20]	@ (8010c94 <_vfiprintf_r+0x228>)
 8010c7e:	a904      	add	r1, sp, #16
 8010c80:	4630      	mov	r0, r6
 8010c82:	f7fe f811 	bl	800eca8 <_printf_i>
 8010c86:	e7e4      	b.n	8010c52 <_vfiprintf_r+0x1e6>
 8010c88:	080139cf 	.word	0x080139cf
 8010c8c:	080139d9 	.word	0x080139d9
 8010c90:	0800e779 	.word	0x0800e779
 8010c94:	08010a49 	.word	0x08010a49
 8010c98:	080139d5 	.word	0x080139d5

08010c9c <__swbuf_r>:
 8010c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c9e:	460e      	mov	r6, r1
 8010ca0:	4614      	mov	r4, r2
 8010ca2:	4605      	mov	r5, r0
 8010ca4:	b118      	cbz	r0, 8010cae <__swbuf_r+0x12>
 8010ca6:	6a03      	ldr	r3, [r0, #32]
 8010ca8:	b90b      	cbnz	r3, 8010cae <__swbuf_r+0x12>
 8010caa:	f7fe f9a9 	bl	800f000 <__sinit>
 8010cae:	69a3      	ldr	r3, [r4, #24]
 8010cb0:	60a3      	str	r3, [r4, #8]
 8010cb2:	89a3      	ldrh	r3, [r4, #12]
 8010cb4:	071a      	lsls	r2, r3, #28
 8010cb6:	d501      	bpl.n	8010cbc <__swbuf_r+0x20>
 8010cb8:	6923      	ldr	r3, [r4, #16]
 8010cba:	b943      	cbnz	r3, 8010cce <__swbuf_r+0x32>
 8010cbc:	4621      	mov	r1, r4
 8010cbe:	4628      	mov	r0, r5
 8010cc0:	f000 f82a 	bl	8010d18 <__swsetup_r>
 8010cc4:	b118      	cbz	r0, 8010cce <__swbuf_r+0x32>
 8010cc6:	f04f 37ff 	mov.w	r7, #4294967295
 8010cca:	4638      	mov	r0, r7
 8010ccc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010cce:	6823      	ldr	r3, [r4, #0]
 8010cd0:	6922      	ldr	r2, [r4, #16]
 8010cd2:	1a98      	subs	r0, r3, r2
 8010cd4:	6963      	ldr	r3, [r4, #20]
 8010cd6:	b2f6      	uxtb	r6, r6
 8010cd8:	4283      	cmp	r3, r0
 8010cda:	4637      	mov	r7, r6
 8010cdc:	dc05      	bgt.n	8010cea <__swbuf_r+0x4e>
 8010cde:	4621      	mov	r1, r4
 8010ce0:	4628      	mov	r0, r5
 8010ce2:	f7ff fdf7 	bl	80108d4 <_fflush_r>
 8010ce6:	2800      	cmp	r0, #0
 8010ce8:	d1ed      	bne.n	8010cc6 <__swbuf_r+0x2a>
 8010cea:	68a3      	ldr	r3, [r4, #8]
 8010cec:	3b01      	subs	r3, #1
 8010cee:	60a3      	str	r3, [r4, #8]
 8010cf0:	6823      	ldr	r3, [r4, #0]
 8010cf2:	1c5a      	adds	r2, r3, #1
 8010cf4:	6022      	str	r2, [r4, #0]
 8010cf6:	701e      	strb	r6, [r3, #0]
 8010cf8:	6962      	ldr	r2, [r4, #20]
 8010cfa:	1c43      	adds	r3, r0, #1
 8010cfc:	429a      	cmp	r2, r3
 8010cfe:	d004      	beq.n	8010d0a <__swbuf_r+0x6e>
 8010d00:	89a3      	ldrh	r3, [r4, #12]
 8010d02:	07db      	lsls	r3, r3, #31
 8010d04:	d5e1      	bpl.n	8010cca <__swbuf_r+0x2e>
 8010d06:	2e0a      	cmp	r6, #10
 8010d08:	d1df      	bne.n	8010cca <__swbuf_r+0x2e>
 8010d0a:	4621      	mov	r1, r4
 8010d0c:	4628      	mov	r0, r5
 8010d0e:	f7ff fde1 	bl	80108d4 <_fflush_r>
 8010d12:	2800      	cmp	r0, #0
 8010d14:	d0d9      	beq.n	8010cca <__swbuf_r+0x2e>
 8010d16:	e7d6      	b.n	8010cc6 <__swbuf_r+0x2a>

08010d18 <__swsetup_r>:
 8010d18:	b538      	push	{r3, r4, r5, lr}
 8010d1a:	4b29      	ldr	r3, [pc, #164]	@ (8010dc0 <__swsetup_r+0xa8>)
 8010d1c:	4605      	mov	r5, r0
 8010d1e:	6818      	ldr	r0, [r3, #0]
 8010d20:	460c      	mov	r4, r1
 8010d22:	b118      	cbz	r0, 8010d2c <__swsetup_r+0x14>
 8010d24:	6a03      	ldr	r3, [r0, #32]
 8010d26:	b90b      	cbnz	r3, 8010d2c <__swsetup_r+0x14>
 8010d28:	f7fe f96a 	bl	800f000 <__sinit>
 8010d2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d30:	0719      	lsls	r1, r3, #28
 8010d32:	d422      	bmi.n	8010d7a <__swsetup_r+0x62>
 8010d34:	06da      	lsls	r2, r3, #27
 8010d36:	d407      	bmi.n	8010d48 <__swsetup_r+0x30>
 8010d38:	2209      	movs	r2, #9
 8010d3a:	602a      	str	r2, [r5, #0]
 8010d3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010d40:	81a3      	strh	r3, [r4, #12]
 8010d42:	f04f 30ff 	mov.w	r0, #4294967295
 8010d46:	e033      	b.n	8010db0 <__swsetup_r+0x98>
 8010d48:	0758      	lsls	r0, r3, #29
 8010d4a:	d512      	bpl.n	8010d72 <__swsetup_r+0x5a>
 8010d4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010d4e:	b141      	cbz	r1, 8010d62 <__swsetup_r+0x4a>
 8010d50:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010d54:	4299      	cmp	r1, r3
 8010d56:	d002      	beq.n	8010d5e <__swsetup_r+0x46>
 8010d58:	4628      	mov	r0, r5
 8010d5a:	f7ff f8b5 	bl	800fec8 <_free_r>
 8010d5e:	2300      	movs	r3, #0
 8010d60:	6363      	str	r3, [r4, #52]	@ 0x34
 8010d62:	89a3      	ldrh	r3, [r4, #12]
 8010d64:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010d68:	81a3      	strh	r3, [r4, #12]
 8010d6a:	2300      	movs	r3, #0
 8010d6c:	6063      	str	r3, [r4, #4]
 8010d6e:	6923      	ldr	r3, [r4, #16]
 8010d70:	6023      	str	r3, [r4, #0]
 8010d72:	89a3      	ldrh	r3, [r4, #12]
 8010d74:	f043 0308 	orr.w	r3, r3, #8
 8010d78:	81a3      	strh	r3, [r4, #12]
 8010d7a:	6923      	ldr	r3, [r4, #16]
 8010d7c:	b94b      	cbnz	r3, 8010d92 <__swsetup_r+0x7a>
 8010d7e:	89a3      	ldrh	r3, [r4, #12]
 8010d80:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010d84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010d88:	d003      	beq.n	8010d92 <__swsetup_r+0x7a>
 8010d8a:	4621      	mov	r1, r4
 8010d8c:	4628      	mov	r0, r5
 8010d8e:	f000 f883 	bl	8010e98 <__smakebuf_r>
 8010d92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d96:	f013 0201 	ands.w	r2, r3, #1
 8010d9a:	d00a      	beq.n	8010db2 <__swsetup_r+0x9a>
 8010d9c:	2200      	movs	r2, #0
 8010d9e:	60a2      	str	r2, [r4, #8]
 8010da0:	6962      	ldr	r2, [r4, #20]
 8010da2:	4252      	negs	r2, r2
 8010da4:	61a2      	str	r2, [r4, #24]
 8010da6:	6922      	ldr	r2, [r4, #16]
 8010da8:	b942      	cbnz	r2, 8010dbc <__swsetup_r+0xa4>
 8010daa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010dae:	d1c5      	bne.n	8010d3c <__swsetup_r+0x24>
 8010db0:	bd38      	pop	{r3, r4, r5, pc}
 8010db2:	0799      	lsls	r1, r3, #30
 8010db4:	bf58      	it	pl
 8010db6:	6962      	ldrpl	r2, [r4, #20]
 8010db8:	60a2      	str	r2, [r4, #8]
 8010dba:	e7f4      	b.n	8010da6 <__swsetup_r+0x8e>
 8010dbc:	2000      	movs	r0, #0
 8010dbe:	e7f7      	b.n	8010db0 <__swsetup_r+0x98>
 8010dc0:	200002a8 	.word	0x200002a8

08010dc4 <_raise_r>:
 8010dc4:	291f      	cmp	r1, #31
 8010dc6:	b538      	push	{r3, r4, r5, lr}
 8010dc8:	4605      	mov	r5, r0
 8010dca:	460c      	mov	r4, r1
 8010dcc:	d904      	bls.n	8010dd8 <_raise_r+0x14>
 8010dce:	2316      	movs	r3, #22
 8010dd0:	6003      	str	r3, [r0, #0]
 8010dd2:	f04f 30ff 	mov.w	r0, #4294967295
 8010dd6:	bd38      	pop	{r3, r4, r5, pc}
 8010dd8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010dda:	b112      	cbz	r2, 8010de2 <_raise_r+0x1e>
 8010ddc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010de0:	b94b      	cbnz	r3, 8010df6 <_raise_r+0x32>
 8010de2:	4628      	mov	r0, r5
 8010de4:	f000 f830 	bl	8010e48 <_getpid_r>
 8010de8:	4622      	mov	r2, r4
 8010dea:	4601      	mov	r1, r0
 8010dec:	4628      	mov	r0, r5
 8010dee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010df2:	f000 b817 	b.w	8010e24 <_kill_r>
 8010df6:	2b01      	cmp	r3, #1
 8010df8:	d00a      	beq.n	8010e10 <_raise_r+0x4c>
 8010dfa:	1c59      	adds	r1, r3, #1
 8010dfc:	d103      	bne.n	8010e06 <_raise_r+0x42>
 8010dfe:	2316      	movs	r3, #22
 8010e00:	6003      	str	r3, [r0, #0]
 8010e02:	2001      	movs	r0, #1
 8010e04:	e7e7      	b.n	8010dd6 <_raise_r+0x12>
 8010e06:	2100      	movs	r1, #0
 8010e08:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010e0c:	4620      	mov	r0, r4
 8010e0e:	4798      	blx	r3
 8010e10:	2000      	movs	r0, #0
 8010e12:	e7e0      	b.n	8010dd6 <_raise_r+0x12>

08010e14 <raise>:
 8010e14:	4b02      	ldr	r3, [pc, #8]	@ (8010e20 <raise+0xc>)
 8010e16:	4601      	mov	r1, r0
 8010e18:	6818      	ldr	r0, [r3, #0]
 8010e1a:	f7ff bfd3 	b.w	8010dc4 <_raise_r>
 8010e1e:	bf00      	nop
 8010e20:	200002a8 	.word	0x200002a8

08010e24 <_kill_r>:
 8010e24:	b538      	push	{r3, r4, r5, lr}
 8010e26:	4d07      	ldr	r5, [pc, #28]	@ (8010e44 <_kill_r+0x20>)
 8010e28:	2300      	movs	r3, #0
 8010e2a:	4604      	mov	r4, r0
 8010e2c:	4608      	mov	r0, r1
 8010e2e:	4611      	mov	r1, r2
 8010e30:	602b      	str	r3, [r5, #0]
 8010e32:	f7f4 ff91 	bl	8005d58 <_kill>
 8010e36:	1c43      	adds	r3, r0, #1
 8010e38:	d102      	bne.n	8010e40 <_kill_r+0x1c>
 8010e3a:	682b      	ldr	r3, [r5, #0]
 8010e3c:	b103      	cbz	r3, 8010e40 <_kill_r+0x1c>
 8010e3e:	6023      	str	r3, [r4, #0]
 8010e40:	bd38      	pop	{r3, r4, r5, pc}
 8010e42:	bf00      	nop
 8010e44:	20005ea8 	.word	0x20005ea8

08010e48 <_getpid_r>:
 8010e48:	f7f4 bf7e 	b.w	8005d48 <_getpid>

08010e4c <__swhatbuf_r>:
 8010e4c:	b570      	push	{r4, r5, r6, lr}
 8010e4e:	460c      	mov	r4, r1
 8010e50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e54:	2900      	cmp	r1, #0
 8010e56:	b096      	sub	sp, #88	@ 0x58
 8010e58:	4615      	mov	r5, r2
 8010e5a:	461e      	mov	r6, r3
 8010e5c:	da0d      	bge.n	8010e7a <__swhatbuf_r+0x2e>
 8010e5e:	89a3      	ldrh	r3, [r4, #12]
 8010e60:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010e64:	f04f 0100 	mov.w	r1, #0
 8010e68:	bf14      	ite	ne
 8010e6a:	2340      	movne	r3, #64	@ 0x40
 8010e6c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010e70:	2000      	movs	r0, #0
 8010e72:	6031      	str	r1, [r6, #0]
 8010e74:	602b      	str	r3, [r5, #0]
 8010e76:	b016      	add	sp, #88	@ 0x58
 8010e78:	bd70      	pop	{r4, r5, r6, pc}
 8010e7a:	466a      	mov	r2, sp
 8010e7c:	f000 f848 	bl	8010f10 <_fstat_r>
 8010e80:	2800      	cmp	r0, #0
 8010e82:	dbec      	blt.n	8010e5e <__swhatbuf_r+0x12>
 8010e84:	9901      	ldr	r1, [sp, #4]
 8010e86:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010e8a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010e8e:	4259      	negs	r1, r3
 8010e90:	4159      	adcs	r1, r3
 8010e92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010e96:	e7eb      	b.n	8010e70 <__swhatbuf_r+0x24>

08010e98 <__smakebuf_r>:
 8010e98:	898b      	ldrh	r3, [r1, #12]
 8010e9a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010e9c:	079d      	lsls	r5, r3, #30
 8010e9e:	4606      	mov	r6, r0
 8010ea0:	460c      	mov	r4, r1
 8010ea2:	d507      	bpl.n	8010eb4 <__smakebuf_r+0x1c>
 8010ea4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010ea8:	6023      	str	r3, [r4, #0]
 8010eaa:	6123      	str	r3, [r4, #16]
 8010eac:	2301      	movs	r3, #1
 8010eae:	6163      	str	r3, [r4, #20]
 8010eb0:	b003      	add	sp, #12
 8010eb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010eb4:	ab01      	add	r3, sp, #4
 8010eb6:	466a      	mov	r2, sp
 8010eb8:	f7ff ffc8 	bl	8010e4c <__swhatbuf_r>
 8010ebc:	9f00      	ldr	r7, [sp, #0]
 8010ebe:	4605      	mov	r5, r0
 8010ec0:	4639      	mov	r1, r7
 8010ec2:	4630      	mov	r0, r6
 8010ec4:	f7ff f874 	bl	800ffb0 <_malloc_r>
 8010ec8:	b948      	cbnz	r0, 8010ede <__smakebuf_r+0x46>
 8010eca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010ece:	059a      	lsls	r2, r3, #22
 8010ed0:	d4ee      	bmi.n	8010eb0 <__smakebuf_r+0x18>
 8010ed2:	f023 0303 	bic.w	r3, r3, #3
 8010ed6:	f043 0302 	orr.w	r3, r3, #2
 8010eda:	81a3      	strh	r3, [r4, #12]
 8010edc:	e7e2      	b.n	8010ea4 <__smakebuf_r+0xc>
 8010ede:	89a3      	ldrh	r3, [r4, #12]
 8010ee0:	6020      	str	r0, [r4, #0]
 8010ee2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010ee6:	81a3      	strh	r3, [r4, #12]
 8010ee8:	9b01      	ldr	r3, [sp, #4]
 8010eea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010eee:	b15b      	cbz	r3, 8010f08 <__smakebuf_r+0x70>
 8010ef0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010ef4:	4630      	mov	r0, r6
 8010ef6:	f000 f81d 	bl	8010f34 <_isatty_r>
 8010efa:	b128      	cbz	r0, 8010f08 <__smakebuf_r+0x70>
 8010efc:	89a3      	ldrh	r3, [r4, #12]
 8010efe:	f023 0303 	bic.w	r3, r3, #3
 8010f02:	f043 0301 	orr.w	r3, r3, #1
 8010f06:	81a3      	strh	r3, [r4, #12]
 8010f08:	89a3      	ldrh	r3, [r4, #12]
 8010f0a:	431d      	orrs	r5, r3
 8010f0c:	81a5      	strh	r5, [r4, #12]
 8010f0e:	e7cf      	b.n	8010eb0 <__smakebuf_r+0x18>

08010f10 <_fstat_r>:
 8010f10:	b538      	push	{r3, r4, r5, lr}
 8010f12:	4d07      	ldr	r5, [pc, #28]	@ (8010f30 <_fstat_r+0x20>)
 8010f14:	2300      	movs	r3, #0
 8010f16:	4604      	mov	r4, r0
 8010f18:	4608      	mov	r0, r1
 8010f1a:	4611      	mov	r1, r2
 8010f1c:	602b      	str	r3, [r5, #0]
 8010f1e:	f7f4 ff7b 	bl	8005e18 <_fstat>
 8010f22:	1c43      	adds	r3, r0, #1
 8010f24:	d102      	bne.n	8010f2c <_fstat_r+0x1c>
 8010f26:	682b      	ldr	r3, [r5, #0]
 8010f28:	b103      	cbz	r3, 8010f2c <_fstat_r+0x1c>
 8010f2a:	6023      	str	r3, [r4, #0]
 8010f2c:	bd38      	pop	{r3, r4, r5, pc}
 8010f2e:	bf00      	nop
 8010f30:	20005ea8 	.word	0x20005ea8

08010f34 <_isatty_r>:
 8010f34:	b538      	push	{r3, r4, r5, lr}
 8010f36:	4d06      	ldr	r5, [pc, #24]	@ (8010f50 <_isatty_r+0x1c>)
 8010f38:	2300      	movs	r3, #0
 8010f3a:	4604      	mov	r4, r0
 8010f3c:	4608      	mov	r0, r1
 8010f3e:	602b      	str	r3, [r5, #0]
 8010f40:	f7f4 ff7a 	bl	8005e38 <_isatty>
 8010f44:	1c43      	adds	r3, r0, #1
 8010f46:	d102      	bne.n	8010f4e <_isatty_r+0x1a>
 8010f48:	682b      	ldr	r3, [r5, #0]
 8010f4a:	b103      	cbz	r3, 8010f4e <_isatty_r+0x1a>
 8010f4c:	6023      	str	r3, [r4, #0]
 8010f4e:	bd38      	pop	{r3, r4, r5, pc}
 8010f50:	20005ea8 	.word	0x20005ea8
 8010f54:	00000000 	.word	0x00000000

08010f58 <sin>:
 8010f58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010f5a:	ec53 2b10 	vmov	r2, r3, d0
 8010f5e:	4826      	ldr	r0, [pc, #152]	@ (8010ff8 <sin+0xa0>)
 8010f60:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8010f64:	4281      	cmp	r1, r0
 8010f66:	d807      	bhi.n	8010f78 <sin+0x20>
 8010f68:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8010ff0 <sin+0x98>
 8010f6c:	2000      	movs	r0, #0
 8010f6e:	b005      	add	sp, #20
 8010f70:	f85d eb04 	ldr.w	lr, [sp], #4
 8010f74:	f000 b954 	b.w	8011220 <__kernel_sin>
 8010f78:	4820      	ldr	r0, [pc, #128]	@ (8010ffc <sin+0xa4>)
 8010f7a:	4281      	cmp	r1, r0
 8010f7c:	d908      	bls.n	8010f90 <sin+0x38>
 8010f7e:	4610      	mov	r0, r2
 8010f80:	4619      	mov	r1, r3
 8010f82:	f7ef f981 	bl	8000288 <__aeabi_dsub>
 8010f86:	ec41 0b10 	vmov	d0, r0, r1
 8010f8a:	b005      	add	sp, #20
 8010f8c:	f85d fb04 	ldr.w	pc, [sp], #4
 8010f90:	4668      	mov	r0, sp
 8010f92:	f000 fa01 	bl	8011398 <__ieee754_rem_pio2>
 8010f96:	f000 0003 	and.w	r0, r0, #3
 8010f9a:	2801      	cmp	r0, #1
 8010f9c:	d00c      	beq.n	8010fb8 <sin+0x60>
 8010f9e:	2802      	cmp	r0, #2
 8010fa0:	d011      	beq.n	8010fc6 <sin+0x6e>
 8010fa2:	b9e8      	cbnz	r0, 8010fe0 <sin+0x88>
 8010fa4:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010fa8:	ed9d 0b00 	vldr	d0, [sp]
 8010fac:	2001      	movs	r0, #1
 8010fae:	f000 f937 	bl	8011220 <__kernel_sin>
 8010fb2:	ec51 0b10 	vmov	r0, r1, d0
 8010fb6:	e7e6      	b.n	8010f86 <sin+0x2e>
 8010fb8:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010fbc:	ed9d 0b00 	vldr	d0, [sp]
 8010fc0:	f000 f866 	bl	8011090 <__kernel_cos>
 8010fc4:	e7f5      	b.n	8010fb2 <sin+0x5a>
 8010fc6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010fca:	ed9d 0b00 	vldr	d0, [sp]
 8010fce:	2001      	movs	r0, #1
 8010fd0:	f000 f926 	bl	8011220 <__kernel_sin>
 8010fd4:	ec53 2b10 	vmov	r2, r3, d0
 8010fd8:	4610      	mov	r0, r2
 8010fda:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8010fde:	e7d2      	b.n	8010f86 <sin+0x2e>
 8010fe0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010fe4:	ed9d 0b00 	vldr	d0, [sp]
 8010fe8:	f000 f852 	bl	8011090 <__kernel_cos>
 8010fec:	e7f2      	b.n	8010fd4 <sin+0x7c>
 8010fee:	bf00      	nop
	...
 8010ff8:	3fe921fb 	.word	0x3fe921fb
 8010ffc:	7fefffff 	.word	0x7fefffff

08011000 <atan2f>:
 8011000:	f000 bbce 	b.w	80117a0 <__ieee754_atan2f>

08011004 <sqrtf>:
 8011004:	b508      	push	{r3, lr}
 8011006:	ed2d 8b02 	vpush	{d8}
 801100a:	eeb0 8a40 	vmov.f32	s16, s0
 801100e:	f000 f817 	bl	8011040 <__ieee754_sqrtf>
 8011012:	eeb4 8a48 	vcmp.f32	s16, s16
 8011016:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801101a:	d60c      	bvs.n	8011036 <sqrtf+0x32>
 801101c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 801103c <sqrtf+0x38>
 8011020:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8011024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011028:	d505      	bpl.n	8011036 <sqrtf+0x32>
 801102a:	f7fe f8c5 	bl	800f1b8 <__errno>
 801102e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8011032:	2321      	movs	r3, #33	@ 0x21
 8011034:	6003      	str	r3, [r0, #0]
 8011036:	ecbd 8b02 	vpop	{d8}
 801103a:	bd08      	pop	{r3, pc}
 801103c:	00000000 	.word	0x00000000

08011040 <__ieee754_sqrtf>:
 8011040:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8011044:	4770      	bx	lr
	...

08011048 <roundf>:
 8011048:	ee10 0a10 	vmov	r0, s0
 801104c:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8011050:	3a7f      	subs	r2, #127	@ 0x7f
 8011052:	2a16      	cmp	r2, #22
 8011054:	dc15      	bgt.n	8011082 <roundf+0x3a>
 8011056:	2a00      	cmp	r2, #0
 8011058:	da08      	bge.n	801106c <roundf+0x24>
 801105a:	3201      	adds	r2, #1
 801105c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8011060:	d101      	bne.n	8011066 <roundf+0x1e>
 8011062:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 8011066:	ee00 3a10 	vmov	s0, r3
 801106a:	4770      	bx	lr
 801106c:	4907      	ldr	r1, [pc, #28]	@ (801108c <roundf+0x44>)
 801106e:	4111      	asrs	r1, r2
 8011070:	4201      	tst	r1, r0
 8011072:	d0fa      	beq.n	801106a <roundf+0x22>
 8011074:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8011078:	4113      	asrs	r3, r2
 801107a:	4403      	add	r3, r0
 801107c:	ea23 0301 	bic.w	r3, r3, r1
 8011080:	e7f1      	b.n	8011066 <roundf+0x1e>
 8011082:	2a80      	cmp	r2, #128	@ 0x80
 8011084:	d1f1      	bne.n	801106a <roundf+0x22>
 8011086:	ee30 0a00 	vadd.f32	s0, s0, s0
 801108a:	4770      	bx	lr
 801108c:	007fffff 	.word	0x007fffff

08011090 <__kernel_cos>:
 8011090:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011094:	ec57 6b10 	vmov	r6, r7, d0
 8011098:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801109c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 80110a0:	ed8d 1b00 	vstr	d1, [sp]
 80110a4:	d206      	bcs.n	80110b4 <__kernel_cos+0x24>
 80110a6:	4630      	mov	r0, r6
 80110a8:	4639      	mov	r1, r7
 80110aa:	f7ef fd55 	bl	8000b58 <__aeabi_d2iz>
 80110ae:	2800      	cmp	r0, #0
 80110b0:	f000 8088 	beq.w	80111c4 <__kernel_cos+0x134>
 80110b4:	4632      	mov	r2, r6
 80110b6:	463b      	mov	r3, r7
 80110b8:	4630      	mov	r0, r6
 80110ba:	4639      	mov	r1, r7
 80110bc:	f7ef fa9c 	bl	80005f8 <__aeabi_dmul>
 80110c0:	4b51      	ldr	r3, [pc, #324]	@ (8011208 <__kernel_cos+0x178>)
 80110c2:	2200      	movs	r2, #0
 80110c4:	4604      	mov	r4, r0
 80110c6:	460d      	mov	r5, r1
 80110c8:	f7ef fa96 	bl	80005f8 <__aeabi_dmul>
 80110cc:	a340      	add	r3, pc, #256	@ (adr r3, 80111d0 <__kernel_cos+0x140>)
 80110ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110d2:	4682      	mov	sl, r0
 80110d4:	468b      	mov	fp, r1
 80110d6:	4620      	mov	r0, r4
 80110d8:	4629      	mov	r1, r5
 80110da:	f7ef fa8d 	bl	80005f8 <__aeabi_dmul>
 80110de:	a33e      	add	r3, pc, #248	@ (adr r3, 80111d8 <__kernel_cos+0x148>)
 80110e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110e4:	f7ef f8d2 	bl	800028c <__adddf3>
 80110e8:	4622      	mov	r2, r4
 80110ea:	462b      	mov	r3, r5
 80110ec:	f7ef fa84 	bl	80005f8 <__aeabi_dmul>
 80110f0:	a33b      	add	r3, pc, #236	@ (adr r3, 80111e0 <__kernel_cos+0x150>)
 80110f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110f6:	f7ef f8c7 	bl	8000288 <__aeabi_dsub>
 80110fa:	4622      	mov	r2, r4
 80110fc:	462b      	mov	r3, r5
 80110fe:	f7ef fa7b 	bl	80005f8 <__aeabi_dmul>
 8011102:	a339      	add	r3, pc, #228	@ (adr r3, 80111e8 <__kernel_cos+0x158>)
 8011104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011108:	f7ef f8c0 	bl	800028c <__adddf3>
 801110c:	4622      	mov	r2, r4
 801110e:	462b      	mov	r3, r5
 8011110:	f7ef fa72 	bl	80005f8 <__aeabi_dmul>
 8011114:	a336      	add	r3, pc, #216	@ (adr r3, 80111f0 <__kernel_cos+0x160>)
 8011116:	e9d3 2300 	ldrd	r2, r3, [r3]
 801111a:	f7ef f8b5 	bl	8000288 <__aeabi_dsub>
 801111e:	4622      	mov	r2, r4
 8011120:	462b      	mov	r3, r5
 8011122:	f7ef fa69 	bl	80005f8 <__aeabi_dmul>
 8011126:	a334      	add	r3, pc, #208	@ (adr r3, 80111f8 <__kernel_cos+0x168>)
 8011128:	e9d3 2300 	ldrd	r2, r3, [r3]
 801112c:	f7ef f8ae 	bl	800028c <__adddf3>
 8011130:	4622      	mov	r2, r4
 8011132:	462b      	mov	r3, r5
 8011134:	f7ef fa60 	bl	80005f8 <__aeabi_dmul>
 8011138:	4622      	mov	r2, r4
 801113a:	462b      	mov	r3, r5
 801113c:	f7ef fa5c 	bl	80005f8 <__aeabi_dmul>
 8011140:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011144:	4604      	mov	r4, r0
 8011146:	460d      	mov	r5, r1
 8011148:	4630      	mov	r0, r6
 801114a:	4639      	mov	r1, r7
 801114c:	f7ef fa54 	bl	80005f8 <__aeabi_dmul>
 8011150:	460b      	mov	r3, r1
 8011152:	4602      	mov	r2, r0
 8011154:	4629      	mov	r1, r5
 8011156:	4620      	mov	r0, r4
 8011158:	f7ef f896 	bl	8000288 <__aeabi_dsub>
 801115c:	4b2b      	ldr	r3, [pc, #172]	@ (801120c <__kernel_cos+0x17c>)
 801115e:	4598      	cmp	r8, r3
 8011160:	4606      	mov	r6, r0
 8011162:	460f      	mov	r7, r1
 8011164:	d810      	bhi.n	8011188 <__kernel_cos+0xf8>
 8011166:	4602      	mov	r2, r0
 8011168:	460b      	mov	r3, r1
 801116a:	4650      	mov	r0, sl
 801116c:	4659      	mov	r1, fp
 801116e:	f7ef f88b 	bl	8000288 <__aeabi_dsub>
 8011172:	460b      	mov	r3, r1
 8011174:	4926      	ldr	r1, [pc, #152]	@ (8011210 <__kernel_cos+0x180>)
 8011176:	4602      	mov	r2, r0
 8011178:	2000      	movs	r0, #0
 801117a:	f7ef f885 	bl	8000288 <__aeabi_dsub>
 801117e:	ec41 0b10 	vmov	d0, r0, r1
 8011182:	b003      	add	sp, #12
 8011184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011188:	4b22      	ldr	r3, [pc, #136]	@ (8011214 <__kernel_cos+0x184>)
 801118a:	4921      	ldr	r1, [pc, #132]	@ (8011210 <__kernel_cos+0x180>)
 801118c:	4598      	cmp	r8, r3
 801118e:	bf8c      	ite	hi
 8011190:	4d21      	ldrhi	r5, [pc, #132]	@ (8011218 <__kernel_cos+0x188>)
 8011192:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8011196:	2400      	movs	r4, #0
 8011198:	4622      	mov	r2, r4
 801119a:	462b      	mov	r3, r5
 801119c:	2000      	movs	r0, #0
 801119e:	f7ef f873 	bl	8000288 <__aeabi_dsub>
 80111a2:	4622      	mov	r2, r4
 80111a4:	4680      	mov	r8, r0
 80111a6:	4689      	mov	r9, r1
 80111a8:	462b      	mov	r3, r5
 80111aa:	4650      	mov	r0, sl
 80111ac:	4659      	mov	r1, fp
 80111ae:	f7ef f86b 	bl	8000288 <__aeabi_dsub>
 80111b2:	4632      	mov	r2, r6
 80111b4:	463b      	mov	r3, r7
 80111b6:	f7ef f867 	bl	8000288 <__aeabi_dsub>
 80111ba:	4602      	mov	r2, r0
 80111bc:	460b      	mov	r3, r1
 80111be:	4640      	mov	r0, r8
 80111c0:	4649      	mov	r1, r9
 80111c2:	e7da      	b.n	801117a <__kernel_cos+0xea>
 80111c4:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8011200 <__kernel_cos+0x170>
 80111c8:	e7db      	b.n	8011182 <__kernel_cos+0xf2>
 80111ca:	bf00      	nop
 80111cc:	f3af 8000 	nop.w
 80111d0:	be8838d4 	.word	0xbe8838d4
 80111d4:	bda8fae9 	.word	0xbda8fae9
 80111d8:	bdb4b1c4 	.word	0xbdb4b1c4
 80111dc:	3e21ee9e 	.word	0x3e21ee9e
 80111e0:	809c52ad 	.word	0x809c52ad
 80111e4:	3e927e4f 	.word	0x3e927e4f
 80111e8:	19cb1590 	.word	0x19cb1590
 80111ec:	3efa01a0 	.word	0x3efa01a0
 80111f0:	16c15177 	.word	0x16c15177
 80111f4:	3f56c16c 	.word	0x3f56c16c
 80111f8:	5555554c 	.word	0x5555554c
 80111fc:	3fa55555 	.word	0x3fa55555
 8011200:	00000000 	.word	0x00000000
 8011204:	3ff00000 	.word	0x3ff00000
 8011208:	3fe00000 	.word	0x3fe00000
 801120c:	3fd33332 	.word	0x3fd33332
 8011210:	3ff00000 	.word	0x3ff00000
 8011214:	3fe90000 	.word	0x3fe90000
 8011218:	3fd20000 	.word	0x3fd20000
 801121c:	00000000 	.word	0x00000000

08011220 <__kernel_sin>:
 8011220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011224:	ec55 4b10 	vmov	r4, r5, d0
 8011228:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801122c:	b085      	sub	sp, #20
 801122e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8011232:	ed8d 1b02 	vstr	d1, [sp, #8]
 8011236:	4680      	mov	r8, r0
 8011238:	d205      	bcs.n	8011246 <__kernel_sin+0x26>
 801123a:	4620      	mov	r0, r4
 801123c:	4629      	mov	r1, r5
 801123e:	f7ef fc8b 	bl	8000b58 <__aeabi_d2iz>
 8011242:	2800      	cmp	r0, #0
 8011244:	d052      	beq.n	80112ec <__kernel_sin+0xcc>
 8011246:	4622      	mov	r2, r4
 8011248:	462b      	mov	r3, r5
 801124a:	4620      	mov	r0, r4
 801124c:	4629      	mov	r1, r5
 801124e:	f7ef f9d3 	bl	80005f8 <__aeabi_dmul>
 8011252:	4682      	mov	sl, r0
 8011254:	468b      	mov	fp, r1
 8011256:	4602      	mov	r2, r0
 8011258:	460b      	mov	r3, r1
 801125a:	4620      	mov	r0, r4
 801125c:	4629      	mov	r1, r5
 801125e:	f7ef f9cb 	bl	80005f8 <__aeabi_dmul>
 8011262:	a342      	add	r3, pc, #264	@ (adr r3, 801136c <__kernel_sin+0x14c>)
 8011264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011268:	e9cd 0100 	strd	r0, r1, [sp]
 801126c:	4650      	mov	r0, sl
 801126e:	4659      	mov	r1, fp
 8011270:	f7ef f9c2 	bl	80005f8 <__aeabi_dmul>
 8011274:	a33f      	add	r3, pc, #252	@ (adr r3, 8011374 <__kernel_sin+0x154>)
 8011276:	e9d3 2300 	ldrd	r2, r3, [r3]
 801127a:	f7ef f805 	bl	8000288 <__aeabi_dsub>
 801127e:	4652      	mov	r2, sl
 8011280:	465b      	mov	r3, fp
 8011282:	f7ef f9b9 	bl	80005f8 <__aeabi_dmul>
 8011286:	a33d      	add	r3, pc, #244	@ (adr r3, 801137c <__kernel_sin+0x15c>)
 8011288:	e9d3 2300 	ldrd	r2, r3, [r3]
 801128c:	f7ee fffe 	bl	800028c <__adddf3>
 8011290:	4652      	mov	r2, sl
 8011292:	465b      	mov	r3, fp
 8011294:	f7ef f9b0 	bl	80005f8 <__aeabi_dmul>
 8011298:	a33a      	add	r3, pc, #232	@ (adr r3, 8011384 <__kernel_sin+0x164>)
 801129a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801129e:	f7ee fff3 	bl	8000288 <__aeabi_dsub>
 80112a2:	4652      	mov	r2, sl
 80112a4:	465b      	mov	r3, fp
 80112a6:	f7ef f9a7 	bl	80005f8 <__aeabi_dmul>
 80112aa:	a338      	add	r3, pc, #224	@ (adr r3, 801138c <__kernel_sin+0x16c>)
 80112ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112b0:	f7ee ffec 	bl	800028c <__adddf3>
 80112b4:	4606      	mov	r6, r0
 80112b6:	460f      	mov	r7, r1
 80112b8:	f1b8 0f00 	cmp.w	r8, #0
 80112bc:	d11b      	bne.n	80112f6 <__kernel_sin+0xd6>
 80112be:	4602      	mov	r2, r0
 80112c0:	460b      	mov	r3, r1
 80112c2:	4650      	mov	r0, sl
 80112c4:	4659      	mov	r1, fp
 80112c6:	f7ef f997 	bl	80005f8 <__aeabi_dmul>
 80112ca:	a325      	add	r3, pc, #148	@ (adr r3, 8011360 <__kernel_sin+0x140>)
 80112cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112d0:	f7ee ffda 	bl	8000288 <__aeabi_dsub>
 80112d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80112d8:	f7ef f98e 	bl	80005f8 <__aeabi_dmul>
 80112dc:	4602      	mov	r2, r0
 80112de:	460b      	mov	r3, r1
 80112e0:	4620      	mov	r0, r4
 80112e2:	4629      	mov	r1, r5
 80112e4:	f7ee ffd2 	bl	800028c <__adddf3>
 80112e8:	4604      	mov	r4, r0
 80112ea:	460d      	mov	r5, r1
 80112ec:	ec45 4b10 	vmov	d0, r4, r5
 80112f0:	b005      	add	sp, #20
 80112f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80112f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80112fa:	4b1b      	ldr	r3, [pc, #108]	@ (8011368 <__kernel_sin+0x148>)
 80112fc:	2200      	movs	r2, #0
 80112fe:	f7ef f97b 	bl	80005f8 <__aeabi_dmul>
 8011302:	4632      	mov	r2, r6
 8011304:	4680      	mov	r8, r0
 8011306:	4689      	mov	r9, r1
 8011308:	463b      	mov	r3, r7
 801130a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801130e:	f7ef f973 	bl	80005f8 <__aeabi_dmul>
 8011312:	4602      	mov	r2, r0
 8011314:	460b      	mov	r3, r1
 8011316:	4640      	mov	r0, r8
 8011318:	4649      	mov	r1, r9
 801131a:	f7ee ffb5 	bl	8000288 <__aeabi_dsub>
 801131e:	4652      	mov	r2, sl
 8011320:	465b      	mov	r3, fp
 8011322:	f7ef f969 	bl	80005f8 <__aeabi_dmul>
 8011326:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801132a:	f7ee ffad 	bl	8000288 <__aeabi_dsub>
 801132e:	a30c      	add	r3, pc, #48	@ (adr r3, 8011360 <__kernel_sin+0x140>)
 8011330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011334:	4606      	mov	r6, r0
 8011336:	460f      	mov	r7, r1
 8011338:	e9dd 0100 	ldrd	r0, r1, [sp]
 801133c:	f7ef f95c 	bl	80005f8 <__aeabi_dmul>
 8011340:	4602      	mov	r2, r0
 8011342:	460b      	mov	r3, r1
 8011344:	4630      	mov	r0, r6
 8011346:	4639      	mov	r1, r7
 8011348:	f7ee ffa0 	bl	800028c <__adddf3>
 801134c:	4602      	mov	r2, r0
 801134e:	460b      	mov	r3, r1
 8011350:	4620      	mov	r0, r4
 8011352:	4629      	mov	r1, r5
 8011354:	f7ee ff98 	bl	8000288 <__aeabi_dsub>
 8011358:	e7c6      	b.n	80112e8 <__kernel_sin+0xc8>
 801135a:	bf00      	nop
 801135c:	f3af 8000 	nop.w
 8011360:	55555549 	.word	0x55555549
 8011364:	3fc55555 	.word	0x3fc55555
 8011368:	3fe00000 	.word	0x3fe00000
 801136c:	5acfd57c 	.word	0x5acfd57c
 8011370:	3de5d93a 	.word	0x3de5d93a
 8011374:	8a2b9ceb 	.word	0x8a2b9ceb
 8011378:	3e5ae5e6 	.word	0x3e5ae5e6
 801137c:	57b1fe7d 	.word	0x57b1fe7d
 8011380:	3ec71de3 	.word	0x3ec71de3
 8011384:	19c161d5 	.word	0x19c161d5
 8011388:	3f2a01a0 	.word	0x3f2a01a0
 801138c:	1110f8a6 	.word	0x1110f8a6
 8011390:	3f811111 	.word	0x3f811111
 8011394:	00000000 	.word	0x00000000

08011398 <__ieee754_rem_pio2>:
 8011398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801139c:	ec57 6b10 	vmov	r6, r7, d0
 80113a0:	4bc5      	ldr	r3, [pc, #788]	@ (80116b8 <__ieee754_rem_pio2+0x320>)
 80113a2:	b08d      	sub	sp, #52	@ 0x34
 80113a4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80113a8:	4598      	cmp	r8, r3
 80113aa:	4604      	mov	r4, r0
 80113ac:	9704      	str	r7, [sp, #16]
 80113ae:	d807      	bhi.n	80113c0 <__ieee754_rem_pio2+0x28>
 80113b0:	2200      	movs	r2, #0
 80113b2:	2300      	movs	r3, #0
 80113b4:	ed80 0b00 	vstr	d0, [r0]
 80113b8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80113bc:	2500      	movs	r5, #0
 80113be:	e028      	b.n	8011412 <__ieee754_rem_pio2+0x7a>
 80113c0:	4bbe      	ldr	r3, [pc, #760]	@ (80116bc <__ieee754_rem_pio2+0x324>)
 80113c2:	4598      	cmp	r8, r3
 80113c4:	d878      	bhi.n	80114b8 <__ieee754_rem_pio2+0x120>
 80113c6:	9b04      	ldr	r3, [sp, #16]
 80113c8:	4dbd      	ldr	r5, [pc, #756]	@ (80116c0 <__ieee754_rem_pio2+0x328>)
 80113ca:	2b00      	cmp	r3, #0
 80113cc:	4630      	mov	r0, r6
 80113ce:	a3ac      	add	r3, pc, #688	@ (adr r3, 8011680 <__ieee754_rem_pio2+0x2e8>)
 80113d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113d4:	4639      	mov	r1, r7
 80113d6:	dd38      	ble.n	801144a <__ieee754_rem_pio2+0xb2>
 80113d8:	f7ee ff56 	bl	8000288 <__aeabi_dsub>
 80113dc:	45a8      	cmp	r8, r5
 80113de:	4606      	mov	r6, r0
 80113e0:	460f      	mov	r7, r1
 80113e2:	d01a      	beq.n	801141a <__ieee754_rem_pio2+0x82>
 80113e4:	a3a8      	add	r3, pc, #672	@ (adr r3, 8011688 <__ieee754_rem_pio2+0x2f0>)
 80113e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113ea:	f7ee ff4d 	bl	8000288 <__aeabi_dsub>
 80113ee:	4602      	mov	r2, r0
 80113f0:	460b      	mov	r3, r1
 80113f2:	4680      	mov	r8, r0
 80113f4:	4689      	mov	r9, r1
 80113f6:	4630      	mov	r0, r6
 80113f8:	4639      	mov	r1, r7
 80113fa:	f7ee ff45 	bl	8000288 <__aeabi_dsub>
 80113fe:	a3a2      	add	r3, pc, #648	@ (adr r3, 8011688 <__ieee754_rem_pio2+0x2f0>)
 8011400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011404:	f7ee ff40 	bl	8000288 <__aeabi_dsub>
 8011408:	e9c4 8900 	strd	r8, r9, [r4]
 801140c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011410:	2501      	movs	r5, #1
 8011412:	4628      	mov	r0, r5
 8011414:	b00d      	add	sp, #52	@ 0x34
 8011416:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801141a:	a39d      	add	r3, pc, #628	@ (adr r3, 8011690 <__ieee754_rem_pio2+0x2f8>)
 801141c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011420:	f7ee ff32 	bl	8000288 <__aeabi_dsub>
 8011424:	a39c      	add	r3, pc, #624	@ (adr r3, 8011698 <__ieee754_rem_pio2+0x300>)
 8011426:	e9d3 2300 	ldrd	r2, r3, [r3]
 801142a:	4606      	mov	r6, r0
 801142c:	460f      	mov	r7, r1
 801142e:	f7ee ff2b 	bl	8000288 <__aeabi_dsub>
 8011432:	4602      	mov	r2, r0
 8011434:	460b      	mov	r3, r1
 8011436:	4680      	mov	r8, r0
 8011438:	4689      	mov	r9, r1
 801143a:	4630      	mov	r0, r6
 801143c:	4639      	mov	r1, r7
 801143e:	f7ee ff23 	bl	8000288 <__aeabi_dsub>
 8011442:	a395      	add	r3, pc, #596	@ (adr r3, 8011698 <__ieee754_rem_pio2+0x300>)
 8011444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011448:	e7dc      	b.n	8011404 <__ieee754_rem_pio2+0x6c>
 801144a:	f7ee ff1f 	bl	800028c <__adddf3>
 801144e:	45a8      	cmp	r8, r5
 8011450:	4606      	mov	r6, r0
 8011452:	460f      	mov	r7, r1
 8011454:	d018      	beq.n	8011488 <__ieee754_rem_pio2+0xf0>
 8011456:	a38c      	add	r3, pc, #560	@ (adr r3, 8011688 <__ieee754_rem_pio2+0x2f0>)
 8011458:	e9d3 2300 	ldrd	r2, r3, [r3]
 801145c:	f7ee ff16 	bl	800028c <__adddf3>
 8011460:	4602      	mov	r2, r0
 8011462:	460b      	mov	r3, r1
 8011464:	4680      	mov	r8, r0
 8011466:	4689      	mov	r9, r1
 8011468:	4630      	mov	r0, r6
 801146a:	4639      	mov	r1, r7
 801146c:	f7ee ff0c 	bl	8000288 <__aeabi_dsub>
 8011470:	a385      	add	r3, pc, #532	@ (adr r3, 8011688 <__ieee754_rem_pio2+0x2f0>)
 8011472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011476:	f7ee ff09 	bl	800028c <__adddf3>
 801147a:	f04f 35ff 	mov.w	r5, #4294967295
 801147e:	e9c4 8900 	strd	r8, r9, [r4]
 8011482:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011486:	e7c4      	b.n	8011412 <__ieee754_rem_pio2+0x7a>
 8011488:	a381      	add	r3, pc, #516	@ (adr r3, 8011690 <__ieee754_rem_pio2+0x2f8>)
 801148a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801148e:	f7ee fefd 	bl	800028c <__adddf3>
 8011492:	a381      	add	r3, pc, #516	@ (adr r3, 8011698 <__ieee754_rem_pio2+0x300>)
 8011494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011498:	4606      	mov	r6, r0
 801149a:	460f      	mov	r7, r1
 801149c:	f7ee fef6 	bl	800028c <__adddf3>
 80114a0:	4602      	mov	r2, r0
 80114a2:	460b      	mov	r3, r1
 80114a4:	4680      	mov	r8, r0
 80114a6:	4689      	mov	r9, r1
 80114a8:	4630      	mov	r0, r6
 80114aa:	4639      	mov	r1, r7
 80114ac:	f7ee feec 	bl	8000288 <__aeabi_dsub>
 80114b0:	a379      	add	r3, pc, #484	@ (adr r3, 8011698 <__ieee754_rem_pio2+0x300>)
 80114b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114b6:	e7de      	b.n	8011476 <__ieee754_rem_pio2+0xde>
 80114b8:	4b82      	ldr	r3, [pc, #520]	@ (80116c4 <__ieee754_rem_pio2+0x32c>)
 80114ba:	4598      	cmp	r8, r3
 80114bc:	f200 80d1 	bhi.w	8011662 <__ieee754_rem_pio2+0x2ca>
 80114c0:	f000 f966 	bl	8011790 <fabs>
 80114c4:	ec57 6b10 	vmov	r6, r7, d0
 80114c8:	a375      	add	r3, pc, #468	@ (adr r3, 80116a0 <__ieee754_rem_pio2+0x308>)
 80114ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114ce:	4630      	mov	r0, r6
 80114d0:	4639      	mov	r1, r7
 80114d2:	f7ef f891 	bl	80005f8 <__aeabi_dmul>
 80114d6:	4b7c      	ldr	r3, [pc, #496]	@ (80116c8 <__ieee754_rem_pio2+0x330>)
 80114d8:	2200      	movs	r2, #0
 80114da:	f7ee fed7 	bl	800028c <__adddf3>
 80114de:	f7ef fb3b 	bl	8000b58 <__aeabi_d2iz>
 80114e2:	4605      	mov	r5, r0
 80114e4:	f7ef f81e 	bl	8000524 <__aeabi_i2d>
 80114e8:	4602      	mov	r2, r0
 80114ea:	460b      	mov	r3, r1
 80114ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80114f0:	a363      	add	r3, pc, #396	@ (adr r3, 8011680 <__ieee754_rem_pio2+0x2e8>)
 80114f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114f6:	f7ef f87f 	bl	80005f8 <__aeabi_dmul>
 80114fa:	4602      	mov	r2, r0
 80114fc:	460b      	mov	r3, r1
 80114fe:	4630      	mov	r0, r6
 8011500:	4639      	mov	r1, r7
 8011502:	f7ee fec1 	bl	8000288 <__aeabi_dsub>
 8011506:	a360      	add	r3, pc, #384	@ (adr r3, 8011688 <__ieee754_rem_pio2+0x2f0>)
 8011508:	e9d3 2300 	ldrd	r2, r3, [r3]
 801150c:	4682      	mov	sl, r0
 801150e:	468b      	mov	fp, r1
 8011510:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011514:	f7ef f870 	bl	80005f8 <__aeabi_dmul>
 8011518:	2d1f      	cmp	r5, #31
 801151a:	4606      	mov	r6, r0
 801151c:	460f      	mov	r7, r1
 801151e:	dc0c      	bgt.n	801153a <__ieee754_rem_pio2+0x1a2>
 8011520:	4b6a      	ldr	r3, [pc, #424]	@ (80116cc <__ieee754_rem_pio2+0x334>)
 8011522:	1e6a      	subs	r2, r5, #1
 8011524:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011528:	4543      	cmp	r3, r8
 801152a:	d006      	beq.n	801153a <__ieee754_rem_pio2+0x1a2>
 801152c:	4632      	mov	r2, r6
 801152e:	463b      	mov	r3, r7
 8011530:	4650      	mov	r0, sl
 8011532:	4659      	mov	r1, fp
 8011534:	f7ee fea8 	bl	8000288 <__aeabi_dsub>
 8011538:	e00e      	b.n	8011558 <__ieee754_rem_pio2+0x1c0>
 801153a:	463b      	mov	r3, r7
 801153c:	4632      	mov	r2, r6
 801153e:	4650      	mov	r0, sl
 8011540:	4659      	mov	r1, fp
 8011542:	f7ee fea1 	bl	8000288 <__aeabi_dsub>
 8011546:	ea4f 5328 	mov.w	r3, r8, asr #20
 801154a:	9305      	str	r3, [sp, #20]
 801154c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011550:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8011554:	2b10      	cmp	r3, #16
 8011556:	dc02      	bgt.n	801155e <__ieee754_rem_pio2+0x1c6>
 8011558:	e9c4 0100 	strd	r0, r1, [r4]
 801155c:	e039      	b.n	80115d2 <__ieee754_rem_pio2+0x23a>
 801155e:	a34c      	add	r3, pc, #304	@ (adr r3, 8011690 <__ieee754_rem_pio2+0x2f8>)
 8011560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011564:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011568:	f7ef f846 	bl	80005f8 <__aeabi_dmul>
 801156c:	4606      	mov	r6, r0
 801156e:	460f      	mov	r7, r1
 8011570:	4602      	mov	r2, r0
 8011572:	460b      	mov	r3, r1
 8011574:	4650      	mov	r0, sl
 8011576:	4659      	mov	r1, fp
 8011578:	f7ee fe86 	bl	8000288 <__aeabi_dsub>
 801157c:	4602      	mov	r2, r0
 801157e:	460b      	mov	r3, r1
 8011580:	4680      	mov	r8, r0
 8011582:	4689      	mov	r9, r1
 8011584:	4650      	mov	r0, sl
 8011586:	4659      	mov	r1, fp
 8011588:	f7ee fe7e 	bl	8000288 <__aeabi_dsub>
 801158c:	4632      	mov	r2, r6
 801158e:	463b      	mov	r3, r7
 8011590:	f7ee fe7a 	bl	8000288 <__aeabi_dsub>
 8011594:	a340      	add	r3, pc, #256	@ (adr r3, 8011698 <__ieee754_rem_pio2+0x300>)
 8011596:	e9d3 2300 	ldrd	r2, r3, [r3]
 801159a:	4606      	mov	r6, r0
 801159c:	460f      	mov	r7, r1
 801159e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80115a2:	f7ef f829 	bl	80005f8 <__aeabi_dmul>
 80115a6:	4632      	mov	r2, r6
 80115a8:	463b      	mov	r3, r7
 80115aa:	f7ee fe6d 	bl	8000288 <__aeabi_dsub>
 80115ae:	4602      	mov	r2, r0
 80115b0:	460b      	mov	r3, r1
 80115b2:	4606      	mov	r6, r0
 80115b4:	460f      	mov	r7, r1
 80115b6:	4640      	mov	r0, r8
 80115b8:	4649      	mov	r1, r9
 80115ba:	f7ee fe65 	bl	8000288 <__aeabi_dsub>
 80115be:	9a05      	ldr	r2, [sp, #20]
 80115c0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80115c4:	1ad3      	subs	r3, r2, r3
 80115c6:	2b31      	cmp	r3, #49	@ 0x31
 80115c8:	dc20      	bgt.n	801160c <__ieee754_rem_pio2+0x274>
 80115ca:	e9c4 0100 	strd	r0, r1, [r4]
 80115ce:	46c2      	mov	sl, r8
 80115d0:	46cb      	mov	fp, r9
 80115d2:	e9d4 8900 	ldrd	r8, r9, [r4]
 80115d6:	4650      	mov	r0, sl
 80115d8:	4642      	mov	r2, r8
 80115da:	464b      	mov	r3, r9
 80115dc:	4659      	mov	r1, fp
 80115de:	f7ee fe53 	bl	8000288 <__aeabi_dsub>
 80115e2:	463b      	mov	r3, r7
 80115e4:	4632      	mov	r2, r6
 80115e6:	f7ee fe4f 	bl	8000288 <__aeabi_dsub>
 80115ea:	9b04      	ldr	r3, [sp, #16]
 80115ec:	2b00      	cmp	r3, #0
 80115ee:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80115f2:	f6bf af0e 	bge.w	8011412 <__ieee754_rem_pio2+0x7a>
 80115f6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 80115fa:	6063      	str	r3, [r4, #4]
 80115fc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011600:	f8c4 8000 	str.w	r8, [r4]
 8011604:	60a0      	str	r0, [r4, #8]
 8011606:	60e3      	str	r3, [r4, #12]
 8011608:	426d      	negs	r5, r5
 801160a:	e702      	b.n	8011412 <__ieee754_rem_pio2+0x7a>
 801160c:	a326      	add	r3, pc, #152	@ (adr r3, 80116a8 <__ieee754_rem_pio2+0x310>)
 801160e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011612:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011616:	f7ee ffef 	bl	80005f8 <__aeabi_dmul>
 801161a:	4606      	mov	r6, r0
 801161c:	460f      	mov	r7, r1
 801161e:	4602      	mov	r2, r0
 8011620:	460b      	mov	r3, r1
 8011622:	4640      	mov	r0, r8
 8011624:	4649      	mov	r1, r9
 8011626:	f7ee fe2f 	bl	8000288 <__aeabi_dsub>
 801162a:	4602      	mov	r2, r0
 801162c:	460b      	mov	r3, r1
 801162e:	4682      	mov	sl, r0
 8011630:	468b      	mov	fp, r1
 8011632:	4640      	mov	r0, r8
 8011634:	4649      	mov	r1, r9
 8011636:	f7ee fe27 	bl	8000288 <__aeabi_dsub>
 801163a:	4632      	mov	r2, r6
 801163c:	463b      	mov	r3, r7
 801163e:	f7ee fe23 	bl	8000288 <__aeabi_dsub>
 8011642:	a31b      	add	r3, pc, #108	@ (adr r3, 80116b0 <__ieee754_rem_pio2+0x318>)
 8011644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011648:	4606      	mov	r6, r0
 801164a:	460f      	mov	r7, r1
 801164c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011650:	f7ee ffd2 	bl	80005f8 <__aeabi_dmul>
 8011654:	4632      	mov	r2, r6
 8011656:	463b      	mov	r3, r7
 8011658:	f7ee fe16 	bl	8000288 <__aeabi_dsub>
 801165c:	4606      	mov	r6, r0
 801165e:	460f      	mov	r7, r1
 8011660:	e764      	b.n	801152c <__ieee754_rem_pio2+0x194>
 8011662:	4b1b      	ldr	r3, [pc, #108]	@ (80116d0 <__ieee754_rem_pio2+0x338>)
 8011664:	4598      	cmp	r8, r3
 8011666:	d935      	bls.n	80116d4 <__ieee754_rem_pio2+0x33c>
 8011668:	4632      	mov	r2, r6
 801166a:	463b      	mov	r3, r7
 801166c:	4630      	mov	r0, r6
 801166e:	4639      	mov	r1, r7
 8011670:	f7ee fe0a 	bl	8000288 <__aeabi_dsub>
 8011674:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011678:	e9c4 0100 	strd	r0, r1, [r4]
 801167c:	e69e      	b.n	80113bc <__ieee754_rem_pio2+0x24>
 801167e:	bf00      	nop
 8011680:	54400000 	.word	0x54400000
 8011684:	3ff921fb 	.word	0x3ff921fb
 8011688:	1a626331 	.word	0x1a626331
 801168c:	3dd0b461 	.word	0x3dd0b461
 8011690:	1a600000 	.word	0x1a600000
 8011694:	3dd0b461 	.word	0x3dd0b461
 8011698:	2e037073 	.word	0x2e037073
 801169c:	3ba3198a 	.word	0x3ba3198a
 80116a0:	6dc9c883 	.word	0x6dc9c883
 80116a4:	3fe45f30 	.word	0x3fe45f30
 80116a8:	2e000000 	.word	0x2e000000
 80116ac:	3ba3198a 	.word	0x3ba3198a
 80116b0:	252049c1 	.word	0x252049c1
 80116b4:	397b839a 	.word	0x397b839a
 80116b8:	3fe921fb 	.word	0x3fe921fb
 80116bc:	4002d97b 	.word	0x4002d97b
 80116c0:	3ff921fb 	.word	0x3ff921fb
 80116c4:	413921fb 	.word	0x413921fb
 80116c8:	3fe00000 	.word	0x3fe00000
 80116cc:	080139e0 	.word	0x080139e0
 80116d0:	7fefffff 	.word	0x7fefffff
 80116d4:	ea4f 5528 	mov.w	r5, r8, asr #20
 80116d8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 80116dc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80116e0:	4630      	mov	r0, r6
 80116e2:	460f      	mov	r7, r1
 80116e4:	f7ef fa38 	bl	8000b58 <__aeabi_d2iz>
 80116e8:	f7ee ff1c 	bl	8000524 <__aeabi_i2d>
 80116ec:	4602      	mov	r2, r0
 80116ee:	460b      	mov	r3, r1
 80116f0:	4630      	mov	r0, r6
 80116f2:	4639      	mov	r1, r7
 80116f4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80116f8:	f7ee fdc6 	bl	8000288 <__aeabi_dsub>
 80116fc:	4b22      	ldr	r3, [pc, #136]	@ (8011788 <__ieee754_rem_pio2+0x3f0>)
 80116fe:	2200      	movs	r2, #0
 8011700:	f7ee ff7a 	bl	80005f8 <__aeabi_dmul>
 8011704:	460f      	mov	r7, r1
 8011706:	4606      	mov	r6, r0
 8011708:	f7ef fa26 	bl	8000b58 <__aeabi_d2iz>
 801170c:	f7ee ff0a 	bl	8000524 <__aeabi_i2d>
 8011710:	4602      	mov	r2, r0
 8011712:	460b      	mov	r3, r1
 8011714:	4630      	mov	r0, r6
 8011716:	4639      	mov	r1, r7
 8011718:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801171c:	f7ee fdb4 	bl	8000288 <__aeabi_dsub>
 8011720:	4b19      	ldr	r3, [pc, #100]	@ (8011788 <__ieee754_rem_pio2+0x3f0>)
 8011722:	2200      	movs	r2, #0
 8011724:	f7ee ff68 	bl	80005f8 <__aeabi_dmul>
 8011728:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 801172c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8011730:	f04f 0803 	mov.w	r8, #3
 8011734:	2600      	movs	r6, #0
 8011736:	2700      	movs	r7, #0
 8011738:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 801173c:	4632      	mov	r2, r6
 801173e:	463b      	mov	r3, r7
 8011740:	46c2      	mov	sl, r8
 8011742:	f108 38ff 	add.w	r8, r8, #4294967295
 8011746:	f7ef f9bf 	bl	8000ac8 <__aeabi_dcmpeq>
 801174a:	2800      	cmp	r0, #0
 801174c:	d1f4      	bne.n	8011738 <__ieee754_rem_pio2+0x3a0>
 801174e:	4b0f      	ldr	r3, [pc, #60]	@ (801178c <__ieee754_rem_pio2+0x3f4>)
 8011750:	9301      	str	r3, [sp, #4]
 8011752:	2302      	movs	r3, #2
 8011754:	9300      	str	r3, [sp, #0]
 8011756:	462a      	mov	r2, r5
 8011758:	4653      	mov	r3, sl
 801175a:	4621      	mov	r1, r4
 801175c:	a806      	add	r0, sp, #24
 801175e:	f000 f99b 	bl	8011a98 <__kernel_rem_pio2>
 8011762:	9b04      	ldr	r3, [sp, #16]
 8011764:	2b00      	cmp	r3, #0
 8011766:	4605      	mov	r5, r0
 8011768:	f6bf ae53 	bge.w	8011412 <__ieee754_rem_pio2+0x7a>
 801176c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8011770:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011774:	e9c4 2300 	strd	r2, r3, [r4]
 8011778:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 801177c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011780:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8011784:	e740      	b.n	8011608 <__ieee754_rem_pio2+0x270>
 8011786:	bf00      	nop
 8011788:	41700000 	.word	0x41700000
 801178c:	08013a60 	.word	0x08013a60

08011790 <fabs>:
 8011790:	ec51 0b10 	vmov	r0, r1, d0
 8011794:	4602      	mov	r2, r0
 8011796:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801179a:	ec43 2b10 	vmov	d0, r2, r3
 801179e:	4770      	bx	lr

080117a0 <__ieee754_atan2f>:
 80117a0:	ee10 2a90 	vmov	r2, s1
 80117a4:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 80117a8:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80117ac:	b510      	push	{r4, lr}
 80117ae:	eef0 7a40 	vmov.f32	s15, s0
 80117b2:	d806      	bhi.n	80117c2 <__ieee754_atan2f+0x22>
 80117b4:	ee10 0a10 	vmov	r0, s0
 80117b8:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80117bc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80117c0:	d904      	bls.n	80117cc <__ieee754_atan2f+0x2c>
 80117c2:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80117c6:	eeb0 0a67 	vmov.f32	s0, s15
 80117ca:	bd10      	pop	{r4, pc}
 80117cc:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80117d0:	d103      	bne.n	80117da <__ieee754_atan2f+0x3a>
 80117d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80117d6:	f000 b883 	b.w	80118e0 <atanf>
 80117da:	1794      	asrs	r4, r2, #30
 80117dc:	f004 0402 	and.w	r4, r4, #2
 80117e0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80117e4:	b943      	cbnz	r3, 80117f8 <__ieee754_atan2f+0x58>
 80117e6:	2c02      	cmp	r4, #2
 80117e8:	d05e      	beq.n	80118a8 <__ieee754_atan2f+0x108>
 80117ea:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80118bc <__ieee754_atan2f+0x11c>
 80117ee:	2c03      	cmp	r4, #3
 80117f0:	bf08      	it	eq
 80117f2:	eef0 7a47 	vmoveq.f32	s15, s14
 80117f6:	e7e6      	b.n	80117c6 <__ieee754_atan2f+0x26>
 80117f8:	b941      	cbnz	r1, 801180c <__ieee754_atan2f+0x6c>
 80117fa:	eddf 7a31 	vldr	s15, [pc, #196]	@ 80118c0 <__ieee754_atan2f+0x120>
 80117fe:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80118c4 <__ieee754_atan2f+0x124>
 8011802:	2800      	cmp	r0, #0
 8011804:	bfb8      	it	lt
 8011806:	eef0 7a47 	vmovlt.f32	s15, s14
 801180a:	e7dc      	b.n	80117c6 <__ieee754_atan2f+0x26>
 801180c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8011810:	d110      	bne.n	8011834 <__ieee754_atan2f+0x94>
 8011812:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8011816:	f104 34ff 	add.w	r4, r4, #4294967295
 801181a:	d107      	bne.n	801182c <__ieee754_atan2f+0x8c>
 801181c:	2c02      	cmp	r4, #2
 801181e:	d846      	bhi.n	80118ae <__ieee754_atan2f+0x10e>
 8011820:	4b29      	ldr	r3, [pc, #164]	@ (80118c8 <__ieee754_atan2f+0x128>)
 8011822:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8011826:	edd3 7a00 	vldr	s15, [r3]
 801182a:	e7cc      	b.n	80117c6 <__ieee754_atan2f+0x26>
 801182c:	2c02      	cmp	r4, #2
 801182e:	d841      	bhi.n	80118b4 <__ieee754_atan2f+0x114>
 8011830:	4b26      	ldr	r3, [pc, #152]	@ (80118cc <__ieee754_atan2f+0x12c>)
 8011832:	e7f6      	b.n	8011822 <__ieee754_atan2f+0x82>
 8011834:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8011838:	d0df      	beq.n	80117fa <__ieee754_atan2f+0x5a>
 801183a:	1a5b      	subs	r3, r3, r1
 801183c:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8011840:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8011844:	da1a      	bge.n	801187c <__ieee754_atan2f+0xdc>
 8011846:	2a00      	cmp	r2, #0
 8011848:	da01      	bge.n	801184e <__ieee754_atan2f+0xae>
 801184a:	313c      	adds	r1, #60	@ 0x3c
 801184c:	db19      	blt.n	8011882 <__ieee754_atan2f+0xe2>
 801184e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8011852:	f000 f919 	bl	8011a88 <fabsf>
 8011856:	f000 f843 	bl	80118e0 <atanf>
 801185a:	eef0 7a40 	vmov.f32	s15, s0
 801185e:	2c01      	cmp	r4, #1
 8011860:	d012      	beq.n	8011888 <__ieee754_atan2f+0xe8>
 8011862:	2c02      	cmp	r4, #2
 8011864:	d017      	beq.n	8011896 <__ieee754_atan2f+0xf6>
 8011866:	2c00      	cmp	r4, #0
 8011868:	d0ad      	beq.n	80117c6 <__ieee754_atan2f+0x26>
 801186a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80118d0 <__ieee754_atan2f+0x130>
 801186e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011872:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80118d4 <__ieee754_atan2f+0x134>
 8011876:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801187a:	e7a4      	b.n	80117c6 <__ieee754_atan2f+0x26>
 801187c:	eddf 7a10 	vldr	s15, [pc, #64]	@ 80118c0 <__ieee754_atan2f+0x120>
 8011880:	e7ed      	b.n	801185e <__ieee754_atan2f+0xbe>
 8011882:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80118d8 <__ieee754_atan2f+0x138>
 8011886:	e7ea      	b.n	801185e <__ieee754_atan2f+0xbe>
 8011888:	ee17 3a90 	vmov	r3, s15
 801188c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8011890:	ee07 3a90 	vmov	s15, r3
 8011894:	e797      	b.n	80117c6 <__ieee754_atan2f+0x26>
 8011896:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80118d0 <__ieee754_atan2f+0x130>
 801189a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801189e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80118d4 <__ieee754_atan2f+0x134>
 80118a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80118a6:	e78e      	b.n	80117c6 <__ieee754_atan2f+0x26>
 80118a8:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 80118d4 <__ieee754_atan2f+0x134>
 80118ac:	e78b      	b.n	80117c6 <__ieee754_atan2f+0x26>
 80118ae:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 80118dc <__ieee754_atan2f+0x13c>
 80118b2:	e788      	b.n	80117c6 <__ieee754_atan2f+0x26>
 80118b4:	eddf 7a08 	vldr	s15, [pc, #32]	@ 80118d8 <__ieee754_atan2f+0x138>
 80118b8:	e785      	b.n	80117c6 <__ieee754_atan2f+0x26>
 80118ba:	bf00      	nop
 80118bc:	c0490fdb 	.word	0xc0490fdb
 80118c0:	3fc90fdb 	.word	0x3fc90fdb
 80118c4:	bfc90fdb 	.word	0xbfc90fdb
 80118c8:	08013b74 	.word	0x08013b74
 80118cc:	08013b68 	.word	0x08013b68
 80118d0:	33bbbd2e 	.word	0x33bbbd2e
 80118d4:	40490fdb 	.word	0x40490fdb
 80118d8:	00000000 	.word	0x00000000
 80118dc:	3f490fdb 	.word	0x3f490fdb

080118e0 <atanf>:
 80118e0:	b538      	push	{r3, r4, r5, lr}
 80118e2:	ee10 5a10 	vmov	r5, s0
 80118e6:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80118ea:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 80118ee:	eef0 7a40 	vmov.f32	s15, s0
 80118f2:	d310      	bcc.n	8011916 <atanf+0x36>
 80118f4:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80118f8:	d904      	bls.n	8011904 <atanf+0x24>
 80118fa:	ee70 7a00 	vadd.f32	s15, s0, s0
 80118fe:	eeb0 0a67 	vmov.f32	s0, s15
 8011902:	bd38      	pop	{r3, r4, r5, pc}
 8011904:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8011a3c <atanf+0x15c>
 8011908:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8011a40 <atanf+0x160>
 801190c:	2d00      	cmp	r5, #0
 801190e:	bfc8      	it	gt
 8011910:	eef0 7a47 	vmovgt.f32	s15, s14
 8011914:	e7f3      	b.n	80118fe <atanf+0x1e>
 8011916:	4b4b      	ldr	r3, [pc, #300]	@ (8011a44 <atanf+0x164>)
 8011918:	429c      	cmp	r4, r3
 801191a:	d810      	bhi.n	801193e <atanf+0x5e>
 801191c:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8011920:	d20a      	bcs.n	8011938 <atanf+0x58>
 8011922:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8011a48 <atanf+0x168>
 8011926:	ee30 7a07 	vadd.f32	s14, s0, s14
 801192a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801192e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8011932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011936:	dce2      	bgt.n	80118fe <atanf+0x1e>
 8011938:	f04f 33ff 	mov.w	r3, #4294967295
 801193c:	e013      	b.n	8011966 <atanf+0x86>
 801193e:	f000 f8a3 	bl	8011a88 <fabsf>
 8011942:	4b42      	ldr	r3, [pc, #264]	@ (8011a4c <atanf+0x16c>)
 8011944:	429c      	cmp	r4, r3
 8011946:	d84f      	bhi.n	80119e8 <atanf+0x108>
 8011948:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 801194c:	429c      	cmp	r4, r3
 801194e:	d841      	bhi.n	80119d4 <atanf+0xf4>
 8011950:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8011954:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8011958:	eea0 7a27 	vfma.f32	s14, s0, s15
 801195c:	2300      	movs	r3, #0
 801195e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8011962:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8011966:	1c5a      	adds	r2, r3, #1
 8011968:	ee27 6aa7 	vmul.f32	s12, s15, s15
 801196c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8011a50 <atanf+0x170>
 8011970:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8011a54 <atanf+0x174>
 8011974:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8011a58 <atanf+0x178>
 8011978:	ee66 6a06 	vmul.f32	s13, s12, s12
 801197c:	eee6 5a87 	vfma.f32	s11, s13, s14
 8011980:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8011a5c <atanf+0x17c>
 8011984:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8011988:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8011a60 <atanf+0x180>
 801198c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8011990:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8011a64 <atanf+0x184>
 8011994:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8011998:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8011a68 <atanf+0x188>
 801199c:	eee7 5a26 	vfma.f32	s11, s14, s13
 80119a0:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8011a6c <atanf+0x18c>
 80119a4:	eea6 5a87 	vfma.f32	s10, s13, s14
 80119a8:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8011a70 <atanf+0x190>
 80119ac:	eea5 7a26 	vfma.f32	s14, s10, s13
 80119b0:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8011a74 <atanf+0x194>
 80119b4:	eea7 5a26 	vfma.f32	s10, s14, s13
 80119b8:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8011a78 <atanf+0x198>
 80119bc:	eea5 7a26 	vfma.f32	s14, s10, s13
 80119c0:	ee27 7a26 	vmul.f32	s14, s14, s13
 80119c4:	eea5 7a86 	vfma.f32	s14, s11, s12
 80119c8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80119cc:	d121      	bne.n	8011a12 <atanf+0x132>
 80119ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80119d2:	e794      	b.n	80118fe <atanf+0x1e>
 80119d4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80119d8:	ee30 7a67 	vsub.f32	s14, s0, s15
 80119dc:	ee30 0a27 	vadd.f32	s0, s0, s15
 80119e0:	2301      	movs	r3, #1
 80119e2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80119e6:	e7be      	b.n	8011966 <atanf+0x86>
 80119e8:	4b24      	ldr	r3, [pc, #144]	@ (8011a7c <atanf+0x19c>)
 80119ea:	429c      	cmp	r4, r3
 80119ec:	d80b      	bhi.n	8011a06 <atanf+0x126>
 80119ee:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80119f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80119f6:	eea0 7a27 	vfma.f32	s14, s0, s15
 80119fa:	2302      	movs	r3, #2
 80119fc:	ee70 6a67 	vsub.f32	s13, s0, s15
 8011a00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011a04:	e7af      	b.n	8011966 <atanf+0x86>
 8011a06:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8011a0a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8011a0e:	2303      	movs	r3, #3
 8011a10:	e7a9      	b.n	8011966 <atanf+0x86>
 8011a12:	4a1b      	ldr	r2, [pc, #108]	@ (8011a80 <atanf+0x1a0>)
 8011a14:	491b      	ldr	r1, [pc, #108]	@ (8011a84 <atanf+0x1a4>)
 8011a16:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8011a1a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8011a1e:	edd3 6a00 	vldr	s13, [r3]
 8011a22:	ee37 7a66 	vsub.f32	s14, s14, s13
 8011a26:	2d00      	cmp	r5, #0
 8011a28:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011a2c:	edd2 7a00 	vldr	s15, [r2]
 8011a30:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011a34:	bfb8      	it	lt
 8011a36:	eef1 7a67 	vneglt.f32	s15, s15
 8011a3a:	e760      	b.n	80118fe <atanf+0x1e>
 8011a3c:	bfc90fdb 	.word	0xbfc90fdb
 8011a40:	3fc90fdb 	.word	0x3fc90fdb
 8011a44:	3edfffff 	.word	0x3edfffff
 8011a48:	7149f2ca 	.word	0x7149f2ca
 8011a4c:	3f97ffff 	.word	0x3f97ffff
 8011a50:	3c8569d7 	.word	0x3c8569d7
 8011a54:	3d4bda59 	.word	0x3d4bda59
 8011a58:	bd6ef16b 	.word	0xbd6ef16b
 8011a5c:	3d886b35 	.word	0x3d886b35
 8011a60:	3dba2e6e 	.word	0x3dba2e6e
 8011a64:	3e124925 	.word	0x3e124925
 8011a68:	3eaaaaab 	.word	0x3eaaaaab
 8011a6c:	bd15a221 	.word	0xbd15a221
 8011a70:	bd9d8795 	.word	0xbd9d8795
 8011a74:	bde38e38 	.word	0xbde38e38
 8011a78:	be4ccccd 	.word	0xbe4ccccd
 8011a7c:	401bffff 	.word	0x401bffff
 8011a80:	08013b90 	.word	0x08013b90
 8011a84:	08013b80 	.word	0x08013b80

08011a88 <fabsf>:
 8011a88:	ee10 3a10 	vmov	r3, s0
 8011a8c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011a90:	ee00 3a10 	vmov	s0, r3
 8011a94:	4770      	bx	lr
	...

08011a98 <__kernel_rem_pio2>:
 8011a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a9c:	ed2d 8b02 	vpush	{d8}
 8011aa0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8011aa4:	f112 0f14 	cmn.w	r2, #20
 8011aa8:	9306      	str	r3, [sp, #24]
 8011aaa:	9104      	str	r1, [sp, #16]
 8011aac:	4bbe      	ldr	r3, [pc, #760]	@ (8011da8 <__kernel_rem_pio2+0x310>)
 8011aae:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8011ab0:	9008      	str	r0, [sp, #32]
 8011ab2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011ab6:	9300      	str	r3, [sp, #0]
 8011ab8:	9b06      	ldr	r3, [sp, #24]
 8011aba:	f103 33ff 	add.w	r3, r3, #4294967295
 8011abe:	bfa8      	it	ge
 8011ac0:	1ed4      	subge	r4, r2, #3
 8011ac2:	9305      	str	r3, [sp, #20]
 8011ac4:	bfb2      	itee	lt
 8011ac6:	2400      	movlt	r4, #0
 8011ac8:	2318      	movge	r3, #24
 8011aca:	fb94 f4f3 	sdivge	r4, r4, r3
 8011ace:	f06f 0317 	mvn.w	r3, #23
 8011ad2:	fb04 3303 	mla	r3, r4, r3, r3
 8011ad6:	eb03 0b02 	add.w	fp, r3, r2
 8011ada:	9b00      	ldr	r3, [sp, #0]
 8011adc:	9a05      	ldr	r2, [sp, #20]
 8011ade:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 8011d98 <__kernel_rem_pio2+0x300>
 8011ae2:	eb03 0802 	add.w	r8, r3, r2
 8011ae6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8011ae8:	1aa7      	subs	r7, r4, r2
 8011aea:	ae20      	add	r6, sp, #128	@ 0x80
 8011aec:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8011af0:	2500      	movs	r5, #0
 8011af2:	4545      	cmp	r5, r8
 8011af4:	dd13      	ble.n	8011b1e <__kernel_rem_pio2+0x86>
 8011af6:	9b06      	ldr	r3, [sp, #24]
 8011af8:	aa20      	add	r2, sp, #128	@ 0x80
 8011afa:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8011afe:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8011b02:	f04f 0800 	mov.w	r8, #0
 8011b06:	9b00      	ldr	r3, [sp, #0]
 8011b08:	4598      	cmp	r8, r3
 8011b0a:	dc31      	bgt.n	8011b70 <__kernel_rem_pio2+0xd8>
 8011b0c:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 8011d98 <__kernel_rem_pio2+0x300>
 8011b10:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011b14:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011b18:	462f      	mov	r7, r5
 8011b1a:	2600      	movs	r6, #0
 8011b1c:	e01b      	b.n	8011b56 <__kernel_rem_pio2+0xbe>
 8011b1e:	42ef      	cmn	r7, r5
 8011b20:	d407      	bmi.n	8011b32 <__kernel_rem_pio2+0x9a>
 8011b22:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8011b26:	f7ee fcfd 	bl	8000524 <__aeabi_i2d>
 8011b2a:	e8e6 0102 	strd	r0, r1, [r6], #8
 8011b2e:	3501      	adds	r5, #1
 8011b30:	e7df      	b.n	8011af2 <__kernel_rem_pio2+0x5a>
 8011b32:	ec51 0b18 	vmov	r0, r1, d8
 8011b36:	e7f8      	b.n	8011b2a <__kernel_rem_pio2+0x92>
 8011b38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011b3c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8011b40:	f7ee fd5a 	bl	80005f8 <__aeabi_dmul>
 8011b44:	4602      	mov	r2, r0
 8011b46:	460b      	mov	r3, r1
 8011b48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011b4c:	f7ee fb9e 	bl	800028c <__adddf3>
 8011b50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011b54:	3601      	adds	r6, #1
 8011b56:	9b05      	ldr	r3, [sp, #20]
 8011b58:	429e      	cmp	r6, r3
 8011b5a:	f1a7 0708 	sub.w	r7, r7, #8
 8011b5e:	ddeb      	ble.n	8011b38 <__kernel_rem_pio2+0xa0>
 8011b60:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011b64:	f108 0801 	add.w	r8, r8, #1
 8011b68:	ecaa 7b02 	vstmia	sl!, {d7}
 8011b6c:	3508      	adds	r5, #8
 8011b6e:	e7ca      	b.n	8011b06 <__kernel_rem_pio2+0x6e>
 8011b70:	9b00      	ldr	r3, [sp, #0]
 8011b72:	f8dd 8000 	ldr.w	r8, [sp]
 8011b76:	aa0c      	add	r2, sp, #48	@ 0x30
 8011b78:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011b7c:	930a      	str	r3, [sp, #40]	@ 0x28
 8011b7e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8011b80:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8011b84:	9309      	str	r3, [sp, #36]	@ 0x24
 8011b86:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8011b8a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011b8c:	ab98      	add	r3, sp, #608	@ 0x260
 8011b8e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8011b92:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8011b96:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011b9a:	ac0c      	add	r4, sp, #48	@ 0x30
 8011b9c:	ab70      	add	r3, sp, #448	@ 0x1c0
 8011b9e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8011ba2:	46a1      	mov	r9, r4
 8011ba4:	46c2      	mov	sl, r8
 8011ba6:	f1ba 0f00 	cmp.w	sl, #0
 8011baa:	f1a5 0508 	sub.w	r5, r5, #8
 8011bae:	dc77      	bgt.n	8011ca0 <__kernel_rem_pio2+0x208>
 8011bb0:	4658      	mov	r0, fp
 8011bb2:	ed9d 0b02 	vldr	d0, [sp, #8]
 8011bb6:	f000 fac7 	bl	8012148 <scalbn>
 8011bba:	ec57 6b10 	vmov	r6, r7, d0
 8011bbe:	2200      	movs	r2, #0
 8011bc0:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8011bc4:	4630      	mov	r0, r6
 8011bc6:	4639      	mov	r1, r7
 8011bc8:	f7ee fd16 	bl	80005f8 <__aeabi_dmul>
 8011bcc:	ec41 0b10 	vmov	d0, r0, r1
 8011bd0:	f000 fb3a 	bl	8012248 <floor>
 8011bd4:	4b75      	ldr	r3, [pc, #468]	@ (8011dac <__kernel_rem_pio2+0x314>)
 8011bd6:	ec51 0b10 	vmov	r0, r1, d0
 8011bda:	2200      	movs	r2, #0
 8011bdc:	f7ee fd0c 	bl	80005f8 <__aeabi_dmul>
 8011be0:	4602      	mov	r2, r0
 8011be2:	460b      	mov	r3, r1
 8011be4:	4630      	mov	r0, r6
 8011be6:	4639      	mov	r1, r7
 8011be8:	f7ee fb4e 	bl	8000288 <__aeabi_dsub>
 8011bec:	460f      	mov	r7, r1
 8011bee:	4606      	mov	r6, r0
 8011bf0:	f7ee ffb2 	bl	8000b58 <__aeabi_d2iz>
 8011bf4:	9002      	str	r0, [sp, #8]
 8011bf6:	f7ee fc95 	bl	8000524 <__aeabi_i2d>
 8011bfa:	4602      	mov	r2, r0
 8011bfc:	460b      	mov	r3, r1
 8011bfe:	4630      	mov	r0, r6
 8011c00:	4639      	mov	r1, r7
 8011c02:	f7ee fb41 	bl	8000288 <__aeabi_dsub>
 8011c06:	f1bb 0f00 	cmp.w	fp, #0
 8011c0a:	4606      	mov	r6, r0
 8011c0c:	460f      	mov	r7, r1
 8011c0e:	dd6c      	ble.n	8011cea <__kernel_rem_pio2+0x252>
 8011c10:	f108 31ff 	add.w	r1, r8, #4294967295
 8011c14:	ab0c      	add	r3, sp, #48	@ 0x30
 8011c16:	9d02      	ldr	r5, [sp, #8]
 8011c18:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011c1c:	f1cb 0018 	rsb	r0, fp, #24
 8011c20:	fa43 f200 	asr.w	r2, r3, r0
 8011c24:	4415      	add	r5, r2
 8011c26:	4082      	lsls	r2, r0
 8011c28:	1a9b      	subs	r3, r3, r2
 8011c2a:	aa0c      	add	r2, sp, #48	@ 0x30
 8011c2c:	9502      	str	r5, [sp, #8]
 8011c2e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8011c32:	f1cb 0217 	rsb	r2, fp, #23
 8011c36:	fa43 f902 	asr.w	r9, r3, r2
 8011c3a:	f1b9 0f00 	cmp.w	r9, #0
 8011c3e:	dd64      	ble.n	8011d0a <__kernel_rem_pio2+0x272>
 8011c40:	9b02      	ldr	r3, [sp, #8]
 8011c42:	2200      	movs	r2, #0
 8011c44:	3301      	adds	r3, #1
 8011c46:	9302      	str	r3, [sp, #8]
 8011c48:	4615      	mov	r5, r2
 8011c4a:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8011c4e:	4590      	cmp	r8, r2
 8011c50:	f300 80b8 	bgt.w	8011dc4 <__kernel_rem_pio2+0x32c>
 8011c54:	f1bb 0f00 	cmp.w	fp, #0
 8011c58:	dd07      	ble.n	8011c6a <__kernel_rem_pio2+0x1d2>
 8011c5a:	f1bb 0f01 	cmp.w	fp, #1
 8011c5e:	f000 80bf 	beq.w	8011de0 <__kernel_rem_pio2+0x348>
 8011c62:	f1bb 0f02 	cmp.w	fp, #2
 8011c66:	f000 80c6 	beq.w	8011df6 <__kernel_rem_pio2+0x35e>
 8011c6a:	f1b9 0f02 	cmp.w	r9, #2
 8011c6e:	d14c      	bne.n	8011d0a <__kernel_rem_pio2+0x272>
 8011c70:	4632      	mov	r2, r6
 8011c72:	463b      	mov	r3, r7
 8011c74:	494e      	ldr	r1, [pc, #312]	@ (8011db0 <__kernel_rem_pio2+0x318>)
 8011c76:	2000      	movs	r0, #0
 8011c78:	f7ee fb06 	bl	8000288 <__aeabi_dsub>
 8011c7c:	4606      	mov	r6, r0
 8011c7e:	460f      	mov	r7, r1
 8011c80:	2d00      	cmp	r5, #0
 8011c82:	d042      	beq.n	8011d0a <__kernel_rem_pio2+0x272>
 8011c84:	4658      	mov	r0, fp
 8011c86:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 8011da0 <__kernel_rem_pio2+0x308>
 8011c8a:	f000 fa5d 	bl	8012148 <scalbn>
 8011c8e:	4630      	mov	r0, r6
 8011c90:	4639      	mov	r1, r7
 8011c92:	ec53 2b10 	vmov	r2, r3, d0
 8011c96:	f7ee faf7 	bl	8000288 <__aeabi_dsub>
 8011c9a:	4606      	mov	r6, r0
 8011c9c:	460f      	mov	r7, r1
 8011c9e:	e034      	b.n	8011d0a <__kernel_rem_pio2+0x272>
 8011ca0:	4b44      	ldr	r3, [pc, #272]	@ (8011db4 <__kernel_rem_pio2+0x31c>)
 8011ca2:	2200      	movs	r2, #0
 8011ca4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011ca8:	f7ee fca6 	bl	80005f8 <__aeabi_dmul>
 8011cac:	f7ee ff54 	bl	8000b58 <__aeabi_d2iz>
 8011cb0:	f7ee fc38 	bl	8000524 <__aeabi_i2d>
 8011cb4:	4b40      	ldr	r3, [pc, #256]	@ (8011db8 <__kernel_rem_pio2+0x320>)
 8011cb6:	2200      	movs	r2, #0
 8011cb8:	4606      	mov	r6, r0
 8011cba:	460f      	mov	r7, r1
 8011cbc:	f7ee fc9c 	bl	80005f8 <__aeabi_dmul>
 8011cc0:	4602      	mov	r2, r0
 8011cc2:	460b      	mov	r3, r1
 8011cc4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011cc8:	f7ee fade 	bl	8000288 <__aeabi_dsub>
 8011ccc:	f7ee ff44 	bl	8000b58 <__aeabi_d2iz>
 8011cd0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011cd4:	f849 0b04 	str.w	r0, [r9], #4
 8011cd8:	4639      	mov	r1, r7
 8011cda:	4630      	mov	r0, r6
 8011cdc:	f7ee fad6 	bl	800028c <__adddf3>
 8011ce0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011ce4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011ce8:	e75d      	b.n	8011ba6 <__kernel_rem_pio2+0x10e>
 8011cea:	d107      	bne.n	8011cfc <__kernel_rem_pio2+0x264>
 8011cec:	f108 33ff 	add.w	r3, r8, #4294967295
 8011cf0:	aa0c      	add	r2, sp, #48	@ 0x30
 8011cf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011cf6:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8011cfa:	e79e      	b.n	8011c3a <__kernel_rem_pio2+0x1a2>
 8011cfc:	4b2f      	ldr	r3, [pc, #188]	@ (8011dbc <__kernel_rem_pio2+0x324>)
 8011cfe:	2200      	movs	r2, #0
 8011d00:	f7ee ff00 	bl	8000b04 <__aeabi_dcmpge>
 8011d04:	2800      	cmp	r0, #0
 8011d06:	d143      	bne.n	8011d90 <__kernel_rem_pio2+0x2f8>
 8011d08:	4681      	mov	r9, r0
 8011d0a:	2200      	movs	r2, #0
 8011d0c:	2300      	movs	r3, #0
 8011d0e:	4630      	mov	r0, r6
 8011d10:	4639      	mov	r1, r7
 8011d12:	f7ee fed9 	bl	8000ac8 <__aeabi_dcmpeq>
 8011d16:	2800      	cmp	r0, #0
 8011d18:	f000 80bf 	beq.w	8011e9a <__kernel_rem_pio2+0x402>
 8011d1c:	f108 33ff 	add.w	r3, r8, #4294967295
 8011d20:	2200      	movs	r2, #0
 8011d22:	9900      	ldr	r1, [sp, #0]
 8011d24:	428b      	cmp	r3, r1
 8011d26:	da6e      	bge.n	8011e06 <__kernel_rem_pio2+0x36e>
 8011d28:	2a00      	cmp	r2, #0
 8011d2a:	f000 8089 	beq.w	8011e40 <__kernel_rem_pio2+0x3a8>
 8011d2e:	f108 38ff 	add.w	r8, r8, #4294967295
 8011d32:	ab0c      	add	r3, sp, #48	@ 0x30
 8011d34:	f1ab 0b18 	sub.w	fp, fp, #24
 8011d38:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8011d3c:	2b00      	cmp	r3, #0
 8011d3e:	d0f6      	beq.n	8011d2e <__kernel_rem_pio2+0x296>
 8011d40:	4658      	mov	r0, fp
 8011d42:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8011da0 <__kernel_rem_pio2+0x308>
 8011d46:	f000 f9ff 	bl	8012148 <scalbn>
 8011d4a:	f108 0301 	add.w	r3, r8, #1
 8011d4e:	00da      	lsls	r2, r3, #3
 8011d50:	9205      	str	r2, [sp, #20]
 8011d52:	ec55 4b10 	vmov	r4, r5, d0
 8011d56:	aa70      	add	r2, sp, #448	@ 0x1c0
 8011d58:	f8df b058 	ldr.w	fp, [pc, #88]	@ 8011db4 <__kernel_rem_pio2+0x31c>
 8011d5c:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8011d60:	4646      	mov	r6, r8
 8011d62:	f04f 0a00 	mov.w	sl, #0
 8011d66:	2e00      	cmp	r6, #0
 8011d68:	f280 80cf 	bge.w	8011f0a <__kernel_rem_pio2+0x472>
 8011d6c:	4644      	mov	r4, r8
 8011d6e:	2c00      	cmp	r4, #0
 8011d70:	f2c0 80fd 	blt.w	8011f6e <__kernel_rem_pio2+0x4d6>
 8011d74:	4b12      	ldr	r3, [pc, #72]	@ (8011dc0 <__kernel_rem_pio2+0x328>)
 8011d76:	461f      	mov	r7, r3
 8011d78:	ab70      	add	r3, sp, #448	@ 0x1c0
 8011d7a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011d7e:	9306      	str	r3, [sp, #24]
 8011d80:	f04f 0a00 	mov.w	sl, #0
 8011d84:	f04f 0b00 	mov.w	fp, #0
 8011d88:	2600      	movs	r6, #0
 8011d8a:	eba8 0504 	sub.w	r5, r8, r4
 8011d8e:	e0e2      	b.n	8011f56 <__kernel_rem_pio2+0x4be>
 8011d90:	f04f 0902 	mov.w	r9, #2
 8011d94:	e754      	b.n	8011c40 <__kernel_rem_pio2+0x1a8>
 8011d96:	bf00      	nop
	...
 8011da4:	3ff00000 	.word	0x3ff00000
 8011da8:	08013be0 	.word	0x08013be0
 8011dac:	40200000 	.word	0x40200000
 8011db0:	3ff00000 	.word	0x3ff00000
 8011db4:	3e700000 	.word	0x3e700000
 8011db8:	41700000 	.word	0x41700000
 8011dbc:	3fe00000 	.word	0x3fe00000
 8011dc0:	08013ba0 	.word	0x08013ba0
 8011dc4:	f854 3b04 	ldr.w	r3, [r4], #4
 8011dc8:	b945      	cbnz	r5, 8011ddc <__kernel_rem_pio2+0x344>
 8011dca:	b123      	cbz	r3, 8011dd6 <__kernel_rem_pio2+0x33e>
 8011dcc:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8011dd0:	f844 3c04 	str.w	r3, [r4, #-4]
 8011dd4:	2301      	movs	r3, #1
 8011dd6:	3201      	adds	r2, #1
 8011dd8:	461d      	mov	r5, r3
 8011dda:	e738      	b.n	8011c4e <__kernel_rem_pio2+0x1b6>
 8011ddc:	1acb      	subs	r3, r1, r3
 8011dde:	e7f7      	b.n	8011dd0 <__kernel_rem_pio2+0x338>
 8011de0:	f108 32ff 	add.w	r2, r8, #4294967295
 8011de4:	ab0c      	add	r3, sp, #48	@ 0x30
 8011de6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011dea:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8011dee:	a90c      	add	r1, sp, #48	@ 0x30
 8011df0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8011df4:	e739      	b.n	8011c6a <__kernel_rem_pio2+0x1d2>
 8011df6:	f108 32ff 	add.w	r2, r8, #4294967295
 8011dfa:	ab0c      	add	r3, sp, #48	@ 0x30
 8011dfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011e00:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8011e04:	e7f3      	b.n	8011dee <__kernel_rem_pio2+0x356>
 8011e06:	a90c      	add	r1, sp, #48	@ 0x30
 8011e08:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8011e0c:	3b01      	subs	r3, #1
 8011e0e:	430a      	orrs	r2, r1
 8011e10:	e787      	b.n	8011d22 <__kernel_rem_pio2+0x28a>
 8011e12:	3401      	adds	r4, #1
 8011e14:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8011e18:	2a00      	cmp	r2, #0
 8011e1a:	d0fa      	beq.n	8011e12 <__kernel_rem_pio2+0x37a>
 8011e1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011e1e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8011e22:	eb0d 0503 	add.w	r5, sp, r3
 8011e26:	9b06      	ldr	r3, [sp, #24]
 8011e28:	aa20      	add	r2, sp, #128	@ 0x80
 8011e2a:	4443      	add	r3, r8
 8011e2c:	f108 0701 	add.w	r7, r8, #1
 8011e30:	3d98      	subs	r5, #152	@ 0x98
 8011e32:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8011e36:	4444      	add	r4, r8
 8011e38:	42bc      	cmp	r4, r7
 8011e3a:	da04      	bge.n	8011e46 <__kernel_rem_pio2+0x3ae>
 8011e3c:	46a0      	mov	r8, r4
 8011e3e:	e6a2      	b.n	8011b86 <__kernel_rem_pio2+0xee>
 8011e40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011e42:	2401      	movs	r4, #1
 8011e44:	e7e6      	b.n	8011e14 <__kernel_rem_pio2+0x37c>
 8011e46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011e48:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8011e4c:	f7ee fb6a 	bl	8000524 <__aeabi_i2d>
 8011e50:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 8012118 <__kernel_rem_pio2+0x680>
 8011e54:	e8e6 0102 	strd	r0, r1, [r6], #8
 8011e58:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011e5c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011e60:	46b2      	mov	sl, r6
 8011e62:	f04f 0800 	mov.w	r8, #0
 8011e66:	9b05      	ldr	r3, [sp, #20]
 8011e68:	4598      	cmp	r8, r3
 8011e6a:	dd05      	ble.n	8011e78 <__kernel_rem_pio2+0x3e0>
 8011e6c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011e70:	3701      	adds	r7, #1
 8011e72:	eca5 7b02 	vstmia	r5!, {d7}
 8011e76:	e7df      	b.n	8011e38 <__kernel_rem_pio2+0x3a0>
 8011e78:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8011e7c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8011e80:	f7ee fbba 	bl	80005f8 <__aeabi_dmul>
 8011e84:	4602      	mov	r2, r0
 8011e86:	460b      	mov	r3, r1
 8011e88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011e8c:	f7ee f9fe 	bl	800028c <__adddf3>
 8011e90:	f108 0801 	add.w	r8, r8, #1
 8011e94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011e98:	e7e5      	b.n	8011e66 <__kernel_rem_pio2+0x3ce>
 8011e9a:	f1cb 0000 	rsb	r0, fp, #0
 8011e9e:	ec47 6b10 	vmov	d0, r6, r7
 8011ea2:	f000 f951 	bl	8012148 <scalbn>
 8011ea6:	ec55 4b10 	vmov	r4, r5, d0
 8011eaa:	4b9d      	ldr	r3, [pc, #628]	@ (8012120 <__kernel_rem_pio2+0x688>)
 8011eac:	2200      	movs	r2, #0
 8011eae:	4620      	mov	r0, r4
 8011eb0:	4629      	mov	r1, r5
 8011eb2:	f7ee fe27 	bl	8000b04 <__aeabi_dcmpge>
 8011eb6:	b300      	cbz	r0, 8011efa <__kernel_rem_pio2+0x462>
 8011eb8:	4b9a      	ldr	r3, [pc, #616]	@ (8012124 <__kernel_rem_pio2+0x68c>)
 8011eba:	2200      	movs	r2, #0
 8011ebc:	4620      	mov	r0, r4
 8011ebe:	4629      	mov	r1, r5
 8011ec0:	f7ee fb9a 	bl	80005f8 <__aeabi_dmul>
 8011ec4:	f7ee fe48 	bl	8000b58 <__aeabi_d2iz>
 8011ec8:	4606      	mov	r6, r0
 8011eca:	f7ee fb2b 	bl	8000524 <__aeabi_i2d>
 8011ece:	4b94      	ldr	r3, [pc, #592]	@ (8012120 <__kernel_rem_pio2+0x688>)
 8011ed0:	2200      	movs	r2, #0
 8011ed2:	f7ee fb91 	bl	80005f8 <__aeabi_dmul>
 8011ed6:	460b      	mov	r3, r1
 8011ed8:	4602      	mov	r2, r0
 8011eda:	4629      	mov	r1, r5
 8011edc:	4620      	mov	r0, r4
 8011ede:	f7ee f9d3 	bl	8000288 <__aeabi_dsub>
 8011ee2:	f7ee fe39 	bl	8000b58 <__aeabi_d2iz>
 8011ee6:	ab0c      	add	r3, sp, #48	@ 0x30
 8011ee8:	f10b 0b18 	add.w	fp, fp, #24
 8011eec:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8011ef0:	f108 0801 	add.w	r8, r8, #1
 8011ef4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8011ef8:	e722      	b.n	8011d40 <__kernel_rem_pio2+0x2a8>
 8011efa:	4620      	mov	r0, r4
 8011efc:	4629      	mov	r1, r5
 8011efe:	f7ee fe2b 	bl	8000b58 <__aeabi_d2iz>
 8011f02:	ab0c      	add	r3, sp, #48	@ 0x30
 8011f04:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8011f08:	e71a      	b.n	8011d40 <__kernel_rem_pio2+0x2a8>
 8011f0a:	ab0c      	add	r3, sp, #48	@ 0x30
 8011f0c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8011f10:	f7ee fb08 	bl	8000524 <__aeabi_i2d>
 8011f14:	4622      	mov	r2, r4
 8011f16:	462b      	mov	r3, r5
 8011f18:	f7ee fb6e 	bl	80005f8 <__aeabi_dmul>
 8011f1c:	4652      	mov	r2, sl
 8011f1e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8011f22:	465b      	mov	r3, fp
 8011f24:	4620      	mov	r0, r4
 8011f26:	4629      	mov	r1, r5
 8011f28:	f7ee fb66 	bl	80005f8 <__aeabi_dmul>
 8011f2c:	3e01      	subs	r6, #1
 8011f2e:	4604      	mov	r4, r0
 8011f30:	460d      	mov	r5, r1
 8011f32:	e718      	b.n	8011d66 <__kernel_rem_pio2+0x2ce>
 8011f34:	9906      	ldr	r1, [sp, #24]
 8011f36:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8011f3a:	9106      	str	r1, [sp, #24]
 8011f3c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8011f40:	f7ee fb5a 	bl	80005f8 <__aeabi_dmul>
 8011f44:	4602      	mov	r2, r0
 8011f46:	460b      	mov	r3, r1
 8011f48:	4650      	mov	r0, sl
 8011f4a:	4659      	mov	r1, fp
 8011f4c:	f7ee f99e 	bl	800028c <__adddf3>
 8011f50:	3601      	adds	r6, #1
 8011f52:	4682      	mov	sl, r0
 8011f54:	468b      	mov	fp, r1
 8011f56:	9b00      	ldr	r3, [sp, #0]
 8011f58:	429e      	cmp	r6, r3
 8011f5a:	dc01      	bgt.n	8011f60 <__kernel_rem_pio2+0x4c8>
 8011f5c:	42b5      	cmp	r5, r6
 8011f5e:	dae9      	bge.n	8011f34 <__kernel_rem_pio2+0x49c>
 8011f60:	ab48      	add	r3, sp, #288	@ 0x120
 8011f62:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8011f66:	e9c5 ab00 	strd	sl, fp, [r5]
 8011f6a:	3c01      	subs	r4, #1
 8011f6c:	e6ff      	b.n	8011d6e <__kernel_rem_pio2+0x2d6>
 8011f6e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8011f70:	2b02      	cmp	r3, #2
 8011f72:	dc0b      	bgt.n	8011f8c <__kernel_rem_pio2+0x4f4>
 8011f74:	2b00      	cmp	r3, #0
 8011f76:	dc39      	bgt.n	8011fec <__kernel_rem_pio2+0x554>
 8011f78:	d05d      	beq.n	8012036 <__kernel_rem_pio2+0x59e>
 8011f7a:	9b02      	ldr	r3, [sp, #8]
 8011f7c:	f003 0007 	and.w	r0, r3, #7
 8011f80:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8011f84:	ecbd 8b02 	vpop	{d8}
 8011f88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f8c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8011f8e:	2b03      	cmp	r3, #3
 8011f90:	d1f3      	bne.n	8011f7a <__kernel_rem_pio2+0x4e2>
 8011f92:	9b05      	ldr	r3, [sp, #20]
 8011f94:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8011f98:	eb0d 0403 	add.w	r4, sp, r3
 8011f9c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8011fa0:	4625      	mov	r5, r4
 8011fa2:	46c2      	mov	sl, r8
 8011fa4:	f1ba 0f00 	cmp.w	sl, #0
 8011fa8:	f1a5 0508 	sub.w	r5, r5, #8
 8011fac:	dc6b      	bgt.n	8012086 <__kernel_rem_pio2+0x5ee>
 8011fae:	4645      	mov	r5, r8
 8011fb0:	2d01      	cmp	r5, #1
 8011fb2:	f1a4 0408 	sub.w	r4, r4, #8
 8011fb6:	f300 8087 	bgt.w	80120c8 <__kernel_rem_pio2+0x630>
 8011fba:	9c05      	ldr	r4, [sp, #20]
 8011fbc:	ab48      	add	r3, sp, #288	@ 0x120
 8011fbe:	441c      	add	r4, r3
 8011fc0:	2000      	movs	r0, #0
 8011fc2:	2100      	movs	r1, #0
 8011fc4:	f1b8 0f01 	cmp.w	r8, #1
 8011fc8:	f300 809c 	bgt.w	8012104 <__kernel_rem_pio2+0x66c>
 8011fcc:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8011fd0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 8011fd4:	f1b9 0f00 	cmp.w	r9, #0
 8011fd8:	f040 80a6 	bne.w	8012128 <__kernel_rem_pio2+0x690>
 8011fdc:	9b04      	ldr	r3, [sp, #16]
 8011fde:	e9c3 7800 	strd	r7, r8, [r3]
 8011fe2:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8011fe6:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8011fea:	e7c6      	b.n	8011f7a <__kernel_rem_pio2+0x4e2>
 8011fec:	9d05      	ldr	r5, [sp, #20]
 8011fee:	ab48      	add	r3, sp, #288	@ 0x120
 8011ff0:	441d      	add	r5, r3
 8011ff2:	4644      	mov	r4, r8
 8011ff4:	2000      	movs	r0, #0
 8011ff6:	2100      	movs	r1, #0
 8011ff8:	2c00      	cmp	r4, #0
 8011ffa:	da35      	bge.n	8012068 <__kernel_rem_pio2+0x5d0>
 8011ffc:	f1b9 0f00 	cmp.w	r9, #0
 8012000:	d038      	beq.n	8012074 <__kernel_rem_pio2+0x5dc>
 8012002:	4602      	mov	r2, r0
 8012004:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8012008:	9c04      	ldr	r4, [sp, #16]
 801200a:	e9c4 2300 	strd	r2, r3, [r4]
 801200e:	4602      	mov	r2, r0
 8012010:	460b      	mov	r3, r1
 8012012:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8012016:	f7ee f937 	bl	8000288 <__aeabi_dsub>
 801201a:	ad4a      	add	r5, sp, #296	@ 0x128
 801201c:	2401      	movs	r4, #1
 801201e:	45a0      	cmp	r8, r4
 8012020:	da2b      	bge.n	801207a <__kernel_rem_pio2+0x5e2>
 8012022:	f1b9 0f00 	cmp.w	r9, #0
 8012026:	d002      	beq.n	801202e <__kernel_rem_pio2+0x596>
 8012028:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801202c:	4619      	mov	r1, r3
 801202e:	9b04      	ldr	r3, [sp, #16]
 8012030:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8012034:	e7a1      	b.n	8011f7a <__kernel_rem_pio2+0x4e2>
 8012036:	9c05      	ldr	r4, [sp, #20]
 8012038:	ab48      	add	r3, sp, #288	@ 0x120
 801203a:	441c      	add	r4, r3
 801203c:	2000      	movs	r0, #0
 801203e:	2100      	movs	r1, #0
 8012040:	f1b8 0f00 	cmp.w	r8, #0
 8012044:	da09      	bge.n	801205a <__kernel_rem_pio2+0x5c2>
 8012046:	f1b9 0f00 	cmp.w	r9, #0
 801204a:	d002      	beq.n	8012052 <__kernel_rem_pio2+0x5ba>
 801204c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8012050:	4619      	mov	r1, r3
 8012052:	9b04      	ldr	r3, [sp, #16]
 8012054:	e9c3 0100 	strd	r0, r1, [r3]
 8012058:	e78f      	b.n	8011f7a <__kernel_rem_pio2+0x4e2>
 801205a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801205e:	f7ee f915 	bl	800028c <__adddf3>
 8012062:	f108 38ff 	add.w	r8, r8, #4294967295
 8012066:	e7eb      	b.n	8012040 <__kernel_rem_pio2+0x5a8>
 8012068:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801206c:	f7ee f90e 	bl	800028c <__adddf3>
 8012070:	3c01      	subs	r4, #1
 8012072:	e7c1      	b.n	8011ff8 <__kernel_rem_pio2+0x560>
 8012074:	4602      	mov	r2, r0
 8012076:	460b      	mov	r3, r1
 8012078:	e7c6      	b.n	8012008 <__kernel_rem_pio2+0x570>
 801207a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 801207e:	f7ee f905 	bl	800028c <__adddf3>
 8012082:	3401      	adds	r4, #1
 8012084:	e7cb      	b.n	801201e <__kernel_rem_pio2+0x586>
 8012086:	ed95 7b00 	vldr	d7, [r5]
 801208a:	ed8d 7b00 	vstr	d7, [sp]
 801208e:	ed95 7b02 	vldr	d7, [r5, #8]
 8012092:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012096:	ec53 2b17 	vmov	r2, r3, d7
 801209a:	ed8d 7b06 	vstr	d7, [sp, #24]
 801209e:	f7ee f8f5 	bl	800028c <__adddf3>
 80120a2:	4602      	mov	r2, r0
 80120a4:	460b      	mov	r3, r1
 80120a6:	4606      	mov	r6, r0
 80120a8:	460f      	mov	r7, r1
 80120aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80120ae:	f7ee f8eb 	bl	8000288 <__aeabi_dsub>
 80120b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80120b6:	f7ee f8e9 	bl	800028c <__adddf3>
 80120ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80120be:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80120c2:	e9c5 6700 	strd	r6, r7, [r5]
 80120c6:	e76d      	b.n	8011fa4 <__kernel_rem_pio2+0x50c>
 80120c8:	ed94 7b00 	vldr	d7, [r4]
 80120cc:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 80120d0:	ec51 0b17 	vmov	r0, r1, d7
 80120d4:	4652      	mov	r2, sl
 80120d6:	465b      	mov	r3, fp
 80120d8:	ed8d 7b00 	vstr	d7, [sp]
 80120dc:	f7ee f8d6 	bl	800028c <__adddf3>
 80120e0:	4602      	mov	r2, r0
 80120e2:	460b      	mov	r3, r1
 80120e4:	4606      	mov	r6, r0
 80120e6:	460f      	mov	r7, r1
 80120e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80120ec:	f7ee f8cc 	bl	8000288 <__aeabi_dsub>
 80120f0:	4652      	mov	r2, sl
 80120f2:	465b      	mov	r3, fp
 80120f4:	f7ee f8ca 	bl	800028c <__adddf3>
 80120f8:	3d01      	subs	r5, #1
 80120fa:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80120fe:	e9c4 6700 	strd	r6, r7, [r4]
 8012102:	e755      	b.n	8011fb0 <__kernel_rem_pio2+0x518>
 8012104:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012108:	f7ee f8c0 	bl	800028c <__adddf3>
 801210c:	f108 38ff 	add.w	r8, r8, #4294967295
 8012110:	e758      	b.n	8011fc4 <__kernel_rem_pio2+0x52c>
 8012112:	bf00      	nop
 8012114:	f3af 8000 	nop.w
	...
 8012120:	41700000 	.word	0x41700000
 8012124:	3e700000 	.word	0x3e700000
 8012128:	9b04      	ldr	r3, [sp, #16]
 801212a:	9a04      	ldr	r2, [sp, #16]
 801212c:	601f      	str	r7, [r3, #0]
 801212e:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 8012132:	605c      	str	r4, [r3, #4]
 8012134:	609d      	str	r5, [r3, #8]
 8012136:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801213a:	60d3      	str	r3, [r2, #12]
 801213c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8012140:	6110      	str	r0, [r2, #16]
 8012142:	6153      	str	r3, [r2, #20]
 8012144:	e719      	b.n	8011f7a <__kernel_rem_pio2+0x4e2>
 8012146:	bf00      	nop

08012148 <scalbn>:
 8012148:	b570      	push	{r4, r5, r6, lr}
 801214a:	ec55 4b10 	vmov	r4, r5, d0
 801214e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8012152:	4606      	mov	r6, r0
 8012154:	462b      	mov	r3, r5
 8012156:	b991      	cbnz	r1, 801217e <scalbn+0x36>
 8012158:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801215c:	4323      	orrs	r3, r4
 801215e:	d03d      	beq.n	80121dc <scalbn+0x94>
 8012160:	4b35      	ldr	r3, [pc, #212]	@ (8012238 <scalbn+0xf0>)
 8012162:	4620      	mov	r0, r4
 8012164:	4629      	mov	r1, r5
 8012166:	2200      	movs	r2, #0
 8012168:	f7ee fa46 	bl	80005f8 <__aeabi_dmul>
 801216c:	4b33      	ldr	r3, [pc, #204]	@ (801223c <scalbn+0xf4>)
 801216e:	429e      	cmp	r6, r3
 8012170:	4604      	mov	r4, r0
 8012172:	460d      	mov	r5, r1
 8012174:	da0f      	bge.n	8012196 <scalbn+0x4e>
 8012176:	a328      	add	r3, pc, #160	@ (adr r3, 8012218 <scalbn+0xd0>)
 8012178:	e9d3 2300 	ldrd	r2, r3, [r3]
 801217c:	e01e      	b.n	80121bc <scalbn+0x74>
 801217e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8012182:	4291      	cmp	r1, r2
 8012184:	d10b      	bne.n	801219e <scalbn+0x56>
 8012186:	4622      	mov	r2, r4
 8012188:	4620      	mov	r0, r4
 801218a:	4629      	mov	r1, r5
 801218c:	f7ee f87e 	bl	800028c <__adddf3>
 8012190:	4604      	mov	r4, r0
 8012192:	460d      	mov	r5, r1
 8012194:	e022      	b.n	80121dc <scalbn+0x94>
 8012196:	460b      	mov	r3, r1
 8012198:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801219c:	3936      	subs	r1, #54	@ 0x36
 801219e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80121a2:	4296      	cmp	r6, r2
 80121a4:	dd0d      	ble.n	80121c2 <scalbn+0x7a>
 80121a6:	2d00      	cmp	r5, #0
 80121a8:	a11d      	add	r1, pc, #116	@ (adr r1, 8012220 <scalbn+0xd8>)
 80121aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80121ae:	da02      	bge.n	80121b6 <scalbn+0x6e>
 80121b0:	a11d      	add	r1, pc, #116	@ (adr r1, 8012228 <scalbn+0xe0>)
 80121b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80121b6:	a31a      	add	r3, pc, #104	@ (adr r3, 8012220 <scalbn+0xd8>)
 80121b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121bc:	f7ee fa1c 	bl	80005f8 <__aeabi_dmul>
 80121c0:	e7e6      	b.n	8012190 <scalbn+0x48>
 80121c2:	1872      	adds	r2, r6, r1
 80121c4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80121c8:	428a      	cmp	r2, r1
 80121ca:	dcec      	bgt.n	80121a6 <scalbn+0x5e>
 80121cc:	2a00      	cmp	r2, #0
 80121ce:	dd08      	ble.n	80121e2 <scalbn+0x9a>
 80121d0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80121d4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80121d8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80121dc:	ec45 4b10 	vmov	d0, r4, r5
 80121e0:	bd70      	pop	{r4, r5, r6, pc}
 80121e2:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80121e6:	da08      	bge.n	80121fa <scalbn+0xb2>
 80121e8:	2d00      	cmp	r5, #0
 80121ea:	a10b      	add	r1, pc, #44	@ (adr r1, 8012218 <scalbn+0xd0>)
 80121ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80121f0:	dac1      	bge.n	8012176 <scalbn+0x2e>
 80121f2:	a10f      	add	r1, pc, #60	@ (adr r1, 8012230 <scalbn+0xe8>)
 80121f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80121f8:	e7bd      	b.n	8012176 <scalbn+0x2e>
 80121fa:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80121fe:	3236      	adds	r2, #54	@ 0x36
 8012200:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8012204:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012208:	4620      	mov	r0, r4
 801220a:	4b0d      	ldr	r3, [pc, #52]	@ (8012240 <scalbn+0xf8>)
 801220c:	4629      	mov	r1, r5
 801220e:	2200      	movs	r2, #0
 8012210:	e7d4      	b.n	80121bc <scalbn+0x74>
 8012212:	bf00      	nop
 8012214:	f3af 8000 	nop.w
 8012218:	c2f8f359 	.word	0xc2f8f359
 801221c:	01a56e1f 	.word	0x01a56e1f
 8012220:	8800759c 	.word	0x8800759c
 8012224:	7e37e43c 	.word	0x7e37e43c
 8012228:	8800759c 	.word	0x8800759c
 801222c:	fe37e43c 	.word	0xfe37e43c
 8012230:	c2f8f359 	.word	0xc2f8f359
 8012234:	81a56e1f 	.word	0x81a56e1f
 8012238:	43500000 	.word	0x43500000
 801223c:	ffff3cb0 	.word	0xffff3cb0
 8012240:	3c900000 	.word	0x3c900000
 8012244:	00000000 	.word	0x00000000

08012248 <floor>:
 8012248:	ec51 0b10 	vmov	r0, r1, d0
 801224c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8012250:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012254:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8012258:	2e13      	cmp	r6, #19
 801225a:	460c      	mov	r4, r1
 801225c:	4605      	mov	r5, r0
 801225e:	4680      	mov	r8, r0
 8012260:	dc34      	bgt.n	80122cc <floor+0x84>
 8012262:	2e00      	cmp	r6, #0
 8012264:	da17      	bge.n	8012296 <floor+0x4e>
 8012266:	a332      	add	r3, pc, #200	@ (adr r3, 8012330 <floor+0xe8>)
 8012268:	e9d3 2300 	ldrd	r2, r3, [r3]
 801226c:	f7ee f80e 	bl	800028c <__adddf3>
 8012270:	2200      	movs	r2, #0
 8012272:	2300      	movs	r3, #0
 8012274:	f7ee fc50 	bl	8000b18 <__aeabi_dcmpgt>
 8012278:	b150      	cbz	r0, 8012290 <floor+0x48>
 801227a:	2c00      	cmp	r4, #0
 801227c:	da55      	bge.n	801232a <floor+0xe2>
 801227e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8012282:	432c      	orrs	r4, r5
 8012284:	2500      	movs	r5, #0
 8012286:	42ac      	cmp	r4, r5
 8012288:	4c2b      	ldr	r4, [pc, #172]	@ (8012338 <floor+0xf0>)
 801228a:	bf08      	it	eq
 801228c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8012290:	4621      	mov	r1, r4
 8012292:	4628      	mov	r0, r5
 8012294:	e023      	b.n	80122de <floor+0x96>
 8012296:	4f29      	ldr	r7, [pc, #164]	@ (801233c <floor+0xf4>)
 8012298:	4137      	asrs	r7, r6
 801229a:	ea01 0307 	and.w	r3, r1, r7
 801229e:	4303      	orrs	r3, r0
 80122a0:	d01d      	beq.n	80122de <floor+0x96>
 80122a2:	a323      	add	r3, pc, #140	@ (adr r3, 8012330 <floor+0xe8>)
 80122a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122a8:	f7ed fff0 	bl	800028c <__adddf3>
 80122ac:	2200      	movs	r2, #0
 80122ae:	2300      	movs	r3, #0
 80122b0:	f7ee fc32 	bl	8000b18 <__aeabi_dcmpgt>
 80122b4:	2800      	cmp	r0, #0
 80122b6:	d0eb      	beq.n	8012290 <floor+0x48>
 80122b8:	2c00      	cmp	r4, #0
 80122ba:	bfbe      	ittt	lt
 80122bc:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 80122c0:	4133      	asrlt	r3, r6
 80122c2:	18e4      	addlt	r4, r4, r3
 80122c4:	ea24 0407 	bic.w	r4, r4, r7
 80122c8:	2500      	movs	r5, #0
 80122ca:	e7e1      	b.n	8012290 <floor+0x48>
 80122cc:	2e33      	cmp	r6, #51	@ 0x33
 80122ce:	dd0a      	ble.n	80122e6 <floor+0x9e>
 80122d0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80122d4:	d103      	bne.n	80122de <floor+0x96>
 80122d6:	4602      	mov	r2, r0
 80122d8:	460b      	mov	r3, r1
 80122da:	f7ed ffd7 	bl	800028c <__adddf3>
 80122de:	ec41 0b10 	vmov	d0, r0, r1
 80122e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80122e6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80122ea:	f04f 37ff 	mov.w	r7, #4294967295
 80122ee:	40df      	lsrs	r7, r3
 80122f0:	4207      	tst	r7, r0
 80122f2:	d0f4      	beq.n	80122de <floor+0x96>
 80122f4:	a30e      	add	r3, pc, #56	@ (adr r3, 8012330 <floor+0xe8>)
 80122f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122fa:	f7ed ffc7 	bl	800028c <__adddf3>
 80122fe:	2200      	movs	r2, #0
 8012300:	2300      	movs	r3, #0
 8012302:	f7ee fc09 	bl	8000b18 <__aeabi_dcmpgt>
 8012306:	2800      	cmp	r0, #0
 8012308:	d0c2      	beq.n	8012290 <floor+0x48>
 801230a:	2c00      	cmp	r4, #0
 801230c:	da0a      	bge.n	8012324 <floor+0xdc>
 801230e:	2e14      	cmp	r6, #20
 8012310:	d101      	bne.n	8012316 <floor+0xce>
 8012312:	3401      	adds	r4, #1
 8012314:	e006      	b.n	8012324 <floor+0xdc>
 8012316:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801231a:	2301      	movs	r3, #1
 801231c:	40b3      	lsls	r3, r6
 801231e:	441d      	add	r5, r3
 8012320:	4545      	cmp	r5, r8
 8012322:	d3f6      	bcc.n	8012312 <floor+0xca>
 8012324:	ea25 0507 	bic.w	r5, r5, r7
 8012328:	e7b2      	b.n	8012290 <floor+0x48>
 801232a:	2500      	movs	r5, #0
 801232c:	462c      	mov	r4, r5
 801232e:	e7af      	b.n	8012290 <floor+0x48>
 8012330:	8800759c 	.word	0x8800759c
 8012334:	7e37e43c 	.word	0x7e37e43c
 8012338:	bff00000 	.word	0xbff00000
 801233c:	000fffff 	.word	0x000fffff

08012340 <_init>:
 8012340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012342:	bf00      	nop
 8012344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012346:	bc08      	pop	{r3}
 8012348:	469e      	mov	lr, r3
 801234a:	4770      	bx	lr

0801234c <_fini>:
 801234c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801234e:	bf00      	nop
 8012350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012352:	bc08      	pop	{r3}
 8012354:	469e      	mov	lr, r3
 8012356:	4770      	bx	lr
