// Seed: 1609235447
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd40,
    parameter id_4 = 32'd26
) (
    output uwire id_0,
    output tri   id_1,
    input  uwire id_2,
    output wor   _id_3,
    input  wor   _id_4,
    input  uwire id_5,
    input  uwire id_6,
    output wand  id_7
);
  logic [-1 'b0 : 1] id_9[id_4 : id_3];
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
