// Seed: 1211899004
module module_0 (
    input tri0  id_0,
    input tri   id_1,
    input wire  id_2,
    input uwire id_3,
    input tri0  id_4,
    input wire  id_5
);
  assign id_7 = id_4;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wand id_2,
    output supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    input wand id_6,
    input tri1 id_7
);
  module_0(
      id_2, id_5, id_5, id_0, id_6, id_6
  );
  always begin
    if (1'h0) @(posedge 1) @(negedge id_5 or 1) id_3 = 1;
  end
  wire id_9;
endmodule
