// Seed: 1037046101
module module_0 (
    input tri0 id_0,
    input tri1 id_1
);
  wire id_3;
  timeunit 1ps;
endmodule
module module_1 (
    input tri0 id_0
    , id_33,
    input tri0 id_1,
    input wire id_2,
    output wor id_3,
    output wand id_4,
    input tri0 id_5,
    output tri1 id_6,
    output supply1 id_7,
    input tri0 id_8,
    output wand id_9,
    input wor id_10,
    input tri0 id_11,
    output wire id_12,
    input tri1 id_13,
    output supply0 id_14,
    output tri id_15,
    input supply0 id_16,
    output supply1 id_17,
    output tri1 id_18,
    output wor id_19,
    input wand id_20,
    output tri1 id_21,
    input wand id_22,
    input uwire id_23,
    input tri1 id_24,
    input wire id_25,
    input tri1 id_26,
    input supply1 id_27,
    output tri id_28,
    output wor id_29,
    output tri1 id_30,
    output wand id_31
);
  assign id_15 = 1;
  always @* begin
    id_17 = 1'h0;
  end
  assign id_19 = !id_1;
  wire id_34;
  wire id_35;
  wire id_36;
  xor (
      id_3,
      id_36,
      id_0,
      id_34,
      id_37,
      id_13,
      id_8,
      id_24,
      id_33,
      id_1,
      id_20,
      id_16,
      id_2,
      id_10,
      id_22,
      id_27,
      id_26,
      id_23,
      id_25,
      id_11
  );
  id_37(
      .id_0(id_31 ^ id_33 * 1 - id_10 / 1'b0), .id_1(id_17), .id_2(id_26)
  ); module_0(
      id_8, id_5
  );
endmodule
