<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/RISCVISelLowering.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;14.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">RISCVISelLowering.h</div></div>
</div><!--header-->
<div class="contents">
<a href="RISCVISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- RISCVISelLowering.h - RISCV DAG Lowering Interface ------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file defines the interfaces that RISCV uses to lower LLVM code into a</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// selection DAG.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_RISCV_RISCVISELLOWERING_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define LLVM_LIB_TARGET_RISCV_RISCVISELLOWERING_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="RISCV_8h.html">RISCV.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="SelectionDAG_8h.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/CodeGen/TargetLowering.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="keyword">class </span>RISCVSubtarget;</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">struct </span>RISCVRegisterInfo;</div>
<div class="foldopen" id="foldopen00025" data-start="{" data-end="}">
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html">   25</a></span><span class="keyword">namespace </span>RISCVISD {</div>
<div class="foldopen" id="foldopen00026" data-start="{" data-end="};">
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882">   26</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882">NodeType</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9f3e18a0fc8f727572d80995515c7172">   27</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9f3e18a0fc8f727572d80995515c7172">FIRST_NUMBER</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a06c7eac76d92e994d76000844bc58e38">   28</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a06c7eac76d92e994d76000844bc58e38">RET_FLAG</a>,</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa0d228ddcaeb14bea8468fc5411f82e0">   29</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa0d228ddcaeb14bea8468fc5411f82e0">URET_FLAG</a>,</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0f4122002ace02e3d7d56dd7c605e7b0">   30</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0f4122002ace02e3d7d56dd7c605e7b0">SRET_FLAG</a>,</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9dbce3b8b9c6cb9587f3a81945d8c43d">   31</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9dbce3b8b9c6cb9587f3a81945d8c43d">MRET_FLAG</a>,</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a986caa9afda2b8fd5a8280066c71f63b">   32</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a986caa9afda2b8fd5a8280066c71f63b">CALL</a>,<span class="comment"></span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">  /// Select with condition operator - This selects between a true value and</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">  /// a false value (ops #3 and #4) based on the boolean result of comparing</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">  /// the lhs and rhs (ops #0 and #1) of a conditional expression with the</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">  /// condition code in op #2, a XLenVT constant from the ISD::CondCode enum.</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">  /// The lhs and rhs are XLenVT integers. The true and false values can be</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">  /// integer or floating point.</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a09e6b13077c6bab69bd5253e14e48520">   39</a></span><span class="comment"></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a09e6b13077c6bab69bd5253e14e48520">SELECT_CC</a>,</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5cc9db8f9ff5ca0d9b57d6d66006772c">   40</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5cc9db8f9ff5ca0d9b57d6d66006772c">BR_CC</a>,</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a706088c700a61880a610f9ba149a6d03">   41</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a706088c700a61880a610f9ba149a6d03">BuildPairF64</a>,</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a02503efde5e7e2b5b037d10199834356">   42</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a02503efde5e7e2b5b037d10199834356">SplitF64</a>,</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a35a1690fd8f9d447812d379c8374fc8d">   43</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a35a1690fd8f9d447812d379c8374fc8d">TAIL</a>,</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>  <span class="comment">// Multiply high for signedxunsigned.</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882adacfe7d36e22a0f417640d725c995b2c">   45</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882adacfe7d36e22a0f417640d725c995b2c">MULHSU</a>,</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>  <span class="comment">// RV64I shifts, directly matching the semantics of the named RISC-V</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>  <span class="comment">// instructions.</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0eddf77c4e0287a09acf158c434faf45">   48</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0eddf77c4e0287a09acf158c434faf45">SLLW</a>,</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a64927d70afbf447d7c36fa86496df0a3">   49</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a64927d70afbf447d7c36fa86496df0a3">SRAW</a>,</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0151fd91dfddcfc99bb01b041c128e5e">   50</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0151fd91dfddcfc99bb01b041c128e5e">SRLW</a>,</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  <span class="comment">// 32-bit operations from RV64M that can&#39;t be simply matched with a pattern</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  <span class="comment">// at instruction selection time. These have undefined behavior for division</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  <span class="comment">// by 0 or overflow (divw) like their target independent counterparts.</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a02a655131d3e2e27d889e16c8af5de89">   54</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a02a655131d3e2e27d889e16c8af5de89">DIVW</a>,</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad1e822148613208ad3454a5846320c3b">   55</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad1e822148613208ad3454a5846320c3b">DIVUW</a>,</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882adcdd29ca8504487f10692af6034cb64f">   56</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882adcdd29ca8504487f10692af6034cb64f">REMUW</a>,</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>  <span class="comment">// RV64IB rotates, directly matching the semantics of the named RISC-V</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>  <span class="comment">// instructions.</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2b2dd2bf0e3e0bdfa3ee4ea3fb024cf5">   59</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2b2dd2bf0e3e0bdfa3ee4ea3fb024cf5">ROLW</a>,</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3f464ec6c3904381aa268a2d3ac5d41c">   60</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3f464ec6c3904381aa268a2d3ac5d41c">RORW</a>,</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>  <span class="comment">// RV64IZbb bit counting instructions directly matching the semantics of the</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>  <span class="comment">// named RISC-V instructions.</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a58cde65efe901151c99aec10d2171178">   63</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a58cde65efe901151c99aec10d2171178">CLZW</a>,</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a25f265364fd27551b74630b7c3e0cac4">   64</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a25f265364fd27551b74630b7c3e0cac4">CTZW</a>,</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  <span class="comment">// RV64IB/RV32IB funnel shifts, with the semantics of the named RISC-V</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  <span class="comment">// instructions. Operand order is rs1, rs3, rs2/shamt.</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a7e2cc69ad556e593a61c30c3dc1a512c">   67</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a7e2cc69ad556e593a61c30c3dc1a512c">FSR</a>,</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ac24f01479ee45fd1d41fceea5d2e6640">   68</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ac24f01479ee45fd1d41fceea5d2e6640">FSL</a>,</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  <span class="comment">// RV64IB funnel shifts, with the semantics of the named RISC-V instructions.</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>  <span class="comment">// Operand order is rs1, rs3, rs2/shamt.</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af9849f6778d9f9f38cb75119cd6084ac">   71</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af9849f6778d9f9f38cb75119cd6084ac">FSRW</a>,</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2110d341da649558c7c8621d5b404730">   72</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2110d341da649558c7c8621d5b404730">FSLW</a>,</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>  <span class="comment">// FPR&lt;-&gt;GPR transfer operations when the FPR is smaller than XLEN, needed as</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  <span class="comment">// XLEN is the only legal integer width.</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>  <span class="comment">// FMV_H_X matches the semantics of the FMV.H.X.</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  <span class="comment">// FMV_X_ANYEXTH is similar to FMV.X.H but has an any-extended result.</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  <span class="comment">// FMV_W_X_RV64 matches the semantics of the FMV.W.X.</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  <span class="comment">// FMV_X_ANYEXTW_RV64 is similar to FMV.X.W but has an any-extended result.</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  <span class="comment">// This is a more convenient semantic for producing dagcombines that remove</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  <span class="comment">// unnecessary GPR-&gt;FPR-&gt;GPR moves.</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8133bf609ca1e40ecb0622ed5e559fcc">   83</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8133bf609ca1e40ecb0622ed5e559fcc">FMV_H_X</a>,</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab4c9e20a9f1c79840fce2a9045c0045f">   84</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab4c9e20a9f1c79840fce2a9045c0045f">FMV_X_ANYEXTH</a>,</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af4707e0cbdd66af52d6f4ea39d7c2cdf">   85</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af4707e0cbdd66af52d6f4ea39d7c2cdf">FMV_W_X_RV64</a>,</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882afbbe6bca566a163966259135ca1be0ec">   86</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882afbbe6bca566a163966259135ca1be0ec">FMV_X_ANYEXTW_RV64</a>,</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <span class="comment">// FP to XLen int conversions. Corresponds to fcvt.l(u).s/d/h on RV64 and</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  <span class="comment">// fcvt.w(u).s/d/h on RV32. Unlike FP_TO_S/UINT these saturate out of</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <span class="comment">// range inputs. These are used for FP_TO_S/UINT_SAT lowering. Rounding mode</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  <span class="comment">// is passed as a TargetConstant operand using the RISCVFPRndMode enum.</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9c219dbc3c9d6eb8b1630c28f6d30c78">   91</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9c219dbc3c9d6eb8b1630c28f6d30c78">FCVT_X</a>,</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae70f900772f7bd50faea37b91e7e1d1f">   92</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae70f900772f7bd50faea37b91e7e1d1f">FCVT_XU</a>,</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <span class="comment">// FP to 32 bit int conversions for RV64. These are used to keep track of the</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  <span class="comment">// result being sign extended to 64 bit. These saturate out of range inputs.</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  <span class="comment">// Used for FP_TO_S/UINT and FP_TO_S/UINT_SAT lowering. Rounding mode</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  <span class="comment">// is passed as a TargetConstant operand using the RISCVFPRndMode enum.</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a618d5a6664a810012dc4e5a6d15b5f02">   97</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a618d5a6664a810012dc4e5a6d15b5f02">FCVT_W_RV64</a>,</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a682e0436a68e57848468fe29957a9be5">   98</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a682e0436a68e57848468fe29957a9be5">FCVT_WU_RV64</a>,</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  <span class="comment">// READ_CYCLE_WIDE - A read of the 64-bit cycle CSR on a 32-bit target</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  <span class="comment">// (returns (Lo, Hi)). It takes a chain operand.</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a89c418ba8e614b799fb56ee233103cf8">  101</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a89c418ba8e614b799fb56ee233103cf8">READ_CYCLE_WIDE</a>,</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  <span class="comment">// Generalized Reverse and Generalized Or-Combine - directly matching the</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  <span class="comment">// semantics of the named RISC-V instructions. Lowered as custom nodes as</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  <span class="comment">// TableGen chokes when faced with commutative permutations in deeply-nested</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  <span class="comment">// DAGs. Each node takes an input operand and a control operand and outputs a</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  <span class="comment">// bit-manipulated version of input. All operands are i32 or XLenVT.</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5f46529888845d6a8063aed29635d12c">  107</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5f46529888845d6a8063aed29635d12c">GREV</a>,</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a42509512fc6b90d472aeee9f78dd4d7e">  108</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a42509512fc6b90d472aeee9f78dd4d7e">GREVW</a>,</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aaf6b184a6dd08480bd934c1b06f52d42">  109</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aaf6b184a6dd08480bd934c1b06f52d42">GORC</a>,</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aaa844705709c6e08a5181724dacc117b">  110</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aaa844705709c6e08a5181724dacc117b">GORCW</a>,</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af74f3f327edea3fa26484026e7987406">  111</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af74f3f327edea3fa26484026e7987406">SHFL</a>,</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a11438e9064eb8744f2f064db236d40f3">  112</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a11438e9064eb8744f2f064db236d40f3">SHFLW</a>,</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af9c112660c7fce380052f49cc63657d2">  113</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af9c112660c7fce380052f49cc63657d2">UNSHFL</a>,</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6a62de5e2b7dea5c7ad20e4b6e1c64d4">  114</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6a62de5e2b7dea5c7ad20e4b6e1c64d4">UNSHFLW</a>,</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  <span class="comment">// Bit Compress/Decompress implement the generic bit extract and bit deposit</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>  <span class="comment">// functions. This operation is also referred to as bit gather/scatter, bit</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <span class="comment">// pack/unpack, parallel extract/deposit, compress/expand, or right</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  <span class="comment">// compress/right expand.</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a7eb967297dfcf6b250a3fc22bd265434">  119</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a7eb967297dfcf6b250a3fc22bd265434">BCOMPRESS</a>,</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a72e715be315824108e604304d541c330">  120</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a72e715be315824108e604304d541c330">BCOMPRESSW</a>,</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aab1ce6dfac8156af4a24b6926121beb4">  121</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aab1ce6dfac8156af4a24b6926121beb4">BDECOMPRESS</a>,</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5d77f488e0bc224acb61e7bdcc0cc1bd">  122</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5d77f488e0bc224acb61e7bdcc0cc1bd">BDECOMPRESSW</a>,</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  <span class="comment">// The bit field place (bfp) instruction places up to XLEN/2 LSB bits from rs2</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <span class="comment">// into the value in rs1. The upper bits of rs2 control the length of the bit</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  <span class="comment">// field and target position. The layout of rs2 is chosen in a way that makes</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>  <span class="comment">// it possible to construct rs2 easily using pack[h] instructions and/or</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>  <span class="comment">// andi/lui.</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882acb8a12dd13fc185b35219e777726d63c">  128</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882acb8a12dd13fc185b35219e777726d63c">BFP</a>,</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3e444de04e87e41537cf8e2c06619250">  129</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3e444de04e87e41537cf8e2c06619250">BFPW</a>,</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  <span class="comment">// Vector Extension</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>  <span class="comment">// VMV_V_X_VL matches the semantics of vmv.v.x but includes an extra operand</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  <span class="comment">// for the VL value to be used for the operation.</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a127afe58529ef366a343a51786dcc3d4">  133</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a127afe58529ef366a343a51786dcc3d4">VMV_V_X_VL</a>,</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>  <span class="comment">// VFMV_V_F_VL matches the semantics of vfmv.v.f but includes an extra operand</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>  <span class="comment">// for the VL value to be used for the operation.</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3d046b0b663cacd2116c6d35498ab5ab">  136</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3d046b0b663cacd2116c6d35498ab5ab">VFMV_V_F_VL</a>,</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>  <span class="comment">// VMV_X_S matches the semantics of vmv.x.s. The result is always XLenVT sign</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>  <span class="comment">// extended from the vector element size.</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a44936a9406f5a7b50871b7d930686f13">  139</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a44936a9406f5a7b50871b7d930686f13">VMV_X_S</a>,</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  <span class="comment">// VMV_S_X_VL matches the semantics of vmv.s.x. It carries a VL operand.</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a55a5f5a5eb10f4ca81928a4cee11ab52">  141</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a55a5f5a5eb10f4ca81928a4cee11ab52">VMV_S_X_VL</a>,</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  <span class="comment">// VFMV_S_F_VL matches the semantics of vfmv.s.f. It carries a VL operand.</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a41320aaa5a0fc5f6704fba144635bcab">  143</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a41320aaa5a0fc5f6704fba144635bcab">VFMV_S_F_VL</a>,</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>  <span class="comment">// Splats an i64 scalar to a vector type (with element type i64) where the</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>  <span class="comment">// scalar is a sign-extended i32.</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3e10c313b47b4720781cb4b40915b03a">  146</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3e10c313b47b4720781cb4b40915b03a">SPLAT_VECTOR_I64</a>,</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  <span class="comment">// Splats an 64-bit value that has been split into two i32 parts. This is</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>  <span class="comment">// expanded late to two scalar stores and a stride 0 vector load.</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa282e2548f435b7fdd280b478a3623aa">  149</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa282e2548f435b7fdd280b478a3623aa">SPLAT_VECTOR_SPLIT_I64_VL</a>,</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>  <span class="comment">// Read VLENB CSR</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a992168b231b64dd1e1cd95a2c48b2091">  151</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a992168b231b64dd1e1cd95a2c48b2091">READ_VLENB</a>,</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>  <span class="comment">// Truncates a RVV integer vector by one power-of-two. Carries both an extra</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>  <span class="comment">// mask and VL operand.</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa6e01bc76a36f1f8564b7dc17c32982e">  154</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa6e01bc76a36f1f8564b7dc17c32982e">TRUNCATE_VECTOR_VL</a>,</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>  <span class="comment">// Matches the semantics of vslideup/vslidedown. The first operand is the</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  <span class="comment">// pass-thru operand, the second is the source vector, the third is the</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  <span class="comment">// XLenVT index (either constant or non-constant), the fourth is the mask</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>  <span class="comment">// and the fifth the VL.</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882afc69d14b3c97070a6831ed1424153c86">  159</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882afc69d14b3c97070a6831ed1424153c86">VSLIDEUP_VL</a>,</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5429b143bb1eec9ca397b7cf0479da00">  160</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5429b143bb1eec9ca397b7cf0479da00">VSLIDEDOWN_VL</a>,</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <span class="comment">// Matches the semantics of vslide1up/slide1down. The first operand is the</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>  <span class="comment">// source vector, the second is the XLenVT scalar value. The third and fourth</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  <span class="comment">// operands are the mask and VL operands.</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9272a9ead579ffbef3acd1f4a0cd76bd">  164</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9272a9ead579ffbef3acd1f4a0cd76bd">VSLIDE1UP_VL</a>,</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a23d14818f81aad300df2209e8d17c916">  165</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a23d14818f81aad300df2209e8d17c916">VSLIDE1DOWN_VL</a>,</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <span class="comment">// Matches the semantics of the vid.v instruction, with a mask and VL</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <span class="comment">// operand.</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5d253c7c526ad05ab1dcf364cbf4c356">  168</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5d253c7c526ad05ab1dcf364cbf4c356">VID_VL</a>,</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <span class="comment">// Matches the semantics of the vfcnvt.rod function (Convert double-width</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <span class="comment">// float to single-width float, rounding towards odd). Takes a double-width</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <span class="comment">// float vector and produces a single-width float vector. Also has a mask and</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <span class="comment">// VL operand.</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8f22643b59196471e2849acbcc77b37e">  173</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8f22643b59196471e2849acbcc77b37e">VFNCVT_ROD_VL</a>,</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <span class="comment">// These nodes match the semantics of the corresponding RVV vector reduction</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <span class="comment">// instructions. They produce a vector result which is the reduction</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <span class="comment">// performed over the second vector operand plus the first element of the</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <span class="comment">// third vector operand. The first operand is the pass-thru operand. The</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <span class="comment">// second operand is an unconstrained vector type, and the result, first, and</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <span class="comment">// third operand&#39;s types are expected to be the corresponding full-width</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <span class="comment">// LMUL=1 type for the second operand:</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  <span class="comment">//   nxv8i8 = vecreduce_add nxv8i8, nxv32i8, nxv8i8</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  <span class="comment">//   nxv2i32 = vecreduce_add nxv2i32, nxv8i32, nxv2i32</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>  <span class="comment">// The different in types does introduce extra vsetvli instructions but</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>  <span class="comment">// similarly it reduces the number of registers consumed per reduction.</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <span class="comment">// Also has a mask and VL operand.</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a441ca94d724759ea0f7d27d9c08591e4">  186</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a441ca94d724759ea0f7d27d9c08591e4">VECREDUCE_ADD_VL</a>,</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a35042d77bc98d6ba1c7224cc9c56d759">  187</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a35042d77bc98d6ba1c7224cc9c56d759">VECREDUCE_UMAX_VL</a>,</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8670593a003c11a12c4dc798b31132a2">  188</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8670593a003c11a12c4dc798b31132a2">VECREDUCE_SMAX_VL</a>,</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882acfda1a08113e614b22fb444986ce2d3c">  189</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882acfda1a08113e614b22fb444986ce2d3c">VECREDUCE_UMIN_VL</a>,</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae3df439c9fa3393e4feba13020175f75">  190</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae3df439c9fa3393e4feba13020175f75">VECREDUCE_SMIN_VL</a>,</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8cf76a89cf1f863ec39c015a17a97b02">  191</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8cf76a89cf1f863ec39c015a17a97b02">VECREDUCE_AND_VL</a>,</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a47051b3dc27dbce86fc32966af6267bb">  192</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a47051b3dc27dbce86fc32966af6267bb">VECREDUCE_OR_VL</a>,</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a35dc23cb33ec6981a9dfbbb1ca1e1e41">  193</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a35dc23cb33ec6981a9dfbbb1ca1e1e41">VECREDUCE_XOR_VL</a>,</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a75f87d98f8adfcddcde925073ed1cc66">  194</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a75f87d98f8adfcddcde925073ed1cc66">VECREDUCE_FADD_VL</a>,</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aec9c11cf75a9e7379178081bab60e9e5">  195</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aec9c11cf75a9e7379178081bab60e9e5">VECREDUCE_SEQ_FADD_VL</a>,</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae497597f831b4bb0d6a48f7834e24388">  196</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae497597f831b4bb0d6a48f7834e24388">VECREDUCE_FMIN_VL</a>,</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a894c5950a1681e73722df7871782efd8">  197</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a894c5950a1681e73722df7871782efd8">VECREDUCE_FMAX_VL</a>,</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  <span class="comment">// Vector binary and unary ops with a mask as a third operand, and VL as a</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  <span class="comment">// fourth operand.</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <span class="comment">// FIXME: Can we replace these with ISD::VP_*?</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae31415e16e999fc747eb81e9e48689b1">  202</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae31415e16e999fc747eb81e9e48689b1">ADD_VL</a>,</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa1159bbaea3e76d1fd178826d4fc12e0">  203</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa1159bbaea3e76d1fd178826d4fc12e0">AND_VL</a>,</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a386e45450adba2e23952cd9b61c99387">  204</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a386e45450adba2e23952cd9b61c99387">MUL_VL</a>,</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3cbea9649efa1b34834872124369b436">  205</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3cbea9649efa1b34834872124369b436">OR_VL</a>,</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a336c02c0a2b62a6862423c72dd688d1d">  206</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a336c02c0a2b62a6862423c72dd688d1d">SDIV_VL</a>,</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a7e7efe8f44a6631a42aaaf19a3448d9b">  207</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a7e7efe8f44a6631a42aaaf19a3448d9b">SHL_VL</a>,</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6c31efe51a4db6beab7e7bafd6fbb2ea">  208</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6c31efe51a4db6beab7e7bafd6fbb2ea">SREM_VL</a>,</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a87eb4ef5f6fea6a2a78ba058a92d6410">  209</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a87eb4ef5f6fea6a2a78ba058a92d6410">SRA_VL</a>,</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882acb304e1d1c5d70db020bc6d4dfbb36d4">  210</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882acb304e1d1c5d70db020bc6d4dfbb36d4">SRL_VL</a>,</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a14a2c20051cd4652b3ab86b25e931525">  211</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a14a2c20051cd4652b3ab86b25e931525">SUB_VL</a>,</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a976461cd91b865eb2716eb1b4ee0bd9c">  212</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a976461cd91b865eb2716eb1b4ee0bd9c">UDIV_VL</a>,</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a540ff35c7091fe06878851bbb296bb82">  213</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a540ff35c7091fe06878851bbb296bb82">UREM_VL</a>,</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a642410fd45189dbfd73b93471e4528fd">  214</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a642410fd45189dbfd73b93471e4528fd">XOR_VL</a>,</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a917a636bfbd1979ddf8d2e81d6975fae">  216</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a917a636bfbd1979ddf8d2e81d6975fae">SADDSAT_VL</a>,</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a176af8b0a32c4ec90011ff207febbd37">  217</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a176af8b0a32c4ec90011ff207febbd37">UADDSAT_VL</a>,</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad4a2793ab24001ee82e19cfae16e10f8">  218</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad4a2793ab24001ee82e19cfae16e10f8">SSUBSAT_VL</a>,</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8ff3f2a374de7f1e9df808bc305cbbb6">  219</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8ff3f2a374de7f1e9df808bc305cbbb6">USUBSAT_VL</a>,</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882acca75875c0af2b5d293e0d1cfd2075e7">  221</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882acca75875c0af2b5d293e0d1cfd2075e7">FADD_VL</a>,</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab47e9a22d871e8c10e5be7c837d2c698">  222</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab47e9a22d871e8c10e5be7c837d2c698">FSUB_VL</a>,</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2214f5316d8e125ed7d4d20b1cefb182">  223</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2214f5316d8e125ed7d4d20b1cefb182">FMUL_VL</a>,</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6c7c3622a8c960d2a961314ab441263f">  224</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6c7c3622a8c960d2a961314ab441263f">FDIV_VL</a>,</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af48abd23c08d240016f2290f7087b908">  225</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af48abd23c08d240016f2290f7087b908">FNEG_VL</a>,</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a15c239045d4fc576598d5f4a81b1d3f5">  226</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a15c239045d4fc576598d5f4a81b1d3f5">FABS_VL</a>,</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a7fd2772591ea4a1156d20f8631c61040">  227</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a7fd2772591ea4a1156d20f8631c61040">FSQRT_VL</a>,</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a555401c05c1d4b8dcb14843a663b887a">  228</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a555401c05c1d4b8dcb14843a663b887a">FMA_VL</a>,</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad1671325d433d94577daabeb1b0f8495">  229</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad1671325d433d94577daabeb1b0f8495">FCOPYSIGN_VL</a>,</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2c237a8c9afee374d7da7a1ae3bdf1fe">  230</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2c237a8c9afee374d7da7a1ae3bdf1fe">SMIN_VL</a>,</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a604cf9109eda78ed8c83add2976fa35a">  231</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a604cf9109eda78ed8c83add2976fa35a">SMAX_VL</a>,</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab46ccc6a148613f625b04ae6e35919a1">  232</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab46ccc6a148613f625b04ae6e35919a1">UMIN_VL</a>,</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6cf70ce015074642428d3b36b0bead34">  233</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6cf70ce015074642428d3b36b0bead34">UMAX_VL</a>,</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa3b36559253b7615bf8d4920e9c82192">  234</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa3b36559253b7615bf8d4920e9c82192">FMINNUM_VL</a>,</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a647c00152a4561c9e323da135cfc60ac">  235</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a647c00152a4561c9e323da135cfc60ac">FMAXNUM_VL</a>,</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3b092583f7170b6c506bb695be3bc34e">  236</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3b092583f7170b6c506bb695be3bc34e">MULHS_VL</a>,</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a188dd2752a6d584e2d2716323e8bacf9">  237</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a188dd2752a6d584e2d2716323e8bacf9">MULHU_VL</a>,</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a4e2a3c9b3fb77b4b64b71d081ad05158">  238</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a4e2a3c9b3fb77b4b64b71d081ad05158">FP_TO_SINT_VL</a>,</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0937042e2df619eff3dad96b99e7b7cc">  239</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0937042e2df619eff3dad96b99e7b7cc">FP_TO_UINT_VL</a>,</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a58fb9f0403605b8a4c19666c8b31c11e">  240</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a58fb9f0403605b8a4c19666c8b31c11e">SINT_TO_FP_VL</a>,</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a4d014c137fd643784e543210e6f2d8fa">  241</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a4d014c137fd643784e543210e6f2d8fa">UINT_TO_FP_VL</a>,</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aff3e72e0413ca96506f3f864fb9ea60e">  242</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aff3e72e0413ca96506f3f864fb9ea60e">FP_ROUND_VL</a>,</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2d9e7f8f372064f120c7102fbc7fdbed">  243</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2d9e7f8f372064f120c7102fbc7fdbed">FP_EXTEND_VL</a>,</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <span class="comment">// Widening instructions</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a74afd07429ec343a7cbe1b58790a0d41">  246</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a74afd07429ec343a7cbe1b58790a0d41">VWMUL_VL</a>,</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0e872ddbd914219b650c1c5856e195e9">  247</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0e872ddbd914219b650c1c5856e195e9">VWMULU_VL</a>,</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a84f25091f4381de64087f9bf5906113e">  248</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a84f25091f4381de64087f9bf5906113e">VWMULSU_VL</a>,</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a15f31bbcbb2d8da15abfc71db97eb870">  249</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a15f31bbcbb2d8da15abfc71db97eb870">VWADDU_VL</a>,</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  <span class="comment">// Vector compare producing a mask. Fourth operand is input mask. Fifth</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  <span class="comment">// operand is VL.</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aada01fda854fba264355f84b392b568d">  253</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aada01fda854fba264355f84b392b568d">SETCC_VL</a>,</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <span class="comment">// Vector select with an additional VL operand. This operation is unmasked.</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a1a93f63f3416003faaca8feac3ba00e8">  256</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a1a93f63f3416003faaca8feac3ba00e8">VSELECT_VL</a>,</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  <span class="comment">// Vector select with operand #2 (the value when the condition is false) tied</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  <span class="comment">// to the destination and an additional VL operand. This operation is</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <span class="comment">// unmasked.</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a55443e075a153b05ab13faabe516bf81">  260</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a55443e075a153b05ab13faabe516bf81">VP_MERGE_VL</a>,</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  <span class="comment">// Mask binary operators.</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2d7255638787e8e9aba637ccf9971bf8">  263</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2d7255638787e8e9aba637ccf9971bf8">VMAND_VL</a>,</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5fb6a9312a657fb5b468f61a7935474e">  264</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5fb6a9312a657fb5b468f61a7935474e">VMOR_VL</a>,</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a75e266b0693a3cc38e1a300670347fb8">  265</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a75e266b0693a3cc38e1a300670347fb8">VMXOR_VL</a>,</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  <span class="comment">// Set mask vector to all zeros or ones.</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad9543f3eeda270a62a4fa25e6e51c14f">  268</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad9543f3eeda270a62a4fa25e6e51c14f">VMCLR_VL</a>,</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a149158b42231b59d066b9119b641181c">  269</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a149158b42231b59d066b9119b641181c">VMSET_VL</a>,</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span> </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  <span class="comment">// Matches the semantics of vrgather.vx and vrgather.vv with an extra operand</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  <span class="comment">// for VL.</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a52484b15ed0610388801f7ec5a183d33">  273</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a52484b15ed0610388801f7ec5a183d33">VRGATHER_VX_VL</a>,</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad1a6f9d5ee3c4a7c9f77c36bb31ecd64">  274</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad1a6f9d5ee3c4a7c9f77c36bb31ecd64">VRGATHER_VV_VL</a>,</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad3c885e1e6f1dd83c08812a37f229885">  275</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad3c885e1e6f1dd83c08812a37f229885">VRGATHEREI16_VV_VL</a>,</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  <span class="comment">// Vector sign/zero extend with additional mask &amp; VL operands.</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2be5d0001da98e7c524aa9d212419f7d">  278</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2be5d0001da98e7c524aa9d212419f7d">VSEXT_VL</a>,</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aab563d8b09e3a65dbc2bd73051b074cc">  279</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aab563d8b09e3a65dbc2bd73051b074cc">VZEXT_VL</a>,</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  <span class="comment">//  vcpop.m with additional mask and VL operands.</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a975f1dac2018009d4686ca8b947cafe6">  282</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a975f1dac2018009d4686ca8b947cafe6">VCPOP_VL</a>,</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  <span class="comment">// Reads value of CSR.</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  <span class="comment">// The first operand is a chain pointer. The second specifies address of the</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  <span class="comment">// required CSR. Two results are produced, the read value and the new chain</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  <span class="comment">// pointer.</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9d1bab1c823ae9beb1a89513afa51881">  288</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9d1bab1c823ae9beb1a89513afa51881">READ_CSR</a>,</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  <span class="comment">// Write value to CSR.</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  <span class="comment">// The first operand is a chain pointer, the second specifies address of the</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  <span class="comment">// required CSR and the third is the value to write. The result is the new</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  <span class="comment">// chain pointer.</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a10194f64fbe96efea7e35edefc80ae35">  293</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a10194f64fbe96efea7e35edefc80ae35">WRITE_CSR</a>,</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  <span class="comment">// Read and write value of CSR.</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  <span class="comment">// The first operand is a chain pointer, the second specifies address of the</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  <span class="comment">// required CSR and the third is the value to write. Two results are produced,</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  <span class="comment">// the value read before the modification and the new chain pointer.</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6b2d4974f33790481c59243261704e13">  298</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6b2d4974f33790481c59243261704e13">SWAP_CSR</a>,</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  <span class="comment">// FP to 32 bit int conversions for RV64. These are used to keep track of the</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>  <span class="comment">// result being sign extended to 64 bit. These saturate out of range inputs.</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6e411d624fa28f7dcdc9884c9b20b465">  302</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6e411d624fa28f7dcdc9884c9b20b465">STRICT_FCVT_W_RV64</a> = <a class="code hl_variable" href="namespacellvm_1_1ISD.html#ac12e5034984d1e706d2a8b89dc3e9394">ISD::FIRST_TARGET_STRICTFP_OPCODE</a>,</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aedc6bc94076e9478c15b9c3fc28be5bb">  303</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aedc6bc94076e9478c15b9c3fc28be5bb">STRICT_FCVT_WU_RV64</a>,</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span> </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  <span class="comment">// Memory opcodes start here.</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0ae67584751486eff6d58f81b50cd600">  306</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0ae67584751486eff6d58f81b50cd600">VLE_VL</a> = <a class="code hl_variable" href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">ISD::FIRST_TARGET_MEMORY_OPCODE</a>,</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae0f0f9ef8176328f343f94845b135810">  307</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae0f0f9ef8176328f343f94845b135810">VSE_VL</a>,</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>  <span class="comment">// WARNING: Do not add anything in the end unless you want the node to</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>  <span class="comment">// have memop! In fact, starting from FIRST_TARGET_MEMORY_OPCODE all</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  <span class="comment">// opcodes will be thought as target memory ops!</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>};</div>
</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>} <span class="comment">// namespace RISCVISD</span></div>
</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span> </div>
<div class="foldopen" id="foldopen00315" data-start="{" data-end="};">
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html">  315</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1RISCVTargetLowering.html">RISCVTargetLowering</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1TargetLowering.html">TargetLowering</a> {</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;Subtarget;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  <span class="keyword">explicit</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a190dd3c890042807e4008b5bdd04927a">RISCVTargetLowering</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>,</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;STI);</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#a29fa87ca4961b20ec1794f1cc8b06aed">  322</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;<a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a29fa87ca4961b20ec1794f1cc8b06aed">getSubtarget</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Subtarget; }</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span> </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#abc0c3e45d7d6be3fd7f5038a7e9e16de">getTgtMemIntrinsic</a>(IntrinsicInfo &amp;Info, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1CallInst.html">CallInst</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>                          <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>                          <span class="keywordtype">unsigned</span> Intrinsic) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a493000ba3c662fc283ecccf2392e4393">isLegalAddressingMode</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <span class="keyword">const</span> <a class="code hl_enumeration" href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a> &amp;AM, <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty,</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>                             <span class="keywordtype">unsigned</span> AS,</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>                             <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#aad4bf0b3b5f450239eea7bb4beb78ec2">isLegalICmpImmediate</a>(int64_t Imm) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a329119aee0ed5977b813164639d4fc41">isLegalAddImmediate</a>(int64_t Imm) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a1daa5bda35eacba5b0b1d532bcf0327f">isTruncateFree</a>(<a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *SrcTy, <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a1daa5bda35eacba5b0b1d532bcf0327f">isTruncateFree</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcVT</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstVT</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#afb9e6641ac13027414901a6dbbd08a17">isZExtFree</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VT2</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#af26aa4e5f1a77ea3525ca75f6ec63a1a">isSExtCheaperThanZExt</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcVT</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstVT</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a9d311886d3860eb5d46a42c34af8a676">isCheapToSpeculateCttz</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a0d60348549dcf6d99b7c79f9f79c8259">isCheapToSpeculateCtlz</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a49d50ba3cb52f8e5e6d34c6cec90a3e5">hasAndNotCompare</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_variable" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a0f81f3d8473cc658ced8fa88b457ee9b">shouldSinkOperands</a>(<a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>                          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;Use *&gt;</a> &amp;Ops) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a575fde9315284d194030bd1f0052d126">isFPImmLegal</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Imm, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>                    <span class="keywordtype">bool</span> ForCodeSize) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#a992c628616bc08a3d4608db389389cf4">  344</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a992c628616bc08a3d4608db389389cf4">softPromoteHalfType</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment"></span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">  /// Return the register type for a given MVT, ensuring vectors are treated</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">  /// as a series of gpr sized integers.</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a420f82fa738c4fbca7c71c3946afe67b">getRegisterTypeForCallingConv</a>(<a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CC,</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>                                    <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"></span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment">  /// Return the number of registers for a given MVT, ensuring vectors are</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">  /// treated as a series of gpr sized integers.</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#ac96fc89e235bc26ba99ec0a89e240b54">getNumRegistersForCallingConv</a>(<a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context,</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>                                         <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CC,</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>                                         <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"></span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">  /// Return true if the given shuffle mask can be codegen&#39;d directly, or if it</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">  /// should be stack expanded.</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#aa9f61dd4cf5e9bdff7ab3e0ccd9b49e1">isShuffleMaskLegal</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;int&gt;</a> M, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a4bd73cc3f1ed5dbbd8dfb5f16db4fc13">hasBitPreservingFPLogic</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  <span class="keywordtype">bool</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a3e4bbf6aa948f914b0b53969d9cf092c">shouldExpandBuildVectorWithShuffles</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>                                      <span class="keywordtype">unsigned</span> DefinedValues) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  <span class="comment">// Provide custom lowering hooks for some operations.</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a93d553082403c1d952f2e3c7d9d41926">LowerOperation</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#abb4ac2d585a18a9b8db4ac7ffa41fc06">ReplaceNodeResults</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;<a class="code hl_variable" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>                          <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span> </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a2d89f95e0a2a13c2a42e9ef5805e6e11">PerformDAGCombine</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DCI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span> </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a39ed92e826ef5d0893f72b26fab78aa3">targetShrinkDemandedConstant</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1DemandedBits.html">DemandedBits</a>,</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DemandedElts</a>,</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>                                    TargetLoweringOpt &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TLO</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span> </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a2debf575de4ff2120c93986cd0b46f20">computeKnownBitsForTargetNode</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>                                     <a class="code hl_struct" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known,</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DemandedElts</a>,</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>                                     <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a761aff074638e887486d1f4e268af59b">ComputeNumSignBitsForTargetNode</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>                                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DemandedElts</a>,</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>                                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>                                           <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  <span class="comment">// This method returns the name of a target specific DAG node.</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a3074f2bd0509ebc050667fbec6c4471b">getTargetNodeName</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span> </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  ConstraintType <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#aca527d26f925265f5d193625eeb7bf0c">getConstraintType</a>(<a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> Constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a1ef715861d103a230d685a62ef2c09a3">getInlineAsmMemConstraint</a>(<a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> ConstraintCode) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span> </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  std::pair&lt;unsigned, const TargetRegisterClass *&gt;</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>  <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a7ade77bdee8e8fe0f6694d0ef8fda0ad">getRegForInlineAsmConstraint</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>                               <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> Constraint, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span> </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#ac3d6654267f6622c3b07624eb5ebef6b">LowerAsmOperandForConstraint</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, std::string &amp;Constraint,</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>                                    std::vector&lt;SDValue&gt; &amp;Ops,</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>                                    <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>  <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a1a47bf5e934d1f1a3b4b0d9e4495e586">EmitInstrWithCustomInserter</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>                              <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span> </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#aa9b79124bd53c05103a4c771b1b6a510">AdjustInstrPostInstrSelection</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>                                     <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_class" href="classNode.html">Node</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>  <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a6cf51cce9a6839a2849aeadcc0312d31">getSetCCResultType</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context,</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>                         <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span> </div>
<div class="foldopen" id="foldopen00412" data-start="{" data-end="}">
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#aa268221b0c532cecb1b9675c614edac1">  412</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#aa268221b0c532cecb1b9675c614edac1">convertSetCCLogicToBitwiseLogic</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>    <span class="keywordflow">return</span> VT.<a class="code hl_function" href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">isScalarInteger</a>();</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  }</div>
</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#a5d405c34f429a4a2743342880ba9166f">  415</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a5d405c34f429a4a2743342880ba9166f">convertSelectOfConstantsToMath</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span> </div>
<div class="foldopen" id="foldopen00417" data-start="{" data-end="}">
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#ae7575cce492f2987db70732eafb6ea39">  417</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#ae7575cce492f2987db70732eafb6ea39">shouldInsertFencesForAtomic</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isa&lt;LoadInst&gt;</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isa&lt;StoreInst&gt;</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  }</div>
</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>  <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a1ae1ac7546aa1a294490648d657826ae">emitLeadingFence</a>(<a class="code hl_class" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;Builder, <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *Inst,</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>                                <a class="code hl_enumeration" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#ac90f092910bb2bb7001ce031243e44a5">emitTrailingFence</a>(<a class="code hl_class" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;Builder, <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *Inst,</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>                                 <a class="code hl_enumeration" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a9ae8be871dd199c4ba70bd599afb181b">isFMAFasterThanFMulAndFAdd</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>                                  <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span> </div>
<div class="foldopen" id="foldopen00428" data-start="{" data-end="}">
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#a1d590593e9eadfde5ec29a7754a64350">  428</a></span>  <a class="code hl_enumeration" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a1d590593e9eadfde5ec29a7754a64350">getExtendForAtomicOps</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>;</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>  }</div>
</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="foldopen" id="foldopen00432" data-start="{" data-end="}">
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#aa448af56b2936496312c0fd41d4fedad">  432</a></span>  <a class="code hl_enumeration" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#aa448af56b2936496312c0fd41d4fedad">getExtendForAtomicCmpSwapArg</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>;</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>  }</div>
</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span> </div>
<div class="foldopen" id="foldopen00436" data-start="{" data-end="}">
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#a4ddb41240e143ed9cd13e031b83b93d4">  436</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a4ddb41240e143ed9cd13e031b83b93d4">shouldExpandShift</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>    <span class="keywordflow">if</span> (DAG.<a class="code hl_function" href="classllvm_1_1SelectionDAG.html#ac64ec73b0617befef1fb2eae78d12b5f">getMachineFunction</a>().<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>().<a class="code hl_function" href="classllvm_1_1Function.html#a548cfb9440f36ba67fc5566b8e967fc6">hasMinSize</a>())</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  }</div>
</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a52376a753c8ddea8a93cc03bdecc4fcd">isDesirableToCommuteWithShift</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>                                     <a class="code hl_enumeration" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"></span> </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">  /// If a physical register, this returns the register that receives the</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">  /// exception address on entry to an EH pad.</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>  <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a795d1a319e392883fc3a85c106126080">getExceptionPointerRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment"></span> </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">  /// If a physical register, this returns the register that receives the</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">  /// exception typeid on entry to a landing pad.</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>  <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#aa24f483953cd0a16ecf41803d5094519">getExceptionSelectorRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span> </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a3290fe689aeeee1bcd394003549f2388">shouldExtendTypeInLibCall</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_class" href="classllvm_1_1Type.html">Type</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#aa1602560392150aec86a4a59740a125b">shouldSignExtendTypeInLibCall</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_class" href="classllvm_1_1Type.html">Type</a>, <span class="keywordtype">bool</span> IsSigned) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment"></span> </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">  /// Returns the register with the specified architectural or ABI name. This</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">  /// method is necessary to lower the llvm.read_register.* and</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment">  /// llvm.write_register.* intrinsics. Allocatable registers must be reserved</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment">  /// with the clang -ffixed-xX flag for access to be allowed.</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a8c03ac21b9348135d67887e1246f2845">getRegisterByName</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_define" href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a>, <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> VT,</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span> </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>  <span class="comment">// Lower incoming arguments, copy physregs into vregs</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#abae2fc34bf7e289e53e0abf82feea144">LowerFormalArguments</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CallConv,</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>                               <span class="keywordtype">bool</span> IsVarArg,</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>                               <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a73c00997fdff9ed032df8ba7d094669d">CanLowerReturn</a>(<a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CallConv, <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>                      <span class="keywordtype">bool</span> IsVarArg,</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>                      <a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a141bf09f97adbbe9f512fb1141f37090">LowerReturn</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> IsVarArg,</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>                      <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#af635bdefb1b223548ffe30e04acd5487">LowerCall</a>(<a class="code hl_struct" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">TargetLowering::CallLoweringInfo</a> &amp;CLI,</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>                    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>  <span class="keyword">template</span> &lt;<span class="keyword">class</span> NodeTy&gt;</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a6dd9dbca267f8658bbdf9c9b388440c0">getAddr</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NodeTy</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> IsLocal = <span class="keyword">true</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span> </div>
<div class="foldopen" id="foldopen00483" data-start="{" data-end="}">
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#ae41f44ed1e2576d6274ea2ea65056089">  483</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#ae41f44ed1e2576d6274ea2ea65056089">shouldConvertConstantLoadToIntImm</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm,</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>                                         <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>  }</div>
</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a1792df67b13d6b67b17fd957b8f6ac03">mayBeEmittedAsTailCall</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1CallInst.html">CallInst</a> *CI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#acb0cc8e408b22de32fd6ce17ea481052">  488</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#acb0cc8e408b22de32fd6ce17ea481052">shouldConsiderGEPOffsetSplit</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span> </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a4608dc92a33ef6d74921a28eaa20140d">decomposeMulByConstant</a>(<a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>                              <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span> </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a4e7ef376ac747121a619872574f31f0c">isMulAddWithConstProfitable</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddNode</a>,</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>                                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstNode</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span> </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>  <a class="code hl_enumeration" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLowering::AtomicExpansionKind</a></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>  <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a7a07b54d60a81306d5f8c4f12fe8d0cb">shouldExpandAtomicRMWInIR</a>(<a class="code hl_class" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a241b3032c605e4faafb173c3adf15105">emitMaskedAtomicRMWIntrinsic</a>(<a class="code hl_class" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;Builder, <a class="code hl_class" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI,</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>                                      <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *AlignedAddr, <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Incr</a>,</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>                                      <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *Mask, <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *ShiftAmt,</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>                                      <a class="code hl_enumeration" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>  <a class="code hl_enumeration" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLowering::AtomicExpansionKind</a></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>  <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a9f599da93ccc12e05a0126cfdc57b885">shouldExpandAtomicCmpXchgInIR</a>(<a class="code hl_class" href="classllvm_1_1AtomicCmpXchgInst.html">AtomicCmpXchgInst</a> *CI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>  <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a56ca709f7f49818ffef3f5103a13a5a5">emitMaskedAtomicCmpXchgIntrinsic</a>(<a class="code hl_class" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;Builder,</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>                                          <a class="code hl_class" href="classllvm_1_1AtomicCmpXchgInst.html">AtomicCmpXchgInst</a> *CI,</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>                                          <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *AlignedAddr, <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CmpVal</a>,</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>                                          <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewVal</a>, <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *Mask,</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>                                          <a class="code hl_enumeration" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"></span> </div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">  /// Returns true if the target allows unaligned memory accesses of the</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">  /// specified type.</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a25b15d4dab177daed2dec054921b8455">allowsMisalignedMemoryAccesses</a>(</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>      <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> AddrSpace = 0, <a class="code hl_struct" href="structllvm_1_1Align.html">Align</a> Alignment = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a>(1),</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>      <a class="code hl_enumeration" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags = <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>,</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>      <span class="keywordtype">bool</span> *<a class="code hl_enumvalue" href="namespacellvm.html#aeb972c5d0d42f541313381096ba83b4cae16b5b7f26f54214445cbe38d72c2828">Fast</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a90f28ce7f717e1f53e33853ff998c309">splitValueIntoRegisterParts</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>                                   <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> *Parts,</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>                                   <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumParts</a>, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PartVT</a>,</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>                                   <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;CallingConv::ID&gt;</a> CC) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span> </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>  <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a965e0f0b4ebea8b332325d91f5f3de4f">joinRegisterPartsIntoValue</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> *Parts, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumParts</a>,</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>                             <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PartVT</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValueVT</a>,</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>                             <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;CallingConv::ID&gt;</a> CC) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span> </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  <span class="keyword">static</span> <a class="code hl_enumeration" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#ac27709ca33b27034fb25d6fb83cb5fb1">getLMUL</a>(<a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT);</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a969970caf142445c61662ad087a95c08">getRegClassIDForLMUL</a>(<a class="code hl_enumeration" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LMul</a>);</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a098a8c811988d099304cefe6b99485f3">getSubregIndexByMVT</a>(<a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT, <span class="keywordtype">unsigned</span> Index);</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a78d9c499deb0a2aadbf8e7ed5e717a8e">getRegClassIDForVecVT</a>(<a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT);</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  <span class="keyword">static</span> std::pair&lt;unsigned, unsigned&gt;</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a01ee44fd979fc25e2afe3d23a2079494">decomposeSubvectorInsertExtractToSubRegs</a>(<a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VecVT, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubVecVT</a>,</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>                                           <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsertExtractIdx</a>,</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>                                           <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1RISCVRegisterInfo.html">RISCVRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a76f853961d86118eb25685e66816a46c">getContainerForFixedLengthVector</a>(<a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a5885f4b3e4932b89cdabdecad070be27">shouldRemoveExtendFromGSIndex</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span> </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a7dc78ebcf96cf613453addde9269d76a">isLegalElementTypeForRVV</a>(<a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *ScalarTy) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span> </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a0b23f096c92f38f9001ae3ea9ddc8dde">shouldConvertFpToSat</a>(<span class="keywordtype">unsigned</span> Op, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FPVT</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#aa548680d5f91d342af11f342efd17d58">BuildSDIVPow2</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;Divisor, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>                        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;SDNode *&gt;</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Created</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span> </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a64f329924a93b193a9c728cd90f581cf">getJumpTableEncoding</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span> </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCExpr.html">MCExpr</a> *<a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a3857be1416dafbc76e2e00df1cb1fc74">LowerCustomJumpTableEntry</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineJumpTableInfo.html">MachineJumpTableInfo</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MJTI</a>,</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>                                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>                                          <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">uid</a>,</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>                                          <a class="code hl_class" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span> </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">  /// RISCVCCAssignFn - This target-specific function extends the default</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment">  /// CCValAssign with additional information used to lower RISC-V calling</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment">  /// conventions.</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment"></span>  <span class="keyword">typedef</span> <span class="keywordtype">bool</span> RISCVCCAssignFn(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_enumeration" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9">RISCVABI::ABI</a>,</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>                               <span class="keywordtype">unsigned</span> ValNo, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> ValVT, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> LocVT,</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>                               <a class="code hl_enumeration" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> LocInfo,</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>                               <a class="code hl_struct" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArgFlags</a>, <a class="code hl_class" href="classllvm_1_1CCState.html">CCState</a> &amp;State,</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>                               <span class="keywordtype">bool</span> IsFixed, <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsRet</a>, <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *OrigTy,</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVTargetLowering.html">RISCVTargetLowering</a> &amp;TLI,</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>                               <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;unsigned&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FirstMaskArgument</a>);</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span> </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>  <span class="keywordtype">void</span> analyzeInputArgs(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_class" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins, <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsRet</a>,</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>                        RISCVCCAssignFn Fn) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>  <span class="keywordtype">void</span> analyzeOutputArgs(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_class" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>                         <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsRet</a>, CallLoweringInfo *CLI,</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>                         RISCVCCAssignFn Fn) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span> </div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getStaticTLSAddr(<a class="code hl_class" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>                           <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseGOT</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getDynamicTLSAddr(<a class="code hl_class" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span> </div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerGlobalAddress(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerBlockAddress(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerConstantPool(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerJumpTable(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerGlobalTLSAddress(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerSELECT(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerBRCOND(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerVASTART(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerFRAMEADDR(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerRETURNADDR(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerShiftLeftParts(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerShiftRightParts(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSRA</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerSPLAT_VECTOR_PARTS(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorMaskSplat(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorMaskExt(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>                             int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtTrueVal</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorMaskTrunc(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerINSERT_VECTOR_ELT(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerEXTRACT_VECTOR_ELT(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_WO_CHAIN(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_W_CHAIN(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_VOID(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerVPREDUCE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerVECREDUCE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorMaskVecReduction(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>                                      <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVP</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerFPVECREDUCE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerINSERT_SUBVECTOR(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerEXTRACT_SUBVECTOR(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerSTEP_VECTOR(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerVECTOR_REVERSE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerABS(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerMaskedLoad(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerMaskedStore(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerFixedLengthVectorFCOPYSIGNToRVV(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>                                               <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerMaskedGather(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerMaskedScatter(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerFixedLengthVectorLoadToRVV(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerFixedLengthVectorStoreToRVV(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerFixedLengthVectorSetccToRVV(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerFixedLengthVectorLogicOpToRVV(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>                                             <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskOpc</a>,</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>                                             <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecOpc</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerFixedLengthVectorShiftToRVV(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerFixedLengthVectorSelectToRVV(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>                                            <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerToScalableOp(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOpc</a>,</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>                            <span class="keywordtype">bool</span> HasMask = <span class="keyword">true</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerVPOp(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RISCVISDOpc</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerLogicVPOp(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskOpc</a>,</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>                         <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecOpc</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerFixedLengthVectorExtendToRVV(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>                                            <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtendOpc</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerGET_ROUNDING(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerSET_ROUNDING(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span> </div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> expandUnalignedRVVLoad(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> expandUnalignedRVVStore(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span> </div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  <span class="keywordtype">bool</span> isEligibleForTailCallOptimization(</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>      <a class="code hl_class" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo, CallLoweringInfo &amp;CLI, <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;CCValAssign, 16&gt;</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArgLocs</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment"></span> </div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment">  /// Generate error diagnostics if any register used by CC has been marked</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment">  /// reserved.</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment"></span>  <span class="keywordtype">void</span> validateCCReservedRegs(</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt;std::pair&lt;llvm::Register, llvm::SDValue&gt;&gt; &amp;Regs,</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>      <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span> </div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>  <span class="keywordtype">bool</span> useRVVForFixedLengthVectorVT(<a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span> </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>  <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> getVPExplicitVectorLengthTy() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment"></span> </div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment">  /// RVV code generation for fixed length vectors does not lower all</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment">  /// BUILD_VECTORs. This makes BUILD_VECTOR legalisation a source of stores to</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment">  /// merge. However, merging them creates a BUILD_VECTOR that is just as</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">  /// illegal as the original, thus leading to an infinite legalisation loop.</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">  /// NOTE: Once BUILD_VECTOR can be custom lowered for all legal vector types,</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">  /// this override can be removed.</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment"></span>  <span class="keywordtype">bool</span> mergeStoresAfterLegalization(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment"></span> </div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment">  /// Disable normalizing</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment">  /// select(N0&amp;N1, X, Y) =&gt; select(N0, select(N1, X, Y), Y) and</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment">  /// select(N0|N1, X, Y) =&gt; select(N0, select(N1, X, Y, Y))</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment">  /// RISCV doesn&#39;t have flags so it&#39;s better to perform the and/or in a GPR.</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment"></span>  <span class="keywordtype">bool</span> shouldNormalizeToSelectSequence(<a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>  };</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>};</div>
</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span> </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="keyword">namespace </span>RISCV {</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment">// We use 64 bits as the known part in the scalable vector types.</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#ad53ed145f88b1e1c966ff68df9029e7f">  671</a></span><span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm_1_1RISCV.html#ad53ed145f88b1e1c966ff68df9029e7f">RVVBitsPerBlock</a> = 64;</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>} <span class="comment">// namespace RISCV</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span> </div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="keyword">namespace </span>RISCVVIntrinsicsTable {</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span> </div>
<div class="foldopen" id="foldopen00676" data-start="{" data-end="};">
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html">  676</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html">RISCVVIntrinsicInfo</a> {</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#ab36e28bf900b3db6c970dd12833b98f5">  677</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#ab36e28bf900b3db6c970dd12833b98f5">IntrinsicID</a>;</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a42da3ebd306ba50e8facfa8be55b529d">  678</a></span>  uint8_t <a class="code hl_variable" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a42da3ebd306ba50e8facfa8be55b529d">SplatOperand</a>;</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a2a3e6a289a2436d38dcb9f129c101e8b">  679</a></span>  uint8_t <a class="code hl_variable" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a2a3e6a289a2436d38dcb9f129c101e8b">VLOperand</a>;</div>
<div class="foldopen" id="foldopen00680" data-start="{" data-end="}">
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#ae44cc249af5ee2ed3fe406ee6f5e10b4">  680</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#ae44cc249af5ee2ed3fe406ee6f5e10b4">hasSplatOperand</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>    <span class="comment">// 0xF is not valid. See NoSplatOperand in IntrinsicsRISCV.td.</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a42da3ebd306ba50e8facfa8be55b529d">SplatOperand</a> != 0xF;</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>  }</div>
</div>
<div class="foldopen" id="foldopen00684" data-start="{" data-end="}">
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a68314f8cfdd31ab857a970a1462ebf95">  684</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a68314f8cfdd31ab857a970a1462ebf95">hasVLOperand</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>    <span class="comment">// 0x1F is not valid. See NoVLOperand in IntrinsicsRISCV.td.</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a2a3e6a289a2436d38dcb9f129c101e8b">VLOperand</a> != 0x1F;</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>  }</div>
</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>};</div>
</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span> </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="keyword">using namespace </span>RISCV;</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span> </div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="RISCVISelLowering_8h.html#a9c00103376818567afe90dfdd200b0ab">  692</a></span><span class="preprocessor">#define GET_RISCVVIntrinsicsTable_DECL</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="preprocessor">#include &quot;RISCVGenSearchableTables.inc&quot;</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span> </div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>} <span class="comment">// end namespace RISCVVIntrinsicsTable</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span> </div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span> </div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aAliasAnalysis_8cpp_html_a7e344cff0feadf0b02223fee63cc7475"><div class="ttname"><a href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a></div><div class="ttdeci">Function Alias Analysis Results</div><div class="ttdef"><b>Definition</b> <a href="AliasAnalysis_8cpp_source.html#l00849">AliasAnalysis.cpp:849</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a694d9607a781d330039787de0726acc0"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a></div><div class="ttdeci">static GCRegistry::Add&lt; ShadowStackGC &gt; C(&quot;shadow-stack&quot;, &quot;Very portable GC for uncooperative code generators&quot;)</div></div>
<div class="ttc" id="aCallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a043cdaf7b89aaeeb127be5d93411637f"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a></div><div class="ttdeci">uint64_t Align</div><div class="ttdef"><b>Definition</b> <a href="ELFObjHandler_8cpp_source.html#l00082">ELFObjHandler.cpp:82</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition</b> <a href="IRTranslator_8cpp_source.html#l00105">IRTranslator.cpp:105</a></div></div>
<div class="ttc" id="aLVLGen_8cpp_html_a0a198e38a5def54ba58bebc655eda8e7"><div class="ttname"><a href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a></div><div class="ttdeci">#define RegName(no)</div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMSP430Disassembler_8cpp_html_abf132b4ad93f3557cd3956577592ba68"><div class="ttname"><a href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdef"><b>Definition</b> <a href="MSP430Disassembler_8cpp_source.html#l00142">MSP430Disassembler.cpp:142</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition</b> <a href="MachineSink_8cpp_source.html#l01576">MachineSink.cpp:1576</a></div></div>
<div class="ttc" id="aOcamlGCPrinter_8cpp_html_a93c84752b140ee7b31646fc34cfa0dc2"><div class="ttname"><a href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; OcamlGCMetadataPrinter &gt; Y(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible collector&quot;)</div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_ab76052bb166c65901edb603a3e1f03ab"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a></div><div class="ttdeci">const char LLVMTargetMachineRef TM</div><div class="ttdef"><b>Definition</b> <a href="PassBuilderBindings_8cpp_source.html#l00047">PassBuilderBindings.cpp:47</a></div></div>
<div class="ttc" id="aRISCV_8h_html"><div class="ttname"><a href="RISCV_8h.html">RISCV.h</a></div></div>
<div class="ttc" id="aSelectionDAG_8h_html"><div class="ttname"><a href="SelectionDAG_8h.html">SelectionDAG.h</a></div></div>
<div class="ttc" id="aTargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div><div class="ttdoc">This file describes how to lower LLVM code to machine code.</div></div>
<div class="ttc" id="aclassNode_html"><div class="ttname"><a href="classNode.html">Node</a></div><div class="ttdef"><b>Definition</b> <a href="ItaniumDemangle_8h_source.html#l00238">ItaniumDemangle.h:238</a></div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition</b> <a href="APFloat_8h_source.html#l00700">APFloat.h:700</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition</b> <a href="APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1AtomicCmpXchgInst_html"><div class="ttname"><a href="classllvm_1_1AtomicCmpXchgInst.html">llvm::AtomicCmpXchgInst</a></div><div class="ttdoc">An instruction that atomically checks whether a specified value is in a memory location,...</div><div class="ttdef"><b>Definition</b> <a href="Instructions_8h_source.html#l00523">Instructions.h:523</a></div></div>
<div class="ttc" id="aclassllvm_1_1AtomicRMWInst_html"><div class="ttname"><a href="classllvm_1_1AtomicRMWInst.html">llvm::AtomicRMWInst</a></div><div class="ttdoc">an instruction that atomically reads a memory location, combines it with another value,...</div><div class="ttdef"><b>Definition</b> <a href="Instructions_8h_source.html#l00728">Instructions.h:728</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdoc">CCState - This class holds information needed while lowering arguments and return values.</div><div class="ttdef"><b>Definition</b> <a href="CallingConvLower_8h_source.html#l00191">CallingConvLower.h:191</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">llvm::CCValAssign::LocInfo</a></div><div class="ttdeci">LocInfo</div><div class="ttdef"><b>Definition</b> <a href="CallingConvLower_8h_source.html#l00035">CallingConvLower.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallInst_html"><div class="ttname"><a href="classllvm_1_1CallInst.html">llvm::CallInst</a></div><div class="ttdoc">This class represents a function call, abstracting a target machine's calling convention.</div><div class="ttdef"><b>Definition</b> <a href="Instructions_8h_source.html#l01475">Instructions.h:1475</a></div></div>
<div class="ttc" id="aclassllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">This is an important base class in LLVM.</div><div class="ttdef"><b>Definition</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it.</div><div class="ttdef"><b>Definition</b> <a href="DataLayout_8h_source.html#l00113">DataLayout.h:113</a></div></div>
<div class="ttc" id="aclassllvm_1_1DemandedBits_html"><div class="ttname"><a href="classllvm_1_1DemandedBits.html">llvm::DemandedBits</a></div><div class="ttdef"><b>Definition</b> <a href="DemandedBits_8h_source.html#l00040">DemandedBits.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_a548cfb9440f36ba67fc5566b8e967fc6"><div class="ttname"><a href="classllvm_1_1Function.html#a548cfb9440f36ba67fc5566b8e967fc6">llvm::Function::hasMinSize</a></div><div class="ttdeci">bool hasMinSize() const</div><div class="ttdoc">Optimize this function for minimum size (-Oz).</div><div class="ttdef"><b>Definition</b> <a href="Function_8h_source.html#l00658">Function.h:658</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html">llvm::GlobalAddressSDNode</a></div><div class="ttdef"><b>Definition</b> <a href="SelectionDAGNodes_8h_source.html#l01718">SelectionDAGNodes.h:1718</a></div></div>
<div class="ttc" id="aclassllvm_1_1IRBuilderBase_html"><div class="ttname"><a href="classllvm_1_1IRBuilderBase.html">llvm::IRBuilderBase</a></div><div class="ttdoc">Common base class shared among various IRBuilders.</div><div class="ttdef"><b>Definition</b> <a href="IRBuilder_8h_source.html#l00094">IRBuilder.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition</b> <a href="IR_2Instruction_8h_source.html#l00043">Instruction.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context.</div><div class="ttdef"><b>Definition</b> <a href="LLVMContext_8h_source.html#l00067">LLVMContext.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects.</div><div class="ttdef"><b>Definition</b> <a href="MCContext_8h_source.html#l00072">MCContext.h:72</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCExpr_html"><div class="ttname"><a href="classllvm_1_1MCExpr.html">llvm::MCExpr</a></div><div class="ttdoc">Base class for the full range of assembler expressions which are needed for parsing.</div><div class="ttdef"><b>Definition</b> <a href="MCExpr_8h_source.html#l00035">MCExpr.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type.</div><div class="ttdef"><b>Definition</b> <a href="MachineValueType_8h_source.html#l00031">MachineValueType.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00095">MachineBasicBlock.h:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00241">MachineFunction.h:241</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a977ddce262de45c645be23d951066351"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">Function &amp; getFunction()</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00607">MachineFunction.h:607</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineJumpTableInfo_html"><div class="ttname"><a href="classllvm_1_1MachineJumpTableInfo.html">llvm::MachineJumpTableInfo</a></div><div class="ttdef"><b>Definition</b> <a href="MachineJumpTableInfo_8h_source.html#l00042">MachineJumpTableInfo.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">llvm::MachineMemOperand::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdoc">Flags values. These may be or'd together.</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00131">MachineMemOperand.h:131</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">llvm::MachineMemOperand::MONone</a></div><div class="ttdeci">@ MONone</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00133">MachineMemOperand.h:133</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html">llvm::RISCVSubtarget</a></div><div class="ttdef"><b>Definition</b> <a href="RISCVSubtarget_8h_source.html#l00035">RISCVSubtarget.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html">llvm::RISCVTargetLowering</a></div><div class="ttdef"><b>Definition</b> <a href="#l00315">RISCVISelLowering.h:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a01ee44fd979fc25e2afe3d23a2079494"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a01ee44fd979fc25e2afe3d23a2079494">llvm::RISCVTargetLowering::decomposeSubvectorInsertExtractToSubRegs</a></div><div class="ttdeci">static std::pair&lt; unsigned, unsigned &gt; decomposeSubvectorInsertExtractToSubRegs(MVT VecVT, MVT SubVecVT, unsigned InsertExtractIdx, const RISCVRegisterInfo *TRI)</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01502">RISCVISelLowering.cpp:1502</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a098a8c811988d099304cefe6b99485f3"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a098a8c811988d099304cefe6b99485f3">llvm::RISCVTargetLowering::getSubregIndexByMVT</a></div><div class="ttdeci">static unsigned getSubregIndexByMVT(MVT VT, unsigned Index)</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01467">RISCVISelLowering.cpp:1467</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a0b23f096c92f38f9001ae3ea9ddc8dde"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a0b23f096c92f38f9001ae3ea9ddc8dde">llvm::RISCVTargetLowering::shouldConvertFpToSat</a></div><div class="ttdeci">bool shouldConvertFpToSat(unsigned Op, EVT FPVT, EVT VT) const override</div><div class="ttdoc">Should we generate fp_to_si_sat and fp_to_ui_sat from type FPVT to type VT from min(max(fptoi)) satur...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10706">RISCVISelLowering.cpp:10706</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a0d60348549dcf6d99b7c79f9f79c8259"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a0d60348549dcf6d99b7c79f9f79c8259">llvm::RISCVTargetLowering::isCheapToSpeculateCtlz</a></div><div class="ttdeci">bool isCheapToSpeculateCtlz() const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic ctlz.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01232">RISCVISelLowering.cpp:1232</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a0f81f3d8473cc658ced8fa88b457ee9b"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a0f81f3d8473cc658ced8fa88b457ee9b">llvm::RISCVTargetLowering::shouldSinkOperands</a></div><div class="ttdeci">bool shouldSinkOperands(Instruction *I, SmallVectorImpl&lt; Use * &gt; &amp;Ops) const override</div><div class="ttdoc">Check if sinking I's operands to I's basic block is profitable, because the operands can be folded in...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01251">RISCVISelLowering.cpp:1251</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a141bf09f97adbbe9f512fb1141f37090"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a141bf09f97adbbe9f512fb1141f37090">llvm::RISCVTargetLowering::LowerReturn</a></div><div class="ttdeci">SDValue LowerReturn(SDValue Chain, CallingConv::ID CallConv, bool IsVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, const SDLoc &amp;DL, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This hook must be implemented to lower outgoing return values, described by the Outs array,...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l09988">RISCVISelLowering.cpp:9988</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a1792df67b13d6b67b17fd957b8f6ac03"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a1792df67b13d6b67b17fd957b8f6ac03">llvm::RISCVTargetLowering::mayBeEmittedAsTailCall</a></div><div class="ttdeci">bool mayBeEmittedAsTailCall(const CallInst *CI) const override</div><div class="ttdoc">Return true if the target may be able emit the call instruction as a tail call.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10100">RISCVISelLowering.cpp:10100</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a190dd3c890042807e4008b5bdd04927a"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a190dd3c890042807e4008b5bdd04927a">llvm::RISCVTargetLowering::RISCVTargetLowering</a></div><div class="ttdeci">RISCVTargetLowering(const TargetMachine &amp;TM, const RISCVSubtarget &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l00048">RISCVISelLowering.cpp:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a1a47bf5e934d1f1a3b4b0d9e4495e586"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a1a47bf5e934d1f1a3b4b0d9e4495e586">llvm::RISCVTargetLowering::EmitInstrWithCustomInserter</a></div><div class="ttdeci">MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr &amp;MI, MachineBasicBlock *BB) const override</div><div class="ttdoc">This method should be implemented by targets that mark instructions with the 'usesCustomInserter' fla...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l08692">RISCVISelLowering.cpp:8692</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a1ae1ac7546aa1a294490648d657826ae"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a1ae1ac7546aa1a294490648d657826ae">llvm::RISCVTargetLowering::emitLeadingFence</a></div><div class="ttdeci">Instruction * emitLeadingFence(IRBuilderBase &amp;Builder, Instruction *Inst, AtomicOrdering Ord) const override</div><div class="ttdoc">Inserts in the IR a target-specific intrinsic specifying a fence.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10545">RISCVISelLowering.cpp:10545</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a1d590593e9eadfde5ec29a7754a64350"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a1d590593e9eadfde5ec29a7754a64350">llvm::RISCVTargetLowering::getExtendForAtomicOps</a></div><div class="ttdeci">ISD::NodeType getExtendForAtomicOps() const override</div><div class="ttdoc">Returns how the platform's atomic operations are extended (ZERO_EXTEND, SIGN_EXTEND,...</div><div class="ttdef"><b>Definition</b> <a href="#l00428">RISCVISelLowering.h:428</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a1daa5bda35eacba5b0b1d532bcf0327f"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a1daa5bda35eacba5b0b1d532bcf0327f">llvm::RISCVTargetLowering::isTruncateFree</a></div><div class="ttdeci">bool isTruncateFree(Type *SrcTy, Type *DstTy) const override</div><div class="ttdoc">Return true if it's free to truncate a value of type FromTy to type ToTy.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01192">RISCVISelLowering.cpp:1192</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a1ef715861d103a230d685a62ef2c09a3"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a1ef715861d103a230d685a62ef2c09a3">llvm::RISCVTargetLowering::getInlineAsmMemConstraint</a></div><div class="ttdeci">unsigned getInlineAsmMemConstraint(StringRef ConstraintCode) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10484">RISCVISelLowering.cpp:10484</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a241b3032c605e4faafb173c3adf15105"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a241b3032c605e4faafb173c3adf15105">llvm::RISCVTargetLowering::emitMaskedAtomicRMWIntrinsic</a></div><div class="ttdeci">Value * emitMaskedAtomicRMWIntrinsic(IRBuilderBase &amp;Builder, AtomicRMWInst *AI, Value *AlignedAddr, Value *Incr, Value *Mask, Value *ShiftAmt, AtomicOrdering Ord) const override</div><div class="ttdoc">Perform a masked atomicrmw using a target-specific intrinsic.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10628">RISCVISelLowering.cpp:10628</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a25b15d4dab177daed2dec054921b8455"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a25b15d4dab177daed2dec054921b8455">llvm::RISCVTargetLowering::allowsMisalignedMemoryAccesses</a></div><div class="ttdeci">bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AddrSpace=0, Align Alignment=Align(1), MachineMemOperand::Flags Flags=MachineMemOperand::MONone, bool *Fast=nullptr) const override</div><div class="ttdoc">Returns true if the target allows unaligned memory accesses of the specified type.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10849">RISCVISelLowering.cpp:10849</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a29fa87ca4961b20ec1794f1cc8b06aed"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a29fa87ca4961b20ec1794f1cc8b06aed">llvm::RISCVTargetLowering::getSubtarget</a></div><div class="ttdeci">const RISCVSubtarget &amp; getSubtarget() const</div><div class="ttdef"><b>Definition</b> <a href="#l00322">RISCVISelLowering.h:322</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a2d89f95e0a2a13c2a42e9ef5805e6e11"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a2d89f95e0a2a13c2a42e9ef5805e6e11">llvm::RISCVTargetLowering::PerformDAGCombine</a></div><div class="ttdeci">SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const override</div><div class="ttdoc">This method will be invoked for all target nodes and for any target-independent nodes that the target...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l07579">RISCVISelLowering.cpp:7579</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a2debf575de4ff2120c93986cd0b46f20"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a2debf575de4ff2120c93986cd0b46f20">llvm::RISCVTargetLowering::computeKnownBitsForTargetNode</a></div><div class="ttdeci">void computeKnownBitsForTargetNode(const SDValue Op, KnownBits &amp;Known, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth) const override</div><div class="ttdoc">Determine which of the bits specified in Mask are known to be either zero or one and return them in t...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l08210">RISCVISelLowering.cpp:8210</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a3074f2bd0509ebc050667fbec6c4471b"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a3074f2bd0509ebc050667fbec6c4471b">llvm::RISCVTargetLowering::getTargetNodeName</a></div><div class="ttdeci">const char * getTargetNodeName(unsigned Opcode) const override</div><div class="ttdoc">This method returns the name of a target specific DAG node.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10104">RISCVISelLowering.cpp:10104</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a3290fe689aeeee1bcd394003549f2388"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a3290fe689aeeee1bcd394003549f2388">llvm::RISCVTargetLowering::shouldExtendTypeInLibCall</a></div><div class="ttdeci">bool shouldExtendTypeInLibCall(EVT Type) const override</div><div class="ttdoc">Returns true if arguments should be extended in lib calls.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10772">RISCVISelLowering.cpp:10772</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a329119aee0ed5977b813164639d4fc41"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a329119aee0ed5977b813164639d4fc41">llvm::RISCVTargetLowering::isLegalAddImmediate</a></div><div class="ttdeci">bool isLegalAddImmediate(int64_t Imm) const override</div><div class="ttdoc">Return true if the specified immediate is legal add immediate, that is the target has add instruction...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01185">RISCVISelLowering.cpp:1185</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a3857be1416dafbc76e2e00df1cb1fc74"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a3857be1416dafbc76e2e00df1cb1fc74">llvm::RISCVTargetLowering::LowerCustomJumpTableEntry</a></div><div class="ttdeci">const MCExpr * LowerCustomJumpTableEntry(const MachineJumpTableInfo *MJTI, const MachineBasicBlock *MBB, unsigned uid, MCContext &amp;Ctx) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10733">RISCVISelLowering.cpp:10733</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a39ed92e826ef5d0893f72b26fab78aa3"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a39ed92e826ef5d0893f72b26fab78aa3">llvm::RISCVTargetLowering::targetShrinkDemandedConstant</a></div><div class="ttdeci">bool targetShrinkDemandedConstant(SDValue Op, const APInt &amp;DemandedBits, const APInt &amp;DemandedElts, TargetLoweringOpt &amp;TLO) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l08110">RISCVISelLowering.cpp:8110</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a3e4bbf6aa948f914b0b53969d9cf092c"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a3e4bbf6aa948f914b0b53969d9cf092c">llvm::RISCVTargetLowering::shouldExpandBuildVectorWithShuffles</a></div><div class="ttdeci">bool shouldExpandBuildVectorWithShuffles(EVT VT, unsigned DefinedValues) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01745">RISCVISelLowering.cpp:1745</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a420f82fa738c4fbca7c71c3946afe67b"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a420f82fa738c4fbca7c71c3946afe67b">llvm::RISCVTargetLowering::getRegisterTypeForCallingConv</a></div><div class="ttdeci">MVT getRegisterTypeForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const override</div><div class="ttdoc">Return the register type for a given MVT, ensuring vectors are treated as a series of gpr sized integ...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01366">RISCVISelLowering.cpp:1366</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a4608dc92a33ef6d74921a28eaa20140d"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a4608dc92a33ef6d74921a28eaa20140d">llvm::RISCVTargetLowering::decomposeMulByConstant</a></div><div class="ttdeci">bool decomposeMulByConstant(LLVMContext &amp;Context, EVT VT, SDValue C) const override</div><div class="ttdoc">Return true if it is profitable to transform an integer multiplication-by-constant into simpler opera...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10789">RISCVISelLowering.cpp:10789</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a493000ba3c662fc283ecccf2392e4393"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a493000ba3c662fc283ecccf2392e4393">llvm::RISCVTargetLowering::isLegalAddressingMode</a></div><div class="ttdeci">bool isLegalAddressingMode(const DataLayout &amp;DL, const AddrMode &amp;AM, Type *Ty, unsigned AS, Instruction *I=nullptr) const override</div><div class="ttdoc">Return true if the addressing mode represented by AM is legal for this target, for a load/store of th...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01155">RISCVISelLowering.cpp:1155</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a49d50ba3cb52f8e5e6d34c6cec90a3e5"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a49d50ba3cb52f8e5e6d34c6cec90a3e5">llvm::RISCVTargetLowering::hasAndNotCompare</a></div><div class="ttdeci">bool hasAndNotCompare(SDValue Y) const override</div><div class="ttdoc">Return true if the target should transform: (X &amp; Y) == Y ---&gt; (~X &amp; Y) == 0 (X &amp; Y) !...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01236">RISCVISelLowering.cpp:1236</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a4bd73cc3f1ed5dbbd8dfb5f16db4fc13"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a4bd73cc3f1ed5dbbd8dfb5f16db4fc13">llvm::RISCVTargetLowering::hasBitPreservingFPLogic</a></div><div class="ttdeci">bool hasBitPreservingFPLogic(EVT VT) const override</div><div class="ttdoc">Return true if it is safe to transform an integer-domain bitwise operation into the equivalent floati...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01360">RISCVISelLowering.cpp:1360</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a4ddb41240e143ed9cd13e031b83b93d4"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a4ddb41240e143ed9cd13e031b83b93d4">llvm::RISCVTargetLowering::shouldExpandShift</a></div><div class="ttdeci">bool shouldExpandShift(SelectionDAG &amp;DAG, SDNode *N) const override</div><div class="ttdoc">Return true if SHIFT instructions should be expanded to SHIFT_PARTS instructions, and false if a libr...</div><div class="ttdef"><b>Definition</b> <a href="#l00436">RISCVISelLowering.h:436</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a4e7ef376ac747121a619872574f31f0c"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a4e7ef376ac747121a619872574f31f0c">llvm::RISCVTargetLowering::isMulAddWithConstProfitable</a></div><div class="ttdeci">bool isMulAddWithConstProfitable(const SDValue &amp;AddNode, const SDValue &amp;ConstNode) const override</div><div class="ttdoc">Return true if it may be profitable to transform (mul (add x, c1), c2) -&gt; (add (mul x,...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10826">RISCVISelLowering.cpp:10826</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a52376a753c8ddea8a93cc03bdecc4fcd"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a52376a753c8ddea8a93cc03bdecc4fcd">llvm::RISCVTargetLowering::isDesirableToCommuteWithShift</a></div><div class="ttdeci">bool isDesirableToCommuteWithShift(const SDNode *N, CombineLevel Level) const override</div><div class="ttdoc">Return true if it is profitable to move this shift by a constant amount though its operand,...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l08062">RISCVISelLowering.cpp:8062</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a56ca709f7f49818ffef3f5103a13a5a5"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a56ca709f7f49818ffef3f5103a13a5a5">llvm::RISCVTargetLowering::emitMaskedAtomicCmpXchgIntrinsic</a></div><div class="ttdeci">Value * emitMaskedAtomicCmpXchgIntrinsic(IRBuilderBase &amp;Builder, AtomicCmpXchgInst *CI, Value *AlignedAddr, Value *CmpVal, Value *NewVal, Value *Mask, AtomicOrdering Ord) const override</div><div class="ttdoc">Perform a masked cmpxchg using a target-specific intrinsic.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10680">RISCVISelLowering.cpp:10680</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a575fde9315284d194030bd1f0052d126"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a575fde9315284d194030bd1f0052d126">llvm::RISCVTargetLowering::isFPImmLegal</a></div><div class="ttdeci">bool isFPImmLegal(const APFloat &amp;Imm, EVT VT, bool ForCodeSize) const override</div><div class="ttdoc">Returns true if the target can instruction select the specified FP immediate natively.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01348">RISCVISelLowering.cpp:1348</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a5885f4b3e4932b89cdabdecad070be27"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a5885f4b3e4932b89cdabdecad070be27">llvm::RISCVTargetLowering::shouldRemoveExtendFromGSIndex</a></div><div class="ttdeci">bool shouldRemoveExtendFromGSIndex(EVT VT) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10702">RISCVISelLowering.cpp:10702</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a5d405c34f429a4a2743342880ba9166f"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a5d405c34f429a4a2743342880ba9166f">llvm::RISCVTargetLowering::convertSelectOfConstantsToMath</a></div><div class="ttdeci">bool convertSelectOfConstantsToMath(EVT VT) const override</div><div class="ttdoc">Return true if a select of constants (select Cond, C1, C2) should be transformed into simple math ops...</div><div class="ttdef"><b>Definition</b> <a href="#l00415">RISCVISelLowering.h:415</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a64f329924a93b193a9c728cd90f581cf"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a64f329924a93b193a9c728cd90f581cf">llvm::RISCVTargetLowering::getJumpTableEncoding</a></div><div class="ttdeci">unsigned getJumpTableEncoding() const override</div><div class="ttdoc">Return the entry encoding for a jump table in the current function.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10723">RISCVISelLowering.cpp:10723</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a6cf51cce9a6839a2849aeadcc0312d31"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a6cf51cce9a6839a2849aeadcc0312d31">llvm::RISCVTargetLowering::getSetCCResultType</a></div><div class="ttdeci">EVT getSetCCResultType(const DataLayout &amp;DL, LLVMContext &amp;Context, EVT VT) const override</div><div class="ttdoc">Return the ValueType of the result of SETCC operations.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01093">RISCVISelLowering.cpp:1093</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a6dd9dbca267f8658bbdf9c9b388440c0"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a6dd9dbca267f8658bbdf9c9b388440c0">llvm::RISCVTargetLowering::getAddr</a></div><div class="ttdeci">SDValue getAddr(NodeTy *N, SelectionDAG &amp;DAG, bool IsLocal=true) const</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l03554">RISCVISelLowering.cpp:3554</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a73c00997fdff9ed032df8ba7d094669d"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a73c00997fdff9ed032df8ba7d094669d">llvm::RISCVTargetLowering::CanLowerReturn</a></div><div class="ttdeci">bool CanLowerReturn(CallingConv::ID CallConv, MachineFunction &amp;MF, bool IsVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, LLVMContext &amp;Context) const override</div><div class="ttdoc">This hook should be implemented to check whether the return values described by the Outs array can fi...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l09965">RISCVISelLowering.cpp:9965</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a761aff074638e887486d1f4e268af59b"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a761aff074638e887486d1f4e268af59b">llvm::RISCVTargetLowering::ComputeNumSignBitsForTargetNode</a></div><div class="ttdeci">unsigned ComputeNumSignBitsForTargetNode(SDValue Op, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth) const override</div><div class="ttdoc">This method can be implemented by targets that want to expose additional information about sign bits ...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l08320">RISCVISelLowering.cpp:8320</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a76f853961d86118eb25685e66816a46c"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a76f853961d86118eb25685e66816a46c">llvm::RISCVTargetLowering::getContainerForFixedLengthVector</a></div><div class="ttdeci">MVT getContainerForFixedLengthVector(MVT VT) const</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01685">RISCVISelLowering.cpp:1685</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a78d9c499deb0a2aadbf8e7ed5e717a8e"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a78d9c499deb0a2aadbf8e7ed5e717a8e">llvm::RISCVTargetLowering::getRegClassIDForVecVT</a></div><div class="ttdeci">static unsigned getRegClassIDForVecVT(MVT VT)</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01490">RISCVISelLowering.cpp:1490</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a795d1a319e392883fc3a85c106126080"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a795d1a319e392883fc3a85c106126080">llvm::RISCVTargetLowering::getExceptionPointerRegister</a></div><div class="ttdeci">Register getExceptionPointerRegister(const Constant *PersonalityFn) const override</div><div class="ttdoc">If a physical register, this returns the register that receives the exception address on entry to an ...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10762">RISCVISelLowering.cpp:10762</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a7a07b54d60a81306d5f8c4f12fe8d0cb"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a7a07b54d60a81306d5f8c4f12fe8d0cb">llvm::RISCVTargetLowering::shouldExpandAtomicRMWInIR</a></div><div class="ttdeci">TargetLowering::AtomicExpansionKind shouldExpandAtomicRMWInIR(AtomicRMWInst *AI) const override</div><div class="ttdoc">Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10564">RISCVISelLowering.cpp:10564</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a7ade77bdee8e8fe0f6694d0ef8fda0ad"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a7ade77bdee8e8fe0f6694d0ef8fda0ad">llvm::RISCVTargetLowering::getRegForInlineAsmConstraint</a></div><div class="ttdeci">std::pair&lt; unsigned, const TargetRegisterClass * &gt; getRegForInlineAsmConstraint(const TargetRegisterInfo *TRI, StringRef Constraint, MVT VT) const override</div><div class="ttdoc">Given a physical register constraint (e.g.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10285">RISCVISelLowering.cpp:10285</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a7dc78ebcf96cf613453addde9269d76a"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a7dc78ebcf96cf613453addde9269d76a">llvm::RISCVTargetLowering::isLegalElementTypeForRVV</a></div><div class="ttdeci">bool isLegalElementTypeForRVV(Type *ScalarTy) const</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01539">RISCVISelLowering.cpp:1539</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a8c03ac21b9348135d67887e1246f2845"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a8c03ac21b9348135d67887e1246f2845">llvm::RISCVTargetLowering::getRegisterByName</a></div><div class="ttdeci">Register getRegisterByName(const char *RegName, LLT VT, const MachineFunction &amp;MF) const override</div><div class="ttdoc">Returns the register with the specified architectural or ABI name.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l11022">RISCVISelLowering.cpp:11022</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a90f28ce7f717e1f53e33853ff998c309"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a90f28ce7f717e1f53e33853ff998c309">llvm::RISCVTargetLowering::splitValueIntoRegisterParts</a></div><div class="ttdeci">bool splitValueIntoRegisterParts(SelectionDAG &amp;DAG, const SDLoc &amp;DL, SDValue Val, SDValue *Parts, unsigned NumParts, MVT PartVT, Optional&lt; CallingConv::ID &gt; CC) const override</div><div class="ttdoc">Target-specific splitting of values into parts that fit a register storing a legal type.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10865">RISCVISelLowering.cpp:10865</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a93d553082403c1d952f2e3c7d9d41926"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a93d553082403c1d952f2e3c7d9d41926">llvm::RISCVTargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This callback is invoked for operations that are unsupported by the target, which are registered to u...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l02871">RISCVISelLowering.cpp:2871</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a965e0f0b4ebea8b332325d91f5f3de4f"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a965e0f0b4ebea8b332325d91f5f3de4f">llvm::RISCVTargetLowering::joinRegisterPartsIntoValue</a></div><div class="ttdeci">SDValue joinRegisterPartsIntoValue(SelectionDAG &amp;DAG, const SDLoc &amp;DL, const SDValue *Parts, unsigned NumParts, MVT PartVT, EVT ValueVT, Optional&lt; CallingConv::ID &gt; CC) const override</div><div class="ttdoc">Target-specific combining of register parts into its original value.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10919">RISCVISelLowering.cpp:10919</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a969970caf142445c61662ad087a95c08"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a969970caf142445c61662ad087a95c08">llvm::RISCVTargetLowering::getRegClassIDForLMUL</a></div><div class="ttdeci">static unsigned getRegClassIDForLMUL(RISCVII::VLMUL LMul)</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01449">RISCVISelLowering.cpp:1449</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a992c628616bc08a3d4608db389389cf4"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a992c628616bc08a3d4608db389389cf4">llvm::RISCVTargetLowering::softPromoteHalfType</a></div><div class="ttdeci">bool softPromoteHalfType() const override</div><div class="ttdef"><b>Definition</b> <a href="#l00344">RISCVISelLowering.h:344</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a9ae8be871dd199c4ba70bd599afb181b"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a9ae8be871dd199c4ba70bd599afb181b">llvm::RISCVTargetLowering::isFMAFasterThanFMulAndFAdd</a></div><div class="ttdeci">bool isFMAFasterThanFMulAndFAdd(const MachineFunction &amp;MF, EVT VT) const override</div><div class="ttdoc">Return true if an FMA operation is faster than a pair of fmul and fadd instructions.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10741">RISCVISelLowering.cpp:10741</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a9d311886d3860eb5d46a42c34af8a676"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a9d311886d3860eb5d46a42c34af8a676">llvm::RISCVTargetLowering::isCheapToSpeculateCttz</a></div><div class="ttdeci">bool isCheapToSpeculateCttz() const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic cttz.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01228">RISCVISelLowering.cpp:1228</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a9f599da93ccc12e05a0126cfdc57b885"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a9f599da93ccc12e05a0126cfdc57b885">llvm::RISCVTargetLowering::shouldExpandAtomicCmpXchgInIR</a></div><div class="ttdeci">TargetLowering::AtomicExpansionKind shouldExpandAtomicCmpXchgInIR(AtomicCmpXchgInst *CI) const override</div><div class="ttdoc">Returns how the given atomic cmpxchg should be expanded by the IR-level AtomicExpand pass.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10672">RISCVISelLowering.cpp:10672</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aa1602560392150aec86a4a59740a125b"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aa1602560392150aec86a4a59740a125b">llvm::RISCVTargetLowering::shouldSignExtendTypeInLibCall</a></div><div class="ttdeci">bool shouldSignExtendTypeInLibCall(EVT Type, bool IsSigned) const override</div><div class="ttdoc">Returns true if arguments should be sign-extended in lib calls.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10782">RISCVISelLowering.cpp:10782</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aa24f483953cd0a16ecf41803d5094519"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aa24f483953cd0a16ecf41803d5094519">llvm::RISCVTargetLowering::getExceptionSelectorRegister</a></div><div class="ttdeci">Register getExceptionSelectorRegister(const Constant *PersonalityFn) const override</div><div class="ttdoc">If a physical register, this returns the register that receives the exception typeid on entry to a la...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10767">RISCVISelLowering.cpp:10767</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aa268221b0c532cecb1b9675c614edac1"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aa268221b0c532cecb1b9675c614edac1">llvm::RISCVTargetLowering::convertSetCCLogicToBitwiseLogic</a></div><div class="ttdeci">bool convertSetCCLogicToBitwiseLogic(EVT VT) const override</div><div class="ttdoc">Use bitwise logic to make pairs of compares more efficient.</div><div class="ttdef"><b>Definition</b> <a href="#l00412">RISCVISelLowering.h:412</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aa448af56b2936496312c0fd41d4fedad"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aa448af56b2936496312c0fd41d4fedad">llvm::RISCVTargetLowering::getExtendForAtomicCmpSwapArg</a></div><div class="ttdeci">ISD::NodeType getExtendForAtomicCmpSwapArg() const override</div><div class="ttdoc">Returns how the platform's atomic compare and swap expects its comparison value to be extended (ZERO_...</div><div class="ttdef"><b>Definition</b> <a href="#l00432">RISCVISelLowering.h:432</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aa548680d5f91d342af11f342efd17d58"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aa548680d5f91d342af11f342efd17d58">llvm::RISCVTargetLowering::BuildSDIVPow2</a></div><div class="ttdeci">SDValue BuildSDIVPow2(SDNode *N, const APInt &amp;Divisor, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDNode * &gt; &amp;Created) const override</div><div class="ttdoc">Targets may override this function to provide custom SDIV lowering for power-of-2 denominators.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10965">RISCVISelLowering.cpp:10965</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aa9b79124bd53c05103a4c771b1b6a510"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aa9b79124bd53c05103a4c771b1b6a510">llvm::RISCVTargetLowering::AdjustInstrPostInstrSelection</a></div><div class="ttdeci">void AdjustInstrPostInstrSelection(MachineInstr &amp;MI, SDNode *Node) const override</div><div class="ttdoc">This method should be implemented by targets that mark instructions with the 'hasPostISelHook' flag.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l08725">RISCVISelLowering.cpp:8725</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aa9f61dd4cf5e9bdff7ab3e0ccd9b49e1"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aa9f61dd4cf5e9bdff7ab3e0ccd9b49e1">llvm::RISCVTargetLowering::isShuffleMaskLegal</a></div><div class="ttdeci">bool isShuffleMaskLegal(ArrayRef&lt; int &gt; M, EVT VT) const override</div><div class="ttdoc">Return true if the given shuffle mask can be codegen'd directly, or if it should be stack expanded.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01750">RISCVISelLowering.cpp:1750</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aad4bf0b3b5f450239eea7bb4beb78ec2"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aad4bf0b3b5f450239eea7bb4beb78ec2">llvm::RISCVTargetLowering::isLegalICmpImmediate</a></div><div class="ttdeci">bool isLegalICmpImmediate(int64_t Imm) const override</div><div class="ttdoc">Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructi...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01181">RISCVISelLowering.cpp:1181</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_abae2fc34bf7e289e53e0abf82feea144"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#abae2fc34bf7e289e53e0abf82feea144">llvm::RISCVTargetLowering::LowerFormalArguments</a></div><div class="ttdeci">SDValue LowerFormalArguments(SDValue Chain, CallingConv::ID CallConv, bool IsVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const SDLoc &amp;DL, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</div><div class="ttdoc">This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array,...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l09430">RISCVISelLowering.cpp:9430</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_abb4ac2d585a18a9b8db4ac7ffa41fc06"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#abb4ac2d585a18a9b8db4ac7ffa41fc06">llvm::RISCVTargetLowering::ReplaceNodeResults</a></div><div class="ttdeci">void ReplaceNodeResults(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This callback is invoked when a node result type is illegal for the target, and the operation was reg...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l06188">RISCVISelLowering.cpp:6188</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_abc0c3e45d7d6be3fd7f5038a7e9e16de"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#abc0c3e45d7d6be3fd7f5038a7e9e16de">llvm::RISCVTargetLowering::getTgtMemIntrinsic</a></div><div class="ttdeci">bool getTgtMemIntrinsic(IntrinsicInfo &amp;Info, const CallInst &amp;I, MachineFunction &amp;MF, unsigned Intrinsic) const override</div><div class="ttdoc">Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (tou...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01108">RISCVISelLowering.cpp:1108</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_ac27709ca33b27034fb25d6fb83cb5fb1"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#ac27709ca33b27034fb25d6fb83cb5fb1">llvm::RISCVTargetLowering::getLMUL</a></div><div class="ttdeci">static RISCVII::VLMUL getLMUL(MVT VT)</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01423">RISCVISelLowering.cpp:1423</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_ac3d6654267f6622c3b07624eb5ebef6b"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#ac3d6654267f6622c3b07624eb5ebef6b">llvm::RISCVTargetLowering::LowerAsmOperandForConstraint</a></div><div class="ttdeci">void LowerAsmOperandForConstraint(SDValue Op, std::string &amp;Constraint, std::vector&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Lower the specified operand into the Ops vector.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10498">RISCVISelLowering.cpp:10498</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_ac90f092910bb2bb7001ce031243e44a5"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#ac90f092910bb2bb7001ce031243e44a5">llvm::RISCVTargetLowering::emitTrailingFence</a></div><div class="ttdeci">Instruction * emitTrailingFence(IRBuilderBase &amp;Builder, Instruction *Inst, AtomicOrdering Ord) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10555">RISCVISelLowering.cpp:10555</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_ac96fc89e235bc26ba99ec0a89e240b54"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#ac96fc89e235bc26ba99ec0a89e240b54">llvm::RISCVTargetLowering::getNumRegistersForCallingConv</a></div><div class="ttdeci">unsigned getNumRegistersForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const override</div><div class="ttdoc">Return the number of registers for a given MVT, ensuring vectors are treated as a series of gpr sized...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01378">RISCVISelLowering.cpp:1378</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aca527d26f925265f5d193625eeb7bf0c"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aca527d26f925265f5d193625eeb7bf0c">llvm::RISCVTargetLowering::getConstraintType</a></div><div class="ttdeci">ConstraintType getConstraintType(StringRef Constraint) const override</div><div class="ttdoc">getConstraintType - Given a constraint letter, return the type of constraint it is for this target.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l10261">RISCVISelLowering.cpp:10261</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_acb0cc8e408b22de32fd6ce17ea481052"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#acb0cc8e408b22de32fd6ce17ea481052">llvm::RISCVTargetLowering::shouldConsiderGEPOffsetSplit</a></div><div class="ttdeci">bool shouldConsiderGEPOffsetSplit() const override</div><div class="ttdef"><b>Definition</b> <a href="#l00488">RISCVISelLowering.h:488</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_ae41f44ed1e2576d6274ea2ea65056089"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#ae41f44ed1e2576d6274ea2ea65056089">llvm::RISCVTargetLowering::shouldConvertConstantLoadToIntImm</a></div><div class="ttdeci">bool shouldConvertConstantLoadToIntImm(const APInt &amp;Imm, Type *Ty) const override</div><div class="ttdoc">Return true if it is beneficial to convert a load of a constant to just the constant itself.</div><div class="ttdef"><b>Definition</b> <a href="#l00483">RISCVISelLowering.h:483</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_ae7575cce492f2987db70732eafb6ea39"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#ae7575cce492f2987db70732eafb6ea39">llvm::RISCVTargetLowering::shouldInsertFencesForAtomic</a></div><div class="ttdeci">bool shouldInsertFencesForAtomic(const Instruction *I) const override</div><div class="ttdoc">Whether AtomicExpandPass should automatically insert fences and reduce ordering for this atomic.</div><div class="ttdef"><b>Definition</b> <a href="#l00417">RISCVISelLowering.h:417</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_af26aa4e5f1a77ea3525ca75f6ec63a1a"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#af26aa4e5f1a77ea3525ca75f6ec63a1a">llvm::RISCVTargetLowering::isSExtCheaperThanZExt</a></div><div class="ttdeci">bool isSExtCheaperThanZExt(EVT SrcVT, EVT DstVT) const override</div><div class="ttdoc">Return true if sign-extension from FromTy to ToTy is cheaper than zero-extension.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01224">RISCVISelLowering.cpp:1224</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_af635bdefb1b223548ffe30e04acd5487"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#af635bdefb1b223548ffe30e04acd5487">llvm::RISCVTargetLowering::LowerCall</a></div><div class="ttdeci">SDValue LowerCall(TargetLowering::CallLoweringInfo &amp;CLI, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</div><div class="ttdoc">This hook must be implemented to lower calls into the specified DAG.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l09665">RISCVISelLowering.cpp:9665</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_afb9e6641ac13027414901a6dbbd08a17"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#afb9e6641ac13027414901a6dbbd08a17">llvm::RISCVTargetLowering::isZExtFree</a></div><div class="ttdeci">bool isZExtFree(SDValue Val, EVT VT2) const override</div><div class="ttdoc">Return true if zero-extending the specific node Val to type VT2 is free (either because it's implicit...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01209">RISCVISelLowering.cpp:1209</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdoc">Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...</div><div class="ttdef"><b>Definition</b> <a href="SelectionDAGNodes_8h_source.html#l01086">SelectionDAGNodes.h:1086</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition</b> <a href="SelectionDAGNodes_8h_source.html#l00454">SelectionDAGNodes.h:454</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation.</div><div class="ttdef"><b>Definition</b> <a href="SelectionDAGNodes_8h_source.html#l00137">SelectionDAGNodes.h:137</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition</b> <a href="SelectionDAG_8h_source.html#l00216">SelectionDAG.h:216</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html_ac64ec73b0617befef1fb2eae78d12b5f"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ac64ec73b0617befef1fb2eae78d12b5f">llvm::SelectionDAG::getMachineFunction</a></div><div class="ttdeci">MachineFunction &amp; getMachineFunction() const</div><div class="ttdef"><b>Definition</b> <a href="SelectionDAG_8h_source.html#l00437">SelectionDAG.h:437</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition</b> <a href="SmallVector_8h_source.html#l00554">SmallVector.h:554</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition</b> <a href="StringRef_8h_source.html#l00058">StringRef.h:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_aba40628328a660c78a9d73cc209f5e84"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">llvm::TargetLoweringBase::AtomicExpansionKind</a></div><div class="ttdeci">AtomicExpansionKind</div><div class="ttdoc">Enum that specifies what an atomic load/AtomicRMWInst is expanded to, if at all.</div><div class="ttdef"><b>Definition</b> <a href="TargetLowering_8h_source.html#l00249">TargetLowering.h:249</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition</b> <a href="TargetLowering_8h_source.html#l03285">TargetLowering.h:3285</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdoc">Primary interface to the complete machine description for the target machine.</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Target_2TargetMachine_8h_source.html#l00080">TargetMachine.h:80</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00233">TargetRegisterInfo.h:233</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1ilist__node__impl_html"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html">llvm::ilist_node_impl</a></div><div class="ttdoc">Implementation for an ilist node.</div><div class="ttdef"><b>Definition</b> <a href="ilist__node_8h_source.html#l00040">ilist_node.h:40</a></div></div>
<div class="ttc" id="aclassunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">llvm::ISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdoc">ISD::NodeType enum - This enum defines the target-independent operators for a SelectionDAG.</div><div class="ttdef"><b>Definition</b> <a href="ISDOpcodes_8h_source.html#l00040">ISDOpcodes.h:40</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdeci">@ BUILTIN_OP_END</div><div class="ttdoc">BUILTIN_OP_END - This must be the last enum value in this list.</div><div class="ttdef"><b>Definition</b> <a href="ISDOpcodes_8h_source.html#l01254">ISDOpcodes.h:1253</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">llvm::ISD::SIGN_EXTEND</a></div><div class="ttdeci">@ SIGN_EXTEND</div><div class="ttdoc">Conversion operators.</div><div class="ttdef"><b>Definition</b> <a href="ISDOpcodes_8h_source.html#l00726">ISDOpcodes.h:726</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a492b8a748b427bf9338f626f438cf91c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">llvm::ISD::FIRST_TARGET_MEMORY_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_MEMORY_OPCODE</div><div class="ttdoc">FIRST_TARGET_MEMORY_OPCODE - Target-specific pre-isel operations which do not reference a specific me...</div><div class="ttdef"><b>Definition</b> <a href="ISDOpcodes_8h_source.html#l01265">ISDOpcodes.h:1265</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ac12e5034984d1e706d2a8b89dc3e9394"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac12e5034984d1e706d2a8b89dc3e9394">llvm::ISD::FIRST_TARGET_STRICTFP_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_STRICTFP_OPCODE</div><div class="ttdoc">FIRST_TARGET_STRICTFP_OPCODE - Target-specific pre-isel operations which cannot raise FP exceptions s...</div><div class="ttdef"><b>Definition</b> <a href="ISDOpcodes_8h_source.html#l01259">ISDOpcodes.h:1259</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9">llvm::RISCVABI::ABI</a></div><div class="ttdeci">ABI</div><div class="ttdef"><b>Definition</b> <a href="RISCVBaseInfo_8h_source.html#l00315">RISCVBaseInfo.h:315</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_ab335a6694bd42d4d2f807ec281af1e1c"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">llvm::RISCVII::VLMUL</a></div><div class="ttdeci">VLMUL</div><div class="ttdef"><b>Definition</b> <a href="RISCVBaseInfo_8h_source.html#l00100">RISCVBaseInfo.h:100</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882">llvm::RISCVISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdef"><b>Definition</b> <a href="#l00026">RISCVISelLowering.h:26</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a0151fd91dfddcfc99bb01b041c128e5e"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0151fd91dfddcfc99bb01b041c128e5e">llvm::RISCVISD::SRLW</a></div><div class="ttdeci">@ SRLW</div><div class="ttdef"><b>Definition</b> <a href="#l00050">RISCVISelLowering.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a02503efde5e7e2b5b037d10199834356"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a02503efde5e7e2b5b037d10199834356">llvm::RISCVISD::SplitF64</a></div><div class="ttdeci">@ SplitF64</div><div class="ttdef"><b>Definition</b> <a href="#l00042">RISCVISelLowering.h:42</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a02a655131d3e2e27d889e16c8af5de89"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a02a655131d3e2e27d889e16c8af5de89">llvm::RISCVISD::DIVW</a></div><div class="ttdeci">@ DIVW</div><div class="ttdef"><b>Definition</b> <a href="#l00054">RISCVISelLowering.h:54</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a06c7eac76d92e994d76000844bc58e38"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a06c7eac76d92e994d76000844bc58e38">llvm::RISCVISD::RET_FLAG</a></div><div class="ttdeci">@ RET_FLAG</div><div class="ttdef"><b>Definition</b> <a href="#l00028">RISCVISelLowering.h:28</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a0937042e2df619eff3dad96b99e7b7cc"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0937042e2df619eff3dad96b99e7b7cc">llvm::RISCVISD::FP_TO_UINT_VL</a></div><div class="ttdeci">@ FP_TO_UINT_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00239">RISCVISelLowering.h:239</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a09e6b13077c6bab69bd5253e14e48520"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a09e6b13077c6bab69bd5253e14e48520">llvm::RISCVISD::SELECT_CC</a></div><div class="ttdeci">@ SELECT_CC</div><div class="ttdoc">Select with condition operator - This selects between a true value and a false value (ops #3 and #4) ...</div><div class="ttdef"><b>Definition</b> <a href="#l00039">RISCVISelLowering.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a0ae67584751486eff6d58f81b50cd600"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0ae67584751486eff6d58f81b50cd600">llvm::RISCVISD::VLE_VL</a></div><div class="ttdeci">@ VLE_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00306">RISCVISelLowering.h:306</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a0e872ddbd914219b650c1c5856e195e9"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0e872ddbd914219b650c1c5856e195e9">llvm::RISCVISD::VWMULU_VL</a></div><div class="ttdeci">@ VWMULU_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00247">RISCVISelLowering.h:247</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a0eddf77c4e0287a09acf158c434faf45"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0eddf77c4e0287a09acf158c434faf45">llvm::RISCVISD::SLLW</a></div><div class="ttdeci">@ SLLW</div><div class="ttdef"><b>Definition</b> <a href="#l00048">RISCVISelLowering.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a0f4122002ace02e3d7d56dd7c605e7b0"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0f4122002ace02e3d7d56dd7c605e7b0">llvm::RISCVISD::SRET_FLAG</a></div><div class="ttdeci">@ SRET_FLAG</div><div class="ttdef"><b>Definition</b> <a href="#l00030">RISCVISelLowering.h:30</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a10194f64fbe96efea7e35edefc80ae35"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a10194f64fbe96efea7e35edefc80ae35">llvm::RISCVISD::WRITE_CSR</a></div><div class="ttdeci">@ WRITE_CSR</div><div class="ttdef"><b>Definition</b> <a href="#l00293">RISCVISelLowering.h:293</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a11438e9064eb8744f2f064db236d40f3"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a11438e9064eb8744f2f064db236d40f3">llvm::RISCVISD::SHFLW</a></div><div class="ttdeci">@ SHFLW</div><div class="ttdef"><b>Definition</b> <a href="#l00112">RISCVISelLowering.h:112</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a127afe58529ef366a343a51786dcc3d4"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a127afe58529ef366a343a51786dcc3d4">llvm::RISCVISD::VMV_V_X_VL</a></div><div class="ttdeci">@ VMV_V_X_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00133">RISCVISelLowering.h:133</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a149158b42231b59d066b9119b641181c"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a149158b42231b59d066b9119b641181c">llvm::RISCVISD::VMSET_VL</a></div><div class="ttdeci">@ VMSET_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00269">RISCVISelLowering.h:269</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a14a2c20051cd4652b3ab86b25e931525"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a14a2c20051cd4652b3ab86b25e931525">llvm::RISCVISD::SUB_VL</a></div><div class="ttdeci">@ SUB_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00211">RISCVISelLowering.h:211</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a15c239045d4fc576598d5f4a81b1d3f5"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a15c239045d4fc576598d5f4a81b1d3f5">llvm::RISCVISD::FABS_VL</a></div><div class="ttdeci">@ FABS_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00226">RISCVISelLowering.h:226</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a15f31bbcbb2d8da15abfc71db97eb870"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a15f31bbcbb2d8da15abfc71db97eb870">llvm::RISCVISD::VWADDU_VL</a></div><div class="ttdeci">@ VWADDU_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00249">RISCVISelLowering.h:249</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a176af8b0a32c4ec90011ff207febbd37"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a176af8b0a32c4ec90011ff207febbd37">llvm::RISCVISD::UADDSAT_VL</a></div><div class="ttdeci">@ UADDSAT_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00217">RISCVISelLowering.h:217</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a188dd2752a6d584e2d2716323e8bacf9"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a188dd2752a6d584e2d2716323e8bacf9">llvm::RISCVISD::MULHU_VL</a></div><div class="ttdeci">@ MULHU_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00237">RISCVISelLowering.h:237</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a1a93f63f3416003faaca8feac3ba00e8"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a1a93f63f3416003faaca8feac3ba00e8">llvm::RISCVISD::VSELECT_VL</a></div><div class="ttdeci">@ VSELECT_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00256">RISCVISelLowering.h:256</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a2110d341da649558c7c8621d5b404730"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2110d341da649558c7c8621d5b404730">llvm::RISCVISD::FSLW</a></div><div class="ttdeci">@ FSLW</div><div class="ttdef"><b>Definition</b> <a href="#l00072">RISCVISelLowering.h:72</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a2214f5316d8e125ed7d4d20b1cefb182"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2214f5316d8e125ed7d4d20b1cefb182">llvm::RISCVISD::FMUL_VL</a></div><div class="ttdeci">@ FMUL_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00223">RISCVISelLowering.h:223</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a23d14818f81aad300df2209e8d17c916"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a23d14818f81aad300df2209e8d17c916">llvm::RISCVISD::VSLIDE1DOWN_VL</a></div><div class="ttdeci">@ VSLIDE1DOWN_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00165">RISCVISelLowering.h:165</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a25f265364fd27551b74630b7c3e0cac4"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a25f265364fd27551b74630b7c3e0cac4">llvm::RISCVISD::CTZW</a></div><div class="ttdeci">@ CTZW</div><div class="ttdef"><b>Definition</b> <a href="#l00064">RISCVISelLowering.h:64</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a2b2dd2bf0e3e0bdfa3ee4ea3fb024cf5"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2b2dd2bf0e3e0bdfa3ee4ea3fb024cf5">llvm::RISCVISD::ROLW</a></div><div class="ttdeci">@ ROLW</div><div class="ttdef"><b>Definition</b> <a href="#l00059">RISCVISelLowering.h:59</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a2be5d0001da98e7c524aa9d212419f7d"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2be5d0001da98e7c524aa9d212419f7d">llvm::RISCVISD::VSEXT_VL</a></div><div class="ttdeci">@ VSEXT_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00278">RISCVISelLowering.h:278</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a2c237a8c9afee374d7da7a1ae3bdf1fe"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2c237a8c9afee374d7da7a1ae3bdf1fe">llvm::RISCVISD::SMIN_VL</a></div><div class="ttdeci">@ SMIN_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00230">RISCVISelLowering.h:230</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a2d7255638787e8e9aba637ccf9971bf8"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2d7255638787e8e9aba637ccf9971bf8">llvm::RISCVISD::VMAND_VL</a></div><div class="ttdeci">@ VMAND_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00263">RISCVISelLowering.h:263</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a2d9e7f8f372064f120c7102fbc7fdbed"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2d9e7f8f372064f120c7102fbc7fdbed">llvm::RISCVISD::FP_EXTEND_VL</a></div><div class="ttdeci">@ FP_EXTEND_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00243">RISCVISelLowering.h:243</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a336c02c0a2b62a6862423c72dd688d1d"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a336c02c0a2b62a6862423c72dd688d1d">llvm::RISCVISD::SDIV_VL</a></div><div class="ttdeci">@ SDIV_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00206">RISCVISelLowering.h:206</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a35042d77bc98d6ba1c7224cc9c56d759"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a35042d77bc98d6ba1c7224cc9c56d759">llvm::RISCVISD::VECREDUCE_UMAX_VL</a></div><div class="ttdeci">@ VECREDUCE_UMAX_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00187">RISCVISelLowering.h:187</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a35a1690fd8f9d447812d379c8374fc8d"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a35a1690fd8f9d447812d379c8374fc8d">llvm::RISCVISD::TAIL</a></div><div class="ttdeci">@ TAIL</div><div class="ttdef"><b>Definition</b> <a href="#l00043">RISCVISelLowering.h:43</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a35dc23cb33ec6981a9dfbbb1ca1e1e41"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a35dc23cb33ec6981a9dfbbb1ca1e1e41">llvm::RISCVISD::VECREDUCE_XOR_VL</a></div><div class="ttdeci">@ VECREDUCE_XOR_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00193">RISCVISelLowering.h:193</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a386e45450adba2e23952cd9b61c99387"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a386e45450adba2e23952cd9b61c99387">llvm::RISCVISD::MUL_VL</a></div><div class="ttdeci">@ MUL_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00204">RISCVISelLowering.h:204</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a3b092583f7170b6c506bb695be3bc34e"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3b092583f7170b6c506bb695be3bc34e">llvm::RISCVISD::MULHS_VL</a></div><div class="ttdeci">@ MULHS_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00236">RISCVISelLowering.h:236</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a3cbea9649efa1b34834872124369b436"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3cbea9649efa1b34834872124369b436">llvm::RISCVISD::OR_VL</a></div><div class="ttdeci">@ OR_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00205">RISCVISelLowering.h:205</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a3d046b0b663cacd2116c6d35498ab5ab"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3d046b0b663cacd2116c6d35498ab5ab">llvm::RISCVISD::VFMV_V_F_VL</a></div><div class="ttdeci">@ VFMV_V_F_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00136">RISCVISelLowering.h:136</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a3e10c313b47b4720781cb4b40915b03a"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3e10c313b47b4720781cb4b40915b03a">llvm::RISCVISD::SPLAT_VECTOR_I64</a></div><div class="ttdeci">@ SPLAT_VECTOR_I64</div><div class="ttdef"><b>Definition</b> <a href="#l00146">RISCVISelLowering.h:146</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a3e444de04e87e41537cf8e2c06619250"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3e444de04e87e41537cf8e2c06619250">llvm::RISCVISD::BFPW</a></div><div class="ttdeci">@ BFPW</div><div class="ttdef"><b>Definition</b> <a href="#l00129">RISCVISelLowering.h:129</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a3f464ec6c3904381aa268a2d3ac5d41c"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3f464ec6c3904381aa268a2d3ac5d41c">llvm::RISCVISD::RORW</a></div><div class="ttdeci">@ RORW</div><div class="ttdef"><b>Definition</b> <a href="#l00060">RISCVISelLowering.h:60</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a41320aaa5a0fc5f6704fba144635bcab"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a41320aaa5a0fc5f6704fba144635bcab">llvm::RISCVISD::VFMV_S_F_VL</a></div><div class="ttdeci">@ VFMV_S_F_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00143">RISCVISelLowering.h:143</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a42509512fc6b90d472aeee9f78dd4d7e"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a42509512fc6b90d472aeee9f78dd4d7e">llvm::RISCVISD::GREVW</a></div><div class="ttdeci">@ GREVW</div><div class="ttdef"><b>Definition</b> <a href="#l00108">RISCVISelLowering.h:108</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a441ca94d724759ea0f7d27d9c08591e4"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a441ca94d724759ea0f7d27d9c08591e4">llvm::RISCVISD::VECREDUCE_ADD_VL</a></div><div class="ttdeci">@ VECREDUCE_ADD_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00186">RISCVISelLowering.h:186</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a44936a9406f5a7b50871b7d930686f13"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a44936a9406f5a7b50871b7d930686f13">llvm::RISCVISD::VMV_X_S</a></div><div class="ttdeci">@ VMV_X_S</div><div class="ttdef"><b>Definition</b> <a href="#l00139">RISCVISelLowering.h:139</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a47051b3dc27dbce86fc32966af6267bb"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a47051b3dc27dbce86fc32966af6267bb">llvm::RISCVISD::VECREDUCE_OR_VL</a></div><div class="ttdeci">@ VECREDUCE_OR_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00192">RISCVISelLowering.h:192</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a4d014c137fd643784e543210e6f2d8fa"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a4d014c137fd643784e543210e6f2d8fa">llvm::RISCVISD::UINT_TO_FP_VL</a></div><div class="ttdeci">@ UINT_TO_FP_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00241">RISCVISelLowering.h:241</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a4e2a3c9b3fb77b4b64b71d081ad05158"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a4e2a3c9b3fb77b4b64b71d081ad05158">llvm::RISCVISD::FP_TO_SINT_VL</a></div><div class="ttdeci">@ FP_TO_SINT_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00238">RISCVISelLowering.h:238</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a52484b15ed0610388801f7ec5a183d33"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a52484b15ed0610388801f7ec5a183d33">llvm::RISCVISD::VRGATHER_VX_VL</a></div><div class="ttdeci">@ VRGATHER_VX_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00273">RISCVISelLowering.h:273</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a540ff35c7091fe06878851bbb296bb82"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a540ff35c7091fe06878851bbb296bb82">llvm::RISCVISD::UREM_VL</a></div><div class="ttdeci">@ UREM_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00213">RISCVISelLowering.h:213</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a5429b143bb1eec9ca397b7cf0479da00"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5429b143bb1eec9ca397b7cf0479da00">llvm::RISCVISD::VSLIDEDOWN_VL</a></div><div class="ttdeci">@ VSLIDEDOWN_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00160">RISCVISelLowering.h:160</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a55443e075a153b05ab13faabe516bf81"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a55443e075a153b05ab13faabe516bf81">llvm::RISCVISD::VP_MERGE_VL</a></div><div class="ttdeci">@ VP_MERGE_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00260">RISCVISelLowering.h:260</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a555401c05c1d4b8dcb14843a663b887a"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a555401c05c1d4b8dcb14843a663b887a">llvm::RISCVISD::FMA_VL</a></div><div class="ttdeci">@ FMA_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00228">RISCVISelLowering.h:228</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a55a5f5a5eb10f4ca81928a4cee11ab52"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a55a5f5a5eb10f4ca81928a4cee11ab52">llvm::RISCVISD::VMV_S_X_VL</a></div><div class="ttdeci">@ VMV_S_X_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00141">RISCVISelLowering.h:141</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a58cde65efe901151c99aec10d2171178"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a58cde65efe901151c99aec10d2171178">llvm::RISCVISD::CLZW</a></div><div class="ttdeci">@ CLZW</div><div class="ttdef"><b>Definition</b> <a href="#l00063">RISCVISelLowering.h:63</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a58fb9f0403605b8a4c19666c8b31c11e"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a58fb9f0403605b8a4c19666c8b31c11e">llvm::RISCVISD::SINT_TO_FP_VL</a></div><div class="ttdeci">@ SINT_TO_FP_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00240">RISCVISelLowering.h:240</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a5cc9db8f9ff5ca0d9b57d6d66006772c"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5cc9db8f9ff5ca0d9b57d6d66006772c">llvm::RISCVISD::BR_CC</a></div><div class="ttdeci">@ BR_CC</div><div class="ttdef"><b>Definition</b> <a href="#l00040">RISCVISelLowering.h:40</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a5d253c7c526ad05ab1dcf364cbf4c356"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5d253c7c526ad05ab1dcf364cbf4c356">llvm::RISCVISD::VID_VL</a></div><div class="ttdeci">@ VID_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00168">RISCVISelLowering.h:168</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a5d77f488e0bc224acb61e7bdcc0cc1bd"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5d77f488e0bc224acb61e7bdcc0cc1bd">llvm::RISCVISD::BDECOMPRESSW</a></div><div class="ttdeci">@ BDECOMPRESSW</div><div class="ttdef"><b>Definition</b> <a href="#l00122">RISCVISelLowering.h:122</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a5f46529888845d6a8063aed29635d12c"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5f46529888845d6a8063aed29635d12c">llvm::RISCVISD::GREV</a></div><div class="ttdeci">@ GREV</div><div class="ttdef"><b>Definition</b> <a href="#l00107">RISCVISelLowering.h:107</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a5fb6a9312a657fb5b468f61a7935474e"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5fb6a9312a657fb5b468f61a7935474e">llvm::RISCVISD::VMOR_VL</a></div><div class="ttdeci">@ VMOR_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00264">RISCVISelLowering.h:264</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a604cf9109eda78ed8c83add2976fa35a"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a604cf9109eda78ed8c83add2976fa35a">llvm::RISCVISD::SMAX_VL</a></div><div class="ttdeci">@ SMAX_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00231">RISCVISelLowering.h:231</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a618d5a6664a810012dc4e5a6d15b5f02"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a618d5a6664a810012dc4e5a6d15b5f02">llvm::RISCVISD::FCVT_W_RV64</a></div><div class="ttdeci">@ FCVT_W_RV64</div><div class="ttdef"><b>Definition</b> <a href="#l00097">RISCVISelLowering.h:97</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a642410fd45189dbfd73b93471e4528fd"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a642410fd45189dbfd73b93471e4528fd">llvm::RISCVISD::XOR_VL</a></div><div class="ttdeci">@ XOR_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00214">RISCVISelLowering.h:214</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a647c00152a4561c9e323da135cfc60ac"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a647c00152a4561c9e323da135cfc60ac">llvm::RISCVISD::FMAXNUM_VL</a></div><div class="ttdeci">@ FMAXNUM_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00235">RISCVISelLowering.h:235</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a64927d70afbf447d7c36fa86496df0a3"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a64927d70afbf447d7c36fa86496df0a3">llvm::RISCVISD::SRAW</a></div><div class="ttdeci">@ SRAW</div><div class="ttdef"><b>Definition</b> <a href="#l00049">RISCVISelLowering.h:49</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a682e0436a68e57848468fe29957a9be5"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a682e0436a68e57848468fe29957a9be5">llvm::RISCVISD::FCVT_WU_RV64</a></div><div class="ttdeci">@ FCVT_WU_RV64</div><div class="ttdef"><b>Definition</b> <a href="#l00098">RISCVISelLowering.h:98</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a6a62de5e2b7dea5c7ad20e4b6e1c64d4"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6a62de5e2b7dea5c7ad20e4b6e1c64d4">llvm::RISCVISD::UNSHFLW</a></div><div class="ttdeci">@ UNSHFLW</div><div class="ttdef"><b>Definition</b> <a href="#l00114">RISCVISelLowering.h:114</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a6b2d4974f33790481c59243261704e13"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6b2d4974f33790481c59243261704e13">llvm::RISCVISD::SWAP_CSR</a></div><div class="ttdeci">@ SWAP_CSR</div><div class="ttdef"><b>Definition</b> <a href="#l00298">RISCVISelLowering.h:298</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a6c31efe51a4db6beab7e7bafd6fbb2ea"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6c31efe51a4db6beab7e7bafd6fbb2ea">llvm::RISCVISD::SREM_VL</a></div><div class="ttdeci">@ SREM_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00208">RISCVISelLowering.h:208</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a6c7c3622a8c960d2a961314ab441263f"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6c7c3622a8c960d2a961314ab441263f">llvm::RISCVISD::FDIV_VL</a></div><div class="ttdeci">@ FDIV_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00224">RISCVISelLowering.h:224</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a6cf70ce015074642428d3b36b0bead34"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6cf70ce015074642428d3b36b0bead34">llvm::RISCVISD::UMAX_VL</a></div><div class="ttdeci">@ UMAX_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00233">RISCVISelLowering.h:233</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a6e411d624fa28f7dcdc9884c9b20b465"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6e411d624fa28f7dcdc9884c9b20b465">llvm::RISCVISD::STRICT_FCVT_W_RV64</a></div><div class="ttdeci">@ STRICT_FCVT_W_RV64</div><div class="ttdef"><b>Definition</b> <a href="#l00302">RISCVISelLowering.h:302</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a706088c700a61880a610f9ba149a6d03"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a706088c700a61880a610f9ba149a6d03">llvm::RISCVISD::BuildPairF64</a></div><div class="ttdeci">@ BuildPairF64</div><div class="ttdef"><b>Definition</b> <a href="#l00041">RISCVISelLowering.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a72e715be315824108e604304d541c330"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a72e715be315824108e604304d541c330">llvm::RISCVISD::BCOMPRESSW</a></div><div class="ttdeci">@ BCOMPRESSW</div><div class="ttdef"><b>Definition</b> <a href="#l00120">RISCVISelLowering.h:120</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a74afd07429ec343a7cbe1b58790a0d41"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a74afd07429ec343a7cbe1b58790a0d41">llvm::RISCVISD::VWMUL_VL</a></div><div class="ttdeci">@ VWMUL_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00246">RISCVISelLowering.h:246</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a75e266b0693a3cc38e1a300670347fb8"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a75e266b0693a3cc38e1a300670347fb8">llvm::RISCVISD::VMXOR_VL</a></div><div class="ttdeci">@ VMXOR_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00265">RISCVISelLowering.h:265</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a75f87d98f8adfcddcde925073ed1cc66"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a75f87d98f8adfcddcde925073ed1cc66">llvm::RISCVISD::VECREDUCE_FADD_VL</a></div><div class="ttdeci">@ VECREDUCE_FADD_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00194">RISCVISelLowering.h:194</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a7e2cc69ad556e593a61c30c3dc1a512c"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a7e2cc69ad556e593a61c30c3dc1a512c">llvm::RISCVISD::FSR</a></div><div class="ttdeci">@ FSR</div><div class="ttdef"><b>Definition</b> <a href="#l00067">RISCVISelLowering.h:67</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a7e7efe8f44a6631a42aaaf19a3448d9b"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a7e7efe8f44a6631a42aaaf19a3448d9b">llvm::RISCVISD::SHL_VL</a></div><div class="ttdeci">@ SHL_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00207">RISCVISelLowering.h:207</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a7eb967297dfcf6b250a3fc22bd265434"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a7eb967297dfcf6b250a3fc22bd265434">llvm::RISCVISD::BCOMPRESS</a></div><div class="ttdeci">@ BCOMPRESS</div><div class="ttdef"><b>Definition</b> <a href="#l00119">RISCVISelLowering.h:119</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a7fd2772591ea4a1156d20f8631c61040"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a7fd2772591ea4a1156d20f8631c61040">llvm::RISCVISD::FSQRT_VL</a></div><div class="ttdeci">@ FSQRT_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00227">RISCVISelLowering.h:227</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a8133bf609ca1e40ecb0622ed5e559fcc"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8133bf609ca1e40ecb0622ed5e559fcc">llvm::RISCVISD::FMV_H_X</a></div><div class="ttdeci">@ FMV_H_X</div><div class="ttdef"><b>Definition</b> <a href="#l00083">RISCVISelLowering.h:83</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a84f25091f4381de64087f9bf5906113e"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a84f25091f4381de64087f9bf5906113e">llvm::RISCVISD::VWMULSU_VL</a></div><div class="ttdeci">@ VWMULSU_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00248">RISCVISelLowering.h:248</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a8670593a003c11a12c4dc798b31132a2"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8670593a003c11a12c4dc798b31132a2">llvm::RISCVISD::VECREDUCE_SMAX_VL</a></div><div class="ttdeci">@ VECREDUCE_SMAX_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00188">RISCVISelLowering.h:188</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a87eb4ef5f6fea6a2a78ba058a92d6410"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a87eb4ef5f6fea6a2a78ba058a92d6410">llvm::RISCVISD::SRA_VL</a></div><div class="ttdeci">@ SRA_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00209">RISCVISelLowering.h:209</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a894c5950a1681e73722df7871782efd8"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a894c5950a1681e73722df7871782efd8">llvm::RISCVISD::VECREDUCE_FMAX_VL</a></div><div class="ttdeci">@ VECREDUCE_FMAX_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00197">RISCVISelLowering.h:197</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a89c418ba8e614b799fb56ee233103cf8"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a89c418ba8e614b799fb56ee233103cf8">llvm::RISCVISD::READ_CYCLE_WIDE</a></div><div class="ttdeci">@ READ_CYCLE_WIDE</div><div class="ttdef"><b>Definition</b> <a href="#l00101">RISCVISelLowering.h:101</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a8cf76a89cf1f863ec39c015a17a97b02"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8cf76a89cf1f863ec39c015a17a97b02">llvm::RISCVISD::VECREDUCE_AND_VL</a></div><div class="ttdeci">@ VECREDUCE_AND_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00191">RISCVISelLowering.h:191</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a8f22643b59196471e2849acbcc77b37e"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8f22643b59196471e2849acbcc77b37e">llvm::RISCVISD::VFNCVT_ROD_VL</a></div><div class="ttdeci">@ VFNCVT_ROD_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00173">RISCVISelLowering.h:173</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a8ff3f2a374de7f1e9df808bc305cbbb6"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8ff3f2a374de7f1e9df808bc305cbbb6">llvm::RISCVISD::USUBSAT_VL</a></div><div class="ttdeci">@ USUBSAT_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00219">RISCVISelLowering.h:219</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a917a636bfbd1979ddf8d2e81d6975fae"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a917a636bfbd1979ddf8d2e81d6975fae">llvm::RISCVISD::SADDSAT_VL</a></div><div class="ttdeci">@ SADDSAT_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00216">RISCVISelLowering.h:216</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a9272a9ead579ffbef3acd1f4a0cd76bd"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9272a9ead579ffbef3acd1f4a0cd76bd">llvm::RISCVISD::VSLIDE1UP_VL</a></div><div class="ttdeci">@ VSLIDE1UP_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00164">RISCVISelLowering.h:164</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a975f1dac2018009d4686ca8b947cafe6"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a975f1dac2018009d4686ca8b947cafe6">llvm::RISCVISD::VCPOP_VL</a></div><div class="ttdeci">@ VCPOP_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00282">RISCVISelLowering.h:282</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a976461cd91b865eb2716eb1b4ee0bd9c"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a976461cd91b865eb2716eb1b4ee0bd9c">llvm::RISCVISD::UDIV_VL</a></div><div class="ttdeci">@ UDIV_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00212">RISCVISelLowering.h:212</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a986caa9afda2b8fd5a8280066c71f63b"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a986caa9afda2b8fd5a8280066c71f63b">llvm::RISCVISD::CALL</a></div><div class="ttdeci">@ CALL</div><div class="ttdef"><b>Definition</b> <a href="#l00032">RISCVISelLowering.h:32</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a992168b231b64dd1e1cd95a2c48b2091"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a992168b231b64dd1e1cd95a2c48b2091">llvm::RISCVISD::READ_VLENB</a></div><div class="ttdeci">@ READ_VLENB</div><div class="ttdef"><b>Definition</b> <a href="#l00151">RISCVISelLowering.h:151</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a9c219dbc3c9d6eb8b1630c28f6d30c78"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9c219dbc3c9d6eb8b1630c28f6d30c78">llvm::RISCVISD::FCVT_X</a></div><div class="ttdeci">@ FCVT_X</div><div class="ttdef"><b>Definition</b> <a href="#l00091">RISCVISelLowering.h:91</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a9d1bab1c823ae9beb1a89513afa51881"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9d1bab1c823ae9beb1a89513afa51881">llvm::RISCVISD::READ_CSR</a></div><div class="ttdeci">@ READ_CSR</div><div class="ttdef"><b>Definition</b> <a href="#l00288">RISCVISelLowering.h:288</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a9dbce3b8b9c6cb9587f3a81945d8c43d"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9dbce3b8b9c6cb9587f3a81945d8c43d">llvm::RISCVISD::MRET_FLAG</a></div><div class="ttdeci">@ MRET_FLAG</div><div class="ttdef"><b>Definition</b> <a href="#l00031">RISCVISelLowering.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a9f3e18a0fc8f727572d80995515c7172"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9f3e18a0fc8f727572d80995515c7172">llvm::RISCVISD::FIRST_NUMBER</a></div><div class="ttdeci">@ FIRST_NUMBER</div><div class="ttdef"><b>Definition</b> <a href="#l00027">RISCVISelLowering.h:27</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aa0d228ddcaeb14bea8468fc5411f82e0"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa0d228ddcaeb14bea8468fc5411f82e0">llvm::RISCVISD::URET_FLAG</a></div><div class="ttdeci">@ URET_FLAG</div><div class="ttdef"><b>Definition</b> <a href="#l00029">RISCVISelLowering.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aa1159bbaea3e76d1fd178826d4fc12e0"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa1159bbaea3e76d1fd178826d4fc12e0">llvm::RISCVISD::AND_VL</a></div><div class="ttdeci">@ AND_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00203">RISCVISelLowering.h:203</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aa282e2548f435b7fdd280b478a3623aa"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa282e2548f435b7fdd280b478a3623aa">llvm::RISCVISD::SPLAT_VECTOR_SPLIT_I64_VL</a></div><div class="ttdeci">@ SPLAT_VECTOR_SPLIT_I64_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00149">RISCVISelLowering.h:149</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aa3b36559253b7615bf8d4920e9c82192"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa3b36559253b7615bf8d4920e9c82192">llvm::RISCVISD::FMINNUM_VL</a></div><div class="ttdeci">@ FMINNUM_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00234">RISCVISelLowering.h:234</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aa6e01bc76a36f1f8564b7dc17c32982e"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa6e01bc76a36f1f8564b7dc17c32982e">llvm::RISCVISD::TRUNCATE_VECTOR_VL</a></div><div class="ttdeci">@ TRUNCATE_VECTOR_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00154">RISCVISelLowering.h:154</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aaa844705709c6e08a5181724dacc117b"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aaa844705709c6e08a5181724dacc117b">llvm::RISCVISD::GORCW</a></div><div class="ttdeci">@ GORCW</div><div class="ttdef"><b>Definition</b> <a href="#l00110">RISCVISelLowering.h:110</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aab1ce6dfac8156af4a24b6926121beb4"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aab1ce6dfac8156af4a24b6926121beb4">llvm::RISCVISD::BDECOMPRESS</a></div><div class="ttdeci">@ BDECOMPRESS</div><div class="ttdef"><b>Definition</b> <a href="#l00121">RISCVISelLowering.h:121</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aab563d8b09e3a65dbc2bd73051b074cc"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aab563d8b09e3a65dbc2bd73051b074cc">llvm::RISCVISD::VZEXT_VL</a></div><div class="ttdeci">@ VZEXT_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00279">RISCVISelLowering.h:279</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aada01fda854fba264355f84b392b568d"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aada01fda854fba264355f84b392b568d">llvm::RISCVISD::SETCC_VL</a></div><div class="ttdeci">@ SETCC_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00253">RISCVISelLowering.h:253</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aaf6b184a6dd08480bd934c1b06f52d42"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aaf6b184a6dd08480bd934c1b06f52d42">llvm::RISCVISD::GORC</a></div><div class="ttdeci">@ GORC</div><div class="ttdef"><b>Definition</b> <a href="#l00109">RISCVISelLowering.h:109</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ab46ccc6a148613f625b04ae6e35919a1"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab46ccc6a148613f625b04ae6e35919a1">llvm::RISCVISD::UMIN_VL</a></div><div class="ttdeci">@ UMIN_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00232">RISCVISelLowering.h:232</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ab47e9a22d871e8c10e5be7c837d2c698"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab47e9a22d871e8c10e5be7c837d2c698">llvm::RISCVISD::FSUB_VL</a></div><div class="ttdeci">@ FSUB_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00222">RISCVISelLowering.h:222</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ab4c9e20a9f1c79840fce2a9045c0045f"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab4c9e20a9f1c79840fce2a9045c0045f">llvm::RISCVISD::FMV_X_ANYEXTH</a></div><div class="ttdeci">@ FMV_X_ANYEXTH</div><div class="ttdef"><b>Definition</b> <a href="#l00084">RISCVISelLowering.h:84</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ac24f01479ee45fd1d41fceea5d2e6640"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ac24f01479ee45fd1d41fceea5d2e6640">llvm::RISCVISD::FSL</a></div><div class="ttdeci">@ FSL</div><div class="ttdef"><b>Definition</b> <a href="#l00068">RISCVISelLowering.h:68</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882acb304e1d1c5d70db020bc6d4dfbb36d4"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882acb304e1d1c5d70db020bc6d4dfbb36d4">llvm::RISCVISD::SRL_VL</a></div><div class="ttdeci">@ SRL_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00210">RISCVISelLowering.h:210</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882acb8a12dd13fc185b35219e777726d63c"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882acb8a12dd13fc185b35219e777726d63c">llvm::RISCVISD::BFP</a></div><div class="ttdeci">@ BFP</div><div class="ttdef"><b>Definition</b> <a href="#l00128">RISCVISelLowering.h:128</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882acca75875c0af2b5d293e0d1cfd2075e7"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882acca75875c0af2b5d293e0d1cfd2075e7">llvm::RISCVISD::FADD_VL</a></div><div class="ttdeci">@ FADD_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00221">RISCVISelLowering.h:221</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882acfda1a08113e614b22fb444986ce2d3c"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882acfda1a08113e614b22fb444986ce2d3c">llvm::RISCVISD::VECREDUCE_UMIN_VL</a></div><div class="ttdeci">@ VECREDUCE_UMIN_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00189">RISCVISelLowering.h:189</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ad1671325d433d94577daabeb1b0f8495"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad1671325d433d94577daabeb1b0f8495">llvm::RISCVISD::FCOPYSIGN_VL</a></div><div class="ttdeci">@ FCOPYSIGN_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00229">RISCVISelLowering.h:229</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ad1a6f9d5ee3c4a7c9f77c36bb31ecd64"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad1a6f9d5ee3c4a7c9f77c36bb31ecd64">llvm::RISCVISD::VRGATHER_VV_VL</a></div><div class="ttdeci">@ VRGATHER_VV_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00274">RISCVISelLowering.h:274</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ad1e822148613208ad3454a5846320c3b"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad1e822148613208ad3454a5846320c3b">llvm::RISCVISD::DIVUW</a></div><div class="ttdeci">@ DIVUW</div><div class="ttdef"><b>Definition</b> <a href="#l00055">RISCVISelLowering.h:55</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ad3c885e1e6f1dd83c08812a37f229885"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad3c885e1e6f1dd83c08812a37f229885">llvm::RISCVISD::VRGATHEREI16_VV_VL</a></div><div class="ttdeci">@ VRGATHEREI16_VV_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00275">RISCVISelLowering.h:275</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ad4a2793ab24001ee82e19cfae16e10f8"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad4a2793ab24001ee82e19cfae16e10f8">llvm::RISCVISD::SSUBSAT_VL</a></div><div class="ttdeci">@ SSUBSAT_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00218">RISCVISelLowering.h:218</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ad9543f3eeda270a62a4fa25e6e51c14f"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad9543f3eeda270a62a4fa25e6e51c14f">llvm::RISCVISD::VMCLR_VL</a></div><div class="ttdeci">@ VMCLR_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00268">RISCVISelLowering.h:268</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882adacfe7d36e22a0f417640d725c995b2c"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882adacfe7d36e22a0f417640d725c995b2c">llvm::RISCVISD::MULHSU</a></div><div class="ttdeci">@ MULHSU</div><div class="ttdef"><b>Definition</b> <a href="#l00045">RISCVISelLowering.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882adcdd29ca8504487f10692af6034cb64f"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882adcdd29ca8504487f10692af6034cb64f">llvm::RISCVISD::REMUW</a></div><div class="ttdeci">@ REMUW</div><div class="ttdef"><b>Definition</b> <a href="#l00056">RISCVISelLowering.h:56</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ae0f0f9ef8176328f343f94845b135810"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae0f0f9ef8176328f343f94845b135810">llvm::RISCVISD::VSE_VL</a></div><div class="ttdeci">@ VSE_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00307">RISCVISelLowering.h:307</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ae31415e16e999fc747eb81e9e48689b1"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae31415e16e999fc747eb81e9e48689b1">llvm::RISCVISD::ADD_VL</a></div><div class="ttdeci">@ ADD_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00202">RISCVISelLowering.h:202</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ae3df439c9fa3393e4feba13020175f75"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae3df439c9fa3393e4feba13020175f75">llvm::RISCVISD::VECREDUCE_SMIN_VL</a></div><div class="ttdeci">@ VECREDUCE_SMIN_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00190">RISCVISelLowering.h:190</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ae497597f831b4bb0d6a48f7834e24388"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae497597f831b4bb0d6a48f7834e24388">llvm::RISCVISD::VECREDUCE_FMIN_VL</a></div><div class="ttdeci">@ VECREDUCE_FMIN_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00196">RISCVISelLowering.h:196</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ae70f900772f7bd50faea37b91e7e1d1f"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ae70f900772f7bd50faea37b91e7e1d1f">llvm::RISCVISD::FCVT_XU</a></div><div class="ttdeci">@ FCVT_XU</div><div class="ttdef"><b>Definition</b> <a href="#l00092">RISCVISelLowering.h:92</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aec9c11cf75a9e7379178081bab60e9e5"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aec9c11cf75a9e7379178081bab60e9e5">llvm::RISCVISD::VECREDUCE_SEQ_FADD_VL</a></div><div class="ttdeci">@ VECREDUCE_SEQ_FADD_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00195">RISCVISelLowering.h:195</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aedc6bc94076e9478c15b9c3fc28be5bb"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aedc6bc94076e9478c15b9c3fc28be5bb">llvm::RISCVISD::STRICT_FCVT_WU_RV64</a></div><div class="ttdeci">@ STRICT_FCVT_WU_RV64</div><div class="ttdef"><b>Definition</b> <a href="#l00303">RISCVISelLowering.h:303</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882af4707e0cbdd66af52d6f4ea39d7c2cdf"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af4707e0cbdd66af52d6f4ea39d7c2cdf">llvm::RISCVISD::FMV_W_X_RV64</a></div><div class="ttdeci">@ FMV_W_X_RV64</div><div class="ttdef"><b>Definition</b> <a href="#l00085">RISCVISelLowering.h:85</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882af48abd23c08d240016f2290f7087b908"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af48abd23c08d240016f2290f7087b908">llvm::RISCVISD::FNEG_VL</a></div><div class="ttdeci">@ FNEG_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00225">RISCVISelLowering.h:225</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882af74f3f327edea3fa26484026e7987406"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af74f3f327edea3fa26484026e7987406">llvm::RISCVISD::SHFL</a></div><div class="ttdeci">@ SHFL</div><div class="ttdef"><b>Definition</b> <a href="#l00111">RISCVISelLowering.h:111</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882af9849f6778d9f9f38cb75119cd6084ac"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af9849f6778d9f9f38cb75119cd6084ac">llvm::RISCVISD::FSRW</a></div><div class="ttdeci">@ FSRW</div><div class="ttdef"><b>Definition</b> <a href="#l00071">RISCVISelLowering.h:71</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882af9c112660c7fce380052f49cc63657d2"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af9c112660c7fce380052f49cc63657d2">llvm::RISCVISD::UNSHFL</a></div><div class="ttdeci">@ UNSHFL</div><div class="ttdef"><b>Definition</b> <a href="#l00113">RISCVISelLowering.h:113</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882afbbe6bca566a163966259135ca1be0ec"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882afbbe6bca566a163966259135ca1be0ec">llvm::RISCVISD::FMV_X_ANYEXTW_RV64</a></div><div class="ttdeci">@ FMV_X_ANYEXTW_RV64</div><div class="ttdef"><b>Definition</b> <a href="#l00086">RISCVISelLowering.h:86</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882afc69d14b3c97070a6831ed1424153c86"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882afc69d14b3c97070a6831ed1424153c86">llvm::RISCVISD::VSLIDEUP_VL</a></div><div class="ttdeci">@ VSLIDEUP_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00159">RISCVISelLowering.h:159</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aff3e72e0413ca96506f3f864fb9ea60e"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aff3e72e0413ca96506f3f864fb9ea60e">llvm::RISCVISD::FP_ROUND_VL</a></div><div class="ttdeci">@ FP_ROUND_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00242">RISCVISelLowering.h:242</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_ad53ed145f88b1e1c966ff68df9029e7f"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#ad53ed145f88b1e1c966ff68df9029e7f">llvm::RISCV::RVVBitsPerBlock</a></div><div class="ttdeci">static constexpr unsigned RVVBitsPerBlock</div><div class="ttdef"><b>Definition</b> <a href="#l00671">RISCVISelLowering.h:671</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">/file This file defines the SmallVector class.</div><div class="ttdef"><b>Definition</b> <a href="AllocatorList_8h_source.html#l00022">AllocatorList.h:22</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdeci">@ Depth</div><div class="ttdef"><b>Definition</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9bccbe67aaab722783ca4e7c504aaaa7"><div class="ttname"><a href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">llvm::AtomicOrdering</a></div><div class="ttdeci">AtomicOrdering</div><div class="ttdoc">Atomic ordering for LLVM's memory model.</div><div class="ttdef"><b>Definition</b> <a href="AtomicOrdering_8h_source.html#l00056">AtomicOrdering.h:56</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa6d856e4879bb775617f8c3634773b7a"><div class="ttname"><a href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">llvm::CombineLevel</a></div><div class="ttdeci">CombineLevel</div><div class="ttdef"><b>Definition</b> <a href="DAGCombine_8h_source.html#l00015">DAGCombine.h:15</a></div></div>
<div class="ttc" id="anamespacellvm_html_aeb972c5d0d42f541313381096ba83b4cae16b5b7f26f54214445cbe38d72c2828"><div class="ttname"><a href="namespacellvm.html#aeb972c5d0d42f541313381096ba83b4cae16b5b7f26f54214445cbe38d72c2828">llvm::RegAllocType::Fast</a></div><div class="ttdeci">@ Fast</div></div>
<div class="ttc" id="anamespacellvm_html_afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7"><div class="ttname"><a href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">llvm::InstrProfKind::BB</a></div><div class="ttdeci">@ BB</div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type.</div><div class="ttdef"><b>Definition</b> <a href="ValueTypes_8h_source.html#l00035">ValueTypes.h:35</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_ad958859a7af278dd5ea2b593c2b25050"><div class="ttname"><a href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">llvm::EVT::isScalarInteger</a></div><div class="ttdeci">bool isScalarInteger() const</div><div class="ttdoc">Return true if this is an integer, but not a vector.</div><div class="ttdef"><b>Definition</b> <a href="ValueTypes_8h_source.html#l00150">ValueTypes.h:150</a></div></div>
<div class="ttc" id="astructllvm_1_1ISD_1_1ArgFlagsTy_html"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html">llvm::ISD::ArgFlagsTy</a></div><div class="ttdef"><b>Definition</b> <a href="TargetCallingConv_8h_source.html#l00027">TargetCallingConv.h:27</a></div></div>
<div class="ttc" id="astructllvm_1_1KnownBits_html"><div class="ttname"><a href="structllvm_1_1KnownBits.html">llvm::KnownBits</a></div><div class="ttdef"><b>Definition</b> <a href="KnownBits_8h_source.html#l00023">KnownBits.h:23</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html">llvm::RISCVRegisterInfo</a></div><div class="ttdef"><b>Definition</b> <a href="RISCVRegisterInfo_8h_source.html#l00023">RISCVRegisterInfo.h:23</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo_html"><div class="ttname"><a href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html">llvm::RISCVVIntrinsicsTable::RISCVVIntrinsicInfo</a></div><div class="ttdef"><b>Definition</b> <a href="#l00676">RISCVISelLowering.h:676</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo_html_a2a3e6a289a2436d38dcb9f129c101e8b"><div class="ttname"><a href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a2a3e6a289a2436d38dcb9f129c101e8b">llvm::RISCVVIntrinsicsTable::RISCVVIntrinsicInfo::VLOperand</a></div><div class="ttdeci">uint8_t VLOperand</div><div class="ttdef"><b>Definition</b> <a href="#l00679">RISCVISelLowering.h:679</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo_html_a42da3ebd306ba50e8facfa8be55b529d"><div class="ttname"><a href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a42da3ebd306ba50e8facfa8be55b529d">llvm::RISCVVIntrinsicsTable::RISCVVIntrinsicInfo::SplatOperand</a></div><div class="ttdeci">uint8_t SplatOperand</div><div class="ttdef"><b>Definition</b> <a href="#l00678">RISCVISelLowering.h:678</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo_html_a68314f8cfdd31ab857a970a1462ebf95"><div class="ttname"><a href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a68314f8cfdd31ab857a970a1462ebf95">llvm::RISCVVIntrinsicsTable::RISCVVIntrinsicInfo::hasVLOperand</a></div><div class="ttdeci">bool hasVLOperand() const</div><div class="ttdef"><b>Definition</b> <a href="#l00684">RISCVISelLowering.h:684</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo_html_ab36e28bf900b3db6c970dd12833b98f5"><div class="ttname"><a href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#ab36e28bf900b3db6c970dd12833b98f5">llvm::RISCVVIntrinsicsTable::RISCVVIntrinsicInfo::IntrinsicID</a></div><div class="ttdeci">unsigned IntrinsicID</div><div class="ttdef"><b>Definition</b> <a href="#l00677">RISCVISelLowering.h:677</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo_html_ae44cc249af5ee2ed3fe406ee6f5e10b4"><div class="ttname"><a href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#ae44cc249af5ee2ed3fe406ee6f5e10b4">llvm::RISCVVIntrinsicsTable::RISCVVIntrinsicInfo::hasSplatOperand</a></div><div class="ttdeci">bool hasSplatOperand() const</div><div class="ttdef"><b>Definition</b> <a href="#l00680">RISCVISelLowering.h:680</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetLowering_1_1CallLoweringInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">llvm::TargetLowering::CallLoweringInfo</a></div><div class="ttdoc">This structure contains all information that is necessary for lowering calls.</div><div class="ttdef"><b>Definition</b> <a href="TargetLowering_8h_source.html#l03867">TargetLowering.h:3867</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 18:29:06 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
