<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_626e5504</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_626e5504'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_626e5504')">rsnoc_z_H_R_G_T2_U_U_626e5504</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.86</td>
<td class="s8 cl rt"><a href="mod404.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod404.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod404.html#Toggle" > 49.31</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod404.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod404.html#inst_tag_45174"  onclick="showContent('inst_tag_45174')">config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.TransportToGeneric</a></td>
<td class="s6 cl rt"> 65.86</td>
<td class="s8 cl rt"><a href="mod404.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod404.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod404.html#Toggle" > 49.31</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod404.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_626e5504'>
<hr>
<a name="inst_tag_45174"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_45174" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.86</td>
<td class="s8 cl rt"><a href="mod404.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod404.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod404.html#Toggle" > 49.31</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod404.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.40</td>
<td class="s8 cl rt"> 85.52</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s5 cl rt"> 54.62</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 78.23</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod245.html#inst_tag_36807" >DMA_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod805.html#inst_tag_109108" id="tag_urg_inst_109108">Ib</a></td>
<td class="s2 cl rt"> 22.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod94.html#inst_tag_15390" id="tag_urg_inst_15390">Ica</a></td>
<td class="s9 cl rt"> 95.45</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1584.html#inst_tag_205361" id="tag_urg_inst_205361">If</a></td>
<td class="s5 cl rt"> 55.18</td>
<td class="s8 cl rt"> 81.54</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 40.92</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 78.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1721.html#inst_tag_241075" id="tag_urg_inst_241075">Ifpa</a></td>
<td class="s5 cl rt"> 59.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod553.html#inst_tag_91678" id="tag_urg_inst_91678">Io</a></td>
<td class="s4 cl rt"> 48.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1779.html#inst_tag_252480" id="tag_urg_inst_252480">Ip</a></td>
<td class="s6 cl rt"> 61.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod749.html#inst_tag_103186" id="tag_urg_inst_103186">Irspp</a></td>
<td class="s5 cl rt"> 52.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod57.html#inst_tag_1039" id="tag_urg_inst_1039">It</a></td>
<td class="s6 cl rt"> 60.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod890.html#inst_tag_112609" id="tag_urg_inst_112609">ucic72193b83c</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1630.html#inst_tag_215090" id="tag_urg_inst_215090">upc</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod476.html#inst_tag_61506" id="tag_urg_inst_61506">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod151.html#inst_tag_24009" id="tag_urg_inst_24009">ups</a></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod377_2.html#inst_tag_43849" id="tag_urg_inst_43849">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1006_1.html#inst_tag_125103" id="tag_urg_inst_125103">ursrsg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1497.html#inst_tag_181849" id="tag_urg_inst_181849">uu922e3a49</a></td>
<td class="s7 cl rt"> 70.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1404.html#inst_tag_171216" id="tag_urg_inst_171216">uua42ce297cd</a></td>
<td class="s6 cl rt"> 69.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_626e5504'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod404.html" >rsnoc_z_H_R_G_T2_U_U_626e5504</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>62</td><td>53</td><td>85.48</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4963</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4968</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>4974</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4982</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4987</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5004</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5010</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5014</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>5039</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5128</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>5206</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>5217</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5406</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>5411</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>5519</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
4962                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
4963       1/1          		if ( ! Sys_Clk_RstN )
4964       1/1          			u_fc98 &lt;= #1.0 ( 7'b0 );
4965       1/1          		else if ( u_5717 )
4966       1/1          			u_fc98 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
4967                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
4968       1/1          		if ( ! Sys_Clk_RstN )
4969       1/1          			u_8135 &lt;= #1.0 ( 3'b0 );
4970       1/1          		else if ( u_5717 )
4971       1/1          			u_8135 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
4972                    	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
4973                    	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
4974       1/1          		case ( uu_cc5c_caseSel )
4975       1/1          			2'b01   : u_cc5c = 4'b0000 ;
4976       1/1          			2'b10   : u_cc5c = 4'b0100 ;
4977       1/1          			2'b0    : u_cc5c = Req1_OpcT ;
4978       <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
4979                    		endcase
4980                    	end
4981                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
4982       1/1          		if ( ! Sys_Clk_RstN )
4983       1/1          			u_da22 &lt;= #1.0 ( 4'b0 );
4984       1/1          		else if ( u_5717 )
4985       1/1          			u_da22 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
4986                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
4987       1/1          		if ( ! Sys_Clk_RstN )
4988       1/1          			u_31e2 &lt;= #1.0 ( 8'b0 );
4989       1/1          		else if ( u_5717 )
4990       1/1          			u_31e2 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
4991                    	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
4992                    		.Clk( Sys_Clk )
4993                    	,	.Clk_ClkS( Sys_Clk_ClkS )
4994                    	,	.Clk_En( Sys_Clk_En )
4995                    	,	.Clk_EnS( Sys_Clk_EnS )
4996                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
4997                    	,	.Clk_RstN( Sys_Clk_RstN )
4998                    	,	.Clk_Tm( Sys_Clk_Tm )
4999                    	,	.O( u_bb4d )
5000                    	,	.Reset( NextRsp1 )
5001                    	,	.Set( CxtEn &amp; CxtId )
5002                    	);
5003                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
5004       1/1          		if ( ! Sys_Clk_RstN )
5005       1/1          			u_f3f5 &lt;= #1.0 ( 2'b0 );
5006       1/1          		else if ( u_5717 )
5007       1/1          			u_f3f5 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
5008                    	rsnoc_z_T_C_S_C_L_R_C_Ic72193b83c_L14 ucic72193b83c( .I_121043210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
5009                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
5010       1/1          		if ( ! Sys_Clk_RstN )
5011       1/1          			u_703a &lt;= #1.0 ( 7'b0 );
5012       1/1          		else if ( u_5717 )
5013       1/1          			u_703a &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
5014       1/1          	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
5015       1/1          			1'b1    : u_1002 = Cxt_0 ;
5016       <font color = "red">0/1     ==>  			default : u_1002 = 32'b0 ;</font>
5017                    		endcase
5018                    	end
5019                    	rsnoc_z_H_R_U_B_B_A274 Ib(
5020                    		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
5021                    	);
5022                    	rsnoc_z_H_R_N_T_U_P_Pc_4d3cab65 upc(
5023                    		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
5024                    	);
5025                    	assign uRsp_Status_caseSel =
5026                    		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
5027                    			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
5028                    					&amp;	Rsp2_Status == 2'b01
5029                    				&amp;
5030                    				Rsp_Last
5031                    			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
5032                    				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
5033                    			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
5034                    			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
5035                    				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
5036                    		}
5037                    		;
5038                    	always @( uRsp_Status_caseSel ) begin
5039       1/1          		case ( uRsp_Status_caseSel )
5040       1/1          			5'b00001 : Rsp_Status = 2'b10 ;
5041       <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
5042       1/1          			5'b00100 : Rsp_Status = 2'b10 ;
5043       <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
5044       1/1          			5'b10000 : Rsp_Status = 2'b10 ;
5045       <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
5046                    		endcase
5047                    	end
5048                    	rsnoc_z_H_R_G_T2_P_U_9d63a1b4 Ip(
5049                    		.Cxt_AddLd0( CxtPkt_AddLd0 )
5050                    	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
5051                    	,	.Cxt_Echo( CxtPkt_Echo )
5052                    	,	.Cxt_Head( CxtPkt_Head )
5053                    	,	.Cxt_Len1( CxtPkt_Len1 )
5054                    	,	.Cxt_OpcT( CxtPkt_OpcT )
5055                    	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
5056                    	,	.CxtUsed( CxtUsed )
5057                    	,	.Rx_CxtId( 1'b1 )
5058                    	,	.Rx_Head( RxPkt_Head )
5059                    	,	.Rx_Last( RxPkt_Last )
5060                    	,	.Rx_Opc( RxPkt_Opc )
5061                    	,	.Rx_Pld( RxPkt_Pld )
5062                    	,	.Rx_Rdy( RxPkt_Rdy )
5063                    	,	.Rx_Status( RxPkt_Status )
5064                    	,	.Rx_Vld( RxPkt_Vld )
5065                    	,	.Sys_Clk( Sys_Clk )
5066                    	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
5067                    	,	.Sys_Clk_En( Sys_Clk_En )
5068                    	,	.Sys_Clk_EnS( Sys_Clk_EnS )
5069                    	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
5070                    	,	.Sys_Clk_RstN( Sys_Clk_RstN )
5071                    	,	.Sys_Clk_Tm( Sys_Clk_Tm )
5072                    	,	.Sys_Pwr_Idle( )
5073                    	,	.Sys_Pwr_WakeUp( )
5074                    	,	.Tx_Data( TxPkt_Data )
5075                    	,	.Tx_Head( TxPkt_Head )
5076                    	,	.Tx_Rdy( TxPkt_Rdy )
5077                    	,	.Tx_Tail( TxPkt_Tail )
5078                    	,	.Tx_Vld( TxPkt_Vld )
5079                    	,	.TxCxtId( TxPktCxtId )
5080                    	,	.TxLast( TxPktLast )
5081                    	);
5082                    	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
5083                    	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
5084                    	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
5085                    	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
5086                    		.CxtUsed( CxtUsed )
5087                    	,	.FreeCxt( CtxFreeId )
5088                    	,	.FreeVld( CxtFreeVld )
5089                    	,	.NewCxt( CxtId )
5090                    	,	.NewRdy( CxtRdy )
5091                    	,	.NewVld( CxtEn )
5092                    	,	.Sys_Clk( Sys_Clk )
5093                    	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
5094                    	,	.Sys_Clk_En( Sys_Clk_En )
5095                    	,	.Sys_Clk_EnS( Sys_Clk_EnS )
5096                    	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
5097                    	,	.Sys_Clk_RstN( Sys_Clk_RstN )
5098                    	,	.Sys_Clk_Tm( Sys_Clk_Tm )
5099                    	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
5100                    	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
5101                    	);
5102                    	assign Req1_AddMdL = Req1_AddNttp [30:8];
5103                    	rsnoc_z_H_R_G_T2_O_U_60df326c Io(
5104                    		.Cxt_0( Cxt_0 )
5105                    	,	.CxtUsed( CxtUsed )
5106                    	,	.Rdy( OrdRdy )
5107                    	,	.Req_AddLd0( Req1_AddLd0 )
5108                    	,	.Req_AddMdL( Req1_AddMdL )
5109                    	,	.Req_Len1( Req1_Len1 )
5110                    	,	.Req_OpcT( Req1_OpcT )
5111                    	,	.Req_RouteId( Req1_RouteId )
5112                    	,	.Req_Strm( 1'b0 )
5113                    	,	.ReqRdy( TrnRdy )
5114                    	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
5115                    	,	.Sys_Clk( Sys_Clk )
5116                    	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
5117                    	,	.Sys_Clk_En( Sys_Clk_En )
5118                    	,	.Sys_Clk_EnS( Sys_Clk_EnS )
5119                    	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
5120                    	,	.Sys_Clk_RstN( Sys_Clk_RstN )
5121                    	,	.Sys_Clk_Tm( Sys_Clk_Tm )
5122                    	,	.Sys_Pwr_Idle( )
5123                    	,	.Sys_Pwr_WakeUp( )
5124                    	);
5125                    	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
5126                    	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
5127                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
5128       1/1          		if ( ! Sys_Clk_RstN )
5129       1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
5130       1/1          		else if ( NextTrn )
5131       1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
5132                    	rsnoc_z_H_R_G_T2_T_U_9d63a1b4 It(
5133                    		.AddrBase( IdInfo_0_AddrBase )
5134                    	,	.Cmd_Echo( Req1_Echo )
5135                    	,	.Cmd_KeyId( Req1_KeyId )
5136                    	,	.Cmd_Len1( Req1_Len1 )
5137                    	,	.Cmd_Lock( Req1_Lock )
5138                    	,	.Cmd_OpcT( Req1_OpcT )
5139                    	,	.Cmd_RawAddr( Req1_RawAddr )
5140                    	,	.Cmd_RouteId( Req1_RouteId )
5141                    	,	.Cmd_Status( Req1_Status )
5142                    	,	.Cmd_User( Req1_User )
5143                    	,	.HitId( Translation_0_Id )
5144                    	,	.Pld_Data( Pld_Data )
5145                    	,	.Pld_Last( Pld_Last )
5146                    	,	.Rdy( TrnRdy )
5147                    	,	.Rx_Data( RxErr_Data )
5148                    	,	.Rx_Head( RxErr_Head )
5149                    	,	.Rx_Rdy( RxErr_Rdy )
5150                    	,	.Rx_Tail( RxErr_Tail )
5151                    	,	.Rx_Vld( RxErr_Vld )
5152                    	,	.Sys_Clk( Sys_Clk )
5153                    	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
5154                    	,	.Sys_Clk_En( Sys_Clk_En )
5155                    	,	.Sys_Clk_EnS( Sys_Clk_EnS )
5156                    	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
5157                    	,	.Sys_Clk_RstN( Sys_Clk_RstN )
5158                    	,	.Sys_Clk_Tm( Sys_Clk_Tm )
5159                    	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
5160                    	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
5161                    	,	.Vld( TrnVld )
5162                    	);
5163                    	assign Req1_Addr = Req1_RawAddr;
5164                    	assign PipeIn_Addr = Req1_Addr;
5165                    	assign u_cb9b_0 = PipeIn_Addr;
5166                    	assign WrapTrRd = Req1_OpcT == 4'b0001;
5167                    	assign WrapTrWr = Req1_OpcT == 4'b0101;
5168                    	assign u_c4ee = Req1_Len1 [6:2];
5169                    	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
5170                    	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
5171                    	assign PipeIn_BurstType = Req1_BurstType;
5172                    	assign u_cb9b_1 = PipeIn_BurstType;
5173                    	assign u_cb9b_11 = PipeIn_Opc;
5174                    	assign PipeIn_Urg = Req1_Urg;
5175                    	assign u_cb9b_17 = PipeIn_Urg;
5176                    	assign PipeIn_User = Req1_User;
5177                    	assign u_cb9b_19 = PipeIn_User;
5178                    	assign PipeIn_Data = Pld_Data;
5179                    	assign u_cb9b_2 = PipeIn_Data;
5180                    	assign Req1_Fail = Req1_Status == 2'b11;
5181                    	assign PipeIn_Fail = Req1_Fail;
5182                    	assign u_cb9b_4 = PipeIn_Fail;
5183                    	assign PipeIn_Head = ReqHead;
5184                    	assign u_cb9b_6 = PipeIn_Head;
5185                    	assign PipeIn_Last = Pld_Last;
5186                    	assign u_cb9b_7 = PipeIn_Last;
5187                    	assign PipeIn_Len1 = Req1_Len1;
5188                    	assign u_cb9b_8 = PipeIn_Len1;
5189                    	assign PipeIn_Lock = Req1_Lock;
5190                    	assign u_cb9b_9 = PipeIn_Lock;
5191                    	assign ReqVld = TrnVld &amp; ~ TrnGate;
5192                    	assign PostRdy = GenLcl_Req_Rdy;
5193                    	assign PipeOut_Urg = u_d4d9_17;
5194                    	assign PipeOut_Head = u_d4d9_6;
5195                    	assign PipeOutHead = PipeOut_Head;
5196                    	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
5197                    	assign uReq1_Opc_caseSel =
5198                    		{		Req1_OpcT == 4'b0110
5199                    			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
5200                    			,	Req1_OpcT == 4'b0011
5201                    			,	Req1_OpcT == 4'b0010
5202                    			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
5203                    		}
5204                    		;
5205                    	always @( uReq1_Opc_caseSel ) begin
5206       1/1          		case ( uReq1_Opc_caseSel )
5207       1/1          			5'b00001 : Req1_Opc = 3'b000 ;
5208       1/1          			5'b00010 : Req1_Opc = 3'b010 ;
5209       <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
5210       1/1          			5'b01000 : Req1_Opc = 3'b100 ;
5211       1/1          			5'b10000 : Req1_Opc = 3'b101 ;
5212       <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
5213                    		endcase
5214                    	end
5215                    	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
5216                    	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
5217       1/1          		case ( uPipeIn_Opc_caseSel )
5218       <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
5219       1/1          			3'b010  : PipeIn_Opc = 3'b000 ;
5220       1/1          			3'b100  : PipeIn_Opc = 3'b100 ;
5221       1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
5222       <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
5223                    		endcase
5224                    	end
5225                    	rsnoc_z_H_R_U_P_N_e5534060_A32138010117103001101080 Ifpa(
5226                    		.Rx_0( u_cb9b_0 )
5227                    	,	.Rx_1( u_cb9b_1 )
5228                    	,	.Rx_11( u_cb9b_11 )
5229                    	,	.Rx_14( 1'b0 )
5230                    	,	.Rx_15( 1'b0 )
5231                    	,	.Rx_17( u_cb9b_17 )
5232                    	,	.Rx_19( u_cb9b_19 )
5233                    	,	.Rx_2( u_cb9b_2 )
5234                    	,	.Rx_4( u_cb9b_4 )
5235                    	,	.Rx_6( u_cb9b_6 )
5236                    	,	.Rx_7( u_cb9b_7 )
5237                    	,	.Rx_8( u_cb9b_8 )
5238                    	,	.Rx_9( u_cb9b_9 )
5239                    	,	.RxRdy( ReqRdy )
5240                    	,	.RxVld( ReqVld )
5241                    	,	.Sys_Clk( Sys_Clk )
5242                    	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
5243                    	,	.Sys_Clk_En( Sys_Clk_En )
5244                    	,	.Sys_Clk_EnS( Sys_Clk_EnS )
5245                    	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
5246                    	,	.Sys_Clk_RstN( Sys_Clk_RstN )
5247                    	,	.Sys_Clk_Tm( Sys_Clk_Tm )
5248                    	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
5249                    	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
5250                    	,	.Tx_0( u_d4d9_0 )
5251                    	,	.Tx_1( u_d4d9_1 )
5252                    	,	.Tx_11( u_d4d9_11 )
5253                    	,	.Tx_14( u_d4d9_14 )
5254                    	,	.Tx_15( u_d4d9_15 )
5255                    	,	.Tx_17( u_d4d9_17 )
5256                    	,	.Tx_19( u_d4d9_19 )
5257                    	,	.Tx_2( u_d4d9_2 )
5258                    	,	.Tx_4( u_d4d9_4 )
5259                    	,	.Tx_6( u_d4d9_6 )
5260                    	,	.Tx_7( u_d4d9_7 )
5261                    	,	.Tx_8( u_d4d9_8 )
5262                    	,	.Tx_9( u_d4d9_9 )
5263                    	,	.TxRdy( PipeOutRdy )
5264                    	,	.TxVld( PipeOutVld )
5265                    	);
5266                    	assign PipeOut_Addr = u_d4d9_0;
5267                    	assign GenLcl_Req_Addr = PipeOut_Addr;
5268                    	assign PipeOut_Data = u_d4d9_2;
5269                    	assign MyDatum = PipeOut_Data [35:0];
5270                    	assign MyData = { 2'b0 , MyDatum };
5271                    	rsnoc_z_H_R_N_T_U_P_Ps_4d3cab65 ups(
5272                    		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
5273                    	);
5274                    	assign PipeOut_Fail = u_d4d9_4;
5275                    	assign NullBe = PipeOut_Fail;
5276                    	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
5277                    	assign GenLcl_Req_Vld = PostVld;
5278                    	assign PipeOut_Last = u_d4d9_7;
5279                    	assign GenLcl_Req_Last = PipeOut_Last;
5280                    	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
5281                    	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
5282                    	assign PipeOut_BurstType = u_d4d9_1;
5283                    	assign GenLcl_Req_BurstType = PipeOut_BurstType;
5284                    	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
5285                    	assign PipeOut_Len1 = u_d4d9_8;
5286                    	assign GenLcl_Req_Len1 = PipeOut_Len1;
5287                    	assign PipeOut_Lock = u_d4d9_9;
5288                    	assign GenLcl_Req_Lock = PipeOut_Lock;
5289                    	assign PipeOut_Opc = u_d4d9_11;
5290                    	assign GenLcl_Req_Opc = PipeOut_Opc;
5291                    	assign PipeOut_SeqUnOrdered = u_d4d9_14;
5292                    	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
5293                    	assign PipeOut_SeqUnique = u_d4d9_15;
5294                    	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
5295                    	assign PipeOut_User = u_d4d9_19;
5296                    	assign GenLcl_Req_User = PipeOut_User;
5297                    	assign Rsp0_Rdy = Rsp1_Rdy;
5298                    	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
5299                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
5300                    		.Clk( Sys_Clk )
5301                    	,	.Clk_ClkS( Sys_Clk_ClkS )
5302                    	,	.Clk_En( Sys_Clk_En )
5303                    	,	.Clk_EnS( Sys_Clk_EnS )
5304                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
5305                    	,	.Clk_RstN( Sys_Clk_RstN )
5306                    	,	.Clk_Tm( Sys_Clk_Tm )
5307                    	,	.En( GenLcl_Req_Vld )
5308                    	,	.O( u_43f9 )
5309                    	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
5310                    	,	.Set( NullBe &amp; PipeOutHead )
5311                    	);
5312                    	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
5313                    		.GenLcl_Req_Addr( GenLcl_Req_Addr )
5314                    	,	.GenLcl_Req_Be( GenLcl_Req_Be )
5315                    	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
5316                    	,	.GenLcl_Req_Data( GenLcl_Req_Data )
5317                    	,	.GenLcl_Req_Last( GenLcl_Req_Last )
5318                    	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
5319                    	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
5320                    	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
5321                    	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
5322                    	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
5323                    	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
5324                    	,	.GenLcl_Req_User( GenLcl_Req_User )
5325                    	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
5326                    	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
5327                    	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
5328                    	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
5329                    	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
5330                    	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
5331                    	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
5332                    	,	.GenPrt_Req_Addr( u_Req_Addr )
5333                    	,	.GenPrt_Req_Be( u_Req_Be )
5334                    	,	.GenPrt_Req_BurstType( u_Req_BurstType )
5335                    	,	.GenPrt_Req_Data( u_Req_Data )
5336                    	,	.GenPrt_Req_Last( u_Req_Last )
5337                    	,	.GenPrt_Req_Len1( u_Req_Len1 )
5338                    	,	.GenPrt_Req_Lock( u_Req_Lock )
5339                    	,	.GenPrt_Req_Opc( u_Req_Opc )
5340                    	,	.GenPrt_Req_Rdy( u_Req_Rdy )
5341                    	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
5342                    	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
5343                    	,	.GenPrt_Req_User( u_Req_User )
5344                    	,	.GenPrt_Req_Vld( u_Req_Vld )
5345                    	,	.GenPrt_Rsp_Data( u_Rsp_Data )
5346                    	,	.GenPrt_Rsp_Last( u_Rsp_Last )
5347                    	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
5348                    	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
5349                    	,	.GenPrt_Rsp_Status( u_Rsp_Status )
5350                    	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
5351                    	);
5352                    	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
5353                    		.GenLcl_Req_Addr( u_Req_Addr )
5354                    	,	.GenLcl_Req_Be( u_Req_Be )
5355                    	,	.GenLcl_Req_BurstType( u_Req_BurstType )
5356                    	,	.GenLcl_Req_Data( u_Req_Data )
5357                    	,	.GenLcl_Req_Last( u_Req_Last )
5358                    	,	.GenLcl_Req_Len1( u_Req_Len1 )
5359                    	,	.GenLcl_Req_Lock( u_Req_Lock )
5360                    	,	.GenLcl_Req_Opc( u_Req_Opc )
5361                    	,	.GenLcl_Req_Rdy( u_Req_Rdy )
5362                    	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
5363                    	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
5364                    	,	.GenLcl_Req_User( u_Req_User )
5365                    	,	.GenLcl_Req_Vld( u_Req_Vld )
5366                    	,	.GenLcl_Rsp_Data( u_Rsp_Data )
5367                    	,	.GenLcl_Rsp_Last( u_Rsp_Last )
5368                    	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
5369                    	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
5370                    	,	.GenLcl_Rsp_Status( u_Rsp_Status )
5371                    	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
5372                    	,	.GenPrt_Req_Addr( Gen_Req_Addr )
5373                    	,	.GenPrt_Req_Be( Gen_Req_Be )
5374                    	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
5375                    	,	.GenPrt_Req_Data( Gen_Req_Data )
5376                    	,	.GenPrt_Req_Last( Gen_Req_Last )
5377                    	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
5378                    	,	.GenPrt_Req_Lock( Gen_Req_Lock )
5379                    	,	.GenPrt_Req_Opc( Gen_Req_Opc )
5380                    	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
5381                    	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
5382                    	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
5383                    	,	.GenPrt_Req_User( Gen_Req_User )
5384                    	,	.GenPrt_Req_Vld( Gen_Req_Vld )
5385                    	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
5386                    	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
5387                    	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
5388                    	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
5389                    	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
5390                    	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
5391                    	,	.Sys_Clk( Sys_Clk )
5392                    	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
5393                    	,	.Sys_Clk_En( Sys_Clk_En )
5394                    	,	.Sys_Clk_EnS( Sys_Clk_EnS )
5395                    	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
5396                    	,	.Sys_Clk_RstN( Sys_Clk_RstN )
5397                    	,	.Sys_Clk_Tm( Sys_Clk_Tm )
5398                    	,	.Sys_Pwr_Idle( u_70_Idle )
5399                    	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
5400                    	);
5401                    	assign IdInfo_0_Id = Translation_0_Id;
5402                    	assign IdInfo_1_Id = Req1_KeyId;
5403                    	assign u_b16a = u_236 ? 2'b11 : 2'b0;
5404                    	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
5405                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
5406       1/1          		if ( ! Sys_Clk_RstN )
5407       1/1          			Load &lt;= #1.0 ( 2'b0 );
5408       1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
5409                    	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
5410                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
5411       1/1          		if ( ! Sys_Clk_RstN )
5412       1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
5413       1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
5414                    	assign RxInt_Rdy = RxIn_Rdy;
5415                    	assign Rx_Rdy = RxInt_Rdy;
5416                    	assign WakeUp_Rx = Rx_Vld;
5417                    	assign Sys_Pwr_WakeUp = WakeUp_Rx;
5418                    	assign u_f14a = RxIn_Data [106:93];
5419                    	assign Translation_0_Aperture = u_f14a [13:5];
5420                    	assign TxBypData = TxIn_Data [37:0];
5421                    	assign TxLcl_Data =
5422                    		{			{	TxIn_Data [107]
5423                    			,	TxIn_Data [106:93]
5424                    			,	TxIn_Data [92:89]
5425                    			,	TxIn_Data [88:87]
5426                    			,	TxIn_Data [86:80]
5427                    			,	TxIn_Data [79:49]
5428                    			,	TxIn_Data [48:41]
5429                    			,	TxIn_Data [40:38]
5430                    			}
5431                    		,
5432                    		TxBypData
5433                    		};
5434                    	assign Tx_Data = { TxLcl_Data [107:38] , TxLcl_Data [37:0] };
5435                    	assign TxLcl_Head = TxIn_Head;
5436                    	assign Tx_Head = TxLcl_Head;
5437                    	assign TxLcl_Tail = TxIn_Tail;
5438                    	assign Tx_Tail = TxLcl_Tail;
5439                    	assign TxLcl_Vld = TxIn_Vld;
5440                    	assign Tx_Vld = TxLcl_Vld;
5441                    	assign WakeUp_Other = 1'b0;
5442                    	assign u_fd35_Data_Datum3_Byte = TxIn_Data [34:27];
5443                    	assign Dbg_Tx_Data_Datum3_Byte = u_fd35_Data_Datum3_Byte;
5444                    	assign u_fd35_Data_Datum2_Be = TxIn_Data [26];
5445                    	assign Dbg_Tx_Data_Datum2_Be = u_fd35_Data_Datum2_Be;
5446                    	assign u_fd35_Data_Datum2_Byte = TxIn_Data [25:18];
5447                    	assign Dbg_Tx_Data_Datum2_Byte = u_fd35_Data_Datum2_Byte;
5448                    	assign u_fd35_Hdr_Status = TxIn_Data [88:87];
5449                    	assign Dbg_Tx_Hdr_Status = u_fd35_Hdr_Status;
5450                    	assign u_fd35_Hdr_Addr = TxIn_Data [79:49];
5451                    	assign Dbg_Tx_Hdr_Addr = u_fd35_Hdr_Addr;
5452                    	assign u_fd35_Hdr_Lock = TxIn_Data [107];
5453                    	assign Dbg_Tx_Hdr_Lock = u_fd35_Hdr_Lock;
5454                    	assign u_fd35_Hdr_Echo = TxIn_Data [40:38];
5455                    	assign Dbg_Tx_Hdr_Echo = u_fd35_Hdr_Echo;
5456                    	assign u_fd35_Hdr_Len1 = TxIn_Data [86:80];
5457                    	assign Dbg_Tx_Hdr_Len1 = u_fd35_Hdr_Len1;
5458                    	assign u_fd35_Hdr_User = TxIn_Data [48:41];
5459                    	assign Dbg_Tx_Hdr_User = u_fd35_Hdr_User;
5460                    	assign u_fd35_Hdr_Opc = TxIn_Data [92:89];
5461                    	assign Dbg_Tx_Hdr_Opc = u_fd35_Hdr_Opc;
5462                    	assign u_fd35_Hdr_RouteId = TxIn_Data [106:93];
5463                    	assign Dbg_Tx_Hdr_RouteId = u_fd35_Hdr_RouteId;
5464                    	assign u_a9bf_Data_Last = RxIn_Data [37];
5465                    	assign Dbg_Rx_Data_Last = u_a9bf_Data_Last;
5466                    	assign u_a9bf_Data_Err = RxIn_Data [36];
5467                    	assign Dbg_Rx_Data_Err = u_a9bf_Data_Err;
5468                    	assign u_a9bf_Data_Datum1_Be = RxIn_Data [17];
5469                    	assign Dbg_Rx_Data_Datum1_Be = u_a9bf_Data_Datum1_Be;
5470                    	assign u_a9bf_Data_Datum1_Byte = RxIn_Data [16:9];
5471                    	assign Dbg_Rx_Data_Datum1_Byte = u_a9bf_Data_Datum1_Byte;
5472                    	assign u_a9bf_Data_Datum0_Be = RxIn_Data [8];
5473                    	assign Dbg_Rx_Data_Datum0_Be = u_a9bf_Data_Datum0_Be;
5474                    	assign u_a9bf_Data_Datum0_Byte = RxIn_Data [7:0];
5475                    	assign Dbg_Rx_Data_Datum0_Byte = u_a9bf_Data_Datum0_Byte;
5476                    	assign u_a9bf_Data_Datum3_Be = RxIn_Data [35];
5477                    	assign Dbg_Rx_Data_Datum3_Be = u_a9bf_Data_Datum3_Be;
5478                    	assign u_a9bf_Data_Datum3_Byte = RxIn_Data [34:27];
5479                    	assign Dbg_Rx_Data_Datum3_Byte = u_a9bf_Data_Datum3_Byte;
5480                    	assign u_a9bf_Data_Datum2_Be = RxIn_Data [26];
5481                    	assign Dbg_Rx_Data_Datum2_Be = u_a9bf_Data_Datum2_Be;
5482                    	assign u_a9bf_Data_Datum2_Byte = RxIn_Data [25:18];
5483                    	assign Dbg_Rx_Data_Datum2_Byte = u_a9bf_Data_Datum2_Byte;
5484                    	assign u_a9bf_Hdr_Status = RxIn_Data [88:87];
5485                    	assign Dbg_Rx_Hdr_Status = u_a9bf_Hdr_Status;
5486                    	assign u_a9bf_Hdr_Addr = RxIn_Data [79:49];
5487                    	assign Dbg_Rx_Hdr_Addr = u_a9bf_Hdr_Addr;
5488                    	assign u_a9bf_Hdr_Lock = RxIn_Data [107];
5489                    	assign Dbg_Rx_Hdr_Lock = u_a9bf_Hdr_Lock;
5490                    	assign u_a9bf_Hdr_Echo = RxIn_Data [40:38];
5491                    	assign Dbg_Rx_Hdr_Echo = u_a9bf_Hdr_Echo;
5492                    	assign u_a9bf_Hdr_Len1 = RxIn_Data [86:80];
5493                    	assign Dbg_Rx_Hdr_Len1 = u_a9bf_Hdr_Len1;
5494                    	assign u_a9bf_Hdr_User = RxIn_Data [48:41];
5495                    	assign Dbg_Rx_Hdr_User = u_a9bf_Hdr_User;
5496                    	assign u_a9bf_Hdr_Opc = RxIn_Data [92:89];
5497                    	assign Dbg_Rx_Hdr_Opc = u_a9bf_Hdr_Opc;
5498                    	assign u_a9bf_Hdr_RouteId = RxIn_Data [106:93];
5499                    	assign Dbg_Rx_Hdr_RouteId = u_a9bf_Hdr_RouteId;
5500                    	assign u_fd35_Data_Last = TxIn_Data [37];
5501                    	assign Dbg_Tx_Data_Last = u_fd35_Data_Last;
5502                    	assign u_fd35_Data_Err = TxIn_Data [36];
5503                    	assign Dbg_Tx_Data_Err = u_fd35_Data_Err;
5504                    	assign u_fd35_Data_Datum1_Be = TxIn_Data [17];
5505                    	assign Dbg_Tx_Data_Datum1_Be = u_fd35_Data_Datum1_Be;
5506                    	assign u_fd35_Data_Datum1_Byte = TxIn_Data [16:9];
5507                    	assign Dbg_Tx_Data_Datum1_Byte = u_fd35_Data_Datum1_Byte;
5508                    	assign u_fd35_Data_Datum0_Be = TxIn_Data [8];
5509                    	assign Dbg_Tx_Data_Datum0_Be = u_fd35_Data_Datum0_Be;
5510                    	assign u_fd35_Data_Datum0_Byte = TxIn_Data [7:0];
5511                    	assign Dbg_Tx_Data_Datum0_Byte = u_fd35_Data_Datum0_Byte;
5512                    	assign u_fd35_Data_Datum3_Be = TxIn_Data [35];
5513                    	assign Dbg_Tx_Data_Datum3_Be = u_fd35_Data_Datum3_Be;
5514                    	assign u_5ddf = CxtUsed;
5515                    	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
5516                    	// synopsys translate_off
5517                    	// synthesis translate_off
5518                    	always @( posedge Sys_Clk )
5519       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
5520       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
5521       <font color = "grey">unreachable  </font>				dontStop = 0;
5522       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
5523       <font color = "grey">unreachable  </font>				if (!dontStop) begin
5524       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
5525       <font color = "grey">unreachable  </font>					$stop;
5526                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
5527                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod404.html" >rsnoc_z_H_R_G_T2_U_U_626e5504</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       4966
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       4971
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       4985
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       4990
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5007
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5013
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5170
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5403
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod404.html" >rsnoc_z_H_R_G_T2_U_U_626e5504</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">29</td>
<td class="rt">53.70 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">1010</td>
<td class="rt">498</td>
<td class="rt">49.31 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">505</td>
<td class="rt">250</td>
<td class="rt">49.50 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">505</td>
<td class="rt">248</td>
<td class="rt">49.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">29</td>
<td class="rt">53.70 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">1010</td>
<td class="rt">498</td>
<td class="rt">49.31 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">505</td>
<td class="rt">250</td>
<td class="rt">49.50 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">505</td>
<td class="rt">248</td>
<td class="rt">49.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[8:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[57:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[78:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[82:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod404.html" >rsnoc_z_H_R_G_T2_U_U_626e5504</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">42</td>
<td class="rt">72.41 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5170</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">5403</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">4963</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">4968</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">4974</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">4982</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">4987</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">5004</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">5010</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">5014</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">5039</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5128</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">5206</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">5217</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5406</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">5411</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5170       	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5403       	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4963       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
4964       			u_fc98 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
4965       		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
4966       			u_fc98 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4968       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
4969       			u_8135 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
4970       		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
4971       			u_8135 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4974       		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
4975       			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "green">			==></font>
4976       			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "green">			==></font>
4977       			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
4978       			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4982       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
4983       			u_da22 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
4984       		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
4985       			u_da22 <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4987       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
4988       			u_31e2 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
4989       		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
4990       			u_31e2 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5004       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
5005       			u_f3f5 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
5006       		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
5007       			u_f3f5 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5010       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
5011       			u_703a <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
5012       		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
5013       			u_703a <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5014       	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
           	                           <font color = "red">-1-</font>               		               
5015       			1'b1    : u_1002 = Cxt_0 ;
           <font color = "green">			==></font>
5016       			default : u_1002 = 32'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5039       		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
5040       			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
5041       			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
5042       			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
5043       			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
5044       			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
5045       			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5128       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
5129       			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
5130       		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
5131       			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5206       		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
5207       			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
5208       			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "green">			==></font>
5209       			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
5210       			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
5211       			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "green">			==></font>
5212       			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5217       		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
5218       			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
5219       			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "green">			==></font>
5220       			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "green">			==></font>
5221       			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
5222       			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5406       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
5407       			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
5408       		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5411       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
5412       			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
5413       		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_45174">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_626e5504">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
