m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/FPGA_Restart/FPGA_Projects20250804/ModesimTest/simulation/questa
vcounter_sub
Z1 !s110 1755354285
!i10b 1
!s100 FQUjoX_S9iUdERU^^ciWM2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ii_a;M:XXj8`=JOH[MQYF`1
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1755337368
8F:/FPGA_Restart/FPGA_Projects20250804/ModesimTest/counter_sub.v
FF:/FPGA_Restart/FPGA_Projects20250804/ModesimTest/counter_sub.v
!i122 0
L0 1 22
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1755354285.000000
!s107 F:/FPGA_Restart/FPGA_Projects20250804/ModesimTest/counter_sub.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FPGA_Restart/FPGA_Projects20250804/ModesimTest|F:/FPGA_Restart/FPGA_Projects20250804/ModesimTest/counter_sub.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+F:/FPGA_Restart/FPGA_Projects20250804/ModesimTest
Z8 tCvgOpt 0
vsimple_top
R1
!i10b 1
!s100 3GKGo`ER`W50mQ;]f@8=b1
R2
I4IQ_F7aXKXP5niXNWQP0R3
R3
R0
w1755336943
8F:/FPGA_Restart/FPGA_Projects20250804/ModesimTest/simple_top.v
FF:/FPGA_Restart/FPGA_Projects20250804/ModesimTest/simple_top.v
!i122 1
L0 1 20
R4
r1
!s85 0
31
R5
!s107 F:/FPGA_Restart/FPGA_Projects20250804/ModesimTest/simple_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FPGA_Restart/FPGA_Projects20250804/ModesimTest|F:/FPGA_Restart/FPGA_Projects20250804/ModesimTest/simple_top.v|
!i113 1
R6
R7
R8
vsimple_top_tb
R1
!i10b 1
!s100 zi]MoRnC0S=l9<z7OM:012
R2
IkP_JASLL1OF;LM`?8K@Y;1
R3
R0
w1755337215
8F:/FPGA_Restart/FPGA_Projects20250804/ModesimTest/simple_top_tb.v
FF:/FPGA_Restart/FPGA_Projects20250804/ModesimTest/simple_top_tb.v
!i122 2
L0 3 34
R4
r1
!s85 0
31
R5
!s107 F:/FPGA_Restart/FPGA_Projects20250804/ModesimTest/simple_top_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FPGA_Restart/FPGA_Projects20250804/ModesimTest|F:/FPGA_Restart/FPGA_Projects20250804/ModesimTest/simple_top_tb.v|
!i113 1
R6
R7
R8
