NDContentPage.OnToolTipsLoaded({469:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype469\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_sequence<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> BASE=uvm_sequence #(uvm_reg_item))</span></div></div></div><div class=\"TTSummary\">This class provides base functionality for both user-defined RegModel test sequences and &quot;register translation sequences&quot;.</div></div>",591:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype591\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_single_bit_bash_seq</div></div></div><div class=\"TTSummary\">Verify the implementation of a single register by attempting to write 1\'s and 0\'s to every bit in it, via every address map in which the register is mapped, making sure that the resulting value matches the mirrored value.</div></div>"});