{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 17:13:38 2024 " "Info: Processing started: Sat May 18 17:13:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off port_io -c port_io --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off port_io -c port_io --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[0\] " "Warning: Node \"latch\[0\]\" is a latch" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 70 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[1\] " "Warning: Node \"latch\[1\]\" is a latch" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 70 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[2\] " "Warning: Node \"latch\[2\]\" is a latch" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 70 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[3\] " "Warning: Node \"latch\[3\]\" is a latch" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 70 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[4\] " "Warning: Node \"latch\[4\]\" is a latch" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 70 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[5\] " "Warning: Node \"latch\[5\]\" is a latch" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 70 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[6\] " "Warning: Node \"latch\[6\]\" is a latch" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 70 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[7\] " "Warning: Node \"latch\[7\]\" is a latch" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 70 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "dir_reg\[7\] " "Info: Detected ripple clock \"dir_reg\[7\]\" as buffer" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dir_reg\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dir_reg\[6\] " "Info: Detected ripple clock \"dir_reg\[6\]\" as buffer" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dir_reg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dir_reg\[5\] " "Info: Detected ripple clock \"dir_reg\[5\]\" as buffer" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dir_reg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dir_reg\[4\] " "Info: Detected ripple clock \"dir_reg\[4\]\" as buffer" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dir_reg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dir_reg\[3\] " "Info: Detected ripple clock \"dir_reg\[3\]\" as buffer" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dir_reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dir_reg\[2\] " "Info: Detected ripple clock \"dir_reg\[2\]\" as buffer" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dir_reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dir_reg\[1\] " "Info: Detected ripple clock \"dir_reg\[1\]\" as buffer" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dir_reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dir_reg\[0\] " "Info: Detected ripple clock \"dir_reg\[0\]\" as buffer" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dir_reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dir_reg\[4\] abus\[3\] clk_in 9.522 ns register " "Info: tsu for register \"dir_reg\[4\]\" (data pin = \"abus\[3\]\", clock pin = \"clk_in\") is 9.522 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.431 ns + Longest pin register " "Info: + Longest pin to register delay is 11.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns abus\[3\] 1 PIN PIN_C12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C12; Fanout = 1; PIN Node = 'abus\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[3] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.813 ns) + CELL(0.398 ns) 6.051 ns Equal0~0 2 COMB LCCOMB_X30_Y35_N16 6 " "Info: 2: + IC(4.813 ns) + CELL(0.398 ns) = 6.051 ns; Loc. = LCCOMB_X30_Y35_N16; Fanout = 6; COMB Node = 'Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.211 ns" { abus[3] Equal0~0 } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.770 ns) + CELL(0.275 ns) 10.096 ns dir_reg\[0\]~0 3 COMB LCCOMB_X1_Y17_N24 8 " "Info: 3: + IC(3.770 ns) + CELL(0.275 ns) = 10.096 ns; Loc. = LCCOMB_X1_Y17_N24; Fanout = 8; COMB Node = 'dir_reg\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.045 ns" { Equal0~0 dir_reg[0]~0 } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.660 ns) 11.431 ns dir_reg\[4\] 4 REG LCFF_X1_Y18_N19 3 " "Info: 4: + IC(0.675 ns) + CELL(0.660 ns) = 11.431 ns; Loc. = LCFF_X1_Y18_N19; Fanout = 3; REG Node = 'dir_reg\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { dir_reg[0]~0 dir_reg[4] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.173 ns ( 19.01 % ) " "Info: Total cell delay = 2.173 ns ( 19.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.258 ns ( 80.99 % ) " "Info: Total interconnect delay = 9.258 ns ( 80.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.431 ns" { abus[3] Equal0~0 dir_reg[0]~0 dir_reg[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.431 ns" { abus[3] {} abus[3]~combout {} Equal0~0 {} dir_reg[0]~0 {} dir_reg[4] {} } { 0.000ns 0.000ns 4.813ns 3.770ns 0.675ns } { 0.000ns 0.840ns 0.398ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 1.873 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 1.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.537 ns) 1.873 ns dir_reg\[4\] 2 REG LCFF_X1_Y18_N19 3 " "Info: 2: + IC(0.337 ns) + CELL(0.537 ns) = 1.873 ns; Loc. = LCFF_X1_Y18_N19; Fanout = 3; REG Node = 'dir_reg\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { clk_in dir_reg[4] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 82.01 % ) " "Info: Total cell delay = 1.536 ns ( 82.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.337 ns ( 17.99 % ) " "Info: Total interconnect delay = 0.337 ns ( 17.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { clk_in dir_reg[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.873 ns" { clk_in {} clk_in~combout {} dir_reg[4] {} } { 0.000ns 0.000ns 0.337ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.431 ns" { abus[3] Equal0~0 dir_reg[0]~0 dir_reg[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.431 ns" { abus[3] {} abus[3]~combout {} Equal0~0 {} dir_reg[0]~0 {} dir_reg[4] {} } { 0.000ns 0.000ns 4.813ns 3.770ns 0.675ns } { 0.000ns 0.840ns 0.398ns 0.275ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { clk_in dir_reg[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.873 ns" { clk_in {} clk_in~combout {} dir_reg[4] {} } { 0.000ns 0.000ns 0.337ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in dbus\[6\] latch\[6\] 9.482 ns register " "Info: tco from clock \"clk_in\" to destination pin \"dbus\[6\]\" through register \"latch\[6\]\" is 9.482 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.576 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.787 ns) 2.123 ns dir_reg\[6\] 2 REG LCFF_X1_Y18_N13 3 " "Info: 2: + IC(0.337 ns) + CELL(0.787 ns) = 2.123 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 3; REG Node = 'dir_reg\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { clk_in dir_reg[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.150 ns) 2.576 ns latch\[6\] 3 REG LCCOMB_X1_Y18_N14 1 " "Info: 3: + IC(0.303 ns) + CELL(0.150 ns) = 2.576 ns; Loc. = LCCOMB_X1_Y18_N14; Fanout = 1; REG Node = 'latch\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.453 ns" { dir_reg[6] latch[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 75.16 % ) " "Info: Total cell delay = 1.936 ns ( 75.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.640 ns ( 24.84 % ) " "Info: Total interconnect delay = 0.640 ns ( 24.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { clk_in dir_reg[6] latch[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { clk_in {} clk_in~combout {} dir_reg[6] {} latch[6] {} } { 0.000ns 0.000ns 0.337ns 0.303ns } { 0.000ns 0.999ns 0.787ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.906 ns + Longest register pin " "Info: + Longest register to pin delay is 6.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch\[6\] 1 REG LCCOMB_X1_Y18_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y18_N14; Fanout = 1; REG Node = 'latch\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.437 ns) 1.063 ns dbus\[6\]~25 2 COMB LCCOMB_X1_Y18_N26 1 " "Info: 2: + IC(0.626 ns) + CELL(0.437 ns) = 1.063 ns; Loc. = LCCOMB_X1_Y18_N26; Fanout = 1; COMB Node = 'dbus\[6\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { latch[6] dbus[6]~25 } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.065 ns) + CELL(2.778 ns) 6.906 ns dbus\[6\] 3 PIN PIN_H15 0 " "Info: 3: + IC(3.065 ns) + CELL(2.778 ns) = 6.906 ns; Loc. = PIN_H15; Fanout = 0; PIN Node = 'dbus\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.843 ns" { dbus[6]~25 dbus[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.215 ns ( 46.55 % ) " "Info: Total cell delay = 3.215 ns ( 46.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.691 ns ( 53.45 % ) " "Info: Total interconnect delay = 3.691 ns ( 53.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.906 ns" { latch[6] dbus[6]~25 dbus[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.906 ns" { latch[6] {} dbus[6]~25 {} dbus[6] {} } { 0.000ns 0.626ns 3.065ns } { 0.000ns 0.437ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { clk_in dir_reg[6] latch[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { clk_in {} clk_in~combout {} dir_reg[6] {} latch[6] {} } { 0.000ns 0.000ns 0.337ns 0.303ns } { 0.000ns 0.999ns 0.787ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.906 ns" { latch[6] dbus[6]~25 dbus[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.906 ns" { latch[6] {} dbus[6]~25 {} dbus[6] {} } { 0.000ns 0.626ns 3.065ns } { 0.000ns 0.437ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "abus\[3\] dbus\[6\] 16.752 ns Longest " "Info: Longest tpd from source pin \"abus\[3\]\" to destination pin \"dbus\[6\]\" is 16.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns abus\[3\] 1 PIN PIN_C12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C12; Fanout = 1; PIN Node = 'abus\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[3] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.813 ns) + CELL(0.398 ns) 6.051 ns Equal0~0 2 COMB LCCOMB_X30_Y35_N16 6 " "Info: 2: + IC(4.813 ns) + CELL(0.398 ns) = 6.051 ns; Loc. = LCCOMB_X30_Y35_N16; Fanout = 6; COMB Node = 'Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.211 ns" { abus[3] Equal0~0 } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.790 ns) + CELL(0.437 ns) 10.278 ns Equal0~2 3 COMB LCCOMB_X1_Y17_N0 6 " "Info: 3: + IC(3.790 ns) + CELL(0.437 ns) = 10.278 ns; Loc. = LCCOMB_X1_Y17_N0; Fanout = 6; COMB Node = 'Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.227 ns" { Equal0~0 Equal0~2 } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.150 ns) 10.909 ns dbus\[6\]~25 4 COMB LCCOMB_X1_Y18_N26 1 " "Info: 4: + IC(0.481 ns) + CELL(0.150 ns) = 10.909 ns; Loc. = LCCOMB_X1_Y18_N26; Fanout = 1; COMB Node = 'dbus\[6\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { Equal0~2 dbus[6]~25 } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.065 ns) + CELL(2.778 ns) 16.752 ns dbus\[6\] 5 PIN PIN_H15 0 " "Info: 5: + IC(3.065 ns) + CELL(2.778 ns) = 16.752 ns; Loc. = PIN_H15; Fanout = 0; PIN Node = 'dbus\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.843 ns" { dbus[6]~25 dbus[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.603 ns ( 27.48 % ) " "Info: Total cell delay = 4.603 ns ( 27.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.149 ns ( 72.52 % ) " "Info: Total interconnect delay = 12.149 ns ( 72.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.752 ns" { abus[3] Equal0~0 Equal0~2 dbus[6]~25 dbus[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.752 ns" { abus[3] {} abus[3]~combout {} Equal0~0 {} Equal0~2 {} dbus[6]~25 {} dbus[6] {} } { 0.000ns 0.000ns 4.813ns 3.790ns 0.481ns 3.065ns } { 0.000ns 0.840ns 0.398ns 0.437ns 0.150ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "port_reg\[2\] dbus\[2\] clk_in -2.609 ns register " "Info: th for register \"port_reg\[2\]\" (data pin = \"dbus\[2\]\", clock pin = \"clk_in\") is -2.609 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.674 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns port_reg\[2\] 3 REG LCFF_X1_Y17_N17 1 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X1_Y17_N17; Fanout = 1; REG Node = 'port_reg\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk_in~clkctrl port_reg[2] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk_in clk_in~clkctrl port_reg[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[2] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.549 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dbus\[2\] 1 PIN PIN_P4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_P4; Fanout = 1; PIN Node = 'dbus\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus[2] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns dbus\[2\]~2 2 COMB IOC_X0_Y17_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOC_X0_Y17_N1; Fanout = 2; COMB Node = 'dbus\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { dbus[2] dbus[2]~2 } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.474 ns) + CELL(0.149 ns) 5.465 ns port_reg\[2\]~feeder 3 COMB LCCOMB_X1_Y17_N16 1 " "Info: 3: + IC(4.474 ns) + CELL(0.149 ns) = 5.465 ns; Loc. = LCCOMB_X1_Y17_N16; Fanout = 1; COMB Node = 'port_reg\[2\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.623 ns" { dbus[2]~2 port_reg[2]~feeder } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.549 ns port_reg\[2\] 4 REG LCFF_X1_Y17_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 5.549 ns; Loc. = LCFF_X1_Y17_N17; Fanout = 1; REG Node = 'port_reg\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { port_reg[2]~feeder port_reg[2] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.075 ns ( 19.37 % ) " "Info: Total cell delay = 1.075 ns ( 19.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.474 ns ( 80.63 % ) " "Info: Total interconnect delay = 4.474 ns ( 80.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.549 ns" { dbus[2] dbus[2]~2 port_reg[2]~feeder port_reg[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.549 ns" { dbus[2] {} dbus[2]~2 {} port_reg[2]~feeder {} port_reg[2] {} } { 0.000ns 0.000ns 4.474ns 0.000ns } { 0.000ns 0.842ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk_in clk_in~clkctrl port_reg[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[2] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.549 ns" { dbus[2] dbus[2]~2 port_reg[2]~feeder port_reg[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.549 ns" { dbus[2] {} dbus[2]~2 {} port_reg[2]~feeder {} port_reg[2] {} } { 0.000ns 0.000ns 4.474ns 0.000ns } { 0.000ns 0.842ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 17:13:38 2024 " "Info: Processing ended: Sat May 18 17:13:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
