Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu May 04 11:05:06 2017
| Host         : LAOLUO-PC running 64-bit major release  (build 7600)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ad9767_test_timing_summary_routed.rpt -rpx ad9767_test_timing_summary_routed.rpx
| Design       : ad9767_test
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.868        0.000                      0                   25        0.197        0.000                      0                   25        1.100        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
PLL_inst/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out2_PLL         {0.000 4.000}        8.000           125.000         
  clkfbout_PLL         {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PLL_inst/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out2_PLL               3.868        0.000                      0                   25        0.197        0.000                      0                   25        3.500        0.000                       0                    16  
  clkfbout_PLL                                                                                                                                                           3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PLL_inst/inst/clk_in1
  To Clock:  PLL_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_inst/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL
  To Clock:  clk_out2_PLL

Setup :            0  Failing Endpoints,  Worst Slack        3.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 trig_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trig_data_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_PLL fall@12.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        3.668ns  (logic 0.699ns (19.055%)  route 2.969ns (80.945%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.318ns = ( 9.682 - 12.000 ) 
    Source Clock Delay      (SCD):    -1.933ns = ( 2.067 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.065     5.065    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -0.907 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     0.541    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.622 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          1.444     2.067    da2_wrt_OBUF
    SLICE_X0Y144         FDRE                                         r  trig_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.384     2.451 r  trig_data_reg[0]/Q
                         net (fo=5, routed)           1.536     3.987    da2_data_OBUF[0]
    SLICE_X0Y116         LUT6 (Prop_lut6_I2_O)        0.105     4.092 f  trig_data[13]_i_4/O
                         net (fo=1, routed)           0.353     4.445    trig_data[13]_i_4_n_0
    SLICE_X0Y116         LUT6 (Prop_lut6_I2_O)        0.105     4.550 f  trig_data[13]_i_2/O
                         net (fo=3, routed)           0.572     5.122    trig_data[13]_i_2_n_0
    SLICE_X0Y116         LUT4 (Prop_lut4_I2_O)        0.105     5.227 r  trig_data[11]_i_1/O
                         net (fo=11, routed)          0.508     5.735    trig_data[11]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  trig_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                     12.000    12.000 f  
    R4                   IBUFDS                       0.000    12.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.004    13.004    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     6.896 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     8.278    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.355 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          1.327     9.682    da2_wrt_OBUF
    SLICE_X1Y116         FDRE                                         r  trig_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.334    10.016    
                         clock uncertainty           -0.064     9.951    
    SLICE_X1Y116         FDRE (Setup_fdre_C_R)       -0.348     9.603    trig_data_reg[5]
  -------------------------------------------------------------------
                         required time                          9.603    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 trig_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trig_data_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_PLL fall@12.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        3.668ns  (logic 0.699ns (19.055%)  route 2.969ns (80.945%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.318ns = ( 9.682 - 12.000 ) 
    Source Clock Delay      (SCD):    -1.933ns = ( 2.067 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.065     5.065    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -0.907 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     0.541    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.622 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          1.444     2.067    da2_wrt_OBUF
    SLICE_X0Y144         FDRE                                         r  trig_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.384     2.451 r  trig_data_reg[0]/Q
                         net (fo=5, routed)           1.536     3.987    da2_data_OBUF[0]
    SLICE_X0Y116         LUT6 (Prop_lut6_I2_O)        0.105     4.092 f  trig_data[13]_i_4/O
                         net (fo=1, routed)           0.353     4.445    trig_data[13]_i_4_n_0
    SLICE_X0Y116         LUT6 (Prop_lut6_I2_O)        0.105     4.550 f  trig_data[13]_i_2/O
                         net (fo=3, routed)           0.572     5.122    trig_data[13]_i_2_n_0
    SLICE_X0Y116         LUT4 (Prop_lut4_I2_O)        0.105     5.227 r  trig_data[11]_i_1/O
                         net (fo=11, routed)          0.508     5.735    trig_data[11]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  trig_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                     12.000    12.000 f  
    R4                   IBUFDS                       0.000    12.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.004    13.004    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     6.896 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     8.278    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.355 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          1.327     9.682    da2_wrt_OBUF
    SLICE_X1Y116         FDRE                                         r  trig_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.334    10.016    
                         clock uncertainty           -0.064     9.951    
    SLICE_X1Y116         FDRE (Setup_fdre_C_R)       -0.348     9.603    trig_data_reg[6]
  -------------------------------------------------------------------
                         required time                          9.603    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 trig_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trig_data_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_PLL fall@12.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        3.668ns  (logic 0.699ns (19.055%)  route 2.969ns (80.945%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.318ns = ( 9.682 - 12.000 ) 
    Source Clock Delay      (SCD):    -1.933ns = ( 2.067 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.065     5.065    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -0.907 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     0.541    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.622 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          1.444     2.067    da2_wrt_OBUF
    SLICE_X0Y144         FDRE                                         r  trig_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.384     2.451 r  trig_data_reg[0]/Q
                         net (fo=5, routed)           1.536     3.987    da2_data_OBUF[0]
    SLICE_X0Y116         LUT6 (Prop_lut6_I2_O)        0.105     4.092 f  trig_data[13]_i_4/O
                         net (fo=1, routed)           0.353     4.445    trig_data[13]_i_4_n_0
    SLICE_X0Y116         LUT6 (Prop_lut6_I2_O)        0.105     4.550 f  trig_data[13]_i_2/O
                         net (fo=3, routed)           0.572     5.122    trig_data[13]_i_2_n_0
    SLICE_X0Y116         LUT4 (Prop_lut4_I2_O)        0.105     5.227 r  trig_data[11]_i_1/O
                         net (fo=11, routed)          0.508     5.735    trig_data[11]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  trig_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                     12.000    12.000 f  
    R4                   IBUFDS                       0.000    12.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.004    13.004    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     6.896 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     8.278    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.355 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          1.327     9.682    da2_wrt_OBUF
    SLICE_X1Y116         FDRE                                         r  trig_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.334    10.016    
                         clock uncertainty           -0.064     9.951    
    SLICE_X1Y116         FDRE (Setup_fdre_C_R)       -0.348     9.603    trig_data_reg[7]
  -------------------------------------------------------------------
                         required time                          9.603    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 trig_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trig_data_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_PLL fall@12.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        3.668ns  (logic 0.699ns (19.055%)  route 2.969ns (80.945%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.318ns = ( 9.682 - 12.000 ) 
    Source Clock Delay      (SCD):    -1.933ns = ( 2.067 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.065     5.065    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -0.907 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     0.541    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.622 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          1.444     2.067    da2_wrt_OBUF
    SLICE_X0Y144         FDRE                                         r  trig_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.384     2.451 r  trig_data_reg[0]/Q
                         net (fo=5, routed)           1.536     3.987    da2_data_OBUF[0]
    SLICE_X0Y116         LUT6 (Prop_lut6_I2_O)        0.105     4.092 f  trig_data[13]_i_4/O
                         net (fo=1, routed)           0.353     4.445    trig_data[13]_i_4_n_0
    SLICE_X0Y116         LUT6 (Prop_lut6_I2_O)        0.105     4.550 f  trig_data[13]_i_2/O
                         net (fo=3, routed)           0.572     5.122    trig_data[13]_i_2_n_0
    SLICE_X0Y116         LUT4 (Prop_lut4_I2_O)        0.105     5.227 r  trig_data[11]_i_1/O
                         net (fo=11, routed)          0.508     5.735    trig_data[11]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  trig_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                     12.000    12.000 f  
    R4                   IBUFDS                       0.000    12.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.004    13.004    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     6.896 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     8.278    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.355 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          1.327     9.682    da2_wrt_OBUF
    SLICE_X1Y116         FDRE                                         r  trig_data_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.334    10.016    
                         clock uncertainty           -0.064     9.951    
    SLICE_X1Y116         FDRE (Setup_fdre_C_R)       -0.348     9.603    trig_data_reg[8]
  -------------------------------------------------------------------
                         required time                          9.603    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 trig_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trig_data_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_PLL fall@12.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        3.560ns  (logic 0.699ns (19.635%)  route 2.861ns (80.365%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.318ns = ( 9.682 - 12.000 ) 
    Source Clock Delay      (SCD):    -1.933ns = ( 2.067 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.065     5.065    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -0.907 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     0.541    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.622 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          1.444     2.067    da2_wrt_OBUF
    SLICE_X0Y144         FDRE                                         r  trig_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.384     2.451 r  trig_data_reg[0]/Q
                         net (fo=5, routed)           1.536     3.987    da2_data_OBUF[0]
    SLICE_X0Y116         LUT6 (Prop_lut6_I2_O)        0.105     4.092 f  trig_data[13]_i_4/O
                         net (fo=1, routed)           0.353     4.445    trig_data[13]_i_4_n_0
    SLICE_X0Y116         LUT6 (Prop_lut6_I2_O)        0.105     4.550 f  trig_data[13]_i_2/O
                         net (fo=3, routed)           0.572     5.122    trig_data[13]_i_2_n_0
    SLICE_X0Y116         LUT4 (Prop_lut4_I2_O)        0.105     5.227 r  trig_data[11]_i_1/O
                         net (fo=11, routed)          0.399     5.627    trig_data[11]_i_1_n_0
    SLICE_X1Y115         FDRE                                         r  trig_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                     12.000    12.000 f  
    R4                   IBUFDS                       0.000    12.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.004    13.004    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     6.896 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     8.278    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.355 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          1.327     9.682    da2_wrt_OBUF
    SLICE_X1Y115         FDRE                                         r  trig_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.334    10.016    
                         clock uncertainty           -0.064     9.951    
    SLICE_X1Y115         FDRE (Setup_fdre_C_R)       -0.348     9.603    trig_data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.603    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 trig_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trig_data_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_PLL fall@12.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        3.560ns  (logic 0.699ns (19.635%)  route 2.861ns (80.365%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.318ns = ( 9.682 - 12.000 ) 
    Source Clock Delay      (SCD):    -1.933ns = ( 2.067 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.065     5.065    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -0.907 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     0.541    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.622 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          1.444     2.067    da2_wrt_OBUF
    SLICE_X0Y144         FDRE                                         r  trig_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.384     2.451 r  trig_data_reg[0]/Q
                         net (fo=5, routed)           1.536     3.987    da2_data_OBUF[0]
    SLICE_X0Y116         LUT6 (Prop_lut6_I2_O)        0.105     4.092 f  trig_data[13]_i_4/O
                         net (fo=1, routed)           0.353     4.445    trig_data[13]_i_4_n_0
    SLICE_X0Y116         LUT6 (Prop_lut6_I2_O)        0.105     4.550 f  trig_data[13]_i_2/O
                         net (fo=3, routed)           0.572     5.122    trig_data[13]_i_2_n_0
    SLICE_X0Y116         LUT4 (Prop_lut4_I2_O)        0.105     5.227 r  trig_data[11]_i_1/O
                         net (fo=11, routed)          0.399     5.627    trig_data[11]_i_1_n_0
    SLICE_X1Y115         FDRE                                         r  trig_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                     12.000    12.000 f  
    R4                   IBUFDS                       0.000    12.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.004    13.004    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     6.896 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     8.278    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.355 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          1.327     9.682    da2_wrt_OBUF
    SLICE_X1Y115         FDRE                                         r  trig_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.334    10.016    
                         clock uncertainty           -0.064     9.951    
    SLICE_X1Y115         FDRE (Setup_fdre_C_R)       -0.348     9.603    trig_data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.603    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 trig_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trig_data_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_PLL fall@12.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        3.560ns  (logic 0.699ns (19.635%)  route 2.861ns (80.365%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.318ns = ( 9.682 - 12.000 ) 
    Source Clock Delay      (SCD):    -1.933ns = ( 2.067 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.065     5.065    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -0.907 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     0.541    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.622 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          1.444     2.067    da2_wrt_OBUF
    SLICE_X0Y144         FDRE                                         r  trig_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.384     2.451 r  trig_data_reg[0]/Q
                         net (fo=5, routed)           1.536     3.987    da2_data_OBUF[0]
    SLICE_X0Y116         LUT6 (Prop_lut6_I2_O)        0.105     4.092 f  trig_data[13]_i_4/O
                         net (fo=1, routed)           0.353     4.445    trig_data[13]_i_4_n_0
    SLICE_X0Y116         LUT6 (Prop_lut6_I2_O)        0.105     4.550 f  trig_data[13]_i_2/O
                         net (fo=3, routed)           0.572     5.122    trig_data[13]_i_2_n_0
    SLICE_X0Y116         LUT4 (Prop_lut4_I2_O)        0.105     5.227 r  trig_data[11]_i_1/O
                         net (fo=11, routed)          0.399     5.627    trig_data[11]_i_1_n_0
    SLICE_X1Y115         FDRE                                         r  trig_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                     12.000    12.000 f  
    R4                   IBUFDS                       0.000    12.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.004    13.004    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     6.896 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     8.278    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.355 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          1.327     9.682    da2_wrt_OBUF
    SLICE_X1Y115         FDRE                                         r  trig_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.334    10.016    
                         clock uncertainty           -0.064     9.951    
    SLICE_X1Y115         FDRE (Setup_fdre_C_R)       -0.348     9.603    trig_data_reg[3]
  -------------------------------------------------------------------
                         required time                          9.603    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 trig_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trig_data_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_PLL fall@12.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        3.560ns  (logic 0.699ns (19.635%)  route 2.861ns (80.365%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.318ns = ( 9.682 - 12.000 ) 
    Source Clock Delay      (SCD):    -1.933ns = ( 2.067 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.065     5.065    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -0.907 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     0.541    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.622 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          1.444     2.067    da2_wrt_OBUF
    SLICE_X0Y144         FDRE                                         r  trig_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.384     2.451 r  trig_data_reg[0]/Q
                         net (fo=5, routed)           1.536     3.987    da2_data_OBUF[0]
    SLICE_X0Y116         LUT6 (Prop_lut6_I2_O)        0.105     4.092 f  trig_data[13]_i_4/O
                         net (fo=1, routed)           0.353     4.445    trig_data[13]_i_4_n_0
    SLICE_X0Y116         LUT6 (Prop_lut6_I2_O)        0.105     4.550 f  trig_data[13]_i_2/O
                         net (fo=3, routed)           0.572     5.122    trig_data[13]_i_2_n_0
    SLICE_X0Y116         LUT4 (Prop_lut4_I2_O)        0.105     5.227 r  trig_data[11]_i_1/O
                         net (fo=11, routed)          0.399     5.627    trig_data[11]_i_1_n_0
    SLICE_X1Y115         FDRE                                         r  trig_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                     12.000    12.000 f  
    R4                   IBUFDS                       0.000    12.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.004    13.004    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     6.896 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     8.278    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.355 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          1.327     9.682    da2_wrt_OBUF
    SLICE_X1Y115         FDRE                                         r  trig_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.334    10.016    
                         clock uncertainty           -0.064     9.951    
    SLICE_X1Y115         FDRE (Setup_fdre_C_R)       -0.348     9.603    trig_data_reg[4]
  -------------------------------------------------------------------
                         required time                          9.603    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 trig_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trig_data_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_PLL fall@12.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        3.432ns  (logic 0.699ns (20.367%)  route 2.733ns (79.633%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.319ns = ( 9.681 - 12.000 ) 
    Source Clock Delay      (SCD):    -1.933ns = ( 2.067 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.065     5.065    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -0.907 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     0.541    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.622 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          1.444     2.067    da2_wrt_OBUF
    SLICE_X0Y144         FDRE                                         r  trig_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.384     2.451 r  trig_data_reg[0]/Q
                         net (fo=5, routed)           1.536     3.987    da2_data_OBUF[0]
    SLICE_X0Y116         LUT6 (Prop_lut6_I2_O)        0.105     4.092 f  trig_data[13]_i_4/O
                         net (fo=1, routed)           0.353     4.445    trig_data[13]_i_4_n_0
    SLICE_X0Y116         LUT6 (Prop_lut6_I2_O)        0.105     4.550 f  trig_data[13]_i_2/O
                         net (fo=3, routed)           0.572     5.122    trig_data[13]_i_2_n_0
    SLICE_X0Y116         LUT4 (Prop_lut4_I2_O)        0.105     5.227 r  trig_data[11]_i_1/O
                         net (fo=11, routed)          0.271     5.499    trig_data[11]_i_1_n_0
    SLICE_X1Y117         FDRE                                         r  trig_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                     12.000    12.000 f  
    R4                   IBUFDS                       0.000    12.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.004    13.004    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     6.896 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     8.278    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.355 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          1.326     9.681    da2_wrt_OBUF
    SLICE_X1Y117         FDRE                                         r  trig_data_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.334    10.015    
                         clock uncertainty           -0.064     9.950    
    SLICE_X1Y117         FDRE (Setup_fdre_C_R)       -0.348     9.602    trig_data_reg[10]
  -------------------------------------------------------------------
                         required time                          9.602    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 trig_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trig_data_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_PLL fall@12.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        3.432ns  (logic 0.699ns (20.367%)  route 2.733ns (79.633%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.319ns = ( 9.681 - 12.000 ) 
    Source Clock Delay      (SCD):    -1.933ns = ( 2.067 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.065     5.065    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -0.907 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     0.541    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.622 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          1.444     2.067    da2_wrt_OBUF
    SLICE_X0Y144         FDRE                                         r  trig_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.384     2.451 r  trig_data_reg[0]/Q
                         net (fo=5, routed)           1.536     3.987    da2_data_OBUF[0]
    SLICE_X0Y116         LUT6 (Prop_lut6_I2_O)        0.105     4.092 f  trig_data[13]_i_4/O
                         net (fo=1, routed)           0.353     4.445    trig_data[13]_i_4_n_0
    SLICE_X0Y116         LUT6 (Prop_lut6_I2_O)        0.105     4.550 f  trig_data[13]_i_2/O
                         net (fo=3, routed)           0.572     5.122    trig_data[13]_i_2_n_0
    SLICE_X0Y116         LUT4 (Prop_lut4_I2_O)        0.105     5.227 r  trig_data[11]_i_1/O
                         net (fo=11, routed)          0.271     5.499    trig_data[11]_i_1_n_0
    SLICE_X1Y117         FDRE                                         r  trig_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                     12.000    12.000 f  
    R4                   IBUFDS                       0.000    12.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.004    13.004    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     6.896 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     8.278    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.355 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          1.326     9.681    da2_wrt_OBUF
    SLICE_X1Y117         FDRE                                         r  trig_data_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.334    10.015    
                         clock uncertainty           -0.064     9.950    
    SLICE_X1Y117         FDRE (Setup_fdre_C_R)       -0.348     9.602    trig_data_reg[11]
  -------------------------------------------------------------------
                         required time                          9.602    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                  4.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 trig_data_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trig_data_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL fall@4.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.308ns  (logic 0.191ns (61.939%)  route 0.117ns (38.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 2.750 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.824ns = ( 3.176 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     4.440    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382     2.058 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     2.557    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.583 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          0.594     3.176    da2_wrt_OBUF
    SLICE_X1Y117         FDRE                                         r  trig_data_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.146     3.322 f  trig_data_reg[11]/Q
                         net (fo=6, routed)           0.117     3.440    da2_data_OBUF[11]
    SLICE_X0Y117         LUT5 (Prop_lut5_I2_O)        0.045     3.485 r  trig_data[12]_i_1/O
                         net (fo=1, routed)           0.000     3.485    trig_data[12]_i_1_n_0
    SLICE_X0Y117         FDRE                                         r  trig_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.480     4.480    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167     1.313 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.857    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.886 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          0.864     2.750    da2_wrt_OBUF
    SLICE_X0Y117         FDRE                                         r  trig_data_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.439     3.189    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.098     3.287    trig_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.287    
                         arrival time                           3.485    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 trig_data_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trig_data_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL fall@4.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.382ns  (logic 0.254ns (66.444%)  route 0.128ns (33.556%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 2.751 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 3.177 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     4.440    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382     2.058 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     2.557    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.583 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          0.595     3.177    da2_wrt_OBUF
    SLICE_X1Y116         FDRE                                         r  trig_data_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.146     3.323 r  trig_data_reg[8]/Q
                         net (fo=4, routed)           0.128     3.452    da2_data_OBUF[8]
    SLICE_X1Y116         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     3.560 r  trig_data_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.560    data0[8]
    SLICE_X1Y116         FDRE                                         r  trig_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.480     4.480    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167     1.313 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.857    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.886 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          0.866     2.751    da2_wrt_OBUF
    SLICE_X1Y116         FDRE                                         r  trig_data_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.426     3.177    
    SLICE_X1Y116         FDRE (Hold_fdre_C_D)         0.112     3.289    trig_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.289    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 trig_data_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trig_data_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL fall@4.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.386ns  (logic 0.261ns (67.592%)  route 0.125ns (32.408%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 2.751 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 3.177 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     4.440    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382     2.058 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     2.557    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.583 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          0.595     3.177    da2_wrt_OBUF
    SLICE_X1Y116         FDRE                                         r  trig_data_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.146     3.323 r  trig_data_reg[5]/Q
                         net (fo=4, routed)           0.125     3.448    da2_data_OBUF[5]
    SLICE_X1Y116         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.563 r  trig_data_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.563    data0[5]
    SLICE_X1Y116         FDRE                                         r  trig_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.480     4.480    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167     1.313 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.857    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.886 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          0.866     2.751    da2_wrt_OBUF
    SLICE_X1Y116         FDRE                                         r  trig_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.426     3.177    
    SLICE_X1Y116         FDRE (Hold_fdre_C_D)         0.112     3.289    trig_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.289    
                         arrival time                           3.563    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 trig_data_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trig_data_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL fall@4.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.390ns  (logic 0.261ns (66.945%)  route 0.129ns (33.055%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 2.750 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.824ns = ( 3.176 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     4.440    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382     2.058 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     2.557    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.583 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          0.594     3.176    da2_wrt_OBUF
    SLICE_X1Y117         FDRE                                         r  trig_data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.146     3.322 r  trig_data_reg[9]/Q
                         net (fo=4, routed)           0.129     3.451    da2_data_OBUF[9]
    SLICE_X1Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.566 r  trig_data_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000     3.566    data0[9]
    SLICE_X1Y117         FDRE                                         r  trig_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.480     4.480    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167     1.313 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.857    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.886 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          0.864     2.750    da2_wrt_OBUF
    SLICE_X1Y117         FDRE                                         r  trig_data_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.426     3.176    
    SLICE_X1Y117         FDRE (Hold_fdre_C_D)         0.112     3.288    trig_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           3.566    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 trig_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trig_data_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL fall@4.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.382ns  (logic 0.191ns (49.936%)  route 0.191ns (50.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 2.758 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.818ns = ( 3.182 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     4.440    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382     2.058 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     2.557    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.583 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          0.600     3.182    da2_wrt_OBUF
    SLICE_X0Y144         FDRE                                         r  trig_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.146     3.328 f  trig_data_reg[0]/Q
                         net (fo=5, routed)           0.191     3.520    da2_data_OBUF[0]
    SLICE_X0Y144         LUT1 (Prop_lut1_I0_O)        0.045     3.565 r  trig_data[0]_i_1/O
                         net (fo=1, routed)           0.000     3.565    trig_data[0]_i_1_n_0
    SLICE_X0Y144         FDRE                                         r  trig_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.480     4.480    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167     1.313 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.857    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.886 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          0.872     2.758    da2_wrt_OBUF
    SLICE_X0Y144         FDRE                                         r  trig_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.424     3.182    
    SLICE_X0Y144         FDRE (Hold_fdre_C_D)         0.098     3.280    trig_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.280    
                         arrival time                           3.565    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 trig_data_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trig_data_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL fall@4.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.400ns  (logic 0.254ns (63.564%)  route 0.146ns (36.436%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 2.752 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.822ns = ( 3.178 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     4.440    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382     2.058 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     2.557    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.583 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596     3.178    da2_wrt_OBUF
    SLICE_X1Y115         FDRE                                         r  trig_data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.146     3.324 r  trig_data_reg[4]/Q
                         net (fo=4, routed)           0.146     3.470    da2_data_OBUF[4]
    SLICE_X1Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     3.578 r  trig_data_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.578    data0[4]
    SLICE_X1Y115         FDRE                                         r  trig_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.480     4.480    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167     1.313 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.857    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.886 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          0.866     2.752    da2_wrt_OBUF
    SLICE_X1Y115         FDRE                                         r  trig_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.426     3.178    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.112     3.290    trig_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.290    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 trig_data_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trig_data_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL fall@4.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.402ns  (logic 0.257ns (63.933%)  route 0.145ns (36.067%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 2.751 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 3.177 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     4.440    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382     2.058 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     2.557    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.583 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          0.595     3.177    da2_wrt_OBUF
    SLICE_X1Y116         FDRE                                         r  trig_data_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.146     3.323 r  trig_data_reg[7]/Q
                         net (fo=4, routed)           0.145     3.468    da2_data_OBUF[7]
    SLICE_X1Y116         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     3.579 r  trig_data_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.579    data0[7]
    SLICE_X1Y116         FDRE                                         r  trig_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.480     4.480    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167     1.313 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.857    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.886 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          0.866     2.751    da2_wrt_OBUF
    SLICE_X1Y116         FDRE                                         r  trig_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.426     3.177    
    SLICE_X1Y116         FDRE (Hold_fdre_C_D)         0.112     3.289    trig_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.289    
                         arrival time                           3.579    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 trig_data_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trig_data_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL fall@4.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.403ns  (logic 0.257ns (63.752%)  route 0.146ns (36.247%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 2.752 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.822ns = ( 3.178 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     4.440    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382     2.058 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     2.557    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.583 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596     3.178    da2_wrt_OBUF
    SLICE_X1Y115         FDRE                                         r  trig_data_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.146     3.324 r  trig_data_reg[3]/Q
                         net (fo=4, routed)           0.146     3.470    da2_data_OBUF[3]
    SLICE_X1Y115         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     3.581 r  trig_data_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.581    data0[3]
    SLICE_X1Y115         FDRE                                         r  trig_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.480     4.480    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167     1.313 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.857    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.886 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          0.866     2.752    da2_wrt_OBUF
    SLICE_X1Y115         FDRE                                         r  trig_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.426     3.178    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.112     3.290    trig_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.290    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 trig_data_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trig_data_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL fall@4.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.394ns  (logic 0.191ns (48.479%)  route 0.203ns (51.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 2.749 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 3.175 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     4.440    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382     2.058 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     2.557    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.583 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          0.593     3.175    da2_wrt_OBUF
    SLICE_X0Y118         FDRE                                         r  trig_data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.146     3.321 f  trig_data_reg[13]/Q
                         net (fo=6, routed)           0.203     3.524    da2_data_OBUF[13]
    SLICE_X0Y118         LUT5 (Prop_lut5_I3_O)        0.045     3.569 r  trig_data[13]_i_1/O
                         net (fo=1, routed)           0.000     3.569    trig_data[13]_i_1_n_0
    SLICE_X0Y118         FDRE                                         r  trig_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.480     4.480    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167     1.313 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.857    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.886 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          0.863     2.749    da2_wrt_OBUF
    SLICE_X0Y118         FDRE                                         r  trig_data_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.426     3.175    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.098     3.273    trig_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.273    
                         arrival time                           3.569    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 trig_data_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trig_data_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL fall@4.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.422ns  (logic 0.297ns (70.355%)  route 0.125ns (29.645%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 2.751 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 3.177 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     4.440    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382     2.058 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     2.557    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.583 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          0.595     3.177    da2_wrt_OBUF
    SLICE_X1Y116         FDRE                                         r  trig_data_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.146     3.323 r  trig_data_reg[5]/Q
                         net (fo=4, routed)           0.125     3.448    da2_data_OBUF[5]
    SLICE_X1Y116         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     3.599 r  trig_data_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.599    data0[6]
    SLICE_X1Y116         FDRE                                         r  trig_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.480     4.480    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167     1.313 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.857    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.886 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=18, routed)          0.866     2.751    da2_wrt_OBUF
    SLICE_X1Y116         FDRE                                         r  trig_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.426     3.177    
    SLICE_X1Y116         FDRE (Hold_fdre_C_D)         0.112     3.289    trig_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.289    
                         arrival time                           3.599    
  -------------------------------------------------------------------
                         slack                                  0.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_PLL
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLL_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y0    PLL_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y144     trig_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y117     trig_data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y117     trig_data_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y117     trig_data_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y118     trig_data_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y115     trig_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y115     trig_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y115     trig_data_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y144     trig_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y115     trig_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y115     trig_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y115     trig_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y115     trig_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y116     trig_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y116     trig_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y116     trig_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y116     trig_data_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y144     trig_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y117     trig_data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y117     trig_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y117     trig_data_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y118     trig_data_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y118     trig_data_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y117     trig_data_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y144     trig_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y144     trig_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y117     trig_data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y117     trig_data_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL
  To Clock:  clkfbout_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1    PLL_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKFBOUT



