#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Nov 14 10:26:23 2021
# Process ID: 10759
# Current directory: /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1
# Command line: vivado -log design_1_myproject_axi_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myproject_axi_0_0.tcl
# Log file: /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/design_1_myproject_axi_0_0.vds
# Journal file: /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_myproject_axi_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_prj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_myproject_axi_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10887 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1715.992 ; gain = 179.715 ; free physical = 169 ; free virtual = 6172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myproject_axi_0_0' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/synth/design_1_myproject_axi_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'Loop_1_proc714' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/Loop_1_proc714.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/Loop_1_proc714.v:73]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_fpext_32ns_64_3_1' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_fpext_32ns_64_3_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_ap_fpext_1_no_dsp_32' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/ip/myproject_axi_ap_fpext_1_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/ip/myproject_axi_ap_fpext_1_no_dsp_32.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_ap_fpext_1_no_dsp_32' (11#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/ip/myproject_axi_ap_fpext_1_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_fpext_32ns_64_3_1' (12#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_fpext_32ns_64_3_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_ashr_54ns_32ns_54_2_1' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_ashr_54ns_32ns_54_2_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 54 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 54 - type: integer 
	Parameter OP bound to: 2 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 16 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_ashr_54ns_32ns_54_2_1' (13#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_ashr_54ns_32ns_54_2_1.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/Loop_1_proc714.v:690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/Loop_1_proc714.v:708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/Loop_1_proc714.v:710]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/Loop_1_proc714.v:712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/Loop_1_proc714.v:714]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/Loop_1_proc714.v:716]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/Loop_1_proc714.v:718]
INFO: [Synth 8-6155] done synthesizing module 'Loop_1_proc714' (14#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/Loop_1_proc714.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_array_ap_fixed_1u_config29_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_1u_config29_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_1u_config29_s.v:62]
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_array_ap_fixed_1u_config29_s' (15#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_1u_config29_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_8u_config2_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b001000 
	Parameter ap_ST_fsm_state10 bound to: 6'b010000 
	Parameter ap_ST_fsm_state11 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:111]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_8u_config2_s_outidx9' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s_outidx9.v:39]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_8u_config2_s_outidx9_rom' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s_outidx9.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 18 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s_outidx9.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2d_cl_array_array_ap_fixed_8u_config2_s_outidx9_rom.dat' is read successfully [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s_outidx9.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_8u_config2_s_outidx9_rom' (16#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s_outidx9.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_8u_config2_s_outidx9' (17#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s_outidx9.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V.v:39]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V_rom' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 18 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V_rom.dat' is read successfully [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V_rom' (18#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V' (19#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_1u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_1u_config2_s.v:64]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core' (20#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' (21#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s' (22#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_1u_config2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_6s_16s_22_3_1' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_mul_6s_16s_22_3_1.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_6s_16s_22_3_1_DSP48_0' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_mul_6s_16s_22_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_6s_16s_22_3_1_DSP48_0' (23#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_mul_6s_16s_22_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_6s_16s_22_3_1' (24#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_mul_6s_16s_22_3_1.v:29]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:1084]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:1086]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:1090]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:1092]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:1096]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:1098]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:1102]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:1104]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:1250]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:1252]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:1254]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:1256]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:1258]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:1260]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:1262]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:1264]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:1266]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:1268]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:1270]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:1272]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:1274]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:1276]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:1278]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_8u_config2_s' (25#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_array_ap_fixed_8u_relu_config4_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:157]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:1113]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:1115]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:1117]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:1119]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:1121]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:1123]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:1125]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:1127]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:1129]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:1131]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:1133]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:1135]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:1137]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:1139]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:1141]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:1143]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:1195]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:1197]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:1199]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:1201]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:1203]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:1205]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:1207]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:1209]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_array_ap_fixed_8u_relu_config4_s' (26#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_8u_relu_config4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_fixed_8u_config5_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:158]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_8u_config5_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_8u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_8u_config5_s.v:146]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_8u_config5_s_line_bufferdEe' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_8u_config5_s_line_bufferdEe.v:49]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_8u_config5_s_line_bufferdEe_core' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_8u_config5_s_line_bufferdEe.v:8]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_8u_config5_s_line_bufferdEe_core' (27#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_8u_config5_s_line_bufferdEe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_8u_config5_s_line_bufferdEe' (28#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_8u_config5_s_line_bufferdEe.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_8u_config5_s' (29#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_8u_config5_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1299]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1301]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1303]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1305]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1307]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1309]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1311]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1313]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1315]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1317]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1319]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1321]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1323]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1325]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1327]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1329]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1331]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1333]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1335]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1337]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1339]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1341]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1343]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1345]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1347]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:1349]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_8u_config5_s' (30#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_8u_config5_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_array_ap_fixed_8u_config30_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_8u_config30_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_8u_config30_s.v:167]
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_array_ap_fixed_8u_config30_s' (31#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_8u_config30_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_10u_config6_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b001000 
	Parameter ap_ST_fsm_state11 bound to: 6'b010000 
	Parameter ap_ST_fsm_state12 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:174]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_10u_config6_s_w6_V' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s_w6_V.v:39]
	Parameter DataWidth bound to: 239 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_10u_config6_s_w6_V_rom' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s_w6_V.v:6]
	Parameter DWIDTH bound to: 239 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 18 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_2d_cl_array_array_ap_fixed_10u_config6_s_w6_V_rom.dat' is read successfully [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s_w6_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_10u_config6_s_w6_V_rom' (32#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s_w6_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_10u_config6_s_w6_V' (33#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s_w6_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_8u_config6_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_8u_config6_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_8u_config6_s.v:288]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_bufferlbW' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_8u_config6_s_line_bufferlbW.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_bufferlbW_core' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_8u_config6_s_line_bufferlbW.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_bufferlbW_core' (34#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_8u_config6_s_line_bufferlbW.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_bufferlbW' (35#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_8u_config6_s_line_bufferlbW.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_8u_config6_s' (36#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_8u_config6_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_16s_5s_21_2_1' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_16s_5s_21_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_16s_5s_21_2_1_MulnS_0' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_16s_5s_21_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_16s_5s_21_2_1_MulnS_0' (37#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_16s_5s_21_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_16s_5s_21_2_1' (38#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_16s_5s_21_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_6s_16s_21_3_1' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_mul_6s_16s_21_3_1.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_mul_6s_16s_21_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1' (39#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_mul_6s_16s_21_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_6s_16s_21_3_1' (40#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_mul_6s_16s_21_3_1.v:29]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_16s_6s_21_3_1' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_mul_16s_6s_21_3_1.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_mul_16s_6s_21_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2' (41#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_mul_16s_6s_21_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_16s_6s_21_3_1' (42#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_mul_16s_6s_21_3_1.v:29]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:4614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:4616]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_10u_config6_s' (43#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_array_ap_fixed_10u_relu_config8_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_10u_relu_config8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_10u_relu_config8_s.v:185]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_10u_relu_config8_s.v:1309]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_10u_relu_config8_s.v:1311]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_10u_relu_config8_s.v:1313]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_10u_relu_config8_s.v:1315]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_10u_relu_config8_s.v:1317]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_10u_relu_config8_s.v:1319]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_10u_relu_config8_s.v:1321]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_10u_relu_config8_s.v:1323]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_10u_relu_config8_s.v:1325]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_10u_relu_config8_s.v:1327]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_10u_relu_config8_s.v:1329]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_10u_relu_config8_s.v:1331]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_10u_relu_config8_s.v:1333]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_10u_relu_config8_s.v:1335]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_10u_relu_config8_s.v:1337]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_10u_relu_config8_s.v:1339]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_10u_relu_config8_s.v:1341]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_10u_relu_config8_s.v:1343]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'relu_array_array_ap_fixed_10u_relu_config8_s' (44#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_10u_relu_config8_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_fixed_10u_config9_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_10u_config9_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_10u_config9_s.v:186]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_10u_config9_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_10u_config9_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_10u_config9_s.v:174]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffeBew' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffeBew.v:49]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffeBew_core' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffeBew.v:8]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffeBew_core' (45#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffeBew.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffeBew' (46#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffeBew.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_10u_config9_s' (47#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_10u_config9_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_10u_config9_s' (48#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_10u_config9_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_array_ap_fixed_10u_config31_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_10u_config31_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_10u_config31_s.v:197]
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_array_ap_fixed_10u_config31_s' (49#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_10u_config31_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_10u_config10_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b001000 
	Parameter ap_ST_fsm_state11 bound to: 6'b010000 
	Parameter ap_ST_fsm_state12 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:188]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V.v:39]
	Parameter DataWidth bound to: 360 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V_rom' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V.v:6]
	Parameter DWIDTH bound to: 360 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 15 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V_rom.dat' is read successfully [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V_rom' (50#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V' (51#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_10u_config10_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_10u_config10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_10u_config10_s.v:352]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffLf8' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffLf8.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffLf8_core' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffLf8.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffLf8_core' (52#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffLf8.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffLf8' (53#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffLf8.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_10u_config10_s' (54#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_10u_config10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_10u_config10_s' (55#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_array_ap_fixed_10u_relu_config12_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_10u_relu_config12_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_10u_relu_config12_s.v:185]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_array_ap_fixed_10u_relu_config12_s' (56#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_10u_relu_config12_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_array_ap_fixed_10u_config32_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_10u_config32_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_10u_config32_s.v:197]
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_array_ap_fixed_10u_config32_s' (57#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_10u_config32_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_12u_config13_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_12u_config13_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b001000 
	Parameter ap_ST_fsm_state9 bound to: 6'b010000 
	Parameter ap_ST_fsm_state10 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_12u_config13_s.v:202]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_12u_config13_s_w13_V' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_12u_config13_s_w13_V.v:39]
	Parameter DataWidth bound to: 432 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_12u_config13_s_w13_V_rom' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_12u_config13_s_w13_V.v:6]
	Parameter DWIDTH bound to: 432 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 15 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_2d_cl_array_array_ap_fixed_12u_config13_s_w13_V_rom.dat' is read successfully [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_12u_config13_s_w13_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_12u_config13_s_w13_V_rom' (58#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_12u_config13_s_w13_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_12u_config13_s_w13_V' (59#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_12u_config13_s_w13_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_10u_config13_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_10u_config13_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_10u_config13_s.v:352]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buff5jm' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_10u_config13_s_line_buff5jm.v:49]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buff5jm_core' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_10u_config13_s_line_buff5jm.v:8]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buff5jm_core' (60#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_10u_config13_s_line_buff5jm.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buff5jm' (61#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_10u_config13_s_line_buff5jm.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_10u_config13_s' (62#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_10u_config13_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_12u_config13_s' (63#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_12u_config13_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_array_ap_fixed_12u_relu_config15_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_12u_relu_config15_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_12u_relu_config15_s.v:213]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_array_ap_fixed_12u_relu_config15_s' (64#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_12u_relu_config15_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_fixed_12u_config16_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_12u_config16_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state11 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_12u_config16_s.v:214]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_12u_config16_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_12u_config16_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_12u_config16_s.v:730]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbpm' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbpm.v:49]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbpm_core' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbpm.v:8]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbpm_core' (65#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbpm.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbpm' (66#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbpm.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_12u_config16_s' (67#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/shift_line_buffer_array_ap_fixed_12u_config16_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s' (68#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_12u_config16_s' (69#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/pooling2d_cl_array_array_ap_fixed_12u_config16_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'repack_stream_array_array_ap_fixed_384u_384_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/repack_stream_array_array_ap_fixed_384u_384_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage26 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage27 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage28 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage29 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage30 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage31 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage32 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage33 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage34 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage35 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage36 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage37 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage38 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage39 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage40 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage41 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage42 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage43 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage44 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage45 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage46 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage47 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage48 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage49 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage50 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage51 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage52 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage53 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage54 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage55 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage56 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage57 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage58 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage59 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage60 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage61 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage62 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage63 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage64 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage65 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage66 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage67 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage68 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage69 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage70 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage71 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage72 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage73 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage74 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage75 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage76 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage77 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage78 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage79 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage80 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage81 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage82 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage83 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage84 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage85 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage86 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage87 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage88 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage89 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage90 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage91 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage92 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage93 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage94 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage95 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage96 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage97 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage98 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage99 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage100 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage101 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage102 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage103 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage104 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage105 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage106 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage107 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage108 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage109 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage110 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage111 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage112 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage113 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage114 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage115 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage116 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage117 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage118 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage119 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage120 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage121 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage122 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage123 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage124 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage125 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage126 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage127 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage128 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage129 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage130 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage131 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage132 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage133 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage134 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage135 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage136 bound to: 200'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage137 bound to: 200'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage138 bound to: 200'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage139 bound to: 200'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage140 bound to: 200'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage141 bound to: 200'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage142 bound to: 200'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage143 bound to: 200'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage144 bound to: 200'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage145 bound to: 200'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage146 bound to: 200'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage147 bound to: 200'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage148 bound to: 200'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage149 bound to: 200'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage150 bound to: 200'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage151 bound to: 200'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage152 bound to: 200'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage153 bound to: 200'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage154 bound to: 200'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage155 bound to: 200'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage156 bound to: 200'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage157 bound to: 200'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage158 bound to: 200'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage159 bound to: 200'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage160 bound to: 200'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage161 bound to: 200'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage162 bound to: 200'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage163 bound to: 200'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage164 bound to: 200'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage165 bound to: 200'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage166 bound to: 200'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage167 bound to: 200'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage168 bound to: 200'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage169 bound to: 200'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage170 bound to: 200'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage171 bound to: 200'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage172 bound to: 200'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage173 bound to: 200'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage174 bound to: 200'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage175 bound to: 200'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage176 bound to: 200'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage177 bound to: 200'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage178 bound to: 200'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage179 bound to: 200'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage180 bound to: 200'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage181 bound to: 200'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage182 bound to: 200'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage183 bound to: 200'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage184 bound to: 200'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage185 bound to: 200'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage186 bound to: 200'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage187 bound to: 200'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage188 bound to: 200'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage189 bound to: 200'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage190 bound to: 200'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage191 bound to: 200'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage192 bound to: 200'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage193 bound to: 200'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage194 bound to: 200'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage195 bound to: 200'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage196 bound to: 200'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage197 bound to: 200'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state204 bound to: 200'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/repack_stream_array_array_ap_fixed_384u_384_s.v:3014]
INFO: [Synth 8-6157] synthesizing module 'repack_stream_array_array_ap_fixed_384u_384_s_out_data_dabZs' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/repack_stream_array_array_ap_fixed_384u_384_s_out_data_dabZs.v:58]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 384 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'repack_stream_array_array_ap_fixed_384u_384_s_out_data_dabZs_ram' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/repack_stream_array_array_ap_fixed_384u_384_s_out_data_dabZs.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 384 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/repack_stream_array_array_ap_fixed_384u_384_s_out_data_dabZs.v:24]
INFO: [Synth 8-6155] done synthesizing module 'repack_stream_array_array_ap_fixed_384u_384_s_out_data_dabZs_ram' (70#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/repack_stream_array_array_ap_fixed_384u_384_s_out_data_dabZs.v:6]
INFO: [Synth 8-6155] done synthesizing module 'repack_stream_array_array_ap_fixed_384u_384_s_out_data_dabZs' (71#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/repack_stream_array_array_ap_fixed_384u_384_s_out_data_dabZs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'repack_stream_array_array_ap_fixed_384u_384_s' (72#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/repack_stream_array_array_ap_fixed_384u_384_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_s.v:2769]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s.v:816]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_w18_V' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_w18_V.v:39]
	Parameter DataWidth bound to: 719 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_w18_V_rom' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_w18_V.v:6]
	Parameter DWIDTH bound to: 719 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_w18_V_rom.dat' is read successfully [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_w18_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_w18_V_rom' (73#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_w18_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_w18_V' (74#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_w18_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_164_14_1_1' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mux_164_14_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_164_14_1_1' (75#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mux_164_14_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_14s_5s_19_2_1' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_14s_5s_19_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_14s_5s_19_2_1_MulnS_1' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_14s_5s_19_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_14s_5s_19_2_1_MulnS_1' (76#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_14s_5s_19_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_14s_5s_19_2_1' (77#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_14s_5s_19_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_14s_6s_19_3_1' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_mul_14s_6s_19_3_1.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_mul_14s_6s_19_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3' (78#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_mul_14s_6s_19_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_14s_6s_19_3_1' (79#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_mul_14s_6s_19_3_1.v:29]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s' (80#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_s' (81#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'normalize_array_array_ap_fixed_5u_config20_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/normalize_array_array_ap_fixed_5u_config20_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/normalize_array_array_ap_fixed_5u_config20_s.v:113]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_14s_11ns_24_2_1' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_14s_11ns_24_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_14s_11ns_24_2_1_MulnS_2' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_14s_11ns_24_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_14s_11ns_24_2_1_MulnS_2' (82#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_14s_11ns_24_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_14s_11ns_24_2_1' (83#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_14s_11ns_24_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_14s_12ns_24_2_1' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_14s_12ns_24_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_14s_12ns_24_2_1_MulnS_3' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_14s_12ns_24_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_14s_12ns_24_2_1_MulnS_3' (84#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_14s_12ns_24_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_14s_12ns_24_2_1' (85#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_14s_12ns_24_2_1.v:25]
INFO: [Synth 8-6155] done synthesizing module 'normalize_array_array_ap_fixed_5u_config20_s' (86#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/normalize_array_array_ap_fixed_5u_config20_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_array_ap_fixed_5u_relu_config21_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_5u_relu_config21_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_5u_relu_config21_s.v:113]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_array_ap_fixed_5u_relu_config21_s' (87#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_5u_relu_config21_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_s.v:192]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s.v:91]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_outb0s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_outb0s.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_outb0s_rom' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_outb0s.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_outb0s.v:18]
INFO: [Synth 8-3876] $readmem data file './dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_outb0s_rom.dat' is read successfully [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_outb0s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_outb0s_rom' (88#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_outb0s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_outb0s' (89#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_outb0s.v:39]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_w22_V' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_w22_V.v:39]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_w22_V_rom' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_w22_V.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_w22_V.v:18]
INFO: [Synth 8-3876] $readmem data file './dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_w22_V_rom.dat' is read successfully [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_w22_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_w22_V_rom' (90#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_w22_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_w22_V' (91#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_w22_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_53_6_1_1' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mux_53_6_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter din3_WIDTH bound to: 6 - type: integer 
	Parameter din4_WIDTH bound to: 6 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_53_6_1_1' (92#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mux_53_6_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_42_14_1_1' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mux_42_14_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_42_14_1_1' (93#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mux_42_14_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s' (94#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_s' (95#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'normalize_array_array_ap_fixed_16u_config24_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/normalize_array_array_ap_fixed_16u_config24_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/normalize_array_array_ap_fixed_16u_config24_s.v:267]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_14s_14ns_24_2_1' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_14s_14ns_24_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_14s_14ns_24_2_1_MulnS_4' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_14s_14ns_24_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_14s_14ns_24_2_1_MulnS_4' (96#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_14s_14ns_24_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_14s_14ns_24_2_1' (97#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_14s_14ns_24_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_14s_15ns_24_2_1' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_14s_15ns_24_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_14s_15ns_24_2_1_MulnS_5' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_14s_15ns_24_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_14s_15ns_24_2_1_MulnS_5' (98#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_14s_15ns_24_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_14s_15ns_24_2_1' (99#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_14s_15ns_24_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_14s_13ns_24_2_1' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_14s_13ns_24_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_14s_13ns_24_2_1_MulnS_6' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_14s_13ns_24_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_14s_13ns_24_2_1_MulnS_6' (100#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_14s_13ns_24_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_14s_13ns_24_2_1' (101#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_14s_13ns_24_2_1.v:25]
INFO: [Synth 8-6155] done synthesizing module 'normalize_array_array_ap_fixed_16u_config24_s' (102#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/normalize_array_array_ap_fixed_16u_config24_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_array_ap_fixed_16u_relu_config25_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config25_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config25_s.v:267]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_array_ap_fixed_16u_relu_config25_s' (103#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/relu_array_array_ap_fixed_16u_relu_config25_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_array_ap_fixed_16_6_5_3_0_3u_config26_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_array_array_ap_fixed_16_6_5_3_0_3u_config26_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_array_array_ap_fixed_16_6_5_3_0_3u_config26_s.v:177]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s.v:74]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_w26_V' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_w26_V.v:39]
	Parameter DataWidth bound to: 45 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_w26_V_rom' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_w26_V.v:6]
	Parameter DWIDTH bound to: 45 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_w26_V.v:18]
INFO: [Synth 8-3876] $readmem data file './dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_w26_V_rom.dat' is read successfully [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_w26_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_w26_V_rom' (104#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_w26_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_w26_V' (105#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_w26_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_164_6_1_1' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mux_164_6_1_1.v:8]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter din3_WIDTH bound to: 6 - type: integer 
	Parameter din4_WIDTH bound to: 6 - type: integer 
	Parameter din5_WIDTH bound to: 6 - type: integer 
	Parameter din6_WIDTH bound to: 6 - type: integer 
	Parameter din7_WIDTH bound to: 6 - type: integer 
	Parameter din8_WIDTH bound to: 6 - type: integer 
	Parameter din9_WIDTH bound to: 6 - type: integer 
	Parameter din10_WIDTH bound to: 6 - type: integer 
	Parameter din11_WIDTH bound to: 6 - type: integer 
	Parameter din12_WIDTH bound to: 6 - type: integer 
	Parameter din13_WIDTH bound to: 6 - type: integer 
	Parameter din14_WIDTH bound to: 6 - type: integer 
	Parameter din15_WIDTH bound to: 6 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_164_6_1_1' (106#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mux_164_6_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_6s_13s_19_3_1_DSP48_4' (107#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_mul_6s_13s_19_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_6s_13s_19_3_1' (108#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_mul_6s_13s_19_3_1.v:29]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s' (109#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_array_ap_fixed_16_6_5_3_0_3u_config26_s' (110#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/dense_array_array_ap_fixed_16_6_5_3_0_3u_config26_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/softmax_array_array_ap_fixed_3u_softmax_config28_s.v:86]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/softmax_latency_array_array_softmax_config28_s.v:92]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/softmax_latency_array_array_softmax_config28_s_exp_table4.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/softmax_latency_array_array_softmax_config28_s_exp_table4.v:25]
INFO: [Synth 8-3876] $readmem data file './softmax_latency_array_array_softmax_config28_s_exp_table4_rom.dat' is read successfully [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/softmax_latency_array_array_softmax_config28_s_exp_table4.v:28]
INFO: [Synth 8-3876] $readmem data file './softmax_latency_array_array_softmax_config28_s_exp_table4_rom.dat' is read successfully [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/softmax_latency_array_array_softmax_config28_s_exp_table4.v:29]
INFO: [Synth 8-6155] done synthesizing module 'softmax_latency_array_array_softmax_config28_s_exp_table4_rom' (111#1) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/softmax_latency_array_array_softmax_config28_s_exp_table4.v:6]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_latency_array_array_softmax_config28_s_invert_tabb1s_rom.dat' is read successfully [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/softmax_latency_array_array_softmax_config28_s_invert_tabb1s.v:21]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter DEPTH bound to: 9252 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 2580 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 780 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 780 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b100000 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b100000 
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/Block_myproject_axi_exit38_proc715.v:66]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/Loop_2_proc.v:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 16 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 16 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[63]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[62]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[61]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[60]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[59]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[58]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[57]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[56]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[55]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[54]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[53]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[52]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[51]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[50]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[49]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[48]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[47]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[46]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[45]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[44]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[43]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[42]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[41]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[40]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[39]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[38]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[37]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[36]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[35]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[34]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[33]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[32]
WARNING: [Synth 8-3331] design fifo_w16_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design fifo_w6_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design fifo_w14_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design myproject_axi_mul_18s_17ns_26_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design softmax_latency_array_array_softmax_config28_s_invert_tabb1s has unconnected port reset
WARNING: [Synth 8-3331] design softmax_latency_array_array_softmax_config28_s_exp_table4 has unconnected port reset
WARNING: [Synth 8-3331] design softmax_latency_array_array_softmax_config28_s has unconnected port data_V_data_0_V_dout[5]
WARNING: [Synth 8-3331] design softmax_latency_array_array_softmax_config28_s has unconnected port data_V_data_0_V_dout[4]
WARNING: [Synth 8-3331] design softmax_latency_array_array_softmax_config28_s has unconnected port data_V_data_0_V_dout[3]
WARNING: [Synth 8-3331] design softmax_latency_array_array_softmax_config28_s has unconnected port data_V_data_0_V_dout[2]
WARNING: [Synth 8-3331] design softmax_latency_array_array_softmax_config28_s has unconnected port data_V_data_0_V_dout[1]
WARNING: [Synth 8-3331] design softmax_latency_array_array_softmax_config28_s has unconnected port data_V_data_0_V_dout[0]
WARNING: [Synth 8-3331] design softmax_latency_array_array_softmax_config28_s has unconnected port data_V_data_1_V_dout[5]
WARNING: [Synth 8-3331] design softmax_latency_array_array_softmax_config28_s has unconnected port data_V_data_1_V_dout[4]
WARNING: [Synth 8-3331] design softmax_latency_array_array_softmax_config28_s has unconnected port data_V_data_1_V_dout[3]
WARNING: [Synth 8-3331] design softmax_latency_array_array_softmax_config28_s has unconnected port data_V_data_1_V_dout[2]
WARNING: [Synth 8-3331] design softmax_latency_array_array_softmax_config28_s has unconnected port data_V_data_1_V_dout[1]
WARNING: [Synth 8-3331] design softmax_latency_array_array_softmax_config28_s has unconnected port data_V_data_1_V_dout[0]
WARNING: [Synth 8-3331] design softmax_latency_array_array_softmax_config28_s has unconnected port data_V_data_2_V_dout[5]
WARNING: [Synth 8-3331] design softmax_latency_array_array_softmax_config28_s has unconnected port data_V_data_2_V_dout[4]
WARNING: [Synth 8-3331] design softmax_latency_array_array_softmax_config28_s has unconnected port data_V_data_2_V_dout[3]
WARNING: [Synth 8-3331] design softmax_latency_array_array_softmax_config28_s has unconnected port data_V_data_2_V_dout[2]
WARNING: [Synth 8-3331] design softmax_latency_array_array_softmax_config28_s has unconnected port data_V_data_2_V_dout[1]
WARNING: [Synth 8-3331] design softmax_latency_array_array_softmax_config28_s has unconnected port data_V_data_2_V_dout[0]
WARNING: [Synth 8-3331] design myproject_axi_mul_mul_6s_13s_19_3_1_DSP48_4 has unconnected port rst
WARNING: [Synth 8-3331] design myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1 has unconnected port rst
WARNING: [Synth 8-3331] design dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_w26_V has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_14s_15ns_24_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_14s_13ns_24_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_14s_14ns_24_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_14s_12ns_24_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_w22_V has unconnected port reset
WARNING: [Synth 8-3331] design dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_outb0s has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_14s_11ns_24_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3 has unconnected port rst
WARNING: [Synth 8-3331] design myproject_axi_mul_14s_5s_19_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_w18_V has unconnected port reset
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s_out_data_dabZs has unconnected port reset
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s has unconnected port data_V_data_0_V_dout[1]
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s has unconnected port data_V_data_0_V_dout[0]
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s has unconnected port data_V_data_1_V_dout[1]
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s has unconnected port data_V_data_1_V_dout[0]
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s has unconnected port data_V_data_2_V_dout[1]
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s has unconnected port data_V_data_2_V_dout[0]
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s has unconnected port data_V_data_3_V_dout[1]
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s has unconnected port data_V_data_3_V_dout[0]
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s has unconnected port data_V_data_4_V_dout[1]
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s has unconnected port data_V_data_4_V_dout[0]
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s has unconnected port data_V_data_5_V_dout[1]
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s has unconnected port data_V_data_5_V_dout[0]
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s has unconnected port data_V_data_6_V_dout[1]
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s has unconnected port data_V_data_6_V_dout[0]
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s has unconnected port data_V_data_7_V_dout[1]
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s has unconnected port data_V_data_7_V_dout[0]
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s has unconnected port data_V_data_8_V_dout[1]
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s has unconnected port data_V_data_8_V_dout[0]
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s has unconnected port data_V_data_9_V_dout[1]
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s has unconnected port data_V_data_9_V_dout[0]
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s has unconnected port data_V_data_10_V_dout[1]
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s has unconnected port data_V_data_10_V_dout[0]
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s has unconnected port data_V_data_11_V_dout[1]
WARNING: [Synth 8-3331] design repack_stream_array_array_ap_fixed_384u_384_s has unconnected port data_V_data_11_V_dout[0]
WARNING: [Synth 8-3331] design reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s has unconnected port ap_rst
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbpm has unconnected port reset
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbpm has unconnected port ce0
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_10u_config13_s_line_buff5jm has unconnected port reset
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_10u_config13_s_line_buff5jm has unconnected port ce0
WARNING: [Synth 8-3331] design conv_2d_cl_array_array_ap_fixed_12u_config13_s_w13_V has unconnected port reset
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:47 . Memory (MB): peak = 2150.062 ; gain = 613.785 ; free physical = 329 ; free virtual = 5735
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:50 . Memory (MB): peak = 2161.938 ; gain = 625.660 ; free physical = 381 ; free virtual = 5787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:50 . Memory (MB): peak = 2161.938 ; gain = 625.660 ; free physical = 381 ; free virtual = 5787
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2496.500 ; gain = 0.000 ; free physical = 176 ; free virtual = 5197
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2517.500 ; gain = 21.000 ; free physical = 191 ; free virtual = 5169
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:01:11 . Memory (MB): peak = 2517.500 ; gain = 981.223 ; free physical = 509 ; free virtual = 5487
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:01:11 . Memory (MB): peak = 2517.500 ; gain = 981.223 ; free physical = 509 ; free virtual = 5487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:11 . Memory (MB): peak = 2517.500 ; gain = 981.223 ; free physical = 507 ; free virtual = 5486
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'ashr_ln586_reg_540_reg' and it is trimmed from '54' to '16' bits. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/Loop_1_proc714.v:364]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln1118_148_reg_1269_reg' and it is trimmed from '22' to '21' bits. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:740]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln1118_147_reg_1264_reg' and it is trimmed from '22' to '21' bits. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:739]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln1118_146_reg_1259_reg' and it is trimmed from '22' to '21' bits. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:738]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln1118_reg_1254_reg' and it is trimmed from '22' to '21' bits. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v:741]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_101_reg_1823_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3812]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_102_reg_1864_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3813]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_103_reg_1905_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3814]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_104_reg_1946_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3815]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_105_reg_1987_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3816]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_106_reg_2028_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3817]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_107_reg_2069_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3818]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_108_reg_2110_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3819]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_109_reg_2151_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3820]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_110_reg_2192_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3821]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_72_reg_634_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3822]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_73_reg_675_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3823]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_74_reg_716_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3824]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_75_reg_757_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3825]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_76_reg_798_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3826]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_77_reg_839_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3827]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_78_reg_880_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3828]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_79_reg_921_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3829]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_80_reg_962_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3830]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_81_reg_1003_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3831]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_82_reg_1044_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3832]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_83_reg_1085_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3833]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_84_reg_1126_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3834]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_85_reg_1167_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3835]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_86_reg_1208_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3836]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_87_reg_1249_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3837]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_88_reg_1290_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3838]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_89_reg_1331_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3839]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_90_reg_1372_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3840]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_91_reg_1413_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3841]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_92_reg_1454_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3842]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_93_reg_1495_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3843]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_94_reg_1536_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3844]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_95_reg_1577_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3845]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_96_reg_1618_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3846]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_97_reg_1659_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3847]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_98_reg_1700_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3848]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_99_reg_1741_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3849]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_reg_593_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:3850]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_104_reg_1946_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1560]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_105_reg_1987_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_101_reg_1823_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1575]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_106_reg_2028_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_102_reg_1864_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1590]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_107_reg_2069_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_103_reg_1905_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1605]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_108_reg_2110_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1620]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_109_reg_2151_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_101_reg_1823_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1635]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_72_reg_634_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1080]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_73_reg_675_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_101_reg_1823_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1095]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_74_reg_716_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_102_reg_1864_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1110]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_75_reg_757_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_103_reg_1905_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1125]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_76_reg_798_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1140]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_77_reg_839_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_101_reg_1823_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1155]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_78_reg_880_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_102_reg_1864_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1170]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_79_reg_921_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_103_reg_1905_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1185]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_80_reg_962_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1200]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_81_reg_1003_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_101_reg_1823_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1215]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_82_reg_1044_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_102_reg_1864_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1230]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_83_reg_1085_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_103_reg_1905_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1245]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_84_reg_1126_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1260]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_85_reg_1167_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_101_reg_1823_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1275]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_86_reg_1208_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_102_reg_1864_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1290]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_87_reg_1249_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_103_reg_1905_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1305]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_88_reg_1290_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1320]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_89_reg_1331_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_101_reg_1823_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1335]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_90_reg_1372_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_102_reg_1864_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1350]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_91_reg_1413_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_103_reg_1905_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1365]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_92_reg_1454_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1380]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_93_reg_1495_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_101_reg_1823_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1395]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_94_reg_1536_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_102_reg_1864_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1410]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_95_reg_1577_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_103_reg_1905_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1425]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_96_reg_1618_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_100_reg_1782_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1440]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_97_reg_1659_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_101_reg_1823_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1455]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_98_reg_1700_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_102_reg_1864_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1470]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_99_reg_1741_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_103_reg_1905_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1485]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln76_reg_593_reg[15:0]' into 'ap_phi_reg_pp0_iter2_phi_ln76_103_reg_1905_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config6_s.v:1066]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ram" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_112_reg_787_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4930]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_113_reg_822_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4931]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_114_reg_857_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4932]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_115_reg_892_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4933]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_116_reg_927_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4934]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_117_reg_962_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4935]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_118_reg_997_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4936]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_119_reg_1032_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4937]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_120_reg_1067_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4938]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_121_reg_1102_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4939]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_122_reg_1137_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4940]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_123_reg_1172_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4941]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_124_reg_1207_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4942]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_125_reg_1242_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4943]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_126_reg_1277_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4944]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_127_reg_1312_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4945]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_128_reg_1347_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4946]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_129_reg_1382_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4947]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_130_reg_1417_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4948]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_131_reg_1452_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4949]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_132_reg_1487_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4950]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_133_reg_1522_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4951]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_134_reg_1557_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4952]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_135_reg_1592_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4953]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_136_reg_1627_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4954]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln76_137_reg_1662_reg[15:0]' into 'ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752_reg[15:0]' [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/conv_2d_cl_array_array_ap_fixed_10u_config10_s.v:4955]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ram" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln88_reg_8335_reg' and it is trimmed from '30' to '7' bits. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/repack_stream_array_array_ap_fixed_384u_384_s.v:4974]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln88_1_reg_8340_reg' and it is trimmed from '30' to '7' bits. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/repack_stream_array_array_ap_fixed_384u_384_s.v:4973]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln88_2_reg_8345_reg' and it is trimmed from '30' to '7' bits. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/repack_stream_array_array_ap_fixed_384u_384_s.v:4980]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln88_3_reg_8350_reg' and it is trimmed from '30' to '7' bits. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/repack_stream_array_array_ap_fixed_384u_384_s.v:4981]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln88_4_reg_8355_reg' and it is trimmed from '30' to '7' bits. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/repack_stream_array_array_ap_fixed_384u_384_s.v:4987]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln88_5_reg_8360_reg' and it is trimmed from '30' to '7' bits. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/repack_stream_array_array_ap_fixed_384u_384_s.v:4988]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln88_6_reg_8365_reg' and it is trimmed from '30' to '7' bits. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/repack_stream_array_array_ap_fixed_384u_384_s.v:4994]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln88_7_reg_8370_reg' and it is trimmed from '30' to '7' bits. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/repack_stream_array_array_ap_fixed_384u_384_s.v:4995]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ram" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/fifo_w16_d9252_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/fifo_w14_d8192_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/fifo_w6_d8192_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/fifo_w16_d2048_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/fifo_w16_d2580_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/fifo_w14_d2048_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/fifo_w6_d2048_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/fifo_w16_d512_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/fifo_w16_d780_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/fifo_w14_d512_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/fifo_w6_d512_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/fifo_w6_d780_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/fifo_w16_d32_A.v:90]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'm_5_reg_587_reg' and it is trimmed from '63' to '23' bits. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/Loop_2_proc.v:390]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln944_reg_516_reg' and it is trimmed from '16' to '4' bits. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/Loop_2_proc.v:429]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/fifo_w16_d8192_A.v:90]
INFO: [Synth 8-3971] The signal "repack_stream_array_array_ap_fixed_384u_384_s_out_data_dabZs_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:36 . Memory (MB): peak = 2517.500 ; gain = 981.223 ; free physical = 192 ; free virtual = 3433
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+-----------------------------------------------------------+------------+----------+
|      |RTL Partition                                              |Replication |Instances |
+------+-----------------------------------------------------------+------------+----------+
|1     |dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s__GB0 |           1|     28291|
|2     |dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s__GB1 |           1|     10120|
|3     |dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s__GB2 |           1|     29453|
|4     |dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_s__GC0   |           1|      5869|
|5     |myproject__GCB0                                            |           1|     31895|
|6     |myproject__GCB1                                            |           1|     19601|
|7     |myproject__GCB2                                            |           1|     22541|
|8     |myproject__GCB3                                            |           1|     31605|
|9     |myproject__GCB4                                            |           1|     21979|
|10    |myproject__GCB5                                            |           1|     32008|
|11    |myproject__GCB6                                            |           1|     18657|
|12    |myproject_axi__GC0                                         |           1|      6625|
+------+-----------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'shl_ln958_reg_582_reg' and it is trimmed from '64' to '26' bits. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/Loop_2_proc.v:384]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln958_reg_577_reg' and it is trimmed from '32' to '26' bits. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/Loop_2_proc.v:383]
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[16]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[17]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[18]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[19]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[20]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[21]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[22]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[23]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[24]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[25]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[26]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[27]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[28]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[29]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[30]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[31]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[32]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[33]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[34]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[35]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[36]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[37]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[38]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[39]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[40]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[41]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[42]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[43]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[44]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[45]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[46]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[47]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[48]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[49]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[50]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[51]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/select_ln570_reg_473_reg[0]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln583_reg_503_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/select_ln570_reg_473_reg[1]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln583_reg_503_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/select_ln570_reg_473_reg[2]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln583_reg_503_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/select_ln570_reg_473_reg[3]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln583_reg_503_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/select_ln570_reg_473_reg[4]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln583_reg_503_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/select_ln570_reg_473_reg[5]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln583_reg_503_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/select_ln570_reg_473_reg[6]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln583_reg_503_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/select_ln570_reg_473_reg[7]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln583_reg_503_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/select_ln570_reg_473_reg[8]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln583_reg_503_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/select_ln570_reg_473_reg[9]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln583_reg_503_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/select_ln570_reg_473_reg[10]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln583_reg_503_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/select_ln570_reg_473_reg[11]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln583_reg_503_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/select_ln570_reg_473_reg[12]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln583_reg_503_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/select_ln570_reg_473_reg[13]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln583_reg_503_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/select_ln570_reg_473_reg[14]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln583_reg_503_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[16]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[17]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[18]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[19]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[20]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[21]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[22]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[23]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[24]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[25]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[26]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[27]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[28]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[0]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[1]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[2]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[3]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[4]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[5]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[6]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[7]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[8]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[9]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[10]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[11]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[12]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[13]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[14]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0 /i_synth/\FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.exp_op_reg[9]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.exp_op_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.exp_op_reg[8]' (FDRE) to 'inst/i_1_0/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.exp_op_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/select_ln570_reg_473_reg[15]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln583_reg_503_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_509_reg[2]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/trunc_ln944_reg_516_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[0]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[1]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[2]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[3]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[4]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[5]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[6]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[7]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[8]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[9]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[10]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[11]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[12]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[13]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[14]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[15]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln565_reg_468_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc714_U0/trunc_ln557_reg_453_reg[52]' (FDE) to 'inst/i_1_0/Loop_1_proc714_U0/p_Result_i_i_reg_463_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U2946/dout_array_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_1_proc714_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Block_myproject_axi_exit38_proc715_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_597_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_597_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_597_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_597_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_597_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_597_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_597_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/lshr_ln958_reg_577_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0i_1_4/ap_done_reg_reg)
DSP Report: Generating DSP mul_ln1118_124_reg_23633_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_97_reg_22248_reg is absorbed into DSP mul_ln1118_124_reg_23633_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1314/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_124_reg_23633_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1314/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_124_reg_23633_reg.
DSP Report: register mul_ln1118_124_reg_23633_reg is absorbed into DSP mul_ln1118_124_reg_23633_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1314/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_124_reg_23633_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1314/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_124_reg_23633_reg.
DSP Report: Generating DSP mul_ln1118_122_reg_23623_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_95_reg_22238_reg is absorbed into DSP mul_ln1118_122_reg_23623_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1312/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_122_reg_23623_reg.
DSP Report: register select_ln76_359_reg_21873_reg is absorbed into DSP mul_ln1118_122_reg_23623_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1312/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_122_reg_23623_reg.
DSP Report: register mul_ln1118_122_reg_23623_reg is absorbed into DSP mul_ln1118_122_reg_23623_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1312/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_122_reg_23623_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1312/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_122_reg_23623_reg.
DSP Report: Generating DSP mul_ln1118_123_reg_23628_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_96_reg_22243_reg is absorbed into DSP mul_ln1118_123_reg_23628_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1313/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_123_reg_23628_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1313/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_123_reg_23628_reg.
DSP Report: register mul_ln1118_123_reg_23628_reg is absorbed into DSP mul_ln1118_123_reg_23628_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1313/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_123_reg_23628_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1313/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_123_reg_23628_reg.
DSP Report: Generating DSP mul_ln1118_127_reg_23648_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_100_reg_22263_reg is absorbed into DSP mul_ln1118_127_reg_23648_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1317/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_127_reg_23648_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1317/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_127_reg_23648_reg.
DSP Report: register mul_ln1118_127_reg_23648_reg is absorbed into DSP mul_ln1118_127_reg_23648_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1317/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_127_reg_23648_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1317/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_127_reg_23648_reg.
DSP Report: Generating DSP mul_ln1118_125_reg_23638_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_98_reg_22253_reg is absorbed into DSP mul_ln1118_125_reg_23638_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1315/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_125_reg_23638_reg.
DSP Report: register select_ln76_44_reg_21663_reg is absorbed into DSP mul_ln1118_125_reg_23638_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1315/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_125_reg_23638_reg.
DSP Report: register mul_ln1118_125_reg_23638_reg is absorbed into DSP mul_ln1118_125_reg_23638_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1315/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_125_reg_23638_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1315/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_125_reg_23638_reg.
DSP Report: Generating DSP mul_ln1118_126_reg_23643_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_99_reg_22258_reg is absorbed into DSP mul_ln1118_126_reg_23643_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1316/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_126_reg_23643_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1316/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_126_reg_23643_reg.
DSP Report: register mul_ln1118_126_reg_23643_reg is absorbed into DSP mul_ln1118_126_reg_23643_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1316/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_126_reg_23643_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1316/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_126_reg_23643_reg.
DSP Report: Generating DSP mul_ln1118_128_reg_23928_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_101_reg_22268_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_128_reg_23928_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1341/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_128_reg_23928_reg.
DSP Report: register select_ln76_89_reg_21693_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_128_reg_23928_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1341/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_128_reg_23928_reg.
DSP Report: register mul_ln1118_128_reg_23928_reg is absorbed into DSP mul_ln1118_128_reg_23928_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1341/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_128_reg_23928_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1341/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_128_reg_23928_reg.
DSP Report: Generating DSP mul_ln1118_130_reg_23658_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_103_reg_22278_reg is absorbed into DSP mul_ln1118_130_reg_23658_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1319/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_130_reg_23658_reg.
DSP Report: register select_ln76_119_reg_21713_reg is absorbed into DSP mul_ln1118_130_reg_23658_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1319/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_130_reg_23658_reg.
DSP Report: register mul_ln1118_130_reg_23658_reg is absorbed into DSP mul_ln1118_130_reg_23658_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1319/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_130_reg_23658_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1319/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_130_reg_23658_reg.
DSP Report: Generating DSP mul_ln1118_129_reg_23653_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_102_reg_22273_reg is absorbed into DSP mul_ln1118_129_reg_23653_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1318/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_129_reg_23653_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1318/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_129_reg_23653_reg.
DSP Report: register mul_ln1118_129_reg_23653_reg is absorbed into DSP mul_ln1118_129_reg_23653_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1318/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_129_reg_23653_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1318/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_129_reg_23653_reg.
DSP Report: Generating DSP mul_ln1118_133_reg_23673_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_106_reg_22293_reg is absorbed into DSP mul_ln1118_133_reg_23673_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1322/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_133_reg_23673_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1322/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_133_reg_23673_reg.
DSP Report: register mul_ln1118_133_reg_23673_reg is absorbed into DSP mul_ln1118_133_reg_23673_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1322/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_133_reg_23673_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1322/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_133_reg_23673_reg.
DSP Report: Generating DSP mul_ln1118_131_reg_23663_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_104_reg_22283_reg is absorbed into DSP mul_ln1118_131_reg_23663_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1320/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_131_reg_23663_reg.
DSP Report: register select_ln76_134_reg_21723_reg is absorbed into DSP mul_ln1118_131_reg_23663_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1320/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_131_reg_23663_reg.
DSP Report: register mul_ln1118_131_reg_23663_reg is absorbed into DSP mul_ln1118_131_reg_23663_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1320/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_131_reg_23663_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1320/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_131_reg_23663_reg.
DSP Report: Generating DSP mul_ln1118_132_reg_23668_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_105_reg_22288_reg is absorbed into DSP mul_ln1118_132_reg_23668_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1321/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_132_reg_23668_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1321/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_132_reg_23668_reg.
DSP Report: register mul_ln1118_132_reg_23668_reg is absorbed into DSP mul_ln1118_132_reg_23668_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1321/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_132_reg_23668_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1321/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_132_reg_23668_reg.
DSP Report: Generating DSP mul_ln1118_136_reg_23688_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_109_reg_22308_reg is absorbed into DSP mul_ln1118_136_reg_23688_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1325/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_136_reg_23688_reg.
DSP Report: register select_ln76_209_reg_21773_reg is absorbed into DSP mul_ln1118_136_reg_23688_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1325/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_136_reg_23688_reg.
DSP Report: register mul_ln1118_136_reg_23688_reg is absorbed into DSP mul_ln1118_136_reg_23688_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1325/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_136_reg_23688_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1325/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_136_reg_23688_reg.
DSP Report: Generating DSP mul_ln1118_134_reg_23678_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_107_reg_22298_reg is absorbed into DSP mul_ln1118_134_reg_23678_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1323/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_134_reg_23678_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1323/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_134_reg_23678_reg.
DSP Report: register mul_ln1118_134_reg_23678_reg is absorbed into DSP mul_ln1118_134_reg_23678_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1323/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_134_reg_23678_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1323/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_134_reg_23678_reg.
DSP Report: Generating DSP mul_ln1118_135_reg_23683_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_108_reg_22303_reg is absorbed into DSP mul_ln1118_135_reg_23683_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1324/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_135_reg_23683_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1324/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_135_reg_23683_reg.
DSP Report: register mul_ln1118_135_reg_23683_reg is absorbed into DSP mul_ln1118_135_reg_23683_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1324/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_135_reg_23683_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1324/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_135_reg_23683_reg.
DSP Report: Generating DSP mul_ln1118_139_reg_23703_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_112_reg_22323_reg is absorbed into DSP mul_ln1118_139_reg_23703_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1328/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_139_reg_23703_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1328/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_139_reg_23703_reg.
DSP Report: register mul_ln1118_139_reg_23703_reg is absorbed into DSP mul_ln1118_139_reg_23703_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1328/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_139_reg_23703_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1328/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_139_reg_23703_reg.
DSP Report: Generating DSP mul_ln1118_137_reg_23693_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_110_reg_22313_reg is absorbed into DSP mul_ln1118_137_reg_23693_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1326/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_137_reg_23693_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1326/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_137_reg_23693_reg.
DSP Report: register mul_ln1118_137_reg_23693_reg is absorbed into DSP mul_ln1118_137_reg_23693_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1326/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_137_reg_23693_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1326/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_137_reg_23693_reg.
DSP Report: Generating DSP mul_ln1118_138_reg_23698_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_111_reg_22318_reg is absorbed into DSP mul_ln1118_138_reg_23698_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1327/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_138_reg_23698_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1327/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_138_reg_23698_reg.
DSP Report: register mul_ln1118_138_reg_23698_reg is absorbed into DSP mul_ln1118_138_reg_23698_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1327/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_138_reg_23698_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1327/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_138_reg_23698_reg.
DSP Report: Generating DSP mul_ln1118_140_reg_23933_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_113_reg_22328_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_140_reg_23933_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1342/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_140_reg_23933_reg.
DSP Report: register select_ln76_269_reg_21813_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_140_reg_23933_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1342/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_140_reg_23933_reg.
DSP Report: register mul_ln1118_140_reg_23933_reg is absorbed into DSP mul_ln1118_140_reg_23933_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1342/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_140_reg_23933_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1342/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_140_reg_23933_reg.
DSP Report: Generating DSP mul_ln1118_142_reg_23713_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_115_reg_22338_reg is absorbed into DSP mul_ln1118_142_reg_23713_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1330/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_142_reg_23713_reg.
DSP Report: register select_ln76_299_reg_21833_reg is absorbed into DSP mul_ln1118_142_reg_23713_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1330/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_142_reg_23713_reg.
DSP Report: register mul_ln1118_142_reg_23713_reg is absorbed into DSP mul_ln1118_142_reg_23713_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1330/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_142_reg_23713_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1330/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_142_reg_23713_reg.
DSP Report: Generating DSP mul_ln1118_141_reg_23708_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_114_reg_22333_reg is absorbed into DSP mul_ln1118_141_reg_23708_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1329/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_141_reg_23708_reg.
DSP Report: register select_ln76_284_reg_21823_reg is absorbed into DSP mul_ln1118_141_reg_23708_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1329/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_141_reg_23708_reg.
DSP Report: register mul_ln1118_141_reg_23708_reg is absorbed into DSP mul_ln1118_141_reg_23708_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1329/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_141_reg_23708_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1329/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_141_reg_23708_reg.
DSP Report: Generating DSP mul_ln1118_143_reg_23718_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_116_reg_22343_reg is absorbed into DSP mul_ln1118_143_reg_23718_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1331/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_143_reg_23718_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1331/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_143_reg_23718_reg.
DSP Report: register mul_ln1118_143_reg_23718_reg is absorbed into DSP mul_ln1118_143_reg_23718_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1331/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_143_reg_23718_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1331/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_143_reg_23718_reg.
DSP Report: Generating DSP mul_ln1118_144_reg_23723_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_117_reg_22348_reg is absorbed into DSP mul_ln1118_144_reg_23723_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1332/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_144_reg_23723_reg.
DSP Report: register select_ln76_329_reg_21853_reg is absorbed into DSP mul_ln1118_144_reg_23723_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1332/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_144_reg_23723_reg.
DSP Report: register mul_ln1118_144_reg_23723_reg is absorbed into DSP mul_ln1118_144_reg_23723_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1332/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_144_reg_23723_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1332/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_144_reg_23723_reg.
DSP Report: Generating DSP mul_ln1118_100_reg_23523_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_73_reg_22128_reg is absorbed into DSP mul_ln1118_100_reg_23523_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1292/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_100_reg_23523_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1314/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_100_reg_23523_reg.
DSP Report: register mul_ln1118_100_reg_23523_reg is absorbed into DSP mul_ln1118_100_reg_23523_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1292/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_100_reg_23523_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1292/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_100_reg_23523_reg.
DSP Report: Generating DSP mul_ln1118_98_reg_23513_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_71_reg_22118_reg is absorbed into DSP mul_ln1118_98_reg_23513_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1290/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_98_reg_23513_reg.
DSP Report: register select_ln76_359_reg_21873_reg is absorbed into DSP mul_ln1118_98_reg_23513_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1312/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_98_reg_23513_reg.
DSP Report: register mul_ln1118_98_reg_23513_reg is absorbed into DSP mul_ln1118_98_reg_23513_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1290/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_98_reg_23513_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1290/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_98_reg_23513_reg.
DSP Report: Generating DSP mul_ln1118_99_reg_23518_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_72_reg_22123_reg is absorbed into DSP mul_ln1118_99_reg_23518_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1291/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_99_reg_23518_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1313/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_99_reg_23518_reg.
DSP Report: register mul_ln1118_99_reg_23518_reg is absorbed into DSP mul_ln1118_99_reg_23518_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1291/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_99_reg_23518_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1291/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_99_reg_23518_reg.
DSP Report: Generating DSP mul_ln1118_103_reg_23538_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_76_reg_22143_reg is absorbed into DSP mul_ln1118_103_reg_23538_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1295/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_103_reg_23538_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1317/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_103_reg_23538_reg.
DSP Report: register mul_ln1118_103_reg_23538_reg is absorbed into DSP mul_ln1118_103_reg_23538_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1295/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_103_reg_23538_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1295/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_103_reg_23538_reg.
DSP Report: Generating DSP mul_ln1118_101_reg_23528_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_74_reg_22133_reg is absorbed into DSP mul_ln1118_101_reg_23528_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1293/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_101_reg_23528_reg.
DSP Report: register select_ln76_44_reg_21663_reg is absorbed into DSP mul_ln1118_101_reg_23528_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1315/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_101_reg_23528_reg.
DSP Report: register mul_ln1118_101_reg_23528_reg is absorbed into DSP mul_ln1118_101_reg_23528_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1293/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_101_reg_23528_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1293/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_101_reg_23528_reg.
DSP Report: Generating DSP mul_ln1118_102_reg_23533_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_75_reg_22138_reg is absorbed into DSP mul_ln1118_102_reg_23533_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1294/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_102_reg_23533_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1316/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_102_reg_23533_reg.
DSP Report: register mul_ln1118_102_reg_23533_reg is absorbed into DSP mul_ln1118_102_reg_23533_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1294/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_102_reg_23533_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1294/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_102_reg_23533_reg.
DSP Report: Generating DSP mul_ln1118_104_reg_23878_reg, operation Mode is: (ACIN2*B'')'.
DSP Report: register tmp_77_reg_22148_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_104_reg_23878_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1339/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_104_reg_23878_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1341/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_104_reg_23878_reg.
DSP Report: register mul_ln1118_104_reg_23878_reg is absorbed into DSP mul_ln1118_104_reg_23878_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1339/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_104_reg_23878_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1339/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_104_reg_23878_reg.
DSP Report: Generating DSP mul_ln1118_106_reg_23548_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_79_reg_22158_reg is absorbed into DSP mul_ln1118_106_reg_23548_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1297/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_106_reg_23548_reg.
DSP Report: register select_ln76_119_reg_21713_reg is absorbed into DSP mul_ln1118_106_reg_23548_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1319/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_106_reg_23548_reg.
DSP Report: register mul_ln1118_106_reg_23548_reg is absorbed into DSP mul_ln1118_106_reg_23548_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1297/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_106_reg_23548_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1297/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_106_reg_23548_reg.
DSP Report: Generating DSP mul_ln1118_105_reg_23543_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_78_reg_22153_reg is absorbed into DSP mul_ln1118_105_reg_23543_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1296/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_105_reg_23543_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1318/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_105_reg_23543_reg.
DSP Report: register mul_ln1118_105_reg_23543_reg is absorbed into DSP mul_ln1118_105_reg_23543_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1296/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_105_reg_23543_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1296/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_105_reg_23543_reg.
DSP Report: Generating DSP mul_ln1118_109_reg_23563_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_82_reg_22173_reg is absorbed into DSP mul_ln1118_109_reg_23563_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1300/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_109_reg_23563_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1322/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_109_reg_23563_reg.
DSP Report: register mul_ln1118_109_reg_23563_reg is absorbed into DSP mul_ln1118_109_reg_23563_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1300/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_109_reg_23563_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1300/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_109_reg_23563_reg.
DSP Report: Generating DSP mul_ln1118_107_reg_23553_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_80_reg_22163_reg is absorbed into DSP mul_ln1118_107_reg_23553_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1298/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_107_reg_23553_reg.
DSP Report: register select_ln76_134_reg_21723_reg is absorbed into DSP mul_ln1118_107_reg_23553_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1320/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_107_reg_23553_reg.
DSP Report: register mul_ln1118_107_reg_23553_reg is absorbed into DSP mul_ln1118_107_reg_23553_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1298/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_107_reg_23553_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1298/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_107_reg_23553_reg.
DSP Report: Generating DSP mul_ln1118_108_reg_23558_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_81_reg_22168_reg is absorbed into DSP mul_ln1118_108_reg_23558_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1299/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_108_reg_23558_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1321/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_108_reg_23558_reg.
DSP Report: register mul_ln1118_108_reg_23558_reg is absorbed into DSP mul_ln1118_108_reg_23558_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1299/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_108_reg_23558_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1299/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_108_reg_23558_reg.
DSP Report: Generating DSP mul_ln1118_112_reg_23578_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_85_reg_22188_reg is absorbed into DSP mul_ln1118_112_reg_23578_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1303/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_112_reg_23578_reg.
DSP Report: register select_ln76_209_reg_21773_reg is absorbed into DSP mul_ln1118_112_reg_23578_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1325/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_112_reg_23578_reg.
DSP Report: register mul_ln1118_112_reg_23578_reg is absorbed into DSP mul_ln1118_112_reg_23578_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1303/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_112_reg_23578_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1303/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_112_reg_23578_reg.
DSP Report: Generating DSP mul_ln1118_110_reg_23568_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_83_reg_22178_reg is absorbed into DSP mul_ln1118_110_reg_23568_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1301/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_110_reg_23568_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1323/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_110_reg_23568_reg.
DSP Report: register mul_ln1118_110_reg_23568_reg is absorbed into DSP mul_ln1118_110_reg_23568_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1301/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_110_reg_23568_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1301/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_110_reg_23568_reg.
DSP Report: Generating DSP mul_ln1118_111_reg_23573_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_84_reg_22183_reg is absorbed into DSP mul_ln1118_111_reg_23573_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1302/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_111_reg_23573_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1324/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_111_reg_23573_reg.
DSP Report: register mul_ln1118_111_reg_23573_reg is absorbed into DSP mul_ln1118_111_reg_23573_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1302/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_111_reg_23573_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1302/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_111_reg_23573_reg.
DSP Report: Generating DSP mul_ln1118_115_reg_23593_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_88_reg_22203_reg is absorbed into DSP mul_ln1118_115_reg_23593_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1306/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_115_reg_23593_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1328/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_115_reg_23593_reg.
DSP Report: register mul_ln1118_115_reg_23593_reg is absorbed into DSP mul_ln1118_115_reg_23593_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1306/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_115_reg_23593_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1306/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_115_reg_23593_reg.
DSP Report: Generating DSP mul_ln1118_113_reg_23583_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_86_reg_22193_reg is absorbed into DSP mul_ln1118_113_reg_23583_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1304/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_113_reg_23583_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1326/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_113_reg_23583_reg.
DSP Report: register mul_ln1118_113_reg_23583_reg is absorbed into DSP mul_ln1118_113_reg_23583_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1304/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_113_reg_23583_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1304/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_113_reg_23583_reg.
DSP Report: Generating DSP mul_ln1118_114_reg_23588_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_87_reg_22198_reg is absorbed into DSP mul_ln1118_114_reg_23588_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1305/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_114_reg_23588_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1327/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_114_reg_23588_reg.
DSP Report: register mul_ln1118_114_reg_23588_reg is absorbed into DSP mul_ln1118_114_reg_23588_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1305/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_114_reg_23588_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1305/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_114_reg_23588_reg.
DSP Report: Generating DSP mul_ln1118_116_reg_23883_reg, operation Mode is: (ACIN2*B'')'.
DSP Report: register tmp_89_reg_22208_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_116_reg_23883_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1340/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_116_reg_23883_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1342/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_116_reg_23883_reg.
DSP Report: register mul_ln1118_116_reg_23883_reg is absorbed into DSP mul_ln1118_116_reg_23883_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1340/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_116_reg_23883_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1340/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_116_reg_23883_reg.
DSP Report: Generating DSP mul_ln1118_118_reg_23603_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_91_reg_22218_reg is absorbed into DSP mul_ln1118_118_reg_23603_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1308/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_118_reg_23603_reg.
DSP Report: register select_ln76_299_reg_21833_reg is absorbed into DSP mul_ln1118_118_reg_23603_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1330/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_118_reg_23603_reg.
DSP Report: register mul_ln1118_118_reg_23603_reg is absorbed into DSP mul_ln1118_118_reg_23603_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1308/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_118_reg_23603_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1308/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_118_reg_23603_reg.
DSP Report: Generating DSP mul_ln1118_117_reg_23598_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_90_reg_22213_reg is absorbed into DSP mul_ln1118_117_reg_23598_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1307/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_117_reg_23598_reg.
DSP Report: register select_ln76_284_reg_21823_reg is absorbed into DSP mul_ln1118_117_reg_23598_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1329/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_117_reg_23598_reg.
DSP Report: register mul_ln1118_117_reg_23598_reg is absorbed into DSP mul_ln1118_117_reg_23598_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1307/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_117_reg_23598_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1307/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_117_reg_23598_reg.
DSP Report: Generating DSP mul_ln1118_121_reg_23618_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_94_reg_22233_reg is absorbed into DSP mul_ln1118_121_reg_23618_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1311/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_121_reg_23618_reg.
DSP Report: register select_ln76_344_reg_21863_reg is absorbed into DSP mul_ln1118_121_reg_23618_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1311/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_121_reg_23618_reg.
DSP Report: register mul_ln1118_121_reg_23618_reg is absorbed into DSP mul_ln1118_121_reg_23618_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1311/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_121_reg_23618_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1311/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_121_reg_23618_reg.
DSP Report: Generating DSP mul_ln1118_119_reg_23608_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_92_reg_22223_reg is absorbed into DSP mul_ln1118_119_reg_23608_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1309/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_119_reg_23608_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1331/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_119_reg_23608_reg.
DSP Report: register mul_ln1118_119_reg_23608_reg is absorbed into DSP mul_ln1118_119_reg_23608_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1309/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_119_reg_23608_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1309/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_119_reg_23608_reg.
DSP Report: Generating DSP mul_ln1118_120_reg_23613_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_93_reg_22228_reg is absorbed into DSP mul_ln1118_120_reg_23613_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1310/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_120_reg_23613_reg.
DSP Report: register select_ln76_329_reg_21853_reg is absorbed into DSP mul_ln1118_120_reg_23613_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1332/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_120_reg_23613_reg.
DSP Report: register mul_ln1118_120_reg_23613_reg is absorbed into DSP mul_ln1118_120_reg_23613_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1310/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_120_reg_23613_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1310/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_120_reg_23613_reg.
DSP Report: Generating DSP mul_ln1118_76_reg_23413_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_49_reg_22008_reg is absorbed into DSP mul_ln1118_76_reg_23413_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1270/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_76_reg_23413_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1314/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_76_reg_23413_reg.
DSP Report: register mul_ln1118_76_reg_23413_reg is absorbed into DSP mul_ln1118_76_reg_23413_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1270/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_76_reg_23413_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1270/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_76_reg_23413_reg.
DSP Report: Generating DSP mul_ln1118_74_reg_23403_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_47_reg_21998_reg is absorbed into DSP mul_ln1118_74_reg_23403_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1268/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_74_reg_23403_reg.
DSP Report: register select_ln76_359_reg_21873_reg is absorbed into DSP mul_ln1118_74_reg_23403_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1312/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_74_reg_23403_reg.
DSP Report: register mul_ln1118_74_reg_23403_reg is absorbed into DSP mul_ln1118_74_reg_23403_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1268/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_74_reg_23403_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1268/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_74_reg_23403_reg.
DSP Report: Generating DSP mul_ln1118_75_reg_23408_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_48_reg_22003_reg is absorbed into DSP mul_ln1118_75_reg_23408_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1269/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_75_reg_23408_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1313/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_75_reg_23408_reg.
DSP Report: register mul_ln1118_75_reg_23408_reg is absorbed into DSP mul_ln1118_75_reg_23408_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1269/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_75_reg_23408_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1269/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_75_reg_23408_reg.
DSP Report: Generating DSP mul_ln1118_79_reg_23428_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_52_reg_22023_reg is absorbed into DSP mul_ln1118_79_reg_23428_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1273/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_79_reg_23428_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1317/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_79_reg_23428_reg.
DSP Report: register mul_ln1118_79_reg_23428_reg is absorbed into DSP mul_ln1118_79_reg_23428_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1273/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_79_reg_23428_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1273/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_79_reg_23428_reg.
DSP Report: Generating DSP mul_ln1118_77_reg_23418_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_50_reg_22013_reg is absorbed into DSP mul_ln1118_77_reg_23418_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1271/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_77_reg_23418_reg.
DSP Report: register select_ln76_44_reg_21663_reg is absorbed into DSP mul_ln1118_77_reg_23418_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1315/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_77_reg_23418_reg.
DSP Report: register mul_ln1118_77_reg_23418_reg is absorbed into DSP mul_ln1118_77_reg_23418_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1271/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_77_reg_23418_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1271/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_77_reg_23418_reg.
DSP Report: Generating DSP mul_ln1118_78_reg_23423_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_51_reg_22018_reg is absorbed into DSP mul_ln1118_78_reg_23423_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1272/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_78_reg_23423_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1316/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_78_reg_23423_reg.
DSP Report: register mul_ln1118_78_reg_23423_reg is absorbed into DSP mul_ln1118_78_reg_23423_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1272/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_78_reg_23423_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1272/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_78_reg_23423_reg.
DSP Report: Generating DSP mul_ln1118_80_reg_23828_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_53_reg_22028_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_80_reg_23828_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1337/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_80_reg_23828_reg.
DSP Report: register select_ln76_89_reg_21693_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_80_reg_23828_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1341/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_80_reg_23828_reg.
DSP Report: register mul_ln1118_80_reg_23828_reg is absorbed into DSP mul_ln1118_80_reg_23828_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1337/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_80_reg_23828_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1337/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_80_reg_23828_reg.
DSP Report: Generating DSP mul_ln1118_82_reg_23438_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_55_reg_22038_reg is absorbed into DSP mul_ln1118_82_reg_23438_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1275/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_82_reg_23438_reg.
DSP Report: register select_ln76_119_reg_21713_reg is absorbed into DSP mul_ln1118_82_reg_23438_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1319/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_82_reg_23438_reg.
DSP Report: register mul_ln1118_82_reg_23438_reg is absorbed into DSP mul_ln1118_82_reg_23438_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1275/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_82_reg_23438_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1275/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_82_reg_23438_reg.
DSP Report: Generating DSP mul_ln1118_81_reg_23433_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_54_reg_22033_reg is absorbed into DSP mul_ln1118_81_reg_23433_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1274/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_81_reg_23433_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1318/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_81_reg_23433_reg.
DSP Report: register mul_ln1118_81_reg_23433_reg is absorbed into DSP mul_ln1118_81_reg_23433_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1274/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_81_reg_23433_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1274/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_81_reg_23433_reg.
DSP Report: Generating DSP mul_ln1118_85_reg_23453_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_58_reg_22053_reg is absorbed into DSP mul_ln1118_85_reg_23453_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1278/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_85_reg_23453_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1322/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_85_reg_23453_reg.
DSP Report: register mul_ln1118_85_reg_23453_reg is absorbed into DSP mul_ln1118_85_reg_23453_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1278/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_85_reg_23453_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1278/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_85_reg_23453_reg.
DSP Report: Generating DSP mul_ln1118_83_reg_23443_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_56_reg_22043_reg is absorbed into DSP mul_ln1118_83_reg_23443_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1276/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_83_reg_23443_reg.
DSP Report: register select_ln76_134_reg_21723_reg is absorbed into DSP mul_ln1118_83_reg_23443_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1320/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_83_reg_23443_reg.
DSP Report: register mul_ln1118_83_reg_23443_reg is absorbed into DSP mul_ln1118_83_reg_23443_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1276/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_83_reg_23443_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1276/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_83_reg_23443_reg.
DSP Report: Generating DSP mul_ln1118_84_reg_23448_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_57_reg_22048_reg is absorbed into DSP mul_ln1118_84_reg_23448_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1277/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_84_reg_23448_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1321/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_84_reg_23448_reg.
DSP Report: register mul_ln1118_84_reg_23448_reg is absorbed into DSP mul_ln1118_84_reg_23448_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1277/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_84_reg_23448_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1277/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_84_reg_23448_reg.
DSP Report: Generating DSP mul_ln1118_88_reg_23468_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_61_reg_22068_reg is absorbed into DSP mul_ln1118_88_reg_23468_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1281/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_88_reg_23468_reg.
DSP Report: register select_ln76_209_reg_21773_reg is absorbed into DSP mul_ln1118_88_reg_23468_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1325/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_88_reg_23468_reg.
DSP Report: register mul_ln1118_88_reg_23468_reg is absorbed into DSP mul_ln1118_88_reg_23468_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1281/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_88_reg_23468_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1281/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_88_reg_23468_reg.
DSP Report: Generating DSP mul_ln1118_86_reg_23458_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_59_reg_22058_reg is absorbed into DSP mul_ln1118_86_reg_23458_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1279/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_86_reg_23458_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1323/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_86_reg_23458_reg.
DSP Report: register mul_ln1118_86_reg_23458_reg is absorbed into DSP mul_ln1118_86_reg_23458_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1279/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_86_reg_23458_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1279/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_86_reg_23458_reg.
DSP Report: Generating DSP mul_ln1118_87_reg_23463_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_60_reg_22063_reg is absorbed into DSP mul_ln1118_87_reg_23463_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1280/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_87_reg_23463_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1324/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_87_reg_23463_reg.
DSP Report: register mul_ln1118_87_reg_23463_reg is absorbed into DSP mul_ln1118_87_reg_23463_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1280/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_87_reg_23463_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1280/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_87_reg_23463_reg.
DSP Report: Generating DSP mul_ln1118_91_reg_23483_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_64_reg_22083_reg is absorbed into DSP mul_ln1118_91_reg_23483_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1284/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_91_reg_23483_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1328/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_91_reg_23483_reg.
DSP Report: register mul_ln1118_91_reg_23483_reg is absorbed into DSP mul_ln1118_91_reg_23483_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1284/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_91_reg_23483_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1284/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_91_reg_23483_reg.
DSP Report: Generating DSP mul_ln1118_89_reg_23473_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_62_reg_22073_reg is absorbed into DSP mul_ln1118_89_reg_23473_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1282/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_89_reg_23473_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1326/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_89_reg_23473_reg.
DSP Report: register mul_ln1118_89_reg_23473_reg is absorbed into DSP mul_ln1118_89_reg_23473_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1282/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_89_reg_23473_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1282/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_89_reg_23473_reg.
DSP Report: Generating DSP mul_ln1118_90_reg_23478_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_63_reg_22078_reg is absorbed into DSP mul_ln1118_90_reg_23478_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1283/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_90_reg_23478_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1327/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_90_reg_23478_reg.
DSP Report: register mul_ln1118_90_reg_23478_reg is absorbed into DSP mul_ln1118_90_reg_23478_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1283/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_90_reg_23478_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1283/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_90_reg_23478_reg.
DSP Report: Generating DSP mul_ln1118_92_reg_23833_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_65_reg_22088_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_92_reg_23833_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1338/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_92_reg_23833_reg.
DSP Report: register select_ln76_269_reg_21813_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_92_reg_23833_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1342/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_92_reg_23833_reg.
DSP Report: register mul_ln1118_92_reg_23833_reg is absorbed into DSP mul_ln1118_92_reg_23833_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1338/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_92_reg_23833_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1338/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_92_reg_23833_reg.
DSP Report: Generating DSP mul_ln1118_94_reg_23493_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_67_reg_22098_reg is absorbed into DSP mul_ln1118_94_reg_23493_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1286/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_94_reg_23493_reg.
DSP Report: register select_ln76_299_reg_21833_reg is absorbed into DSP mul_ln1118_94_reg_23493_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1330/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_94_reg_23493_reg.
DSP Report: register mul_ln1118_94_reg_23493_reg is absorbed into DSP mul_ln1118_94_reg_23493_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1286/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_94_reg_23493_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1286/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_94_reg_23493_reg.
DSP Report: Generating DSP mul_ln1118_93_reg_23488_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_66_reg_22093_reg is absorbed into DSP mul_ln1118_93_reg_23488_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1285/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_93_reg_23488_reg.
DSP Report: register select_ln76_284_reg_21823_reg is absorbed into DSP mul_ln1118_93_reg_23488_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1329/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_93_reg_23488_reg.
DSP Report: register mul_ln1118_93_reg_23488_reg is absorbed into DSP mul_ln1118_93_reg_23488_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1285/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_93_reg_23488_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1285/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_93_reg_23488_reg.
DSP Report: Generating DSP mul_ln1118_97_reg_23508_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_70_reg_22113_reg is absorbed into DSP mul_ln1118_97_reg_23508_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1289/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_97_reg_23508_reg.
DSP Report: register select_ln76_344_reg_21863_reg is absorbed into DSP mul_ln1118_97_reg_23508_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1311/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_97_reg_23508_reg.
DSP Report: register mul_ln1118_97_reg_23508_reg is absorbed into DSP mul_ln1118_97_reg_23508_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1289/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_97_reg_23508_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1289/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_97_reg_23508_reg.
DSP Report: Generating DSP mul_ln1118_95_reg_23498_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_68_reg_22103_reg is absorbed into DSP mul_ln1118_95_reg_23498_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1287/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_95_reg_23498_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1331/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_95_reg_23498_reg.
DSP Report: register mul_ln1118_95_reg_23498_reg is absorbed into DSP mul_ln1118_95_reg_23498_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1287/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_95_reg_23498_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1287/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_95_reg_23498_reg.
DSP Report: Generating DSP mul_ln1118_96_reg_23503_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_69_reg_22108_reg is absorbed into DSP mul_ln1118_96_reg_23503_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1288/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_96_reg_23503_reg.
DSP Report: register select_ln76_329_reg_21853_reg is absorbed into DSP mul_ln1118_96_reg_23503_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1332/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_96_reg_23503_reg.
DSP Report: register mul_ln1118_96_reg_23503_reg is absorbed into DSP mul_ln1118_96_reg_23503_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1288/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_96_reg_23503_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1288/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_96_reg_23503_reg.
DSP Report: Generating DSP mul_ln1118_52_reg_23303_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_25_reg_21888_reg is absorbed into DSP mul_ln1118_52_reg_23303_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1248/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_52_reg_23303_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1314/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_52_reg_23303_reg.
DSP Report: register mul_ln1118_52_reg_23303_reg is absorbed into DSP mul_ln1118_52_reg_23303_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1248/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_52_reg_23303_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1248/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_52_reg_23303_reg.
DSP Report: Generating DSP mul_ln1118_50_reg_23293_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_23_reg_21878_reg is absorbed into DSP mul_ln1118_50_reg_23293_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1246/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_50_reg_23293_reg.
DSP Report: register select_ln76_359_reg_21873_reg is absorbed into DSP mul_ln1118_50_reg_23293_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1312/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_50_reg_23293_reg.
DSP Report: register mul_ln1118_50_reg_23293_reg is absorbed into DSP mul_ln1118_50_reg_23293_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1246/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_50_reg_23293_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1246/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_50_reg_23293_reg.
DSP Report: Generating DSP mul_ln1118_51_reg_23298_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_24_reg_21883_reg is absorbed into DSP mul_ln1118_51_reg_23298_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1247/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_51_reg_23298_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1313/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_51_reg_23298_reg.
DSP Report: register mul_ln1118_51_reg_23298_reg is absorbed into DSP mul_ln1118_51_reg_23298_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1247/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_51_reg_23298_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1247/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_51_reg_23298_reg.
DSP Report: Generating DSP mul_ln1118_55_reg_23318_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_28_reg_21903_reg is absorbed into DSP mul_ln1118_55_reg_23318_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1251/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_55_reg_23318_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1317/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_55_reg_23318_reg.
DSP Report: register mul_ln1118_55_reg_23318_reg is absorbed into DSP mul_ln1118_55_reg_23318_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1251/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_55_reg_23318_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1251/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_55_reg_23318_reg.
DSP Report: Generating DSP mul_ln1118_53_reg_23308_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_26_reg_21893_reg is absorbed into DSP mul_ln1118_53_reg_23308_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1249/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_53_reg_23308_reg.
DSP Report: register select_ln76_44_reg_21663_reg is absorbed into DSP mul_ln1118_53_reg_23308_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1315/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_53_reg_23308_reg.
DSP Report: register mul_ln1118_53_reg_23308_reg is absorbed into DSP mul_ln1118_53_reg_23308_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1249/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_53_reg_23308_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1249/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_53_reg_23308_reg.
DSP Report: Generating DSP mul_ln1118_54_reg_23313_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_27_reg_21898_reg is absorbed into DSP mul_ln1118_54_reg_23313_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1250/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_54_reg_23313_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1316/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_54_reg_23313_reg.
DSP Report: register mul_ln1118_54_reg_23313_reg is absorbed into DSP mul_ln1118_54_reg_23313_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1250/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_54_reg_23313_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1250/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_54_reg_23313_reg.
DSP Report: Generating DSP mul_ln1118_56_reg_23778_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_29_reg_21908_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_56_reg_23778_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1335/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_56_reg_23778_reg.
DSP Report: register select_ln76_89_reg_21693_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_56_reg_23778_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1341/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_56_reg_23778_reg.
DSP Report: register mul_ln1118_56_reg_23778_reg is absorbed into DSP mul_ln1118_56_reg_23778_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1335/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_56_reg_23778_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1335/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_56_reg_23778_reg.
DSP Report: Generating DSP mul_ln1118_58_reg_23328_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_31_reg_21918_reg is absorbed into DSP mul_ln1118_58_reg_23328_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1253/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_58_reg_23328_reg.
DSP Report: register select_ln76_119_reg_21713_reg is absorbed into DSP mul_ln1118_58_reg_23328_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1319/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_58_reg_23328_reg.
DSP Report: register mul_ln1118_58_reg_23328_reg is absorbed into DSP mul_ln1118_58_reg_23328_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1253/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_58_reg_23328_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1253/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_58_reg_23328_reg.
DSP Report: Generating DSP mul_ln1118_57_reg_23323_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_30_reg_21913_reg is absorbed into DSP mul_ln1118_57_reg_23323_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1252/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_57_reg_23323_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1318/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_57_reg_23323_reg.
DSP Report: register mul_ln1118_57_reg_23323_reg is absorbed into DSP mul_ln1118_57_reg_23323_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1252/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_57_reg_23323_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1252/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_57_reg_23323_reg.
DSP Report: Generating DSP mul_ln1118_61_reg_23343_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_34_reg_21933_reg is absorbed into DSP mul_ln1118_61_reg_23343_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1256/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_61_reg_23343_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1322/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_61_reg_23343_reg.
DSP Report: register mul_ln1118_61_reg_23343_reg is absorbed into DSP mul_ln1118_61_reg_23343_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1256/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_61_reg_23343_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1256/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_61_reg_23343_reg.
DSP Report: Generating DSP mul_ln1118_59_reg_23333_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_32_reg_21923_reg is absorbed into DSP mul_ln1118_59_reg_23333_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1254/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_59_reg_23333_reg.
DSP Report: register select_ln76_134_reg_21723_reg is absorbed into DSP mul_ln1118_59_reg_23333_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1320/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_59_reg_23333_reg.
DSP Report: register mul_ln1118_59_reg_23333_reg is absorbed into DSP mul_ln1118_59_reg_23333_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1254/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_59_reg_23333_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1254/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_59_reg_23333_reg.
DSP Report: Generating DSP mul_ln1118_60_reg_23338_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_33_reg_21928_reg is absorbed into DSP mul_ln1118_60_reg_23338_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1255/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_60_reg_23338_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1321/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_60_reg_23338_reg.
DSP Report: register mul_ln1118_60_reg_23338_reg is absorbed into DSP mul_ln1118_60_reg_23338_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1255/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_60_reg_23338_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1255/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_60_reg_23338_reg.
DSP Report: Generating DSP mul_ln1118_64_reg_23358_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_37_reg_21948_reg is absorbed into DSP mul_ln1118_64_reg_23358_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1259/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_64_reg_23358_reg.
DSP Report: register select_ln76_209_reg_21773_reg is absorbed into DSP mul_ln1118_64_reg_23358_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1325/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_64_reg_23358_reg.
DSP Report: register mul_ln1118_64_reg_23358_reg is absorbed into DSP mul_ln1118_64_reg_23358_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1259/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_64_reg_23358_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1259/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_64_reg_23358_reg.
DSP Report: Generating DSP mul_ln1118_62_reg_23348_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_35_reg_21938_reg is absorbed into DSP mul_ln1118_62_reg_23348_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1257/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_62_reg_23348_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1323/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_62_reg_23348_reg.
DSP Report: register mul_ln1118_62_reg_23348_reg is absorbed into DSP mul_ln1118_62_reg_23348_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1257/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_62_reg_23348_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1257/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_62_reg_23348_reg.
DSP Report: Generating DSP mul_ln1118_63_reg_23353_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_36_reg_21943_reg is absorbed into DSP mul_ln1118_63_reg_23353_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1258/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_63_reg_23353_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1324/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_63_reg_23353_reg.
DSP Report: register mul_ln1118_63_reg_23353_reg is absorbed into DSP mul_ln1118_63_reg_23353_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1258/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_63_reg_23353_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1258/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_63_reg_23353_reg.
DSP Report: Generating DSP mul_ln1118_67_reg_23373_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_40_reg_21963_reg is absorbed into DSP mul_ln1118_67_reg_23373_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1262/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_67_reg_23373_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1328/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_67_reg_23373_reg.
DSP Report: register mul_ln1118_67_reg_23373_reg is absorbed into DSP mul_ln1118_67_reg_23373_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1262/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_67_reg_23373_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1262/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_67_reg_23373_reg.
DSP Report: Generating DSP mul_ln1118_65_reg_23363_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_38_reg_21953_reg is absorbed into DSP mul_ln1118_65_reg_23363_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1260/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_65_reg_23363_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1326/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_65_reg_23363_reg.
DSP Report: register mul_ln1118_65_reg_23363_reg is absorbed into DSP mul_ln1118_65_reg_23363_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1260/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_65_reg_23363_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1260/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_65_reg_23363_reg.
DSP Report: Generating DSP mul_ln1118_66_reg_23368_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_39_reg_21958_reg is absorbed into DSP mul_ln1118_66_reg_23368_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1261/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_66_reg_23368_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1327/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_66_reg_23368_reg.
DSP Report: register mul_ln1118_66_reg_23368_reg is absorbed into DSP mul_ln1118_66_reg_23368_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1261/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_66_reg_23368_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1261/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_66_reg_23368_reg.
DSP Report: Generating DSP mul_ln1118_68_reg_23783_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_41_reg_21968_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_68_reg_23783_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1336/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_68_reg_23783_reg.
DSP Report: register select_ln76_269_reg_21813_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_68_reg_23783_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1342/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_68_reg_23783_reg.
DSP Report: register mul_ln1118_68_reg_23783_reg is absorbed into DSP mul_ln1118_68_reg_23783_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1336/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_68_reg_23783_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1336/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_68_reg_23783_reg.
DSP Report: Generating DSP mul_ln1118_70_reg_23383_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_43_reg_21978_reg is absorbed into DSP mul_ln1118_70_reg_23383_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1264/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_70_reg_23383_reg.
DSP Report: register select_ln76_299_reg_21833_reg is absorbed into DSP mul_ln1118_70_reg_23383_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1330/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_70_reg_23383_reg.
DSP Report: register mul_ln1118_70_reg_23383_reg is absorbed into DSP mul_ln1118_70_reg_23383_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1264/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_70_reg_23383_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1264/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_70_reg_23383_reg.
DSP Report: Generating DSP mul_ln1118_69_reg_23378_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_42_reg_21973_reg is absorbed into DSP mul_ln1118_69_reg_23378_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1263/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_69_reg_23378_reg.
DSP Report: register select_ln76_284_reg_21823_reg is absorbed into DSP mul_ln1118_69_reg_23378_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1329/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_69_reg_23378_reg.
DSP Report: register mul_ln1118_69_reg_23378_reg is absorbed into DSP mul_ln1118_69_reg_23378_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1263/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_69_reg_23378_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1263/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_69_reg_23378_reg.
DSP Report: Generating DSP mul_ln1118_73_reg_23398_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_46_reg_21993_reg is absorbed into DSP mul_ln1118_73_reg_23398_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1267/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_73_reg_23398_reg.
DSP Report: register select_ln76_344_reg_21863_reg is absorbed into DSP mul_ln1118_73_reg_23398_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1311/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_73_reg_23398_reg.
DSP Report: register mul_ln1118_73_reg_23398_reg is absorbed into DSP mul_ln1118_73_reg_23398_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1267/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_73_reg_23398_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1267/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_73_reg_23398_reg.
DSP Report: Generating DSP mul_ln1118_71_reg_23388_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_44_reg_21983_reg is absorbed into DSP mul_ln1118_71_reg_23388_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1265/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_71_reg_23388_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1331/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_71_reg_23388_reg.
DSP Report: register mul_ln1118_71_reg_23388_reg is absorbed into DSP mul_ln1118_71_reg_23388_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1265/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_71_reg_23388_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1265/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_71_reg_23388_reg.
DSP Report: Generating DSP mul_ln1118_72_reg_23393_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_45_reg_21988_reg is absorbed into DSP mul_ln1118_72_reg_23393_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1266/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_72_reg_23393_reg.
DSP Report: register select_ln76_329_reg_21853_reg is absorbed into DSP mul_ln1118_72_reg_23393_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1332/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_72_reg_23393_reg.
DSP Report: register mul_ln1118_72_reg_23393_reg is absorbed into DSP mul_ln1118_72_reg_23393_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1266/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_72_reg_23393_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1266/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_72_reg_23393_reg.
DSP Report: Generating DSP mul_ln1118_28_reg_23193_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_6_reg_21658_reg is absorbed into DSP mul_ln1118_28_reg_23193_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1226/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_28_reg_23193_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1314/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_28_reg_23193_reg.
DSP Report: register mul_ln1118_28_reg_23193_reg is absorbed into DSP mul_ln1118_28_reg_23193_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1226/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_28_reg_23193_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1226/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_28_reg_23193_reg.
DSP Report: Generating DSP mul_ln1118_reg_23183_reg, operation Mode is: (A''*B'')'.
DSP Report: register trunc_ln76_reg_21638_reg is absorbed into DSP mul_ln1118_reg_23183_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1224/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_reg_23183_reg.
DSP Report: register phi_ln_reg_21208_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_reg_23183_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1224/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_reg_23183_reg.
DSP Report: register mul_ln1118_reg_23183_reg is absorbed into DSP mul_ln1118_reg_23183_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1224/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_reg_23183_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1224/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_reg_23183_reg.
DSP Report: Generating DSP mul_ln1118_27_reg_23188_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_5_reg_21648_reg is absorbed into DSP mul_ln1118_27_reg_23188_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1225/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_27_reg_23188_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1313/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_27_reg_23188_reg.
DSP Report: register mul_ln1118_27_reg_23188_reg is absorbed into DSP mul_ln1118_27_reg_23188_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1225/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_27_reg_23188_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1225/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_27_reg_23188_reg.
DSP Report: Generating DSP mul_ln1118_31_reg_23208_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_9_reg_21688_reg is absorbed into DSP mul_ln1118_31_reg_23208_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1229/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_31_reg_23208_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1317/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_31_reg_23208_reg.
DSP Report: register mul_ln1118_31_reg_23208_reg is absorbed into DSP mul_ln1118_31_reg_23208_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1229/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_31_reg_23208_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1229/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_31_reg_23208_reg.
DSP Report: Generating DSP mul_ln1118_29_reg_23198_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_7_reg_21668_reg is absorbed into DSP mul_ln1118_29_reg_23198_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1227/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_29_reg_23198_reg.
DSP Report: register select_ln76_44_reg_21663_reg is absorbed into DSP mul_ln1118_29_reg_23198_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1315/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_29_reg_23198_reg.
DSP Report: register mul_ln1118_29_reg_23198_reg is absorbed into DSP mul_ln1118_29_reg_23198_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1227/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_29_reg_23198_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1227/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_29_reg_23198_reg.
DSP Report: Generating DSP mul_ln1118_30_reg_23203_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_8_reg_21678_reg is absorbed into DSP mul_ln1118_30_reg_23203_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1228/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_30_reg_23203_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1316/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_30_reg_23203_reg.
DSP Report: register mul_ln1118_30_reg_23203_reg is absorbed into DSP mul_ln1118_30_reg_23203_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1228/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_30_reg_23203_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1228/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_30_reg_23203_reg.
DSP Report: Generating DSP mul_ln1118_32_reg_23728_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1_reg_21698_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_32_reg_23728_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1333/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_32_reg_23728_reg.
DSP Report: register select_ln76_89_reg_21693_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_32_reg_23728_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1341/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_32_reg_23728_reg.
DSP Report: register mul_ln1118_32_reg_23728_reg is absorbed into DSP mul_ln1118_32_reg_23728_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1333/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_32_reg_23728_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1333/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_32_reg_23728_reg.
DSP Report: Generating DSP mul_ln1118_34_reg_23218_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_3_reg_21718_reg is absorbed into DSP mul_ln1118_34_reg_23218_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1231/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_34_reg_23218_reg.
DSP Report: register select_ln76_119_reg_21713_reg is absorbed into DSP mul_ln1118_34_reg_23218_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1319/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_34_reg_23218_reg.
DSP Report: register mul_ln1118_34_reg_23218_reg is absorbed into DSP mul_ln1118_34_reg_23218_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1231/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_34_reg_23218_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1231/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_34_reg_23218_reg.
DSP Report: Generating DSP mul_ln1118_33_reg_23213_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_2_reg_21708_reg is absorbed into DSP mul_ln1118_33_reg_23213_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1230/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_33_reg_23213_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1318/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_33_reg_23213_reg.
DSP Report: register mul_ln1118_33_reg_23213_reg is absorbed into DSP mul_ln1118_33_reg_23213_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1230/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_33_reg_23213_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1230/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_33_reg_23213_reg.
DSP Report: Generating DSP mul_ln1118_37_reg_23233_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_11_reg_21748_reg is absorbed into DSP mul_ln1118_37_reg_23233_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1234/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_37_reg_23233_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1322/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_37_reg_23233_reg.
DSP Report: register mul_ln1118_37_reg_23233_reg is absorbed into DSP mul_ln1118_37_reg_23233_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1234/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_37_reg_23233_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1234/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_37_reg_23233_reg.
DSP Report: Generating DSP mul_ln1118_35_reg_23223_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_4_reg_21728_reg is absorbed into DSP mul_ln1118_35_reg_23223_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1232/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_35_reg_23223_reg.
DSP Report: register select_ln76_134_reg_21723_reg is absorbed into DSP mul_ln1118_35_reg_23223_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1320/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_35_reg_23223_reg.
DSP Report: register mul_ln1118_35_reg_23223_reg is absorbed into DSP mul_ln1118_35_reg_23223_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1232/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_35_reg_23223_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1232/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_35_reg_23223_reg.
DSP Report: Generating DSP mul_ln1118_36_reg_23228_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_10_reg_21738_reg is absorbed into DSP mul_ln1118_36_reg_23228_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1233/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_36_reg_23228_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1321/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_36_reg_23228_reg.
DSP Report: register mul_ln1118_36_reg_23228_reg is absorbed into DSP mul_ln1118_36_reg_23228_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1233/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_36_reg_23228_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1233/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_36_reg_23228_reg.
DSP Report: Generating DSP mul_ln1118_40_reg_23248_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_14_reg_21778_reg is absorbed into DSP mul_ln1118_40_reg_23248_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1237/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_40_reg_23248_reg.
DSP Report: register select_ln76_209_reg_21773_reg is absorbed into DSP mul_ln1118_40_reg_23248_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1325/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_40_reg_23248_reg.
DSP Report: register mul_ln1118_40_reg_23248_reg is absorbed into DSP mul_ln1118_40_reg_23248_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1237/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_40_reg_23248_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1237/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_40_reg_23248_reg.
DSP Report: Generating DSP mul_ln1118_38_reg_23238_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_12_reg_21758_reg is absorbed into DSP mul_ln1118_38_reg_23238_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1235/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_38_reg_23238_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1323/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_38_reg_23238_reg.
DSP Report: register mul_ln1118_38_reg_23238_reg is absorbed into DSP mul_ln1118_38_reg_23238_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1235/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_38_reg_23238_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1235/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_38_reg_23238_reg.
DSP Report: Generating DSP mul_ln1118_39_reg_23243_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_13_reg_21768_reg is absorbed into DSP mul_ln1118_39_reg_23243_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1236/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_39_reg_23243_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1324/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_39_reg_23243_reg.
DSP Report: register mul_ln1118_39_reg_23243_reg is absorbed into DSP mul_ln1118_39_reg_23243_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1236/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_39_reg_23243_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1236/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_39_reg_23243_reg.
DSP Report: Generating DSP mul_ln1118_43_reg_23263_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_16_reg_21808_reg is absorbed into DSP mul_ln1118_43_reg_23263_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1240/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_43_reg_23263_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1328/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_43_reg_23263_reg.
DSP Report: register mul_ln1118_43_reg_23263_reg is absorbed into DSP mul_ln1118_43_reg_23263_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1240/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_43_reg_23263_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1240/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_43_reg_23263_reg.
DSP Report: Generating DSP mul_ln1118_41_reg_23253_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_15_reg_21788_reg is absorbed into DSP mul_ln1118_41_reg_23253_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1238/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_41_reg_23253_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1326/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_41_reg_23253_reg.
DSP Report: register mul_ln1118_41_reg_23253_reg is absorbed into DSP mul_ln1118_41_reg_23253_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1238/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_41_reg_23253_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1238/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_41_reg_23253_reg.
DSP Report: Generating DSP mul_ln1118_42_reg_23258_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_s_reg_21798_reg is absorbed into DSP mul_ln1118_42_reg_23258_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1239/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_42_reg_23258_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1327/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_42_reg_23258_reg.
DSP Report: register mul_ln1118_42_reg_23258_reg is absorbed into DSP mul_ln1118_42_reg_23258_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1239/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_42_reg_23258_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1239/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_42_reg_23258_reg.
DSP Report: Generating DSP mul_ln1118_44_reg_23733_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_17_reg_21818_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_44_reg_23733_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1334/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_44_reg_23733_reg.
DSP Report: register select_ln76_269_reg_21813_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_44_reg_23733_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1342/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_44_reg_23733_reg.
DSP Report: register mul_ln1118_44_reg_23733_reg is absorbed into DSP mul_ln1118_44_reg_23733_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1334/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_44_reg_23733_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1334/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_44_reg_23733_reg.
DSP Report: Generating DSP mul_ln1118_46_reg_23273_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_19_reg_21838_reg is absorbed into DSP mul_ln1118_46_reg_23273_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1242/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_46_reg_23273_reg.
DSP Report: register select_ln76_299_reg_21833_reg is absorbed into DSP mul_ln1118_46_reg_23273_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1330/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_46_reg_23273_reg.
DSP Report: register mul_ln1118_46_reg_23273_reg is absorbed into DSP mul_ln1118_46_reg_23273_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1242/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_46_reg_23273_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1242/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_46_reg_23273_reg.
DSP Report: Generating DSP mul_ln1118_45_reg_23268_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_18_reg_21828_reg is absorbed into DSP mul_ln1118_45_reg_23268_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1241/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_45_reg_23268_reg.
DSP Report: register select_ln76_284_reg_21823_reg is absorbed into DSP mul_ln1118_45_reg_23268_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1329/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_45_reg_23268_reg.
DSP Report: register mul_ln1118_45_reg_23268_reg is absorbed into DSP mul_ln1118_45_reg_23268_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1241/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_45_reg_23268_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1241/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_45_reg_23268_reg.
DSP Report: Generating DSP mul_ln1118_49_reg_23288_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_22_reg_21868_reg is absorbed into DSP mul_ln1118_49_reg_23288_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1245/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_49_reg_23288_reg.
DSP Report: register select_ln76_344_reg_21863_reg is absorbed into DSP mul_ln1118_49_reg_23288_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1311/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_49_reg_23288_reg.
DSP Report: register mul_ln1118_49_reg_23288_reg is absorbed into DSP mul_ln1118_49_reg_23288_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1245/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_49_reg_23288_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1245/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_49_reg_23288_reg.
DSP Report: Generating DSP mul_ln1118_47_reg_23278_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_20_reg_21848_reg is absorbed into DSP mul_ln1118_47_reg_23278_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1243/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_47_reg_23278_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1331/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_47_reg_23278_reg.
DSP Report: register mul_ln1118_47_reg_23278_reg is absorbed into DSP mul_ln1118_47_reg_23278_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1243/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_47_reg_23278_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1243/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_47_reg_23278_reg.
DSP Report: Generating DSP mul_ln1118_48_reg_23283_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_21_reg_21858_reg is absorbed into DSP mul_ln1118_48_reg_23283_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1244/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_48_reg_23283_reg.
DSP Report: register select_ln76_329_reg_21853_reg is absorbed into DSP mul_ln1118_48_reg_23283_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1332/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_ln1118_48_reg_23283_reg.
DSP Report: register mul_ln1118_48_reg_23283_reg is absorbed into DSP mul_ln1118_48_reg_23283_reg.
DSP Report: register myproject_axi_mul_mul_14s_6s_19_3_1_U1244/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_48_reg_23283_reg.
DSP Report: operator myproject_axi_mul_mul_14s_6s_19_3_1_U1244/myproject_axi_mul_mul_14s_6s_19_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln1118_48_reg_23283_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w18_V_U/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_w18_V_rom_U /\q0_reg[673] )
DSP Report: Generating DSP mul_ln1118_257_reg_15381_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_257_reg_15381_reg is absorbed into DSP mul_ln1118_257_reg_15381_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U391/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_257_reg_15381_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787_reg is absorbed into DSP mul_ln1118_257_reg_15381_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U391/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_257_reg_15381_reg.
DSP Report: register mul_ln1118_257_reg_15381_reg is absorbed into DSP mul_ln1118_257_reg_15381_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U391/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_257_reg_15381_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U391/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_257_reg_15381_reg.
DSP Report: Generating DSP mul_ln1118_reg_15371_reg, operation Mode is: (A''*B'')'.
DSP Report: register trunc_ln76_reg_10341_reg is absorbed into DSP mul_ln1118_reg_15371_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_21_3_1_U389/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln1118_reg_15371_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927_reg is absorbed into DSP mul_ln1118_reg_15371_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_21_3_1_U389/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_reg_15371_reg.
DSP Report: register mul_ln1118_reg_15371_reg is absorbed into DSP mul_ln1118_reg_15371_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_21_3_1_U389/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_ln1118_reg_15371_reg.
DSP Report: operator myproject_axi_mul_mul_6s_16s_21_3_1_U389/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/p_reg0 is absorbed into DSP mul_ln1118_reg_15371_reg.
DSP Report: Generating DSP mul_ln1118_256_reg_15376_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_256_reg_15376_reg is absorbed into DSP mul_ln1118_256_reg_15376_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U390/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_256_reg_15376_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752_reg is absorbed into DSP mul_ln1118_256_reg_15376_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U390/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_256_reg_15376_reg.
DSP Report: register mul_ln1118_256_reg_15376_reg is absorbed into DSP mul_ln1118_256_reg_15376_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U390/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_256_reg_15376_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U390/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_256_reg_15376_reg.
DSP Report: Generating DSP mul_ln1118_260_reg_15396_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_260_reg_15396_reg is absorbed into DSP mul_ln1118_260_reg_15396_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U394/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_260_reg_15396_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892_reg is absorbed into DSP mul_ln1118_260_reg_15396_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U394/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_260_reg_15396_reg.
DSP Report: register mul_ln1118_260_reg_15396_reg is absorbed into DSP mul_ln1118_260_reg_15396_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U394/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_260_reg_15396_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U394/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_260_reg_15396_reg.
DSP Report: Generating DSP mul_ln1118_258_reg_15386_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_258_reg_15386_reg is absorbed into DSP mul_ln1118_258_reg_15386_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U392/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_258_reg_15386_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822_reg is absorbed into DSP mul_ln1118_258_reg_15386_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U392/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_258_reg_15386_reg.
DSP Report: register mul_ln1118_258_reg_15386_reg is absorbed into DSP mul_ln1118_258_reg_15386_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U392/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_258_reg_15386_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U392/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_258_reg_15386_reg.
DSP Report: Generating DSP mul_ln1118_259_reg_15391_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_259_reg_15391_reg is absorbed into DSP mul_ln1118_259_reg_15391_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U393/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_259_reg_15391_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857_reg is absorbed into DSP mul_ln1118_259_reg_15391_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U393/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_259_reg_15391_reg.
DSP Report: register mul_ln1118_259_reg_15391_reg is absorbed into DSP mul_ln1118_259_reg_15391_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U393/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_259_reg_15391_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U393/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_259_reg_15391_reg.
DSP Report: Generating DSP mul_ln1118_263_reg_15411_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_263_reg_15411_reg is absorbed into DSP mul_ln1118_263_reg_15411_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U397/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_263_reg_15411_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787_reg is absorbed into DSP mul_ln1118_263_reg_15411_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U391/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_263_reg_15411_reg.
DSP Report: register mul_ln1118_263_reg_15411_reg is absorbed into DSP mul_ln1118_263_reg_15411_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U397/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_263_reg_15411_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U397/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_263_reg_15411_reg.
DSP Report: Generating DSP mul_ln1118_261_reg_15401_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_261_reg_15401_reg is absorbed into DSP mul_ln1118_261_reg_15401_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U395/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_261_reg_15401_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927_reg is absorbed into DSP mul_ln1118_261_reg_15401_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_21_3_1_U389/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_261_reg_15401_reg.
DSP Report: register mul_ln1118_261_reg_15401_reg is absorbed into DSP mul_ln1118_261_reg_15401_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U395/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_261_reg_15401_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U395/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_261_reg_15401_reg.
DSP Report: Generating DSP mul_ln1118_262_reg_15406_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_262_reg_15406_reg is absorbed into DSP mul_ln1118_262_reg_15406_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U396/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_262_reg_15406_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752_reg is absorbed into DSP mul_ln1118_262_reg_15406_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U390/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_262_reg_15406_reg.
DSP Report: register mul_ln1118_262_reg_15406_reg is absorbed into DSP mul_ln1118_262_reg_15406_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U396/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_262_reg_15406_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U396/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_262_reg_15406_reg.
DSP Report: Generating DSP mul_ln1118_266_reg_15426_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_266_reg_15426_reg is absorbed into DSP mul_ln1118_266_reg_15426_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U400/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_266_reg_15426_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892_reg is absorbed into DSP mul_ln1118_266_reg_15426_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U394/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_266_reg_15426_reg.
DSP Report: register mul_ln1118_266_reg_15426_reg is absorbed into DSP mul_ln1118_266_reg_15426_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U400/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_266_reg_15426_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U400/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_266_reg_15426_reg.
DSP Report: Generating DSP mul_ln1118_264_reg_15416_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_264_reg_15416_reg is absorbed into DSP mul_ln1118_264_reg_15416_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U398/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_264_reg_15416_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822_reg is absorbed into DSP mul_ln1118_264_reg_15416_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U392/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_264_reg_15416_reg.
DSP Report: register mul_ln1118_264_reg_15416_reg is absorbed into DSP mul_ln1118_264_reg_15416_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U398/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_264_reg_15416_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U398/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_264_reg_15416_reg.
DSP Report: Generating DSP mul_ln1118_265_reg_15421_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_265_reg_15421_reg is absorbed into DSP mul_ln1118_265_reg_15421_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U399/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_265_reg_15421_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857_reg is absorbed into DSP mul_ln1118_265_reg_15421_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U393/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_265_reg_15421_reg.
DSP Report: register mul_ln1118_265_reg_15421_reg is absorbed into DSP mul_ln1118_265_reg_15421_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U399/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_265_reg_15421_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U399/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_265_reg_15421_reg.
DSP Report: Generating DSP mul_ln1118_269_reg_15441_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_269_reg_15441_reg is absorbed into DSP mul_ln1118_269_reg_15441_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U403/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_269_reg_15441_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787_reg is absorbed into DSP mul_ln1118_269_reg_15441_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U391/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_269_reg_15441_reg.
DSP Report: register mul_ln1118_269_reg_15441_reg is absorbed into DSP mul_ln1118_269_reg_15441_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U403/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_269_reg_15441_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U403/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_269_reg_15441_reg.
DSP Report: Generating DSP mul_ln1118_267_reg_15431_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_267_reg_15431_reg is absorbed into DSP mul_ln1118_267_reg_15431_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U401/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_267_reg_15431_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927_reg is absorbed into DSP mul_ln1118_267_reg_15431_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_21_3_1_U389/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_267_reg_15431_reg.
DSP Report: register mul_ln1118_267_reg_15431_reg is absorbed into DSP mul_ln1118_267_reg_15431_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U401/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_267_reg_15431_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U401/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_267_reg_15431_reg.
DSP Report: Generating DSP mul_ln1118_268_reg_15436_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_268_reg_15436_reg is absorbed into DSP mul_ln1118_268_reg_15436_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U402/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_268_reg_15436_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752_reg is absorbed into DSP mul_ln1118_268_reg_15436_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U390/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_268_reg_15436_reg.
DSP Report: register mul_ln1118_268_reg_15436_reg is absorbed into DSP mul_ln1118_268_reg_15436_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U402/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_268_reg_15436_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U402/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_268_reg_15436_reg.
DSP Report: Generating DSP mul_ln1118_272_reg_15456_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_272_reg_15456_reg is absorbed into DSP mul_ln1118_272_reg_15456_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U406/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_272_reg_15456_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892_reg is absorbed into DSP mul_ln1118_272_reg_15456_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U394/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_272_reg_15456_reg.
DSP Report: register mul_ln1118_272_reg_15456_reg is absorbed into DSP mul_ln1118_272_reg_15456_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U406/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_272_reg_15456_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U406/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_272_reg_15456_reg.
DSP Report: Generating DSP mul_ln1118_270_reg_15446_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_270_reg_15446_reg is absorbed into DSP mul_ln1118_270_reg_15446_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U404/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_270_reg_15446_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822_reg is absorbed into DSP mul_ln1118_270_reg_15446_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U392/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_270_reg_15446_reg.
DSP Report: register mul_ln1118_270_reg_15446_reg is absorbed into DSP mul_ln1118_270_reg_15446_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U404/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_270_reg_15446_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U404/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_270_reg_15446_reg.
DSP Report: Generating DSP mul_ln1118_271_reg_15451_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_271_reg_15451_reg is absorbed into DSP mul_ln1118_271_reg_15451_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U405/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_271_reg_15451_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857_reg is absorbed into DSP mul_ln1118_271_reg_15451_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U393/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_271_reg_15451_reg.
DSP Report: register mul_ln1118_271_reg_15451_reg is absorbed into DSP mul_ln1118_271_reg_15451_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U405/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_271_reg_15451_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U405/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_271_reg_15451_reg.
DSP Report: Generating DSP mul_ln1118_275_reg_15471_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_275_reg_15471_reg is absorbed into DSP mul_ln1118_275_reg_15471_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U409/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_275_reg_15471_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787_reg is absorbed into DSP mul_ln1118_275_reg_15471_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U391/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_275_reg_15471_reg.
DSP Report: register mul_ln1118_275_reg_15471_reg is absorbed into DSP mul_ln1118_275_reg_15471_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U409/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_275_reg_15471_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U409/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_275_reg_15471_reg.
DSP Report: Generating DSP mul_ln1118_273_reg_15461_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_273_reg_15461_reg is absorbed into DSP mul_ln1118_273_reg_15461_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U407/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_273_reg_15461_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927_reg is absorbed into DSP mul_ln1118_273_reg_15461_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_21_3_1_U389/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_273_reg_15461_reg.
DSP Report: register mul_ln1118_273_reg_15461_reg is absorbed into DSP mul_ln1118_273_reg_15461_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U407/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_273_reg_15461_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U407/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_273_reg_15461_reg.
DSP Report: Generating DSP mul_ln1118_274_reg_15466_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_274_reg_15466_reg is absorbed into DSP mul_ln1118_274_reg_15466_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U408/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_274_reg_15466_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752_reg is absorbed into DSP mul_ln1118_274_reg_15466_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U390/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_274_reg_15466_reg.
DSP Report: register mul_ln1118_274_reg_15466_reg is absorbed into DSP mul_ln1118_274_reg_15466_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U408/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_274_reg_15466_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U408/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_274_reg_15466_reg.
DSP Report: Generating DSP mul_ln1118_278_reg_15486_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_278_reg_15486_reg is absorbed into DSP mul_ln1118_278_reg_15486_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U412/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_278_reg_15486_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892_reg is absorbed into DSP mul_ln1118_278_reg_15486_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U394/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_278_reg_15486_reg.
DSP Report: register mul_ln1118_278_reg_15486_reg is absorbed into DSP mul_ln1118_278_reg_15486_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U412/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_278_reg_15486_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U412/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_278_reg_15486_reg.
DSP Report: Generating DSP mul_ln1118_276_reg_15476_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_276_reg_15476_reg is absorbed into DSP mul_ln1118_276_reg_15476_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U410/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_276_reg_15476_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822_reg is absorbed into DSP mul_ln1118_276_reg_15476_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U392/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_276_reg_15476_reg.
DSP Report: register mul_ln1118_276_reg_15476_reg is absorbed into DSP mul_ln1118_276_reg_15476_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U410/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_276_reg_15476_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U410/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_276_reg_15476_reg.
DSP Report: Generating DSP mul_ln1118_277_reg_15481_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_277_reg_15481_reg is absorbed into DSP mul_ln1118_277_reg_15481_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U411/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_277_reg_15481_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857_reg is absorbed into DSP mul_ln1118_277_reg_15481_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U393/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_277_reg_15481_reg.
DSP Report: register mul_ln1118_277_reg_15481_reg is absorbed into DSP mul_ln1118_277_reg_15481_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U411/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_277_reg_15481_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U411/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_277_reg_15481_reg.
DSP Report: Generating DSP mul_ln1118_281_reg_15501_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_281_reg_15501_reg is absorbed into DSP mul_ln1118_281_reg_15501_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U415/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_281_reg_15501_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787_reg is absorbed into DSP mul_ln1118_281_reg_15501_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U391/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_281_reg_15501_reg.
DSP Report: register mul_ln1118_281_reg_15501_reg is absorbed into DSP mul_ln1118_281_reg_15501_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U415/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_281_reg_15501_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U415/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_281_reg_15501_reg.
DSP Report: Generating DSP mul_ln1118_279_reg_15491_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_279_reg_15491_reg is absorbed into DSP mul_ln1118_279_reg_15491_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U413/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_279_reg_15491_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927_reg is absorbed into DSP mul_ln1118_279_reg_15491_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_21_3_1_U389/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_279_reg_15491_reg.
DSP Report: register mul_ln1118_279_reg_15491_reg is absorbed into DSP mul_ln1118_279_reg_15491_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U413/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_279_reg_15491_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U413/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_279_reg_15491_reg.
DSP Report: Generating DSP mul_ln1118_280_reg_15496_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_280_reg_15496_reg is absorbed into DSP mul_ln1118_280_reg_15496_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U414/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_280_reg_15496_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752_reg is absorbed into DSP mul_ln1118_280_reg_15496_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U390/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_280_reg_15496_reg.
DSP Report: register mul_ln1118_280_reg_15496_reg is absorbed into DSP mul_ln1118_280_reg_15496_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U414/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_280_reg_15496_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U414/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_280_reg_15496_reg.
DSP Report: Generating DSP mul_ln1118_284_reg_15516_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_284_reg_15516_reg is absorbed into DSP mul_ln1118_284_reg_15516_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U418/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_284_reg_15516_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892_reg is absorbed into DSP mul_ln1118_284_reg_15516_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U394/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_284_reg_15516_reg.
DSP Report: register mul_ln1118_284_reg_15516_reg is absorbed into DSP mul_ln1118_284_reg_15516_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U418/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_284_reg_15516_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U418/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_284_reg_15516_reg.
DSP Report: Generating DSP mul_ln1118_282_reg_15506_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_282_reg_15506_reg is absorbed into DSP mul_ln1118_282_reg_15506_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U416/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_282_reg_15506_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822_reg is absorbed into DSP mul_ln1118_282_reg_15506_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U392/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_282_reg_15506_reg.
DSP Report: register mul_ln1118_282_reg_15506_reg is absorbed into DSP mul_ln1118_282_reg_15506_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U416/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_282_reg_15506_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U416/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_282_reg_15506_reg.
DSP Report: Generating DSP mul_ln1118_283_reg_15511_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_283_reg_15511_reg is absorbed into DSP mul_ln1118_283_reg_15511_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U417/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_283_reg_15511_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857_reg is absorbed into DSP mul_ln1118_283_reg_15511_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U393/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_283_reg_15511_reg.
DSP Report: register mul_ln1118_283_reg_15511_reg is absorbed into DSP mul_ln1118_283_reg_15511_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U417/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_283_reg_15511_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U417/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_283_reg_15511_reg.
DSP Report: Generating DSP mul_ln1118_287_reg_15531_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_287_reg_15531_reg is absorbed into DSP mul_ln1118_287_reg_15531_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U421/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_287_reg_15531_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787_reg is absorbed into DSP mul_ln1118_287_reg_15531_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U391/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_287_reg_15531_reg.
DSP Report: register mul_ln1118_287_reg_15531_reg is absorbed into DSP mul_ln1118_287_reg_15531_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U421/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_287_reg_15531_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U421/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_287_reg_15531_reg.
DSP Report: Generating DSP mul_ln1118_285_reg_15521_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_285_reg_15521_reg is absorbed into DSP mul_ln1118_285_reg_15521_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U419/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_285_reg_15521_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927_reg is absorbed into DSP mul_ln1118_285_reg_15521_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_21_3_1_U389/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_285_reg_15521_reg.
DSP Report: register mul_ln1118_285_reg_15521_reg is absorbed into DSP mul_ln1118_285_reg_15521_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U419/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_285_reg_15521_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U419/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_285_reg_15521_reg.
DSP Report: Generating DSP mul_ln1118_286_reg_15526_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_286_reg_15526_reg is absorbed into DSP mul_ln1118_286_reg_15526_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U420/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_286_reg_15526_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752_reg is absorbed into DSP mul_ln1118_286_reg_15526_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U390/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_286_reg_15526_reg.
DSP Report: register mul_ln1118_286_reg_15526_reg is absorbed into DSP mul_ln1118_286_reg_15526_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U420/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_286_reg_15526_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U420/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_286_reg_15526_reg.
DSP Report: Generating DSP mul_ln1118_290_reg_15546_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_290_reg_15546_reg is absorbed into DSP mul_ln1118_290_reg_15546_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U424/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_290_reg_15546_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892_reg is absorbed into DSP mul_ln1118_290_reg_15546_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U394/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_290_reg_15546_reg.
DSP Report: register mul_ln1118_290_reg_15546_reg is absorbed into DSP mul_ln1118_290_reg_15546_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U424/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_290_reg_15546_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U424/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_290_reg_15546_reg.
DSP Report: Generating DSP mul_ln1118_288_reg_15536_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_288_reg_15536_reg is absorbed into DSP mul_ln1118_288_reg_15536_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U422/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_288_reg_15536_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822_reg is absorbed into DSP mul_ln1118_288_reg_15536_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U392/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_288_reg_15536_reg.
DSP Report: register mul_ln1118_288_reg_15536_reg is absorbed into DSP mul_ln1118_288_reg_15536_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U422/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_288_reg_15536_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U422/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_288_reg_15536_reg.
DSP Report: Generating DSP mul_ln1118_289_reg_15541_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_289_reg_15541_reg is absorbed into DSP mul_ln1118_289_reg_15541_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U423/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_289_reg_15541_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857_reg is absorbed into DSP mul_ln1118_289_reg_15541_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U393/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_289_reg_15541_reg.
DSP Report: register mul_ln1118_289_reg_15541_reg is absorbed into DSP mul_ln1118_289_reg_15541_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U423/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_289_reg_15541_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U423/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_289_reg_15541_reg.
DSP Report: Generating DSP mul_ln1118_293_reg_15561_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_293_reg_15561_reg is absorbed into DSP mul_ln1118_293_reg_15561_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U427/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_293_reg_15561_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787_reg is absorbed into DSP mul_ln1118_293_reg_15561_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U391/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_293_reg_15561_reg.
DSP Report: register mul_ln1118_293_reg_15561_reg is absorbed into DSP mul_ln1118_293_reg_15561_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U427/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_293_reg_15561_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U427/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_293_reg_15561_reg.
DSP Report: Generating DSP mul_ln1118_291_reg_15551_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_291_reg_15551_reg is absorbed into DSP mul_ln1118_291_reg_15551_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U425/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_291_reg_15551_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927_reg is absorbed into DSP mul_ln1118_291_reg_15551_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_21_3_1_U389/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_291_reg_15551_reg.
DSP Report: register mul_ln1118_291_reg_15551_reg is absorbed into DSP mul_ln1118_291_reg_15551_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U425/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_291_reg_15551_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U425/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_291_reg_15551_reg.
DSP Report: Generating DSP mul_ln1118_292_reg_15556_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_292_reg_15556_reg is absorbed into DSP mul_ln1118_292_reg_15556_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U426/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_292_reg_15556_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752_reg is absorbed into DSP mul_ln1118_292_reg_15556_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U390/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_292_reg_15556_reg.
DSP Report: register mul_ln1118_292_reg_15556_reg is absorbed into DSP mul_ln1118_292_reg_15556_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U426/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_292_reg_15556_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U426/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_292_reg_15556_reg.
DSP Report: Generating DSP mul_ln1118_296_reg_15576_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_296_reg_15576_reg is absorbed into DSP mul_ln1118_296_reg_15576_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U430/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_296_reg_15576_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892_reg is absorbed into DSP mul_ln1118_296_reg_15576_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U394/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_296_reg_15576_reg.
DSP Report: register mul_ln1118_296_reg_15576_reg is absorbed into DSP mul_ln1118_296_reg_15576_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U430/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_296_reg_15576_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U430/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_296_reg_15576_reg.
DSP Report: Generating DSP mul_ln1118_294_reg_15566_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_294_reg_15566_reg is absorbed into DSP mul_ln1118_294_reg_15566_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U428/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_294_reg_15566_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822_reg is absorbed into DSP mul_ln1118_294_reg_15566_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U392/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_294_reg_15566_reg.
DSP Report: register mul_ln1118_294_reg_15566_reg is absorbed into DSP mul_ln1118_294_reg_15566_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U428/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_294_reg_15566_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U428/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_294_reg_15566_reg.
DSP Report: Generating DSP mul_ln1118_295_reg_15571_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_295_reg_15571_reg is absorbed into DSP mul_ln1118_295_reg_15571_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U429/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_295_reg_15571_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857_reg is absorbed into DSP mul_ln1118_295_reg_15571_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U393/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_295_reg_15571_reg.
DSP Report: register mul_ln1118_295_reg_15571_reg is absorbed into DSP mul_ln1118_295_reg_15571_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U429/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_295_reg_15571_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U429/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_295_reg_15571_reg.
DSP Report: Generating DSP mul_ln1118_299_reg_15591_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_299_reg_15591_reg is absorbed into DSP mul_ln1118_299_reg_15591_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U433/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_299_reg_15591_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787_reg is absorbed into DSP mul_ln1118_299_reg_15591_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U391/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_299_reg_15591_reg.
DSP Report: register mul_ln1118_299_reg_15591_reg is absorbed into DSP mul_ln1118_299_reg_15591_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U433/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_299_reg_15591_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U433/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_299_reg_15591_reg.
DSP Report: Generating DSP mul_ln1118_297_reg_15581_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_297_reg_15581_reg is absorbed into DSP mul_ln1118_297_reg_15581_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U431/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_297_reg_15581_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927_reg is absorbed into DSP mul_ln1118_297_reg_15581_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_21_3_1_U389/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_297_reg_15581_reg.
DSP Report: register mul_ln1118_297_reg_15581_reg is absorbed into DSP mul_ln1118_297_reg_15581_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U431/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_297_reg_15581_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U431/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_297_reg_15581_reg.
DSP Report: Generating DSP mul_ln1118_298_reg_15586_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_298_reg_15586_reg is absorbed into DSP mul_ln1118_298_reg_15586_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U432/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_298_reg_15586_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752_reg is absorbed into DSP mul_ln1118_298_reg_15586_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U390/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_298_reg_15586_reg.
DSP Report: register mul_ln1118_298_reg_15586_reg is absorbed into DSP mul_ln1118_298_reg_15586_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U432/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_298_reg_15586_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U432/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_298_reg_15586_reg.
DSP Report: Generating DSP mul_ln1118_302_reg_15606_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_302_reg_15606_reg is absorbed into DSP mul_ln1118_302_reg_15606_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U436/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_302_reg_15606_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892_reg is absorbed into DSP mul_ln1118_302_reg_15606_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U394/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_302_reg_15606_reg.
DSP Report: register mul_ln1118_302_reg_15606_reg is absorbed into DSP mul_ln1118_302_reg_15606_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U436/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_302_reg_15606_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U436/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_302_reg_15606_reg.
DSP Report: Generating DSP mul_ln1118_300_reg_15596_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_300_reg_15596_reg is absorbed into DSP mul_ln1118_300_reg_15596_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U434/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_300_reg_15596_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822_reg is absorbed into DSP mul_ln1118_300_reg_15596_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U392/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_300_reg_15596_reg.
DSP Report: register mul_ln1118_300_reg_15596_reg is absorbed into DSP mul_ln1118_300_reg_15596_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U434/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_300_reg_15596_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U434/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_300_reg_15596_reg.
DSP Report: Generating DSP mul_ln1118_301_reg_15601_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_301_reg_15601_reg is absorbed into DSP mul_ln1118_301_reg_15601_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U435/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_301_reg_15601_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857_reg is absorbed into DSP mul_ln1118_301_reg_15601_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U393/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_301_reg_15601_reg.
DSP Report: register mul_ln1118_301_reg_15601_reg is absorbed into DSP mul_ln1118_301_reg_15601_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U435/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_301_reg_15601_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U435/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_301_reg_15601_reg.
DSP Report: Generating DSP mul_ln1118_305_reg_15621_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_305_reg_15621_reg is absorbed into DSP mul_ln1118_305_reg_15621_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U439/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_305_reg_15621_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787_reg is absorbed into DSP mul_ln1118_305_reg_15621_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U391/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_305_reg_15621_reg.
DSP Report: register mul_ln1118_305_reg_15621_reg is absorbed into DSP mul_ln1118_305_reg_15621_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U439/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_305_reg_15621_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U439/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_305_reg_15621_reg.
DSP Report: Generating DSP mul_ln1118_303_reg_15611_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_303_reg_15611_reg is absorbed into DSP mul_ln1118_303_reg_15611_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U437/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_303_reg_15611_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927_reg is absorbed into DSP mul_ln1118_303_reg_15611_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_21_3_1_U389/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_303_reg_15611_reg.
DSP Report: register mul_ln1118_303_reg_15611_reg is absorbed into DSP mul_ln1118_303_reg_15611_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U437/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_303_reg_15611_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U437/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_303_reg_15611_reg.
DSP Report: Generating DSP mul_ln1118_304_reg_15616_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_304_reg_15616_reg is absorbed into DSP mul_ln1118_304_reg_15616_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U438/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_304_reg_15616_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752_reg is absorbed into DSP mul_ln1118_304_reg_15616_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U390/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_304_reg_15616_reg.
DSP Report: register mul_ln1118_304_reg_15616_reg is absorbed into DSP mul_ln1118_304_reg_15616_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U438/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_304_reg_15616_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U438/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_304_reg_15616_reg.
DSP Report: Generating DSP mul_ln1118_308_reg_15636_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_308_reg_15636_reg is absorbed into DSP mul_ln1118_308_reg_15636_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U442/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_308_reg_15636_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892_reg is absorbed into DSP mul_ln1118_308_reg_15636_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U394/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_308_reg_15636_reg.
DSP Report: register mul_ln1118_308_reg_15636_reg is absorbed into DSP mul_ln1118_308_reg_15636_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U442/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_308_reg_15636_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U442/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_308_reg_15636_reg.
DSP Report: Generating DSP mul_ln1118_306_reg_15626_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_306_reg_15626_reg is absorbed into DSP mul_ln1118_306_reg_15626_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U440/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_306_reg_15626_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822_reg is absorbed into DSP mul_ln1118_306_reg_15626_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U392/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_306_reg_15626_reg.
DSP Report: register mul_ln1118_306_reg_15626_reg is absorbed into DSP mul_ln1118_306_reg_15626_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U440/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_306_reg_15626_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U440/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_306_reg_15626_reg.
DSP Report: Generating DSP mul_ln1118_307_reg_15631_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_307_reg_15631_reg is absorbed into DSP mul_ln1118_307_reg_15631_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U441/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_307_reg_15631_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857_reg is absorbed into DSP mul_ln1118_307_reg_15631_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U393/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_307_reg_15631_reg.
DSP Report: register mul_ln1118_307_reg_15631_reg is absorbed into DSP mul_ln1118_307_reg_15631_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U441/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_307_reg_15631_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U441/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_307_reg_15631_reg.
DSP Report: Generating DSP mul_ln1118_311_reg_15651_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_311_reg_15651_reg is absorbed into DSP mul_ln1118_311_reg_15651_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U445/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_311_reg_15651_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787_reg is absorbed into DSP mul_ln1118_311_reg_15651_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U391/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_311_reg_15651_reg.
DSP Report: register mul_ln1118_311_reg_15651_reg is absorbed into DSP mul_ln1118_311_reg_15651_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U445/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_311_reg_15651_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U445/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_311_reg_15651_reg.
DSP Report: Generating DSP mul_ln1118_309_reg_15641_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_309_reg_15641_reg is absorbed into DSP mul_ln1118_309_reg_15641_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U443/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_309_reg_15641_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927_reg is absorbed into DSP mul_ln1118_309_reg_15641_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_21_3_1_U389/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_309_reg_15641_reg.
DSP Report: register mul_ln1118_309_reg_15641_reg is absorbed into DSP mul_ln1118_309_reg_15641_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U443/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_309_reg_15641_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U443/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_309_reg_15641_reg.
DSP Report: Generating DSP mul_ln1118_310_reg_15646_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_310_reg_15646_reg is absorbed into DSP mul_ln1118_310_reg_15646_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U444/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_310_reg_15646_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752_reg is absorbed into DSP mul_ln1118_310_reg_15646_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U390/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_310_reg_15646_reg.
DSP Report: register mul_ln1118_310_reg_15646_reg is absorbed into DSP mul_ln1118_310_reg_15646_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U444/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_310_reg_15646_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U444/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_310_reg_15646_reg.
DSP Report: Generating DSP mul_ln1118_314_reg_15666_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_314_reg_15666_reg is absorbed into DSP mul_ln1118_314_reg_15666_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U448/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_314_reg_15666_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892_reg is absorbed into DSP mul_ln1118_314_reg_15666_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U394/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_314_reg_15666_reg.
DSP Report: register mul_ln1118_314_reg_15666_reg is absorbed into DSP mul_ln1118_314_reg_15666_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U448/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_314_reg_15666_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U448/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_314_reg_15666_reg.
DSP Report: Generating DSP mul_ln1118_312_reg_15656_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_312_reg_15656_reg is absorbed into DSP mul_ln1118_312_reg_15656_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U446/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_312_reg_15656_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822_reg is absorbed into DSP mul_ln1118_312_reg_15656_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U392/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_312_reg_15656_reg.
DSP Report: register mul_ln1118_312_reg_15656_reg is absorbed into DSP mul_ln1118_312_reg_15656_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U446/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_312_reg_15656_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U446/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_312_reg_15656_reg.
DSP Report: Generating DSP mul_ln1118_313_reg_15661_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_313_reg_15661_reg is absorbed into DSP mul_ln1118_313_reg_15661_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U447/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_313_reg_15661_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857_reg is absorbed into DSP mul_ln1118_313_reg_15661_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U393/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_313_reg_15661_reg.
DSP Report: register mul_ln1118_313_reg_15661_reg is absorbed into DSP mul_ln1118_313_reg_15661_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U447/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_313_reg_15661_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U447/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_313_reg_15661_reg.
INFO: [Synth 8-5784] Optimized 5 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 11 bits.
INFO: [Synth 8-5784] Optimized 5 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 11 bits.
INFO: [Synth 8-5784] Optimized 5 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 11 bits.
INFO: [Synth 8-5784] Optimized 5 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 11 bits.
INFO: [Synth 8-5784] Optimized 5 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 11 bits.
INFO: [Synth 8-5784] Optimized 5 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 11 bits.
INFO: [Synth 8-5784] Optimized 5 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 11 bits.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer9_out_V_data_9_V_U/\q_tmp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer9_out_V_data_6_V_U/\q_tmp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer9_out_V_data_5_V_U/\q_tmp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer9_out_V_data_4_V_U/\q_tmp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer9_out_V_data_3_V_U/\q_tmp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer9_out_V_data_8_V_U/\q_tmp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer9_out_V_data_7_V_U/\q_tmp_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_array_ap_fixed_10u_config10_U0/\call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938/ap_CS_fsm_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_10u_config10_U0/\w10_V_U/conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V_rom_U /\q0_reg[49] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pooling2d_cl_array_array_ap_fixed_10u_config9_U0/\call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_10u_config9_U0/\ap_phi_reg_pp0_iter1_storemerge_i_i_reg_231_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_array_ap_fixed_10u_relu_config12_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_10u_config10_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zeropad2d_cl_array_array_ap_fixed_10u_config31_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_10u_config9_U0/ap_done_reg_reg)
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\call_ret_shift_line_buffer_array_ap_fixed_10u_config13_s_fu_3440/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\w13_V_U/conv_2d_cl_array_array_ap_fixed_12u_config13_s_w13_V_rom_U /\q0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\relu_array_array_ap_fixed_12u_relu_config15_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/mul_ln1118_146_fu_9019_p2__2)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_226_reg_18110_reg[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_226_reg_18110_reg[-1111111106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_226_reg_18110_reg[-1111111105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_226_reg_18110_reg[-1111111104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_226_reg_18110_reg[-1111111103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_226_reg_18110_reg[-1111111102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_226_reg_18110_reg[-1111111101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_226_reg_18110_reg[-1111111100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_227_reg_18115_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_228_reg_18120_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_227_reg_18115_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_228_reg_18120_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_227_reg_18115_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_228_reg_18120_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_227_reg_18115_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_228_reg_18120_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_227_reg_18115_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_228_reg_18120_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_227_reg_18115_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_228_reg_18120_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_227_reg_18115_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_228_reg_18120_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_227_reg_18115_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_228_reg_18120_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_223_reg_18095_reg[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_223_reg_18095_reg[-1111111106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_223_reg_18095_reg[-1111111105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_223_reg_18095_reg[-1111111104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_223_reg_18095_reg[-1111111103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_223_reg_18095_reg[-1111111102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_223_reg_18095_reg[-1111111101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_223_reg_18095_reg[-1111111100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_224_reg_18100_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_225_reg_18105_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_224_reg_18100_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_225_reg_18105_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_224_reg_18100_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_225_reg_18105_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_224_reg_18100_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_12u_config13_U0/\trunc_ln708_225_reg_18105_reg[5] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2308/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg, operation Mode is: (A2*B'')'.
DSP Report: register grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2308/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg is absorbed into DSP grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2308/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg.
DSP Report: register grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2308/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg is absorbed into DSP grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2308/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg.
DSP Report: register grp_softmax_latency_array_array_softmax_config28_s_fu_30/inv_exp_sum_V_reg_493_reg is absorbed into DSP grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2308/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg.
DSP Report: register grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2308/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg is absorbed into DSP grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2308/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg.
DSP Report: operator grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2308/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/tmp_product is absorbed into DSP grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2308/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg.
DSP Report: Generating DSP grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2307/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg, operation Mode is: (A2*B'')'.
DSP Report: register grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2307/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg is absorbed into DSP grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2307/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg.
DSP Report: register grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2307/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg is absorbed into DSP grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2307/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg.
DSP Report: register grp_softmax_latency_array_array_softmax_config28_s_fu_30/inv_exp_sum_V_reg_493_reg is absorbed into DSP grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2307/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg.
DSP Report: register grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2307/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg is absorbed into DSP grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2307/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg.
DSP Report: operator grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2307/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/tmp_product is absorbed into DSP grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2307/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg.
DSP Report: Generating DSP grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2309/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg, operation Mode is: (A2*B'')'.
DSP Report: register grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2309/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg is absorbed into DSP grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2309/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg.
DSP Report: register grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2309/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg is absorbed into DSP grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2309/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg.
DSP Report: register grp_softmax_latency_array_array_softmax_config28_s_fu_30/inv_exp_sum_V_reg_493_reg is absorbed into DSP grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2309/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg.
DSP Report: register grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2309/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg is absorbed into DSP grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2309/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg.
DSP Report: operator grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2309/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/tmp_product is absorbed into DSP grp_softmax_latency_array_array_softmax_config28_s_fu_30/myproject_axi_mul_18s_17ns_26_2_1_U2309/myproject_axi_mul_18s_17ns_26_2_1_MulnS_7_U/p_reg.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_reg_1054_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/tmp_4_reg_1007_reg is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_reg_1054_reg.
DSP Report: register grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/myproject_axi_mul_mul_6s_16s_21_3_1_U2266/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_reg_1054_reg.
DSP Report: register grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/trunc_ln76_reg_1013_reg is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_reg_1054_reg.
DSP Report: register grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/myproject_axi_mul_mul_6s_16s_21_3_1_U2266/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_reg_1054_reg.
DSP Report: register grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_reg_1054_reg is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_reg_1054_reg.
DSP Report: register grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/myproject_axi_mul_mul_6s_16s_21_3_1_U2266/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_reg_1054_reg.
DSP Report: operator grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/myproject_axi_mul_mul_6s_16s_21_3_1_U2266/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/p_reg0 is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_reg_1054_reg.
DSP Report: Generating DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_22_reg_1059_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/tmp_4_reg_1007_reg is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_22_reg_1059_reg.
DSP Report: register grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/tmp_1_reg_1018_reg is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_22_reg_1059_reg.
DSP Report: register grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/myproject_axi_mul_mul_6s_16s_21_3_1_U2267/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_22_reg_1059_reg.
DSP Report: register grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/myproject_axi_mul_mul_6s_16s_21_3_1_U2266/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_22_reg_1059_reg.
DSP Report: register grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_22_reg_1059_reg is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_22_reg_1059_reg.
DSP Report: register grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/myproject_axi_mul_mul_6s_16s_21_3_1_U2267/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_22_reg_1059_reg.
DSP Report: operator grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/myproject_axi_mul_mul_6s_16s_21_3_1_U2267/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/p_reg0 is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_22_reg_1059_reg.
DSP Report: Generating DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_23_reg_1064_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/tmp_5_reg_1023_reg is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_23_reg_1064_reg.
DSP Report: register grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/myproject_axi_mul_mul_6s_13s_19_3_1_U2268/myproject_axi_mul_mul_6s_13s_19_3_1_DSP48_4_U/b_reg_reg is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_23_reg_1064_reg.
DSP Report: register grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/tmp_4_reg_1007_reg is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_23_reg_1064_reg.
DSP Report: register grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/myproject_axi_mul_mul_6s_16s_21_3_1_U2266/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_23_reg_1064_reg.
DSP Report: register grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_23_reg_1064_reg is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_23_reg_1064_reg.
DSP Report: register grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/myproject_axi_mul_mul_6s_13s_19_3_1_U2268/myproject_axi_mul_mul_6s_13s_19_3_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_23_reg_1064_reg.
DSP Report: operator grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/myproject_axi_mul_mul_6s_13s_19_3_1_U2268/myproject_axi_mul_mul_6s_13s_19_3_1_DSP48_4_U/p_reg0 is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/mul_ln1118_23_reg_1064_reg.
DSP Report: Generating DSP myproject_axi_mul_14s_12ns_24_2_1_U2183/myproject_axi_mul_14s_12ns_24_2_1_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0x73c))'.
DSP Report: register tmp_data_V_58_0_reg_2089_reg is absorbed into DSP myproject_axi_mul_14s_12ns_24_2_1_U2183/myproject_axi_mul_14s_12ns_24_2_1_MulnS_3_U/p_reg.
DSP Report: register myproject_axi_mul_14s_12ns_24_2_1_U2183/myproject_axi_mul_14s_12ns_24_2_1_MulnS_3_U/p_reg is absorbed into DSP myproject_axi_mul_14s_12ns_24_2_1_U2183/myproject_axi_mul_14s_12ns_24_2_1_MulnS_3_U/p_reg.
DSP Report: operator myproject_axi_mul_14s_12ns_24_2_1_U2183/myproject_axi_mul_14s_12ns_24_2_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_14s_12ns_24_2_1_U2183/myproject_axi_mul_14s_12ns_24_2_1_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_axi_mul_14s_14ns_24_2_1_U2187/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x1648))'.
DSP Report: register tmp_data_V_58_1_reg_2094_reg is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2187/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: register myproject_axi_mul_14s_14ns_24_2_1_U2187/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2187/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: operator myproject_axi_mul_14s_14ns_24_2_1_U2187/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/tmp_product is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2187/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_axi_mul_14s_15ns_24_2_1_U2197/myproject_axi_mul_14s_15ns_24_2_1_MulnS_5_U/p_reg, operation Mode is: ((A:0x22e5)*B2)'.
DSP Report: register tmp_data_V_58_2_reg_2099_reg is absorbed into DSP myproject_axi_mul_14s_15ns_24_2_1_U2197/myproject_axi_mul_14s_15ns_24_2_1_MulnS_5_U/p_reg.
DSP Report: register myproject_axi_mul_14s_15ns_24_2_1_U2197/myproject_axi_mul_14s_15ns_24_2_1_MulnS_5_U/p_reg is absorbed into DSP myproject_axi_mul_14s_15ns_24_2_1_U2197/myproject_axi_mul_14s_15ns_24_2_1_MulnS_5_U/p_reg.
DSP Report: operator myproject_axi_mul_14s_15ns_24_2_1_U2197/myproject_axi_mul_14s_15ns_24_2_1_MulnS_5_U/tmp_product is absorbed into DSP myproject_axi_mul_14s_15ns_24_2_1_U2197/myproject_axi_mul_14s_15ns_24_2_1_MulnS_5_U/p_reg.
DSP Report: Generating DSP myproject_axi_mul_14s_14ns_24_2_1_U2190/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x13b4))'.
DSP Report: register tmp_data_V_58_3_reg_2104_reg is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2190/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: register myproject_axi_mul_14s_14ns_24_2_1_U2190/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2190/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: operator myproject_axi_mul_14s_14ns_24_2_1_U2190/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/tmp_product is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2190/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_axi_mul_14s_14ns_24_2_1_U2185/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x110e))'.
DSP Report: register tmp_data_V_58_4_reg_2109_reg is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2185/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: register myproject_axi_mul_14s_14ns_24_2_1_U2185/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2185/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: operator myproject_axi_mul_14s_14ns_24_2_1_U2185/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/tmp_product is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2185/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_axi_mul_14s_14ns_24_2_1_U2186/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x106e))'.
DSP Report: register tmp_data_V_58_5_reg_2114_reg is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2186/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: register myproject_axi_mul_14s_14ns_24_2_1_U2186/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2186/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: operator myproject_axi_mul_14s_14ns_24_2_1_U2186/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/tmp_product is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2186/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_axi_mul_14s_14ns_24_2_1_U2188/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x1234))'.
DSP Report: register tmp_data_V_58_6_reg_2119_reg is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2188/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: register myproject_axi_mul_14s_14ns_24_2_1_U2188/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2188/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: operator myproject_axi_mul_14s_14ns_24_2_1_U2188/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/tmp_product is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2188/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_axi_mul_14s_14ns_24_2_1_U2194/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x1ca1))'.
DSP Report: register tmp_data_V_58_7_reg_2124_reg is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2194/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: register myproject_axi_mul_14s_14ns_24_2_1_U2194/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2194/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: operator myproject_axi_mul_14s_14ns_24_2_1_U2194/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/tmp_product is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2194/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_axi_mul_14s_14ns_24_2_1_U2191/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x14cd))'.
DSP Report: register tmp_data_V_58_8_reg_2129_reg is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2191/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: register myproject_axi_mul_14s_14ns_24_2_1_U2191/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2191/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: operator myproject_axi_mul_14s_14ns_24_2_1_U2191/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/tmp_product is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2191/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_axi_mul_14s_15ns_24_2_1_U2184/myproject_axi_mul_14s_15ns_24_2_1_MulnS_5_U/p_reg, operation Mode is: ((A:0x27b1)*B2)'.
DSP Report: register tmp_data_V_58_9_reg_2134_reg is absorbed into DSP myproject_axi_mul_14s_15ns_24_2_1_U2184/myproject_axi_mul_14s_15ns_24_2_1_MulnS_5_U/p_reg.
DSP Report: register myproject_axi_mul_14s_15ns_24_2_1_U2184/myproject_axi_mul_14s_15ns_24_2_1_MulnS_5_U/p_reg is absorbed into DSP myproject_axi_mul_14s_15ns_24_2_1_U2184/myproject_axi_mul_14s_15ns_24_2_1_MulnS_5_U/p_reg.
DSP Report: operator myproject_axi_mul_14s_15ns_24_2_1_U2184/myproject_axi_mul_14s_15ns_24_2_1_MulnS_5_U/tmp_product is absorbed into DSP myproject_axi_mul_14s_15ns_24_2_1_U2184/myproject_axi_mul_14s_15ns_24_2_1_MulnS_5_U/p_reg.
DSP Report: Generating DSP myproject_axi_mul_14s_13ns_24_2_1_U2192/myproject_axi_mul_14s_13ns_24_2_1_MulnS_6_U/p_reg, operation Mode is: (A2*(B:0xd9b))'.
DSP Report: register tmp_data_V_58_10_reg_2139_reg is absorbed into DSP myproject_axi_mul_14s_13ns_24_2_1_U2192/myproject_axi_mul_14s_13ns_24_2_1_MulnS_6_U/p_reg.
DSP Report: register myproject_axi_mul_14s_13ns_24_2_1_U2192/myproject_axi_mul_14s_13ns_24_2_1_MulnS_6_U/p_reg is absorbed into DSP myproject_axi_mul_14s_13ns_24_2_1_U2192/myproject_axi_mul_14s_13ns_24_2_1_MulnS_6_U/p_reg.
DSP Report: operator myproject_axi_mul_14s_13ns_24_2_1_U2192/myproject_axi_mul_14s_13ns_24_2_1_MulnS_6_U/tmp_product is absorbed into DSP myproject_axi_mul_14s_13ns_24_2_1_U2192/myproject_axi_mul_14s_13ns_24_2_1_MulnS_6_U/p_reg.
DSP Report: Generating DSP myproject_axi_mul_14s_14ns_24_2_1_U2189/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x15b3))'.
DSP Report: register tmp_data_V_58_11_reg_2144_reg is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2189/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: register myproject_axi_mul_14s_14ns_24_2_1_U2189/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2189/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: operator myproject_axi_mul_14s_14ns_24_2_1_U2189/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/tmp_product is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2189/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_axi_mul_14s_14ns_24_2_1_U2193/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x105c))'.
DSP Report: register tmp_data_V_58_12_reg_2149_reg is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2193/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: register myproject_axi_mul_14s_14ns_24_2_1_U2193/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2193/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: operator myproject_axi_mul_14s_14ns_24_2_1_U2193/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/tmp_product is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2193/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_axi_mul_14s_13ns_24_2_1_U2195/myproject_axi_mul_14s_13ns_24_2_1_MulnS_6_U/p_reg, operation Mode is: (A2*(B:0xd37))'.
DSP Report: register tmp_data_V_58_13_reg_2154_reg is absorbed into DSP myproject_axi_mul_14s_13ns_24_2_1_U2195/myproject_axi_mul_14s_13ns_24_2_1_MulnS_6_U/p_reg.
DSP Report: register myproject_axi_mul_14s_13ns_24_2_1_U2195/myproject_axi_mul_14s_13ns_24_2_1_MulnS_6_U/p_reg is absorbed into DSP myproject_axi_mul_14s_13ns_24_2_1_U2195/myproject_axi_mul_14s_13ns_24_2_1_MulnS_6_U/p_reg.
DSP Report: operator myproject_axi_mul_14s_13ns_24_2_1_U2195/myproject_axi_mul_14s_13ns_24_2_1_MulnS_6_U/tmp_product is absorbed into DSP myproject_axi_mul_14s_13ns_24_2_1_U2195/myproject_axi_mul_14s_13ns_24_2_1_MulnS_6_U/p_reg.
DSP Report: Generating DSP myproject_axi_mul_14s_13ns_24_2_1_U2196/myproject_axi_mul_14s_13ns_24_2_1_MulnS_6_U/p_reg, operation Mode is: (A2*(B:0xb2c))'.
DSP Report: register tmp_data_V_58_14_reg_2159_reg is absorbed into DSP myproject_axi_mul_14s_13ns_24_2_1_U2196/myproject_axi_mul_14s_13ns_24_2_1_MulnS_6_U/p_reg.
DSP Report: register myproject_axi_mul_14s_13ns_24_2_1_U2196/myproject_axi_mul_14s_13ns_24_2_1_MulnS_6_U/p_reg is absorbed into DSP myproject_axi_mul_14s_13ns_24_2_1_U2196/myproject_axi_mul_14s_13ns_24_2_1_MulnS_6_U/p_reg.
DSP Report: operator myproject_axi_mul_14s_13ns_24_2_1_U2196/myproject_axi_mul_14s_13ns_24_2_1_MulnS_6_U/tmp_product is absorbed into DSP myproject_axi_mul_14s_13ns_24_2_1_U2196/myproject_axi_mul_14s_13ns_24_2_1_MulnS_6_U/p_reg.
DSP Report: Generating DSP myproject_axi_mul_14s_14ns_24_2_1_U2182/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x1134))'.
DSP Report: register tmp_data_V_58_15_reg_2164_reg is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2182/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: register myproject_axi_mul_14s_14ns_24_2_1_U2182/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2182/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: operator myproject_axi_mul_14s_14ns_24_2_1_U2182/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/tmp_product is absorbed into DSP myproject_axi_mul_14s_14ns_24_2_1_U2182/myproject_axi_mul_14s_14ns_24_2_1_MulnS_4_U/p_reg.
DSP Report: Generating DSP mul_ln1118_217_reg_11964_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_217_reg_11964_reg is absorbed into DSP mul_ln1118_217_reg_11964_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U167/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_217_reg_11964_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_100_reg_1782_reg is absorbed into DSP mul_ln1118_217_reg_11964_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U167/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_217_reg_11964_reg.
DSP Report: register mul_ln1118_217_reg_11964_reg is absorbed into DSP mul_ln1118_217_reg_11964_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U167/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_217_reg_11964_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U167/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_217_reg_11964_reg.
DSP Report: Generating DSP mul_ln1118_reg_11959_reg, operation Mode is: (A''*B'')'.
DSP Report: register trunc_ln76_reg_8039_reg is absorbed into DSP mul_ln1118_reg_11959_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_21_3_1_U166/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln1118_reg_11959_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_103_reg_1905_reg is absorbed into DSP mul_ln1118_reg_11959_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_21_3_1_U166/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_reg_11959_reg.
DSP Report: register mul_ln1118_reg_11959_reg is absorbed into DSP mul_ln1118_reg_11959_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_21_3_1_U166/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_ln1118_reg_11959_reg.
DSP Report: operator myproject_axi_mul_mul_6s_16s_21_3_1_U166/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/p_reg0 is absorbed into DSP mul_ln1118_reg_11959_reg.
DSP Report: Generating DSP mul_ln1118_219_reg_11974_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_219_reg_11974_reg is absorbed into DSP mul_ln1118_219_reg_11974_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U169/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_219_reg_11974_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_102_reg_1864_reg is absorbed into DSP mul_ln1118_219_reg_11974_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U169/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_219_reg_11974_reg.
DSP Report: register mul_ln1118_219_reg_11974_reg is absorbed into DSP mul_ln1118_219_reg_11974_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U169/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_219_reg_11974_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U169/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_219_reg_11974_reg.
DSP Report: Generating DSP mul_ln1118_218_reg_11969_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_218_reg_11969_reg is absorbed into DSP mul_ln1118_218_reg_11969_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U168/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_218_reg_11969_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_101_reg_1823_reg is absorbed into DSP mul_ln1118_218_reg_11969_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U168/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_218_reg_11969_reg.
DSP Report: register mul_ln1118_218_reg_11969_reg is absorbed into DSP mul_ln1118_218_reg_11969_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U168/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_218_reg_11969_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U168/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_218_reg_11969_reg.
DSP Report: Generating DSP mul_ln1118_221_reg_11984_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_221_reg_11984_reg is absorbed into DSP mul_ln1118_221_reg_11984_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U171/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_221_reg_11984_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_100_reg_1782_reg is absorbed into DSP mul_ln1118_221_reg_11984_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U167/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_221_reg_11984_reg.
DSP Report: register mul_ln1118_221_reg_11984_reg is absorbed into DSP mul_ln1118_221_reg_11984_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U171/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_221_reg_11984_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U171/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_221_reg_11984_reg.
DSP Report: Generating DSP mul_ln1118_220_reg_11979_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_220_reg_11979_reg is absorbed into DSP mul_ln1118_220_reg_11979_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U170/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_220_reg_11979_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_103_reg_1905_reg is absorbed into DSP mul_ln1118_220_reg_11979_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_21_3_1_U166/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_220_reg_11979_reg.
DSP Report: register mul_ln1118_220_reg_11979_reg is absorbed into DSP mul_ln1118_220_reg_11979_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U170/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_220_reg_11979_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U170/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_220_reg_11979_reg.
DSP Report: Generating DSP mul_ln1118_223_reg_11994_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_223_reg_11994_reg is absorbed into DSP mul_ln1118_223_reg_11994_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U173/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_223_reg_11994_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_102_reg_1864_reg is absorbed into DSP mul_ln1118_223_reg_11994_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U169/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_223_reg_11994_reg.
DSP Report: register mul_ln1118_223_reg_11994_reg is absorbed into DSP mul_ln1118_223_reg_11994_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U173/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_223_reg_11994_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U173/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_223_reg_11994_reg.
DSP Report: Generating DSP mul_ln1118_222_reg_11989_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_222_reg_11989_reg is absorbed into DSP mul_ln1118_222_reg_11989_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U172/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_222_reg_11989_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_101_reg_1823_reg is absorbed into DSP mul_ln1118_222_reg_11989_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U168/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_222_reg_11989_reg.
DSP Report: register mul_ln1118_222_reg_11989_reg is absorbed into DSP mul_ln1118_222_reg_11989_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U172/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_222_reg_11989_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U172/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_222_reg_11989_reg.
DSP Report: Generating DSP mul_ln1118_225_reg_12004_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_225_reg_12004_reg is absorbed into DSP mul_ln1118_225_reg_12004_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U175/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_225_reg_12004_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_100_reg_1782_reg is absorbed into DSP mul_ln1118_225_reg_12004_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U167/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_225_reg_12004_reg.
DSP Report: register mul_ln1118_225_reg_12004_reg is absorbed into DSP mul_ln1118_225_reg_12004_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U175/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_225_reg_12004_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U175/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_225_reg_12004_reg.
DSP Report: Generating DSP mul_ln1118_224_reg_11999_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_224_reg_11999_reg is absorbed into DSP mul_ln1118_224_reg_11999_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U174/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_224_reg_11999_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_103_reg_1905_reg is absorbed into DSP mul_ln1118_224_reg_11999_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_21_3_1_U166/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_224_reg_11999_reg.
DSP Report: register mul_ln1118_224_reg_11999_reg is absorbed into DSP mul_ln1118_224_reg_11999_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U174/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_224_reg_11999_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U174/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_224_reg_11999_reg.
DSP Report: Generating DSP mul_ln1118_227_reg_12014_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_227_reg_12014_reg is absorbed into DSP mul_ln1118_227_reg_12014_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U177/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_227_reg_12014_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_102_reg_1864_reg is absorbed into DSP mul_ln1118_227_reg_12014_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U169/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_227_reg_12014_reg.
DSP Report: register mul_ln1118_227_reg_12014_reg is absorbed into DSP mul_ln1118_227_reg_12014_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U177/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_227_reg_12014_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U177/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_227_reg_12014_reg.
DSP Report: Generating DSP mul_ln1118_226_reg_12009_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_226_reg_12009_reg is absorbed into DSP mul_ln1118_226_reg_12009_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U176/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_226_reg_12009_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_101_reg_1823_reg is absorbed into DSP mul_ln1118_226_reg_12009_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U168/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_226_reg_12009_reg.
DSP Report: register mul_ln1118_226_reg_12009_reg is absorbed into DSP mul_ln1118_226_reg_12009_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U176/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_226_reg_12009_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U176/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_226_reg_12009_reg.
DSP Report: Generating DSP mul_ln1118_229_reg_12024_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_229_reg_12024_reg is absorbed into DSP mul_ln1118_229_reg_12024_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U179/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_229_reg_12024_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_100_reg_1782_reg is absorbed into DSP mul_ln1118_229_reg_12024_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U167/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_229_reg_12024_reg.
DSP Report: register mul_ln1118_229_reg_12024_reg is absorbed into DSP mul_ln1118_229_reg_12024_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U179/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_229_reg_12024_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U179/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_229_reg_12024_reg.
DSP Report: Generating DSP mul_ln1118_228_reg_12019_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_228_reg_12019_reg is absorbed into DSP mul_ln1118_228_reg_12019_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U178/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_228_reg_12019_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_103_reg_1905_reg is absorbed into DSP mul_ln1118_228_reg_12019_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_21_3_1_U166/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_228_reg_12019_reg.
DSP Report: register mul_ln1118_228_reg_12019_reg is absorbed into DSP mul_ln1118_228_reg_12019_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U178/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_228_reg_12019_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U178/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_228_reg_12019_reg.
DSP Report: Generating DSP mul_ln1118_231_reg_12034_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_231_reg_12034_reg is absorbed into DSP mul_ln1118_231_reg_12034_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U181/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_231_reg_12034_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_102_reg_1864_reg is absorbed into DSP mul_ln1118_231_reg_12034_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U169/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_231_reg_12034_reg.
DSP Report: register mul_ln1118_231_reg_12034_reg is absorbed into DSP mul_ln1118_231_reg_12034_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U181/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_231_reg_12034_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U181/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_231_reg_12034_reg.
DSP Report: Generating DSP mul_ln1118_230_reg_12029_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_230_reg_12029_reg is absorbed into DSP mul_ln1118_230_reg_12029_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U180/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_230_reg_12029_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_101_reg_1823_reg is absorbed into DSP mul_ln1118_230_reg_12029_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U168/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_230_reg_12029_reg.
DSP Report: register mul_ln1118_230_reg_12029_reg is absorbed into DSP mul_ln1118_230_reg_12029_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U180/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_230_reg_12029_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U180/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_230_reg_12029_reg.
DSP Report: Generating DSP mul_ln1118_233_reg_12044_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_233_reg_12044_reg is absorbed into DSP mul_ln1118_233_reg_12044_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U183/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_233_reg_12044_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_100_reg_1782_reg is absorbed into DSP mul_ln1118_233_reg_12044_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U167/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_233_reg_12044_reg.
DSP Report: register mul_ln1118_233_reg_12044_reg is absorbed into DSP mul_ln1118_233_reg_12044_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U183/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_233_reg_12044_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U183/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_233_reg_12044_reg.
DSP Report: Generating DSP mul_ln1118_232_reg_12039_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_232_reg_12039_reg is absorbed into DSP mul_ln1118_232_reg_12039_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U182/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_232_reg_12039_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_103_reg_1905_reg is absorbed into DSP mul_ln1118_232_reg_12039_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_21_3_1_U166/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_232_reg_12039_reg.
DSP Report: register mul_ln1118_232_reg_12039_reg is absorbed into DSP mul_ln1118_232_reg_12039_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U182/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_232_reg_12039_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U182/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_232_reg_12039_reg.
DSP Report: Generating DSP mul_ln1118_235_reg_12054_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_235_reg_12054_reg is absorbed into DSP mul_ln1118_235_reg_12054_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U185/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_235_reg_12054_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_102_reg_1864_reg is absorbed into DSP mul_ln1118_235_reg_12054_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U169/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_235_reg_12054_reg.
DSP Report: register mul_ln1118_235_reg_12054_reg is absorbed into DSP mul_ln1118_235_reg_12054_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U185/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_235_reg_12054_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U185/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_235_reg_12054_reg.
DSP Report: Generating DSP mul_ln1118_234_reg_12049_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_234_reg_12049_reg is absorbed into DSP mul_ln1118_234_reg_12049_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U184/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_234_reg_12049_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_101_reg_1823_reg is absorbed into DSP mul_ln1118_234_reg_12049_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U168/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_234_reg_12049_reg.
DSP Report: register mul_ln1118_234_reg_12049_reg is absorbed into DSP mul_ln1118_234_reg_12049_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U184/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_234_reg_12049_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U184/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_234_reg_12049_reg.
DSP Report: Generating DSP mul_ln1118_237_reg_12064_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_237_reg_12064_reg is absorbed into DSP mul_ln1118_237_reg_12064_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U187/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_237_reg_12064_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_100_reg_1782_reg is absorbed into DSP mul_ln1118_237_reg_12064_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U167/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_237_reg_12064_reg.
DSP Report: register mul_ln1118_237_reg_12064_reg is absorbed into DSP mul_ln1118_237_reg_12064_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U187/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_237_reg_12064_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U187/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_237_reg_12064_reg.
DSP Report: Generating DSP mul_ln1118_236_reg_12059_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_236_reg_12059_reg is absorbed into DSP mul_ln1118_236_reg_12059_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U186/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_236_reg_12059_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_103_reg_1905_reg is absorbed into DSP mul_ln1118_236_reg_12059_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_21_3_1_U166/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_236_reg_12059_reg.
DSP Report: register mul_ln1118_236_reg_12059_reg is absorbed into DSP mul_ln1118_236_reg_12059_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U186/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_236_reg_12059_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U186/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_236_reg_12059_reg.
DSP Report: Generating DSP mul_ln1118_239_reg_12074_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_239_reg_12074_reg is absorbed into DSP mul_ln1118_239_reg_12074_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U189/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_239_reg_12074_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_102_reg_1864_reg is absorbed into DSP mul_ln1118_239_reg_12074_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U169/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_239_reg_12074_reg.
DSP Report: register mul_ln1118_239_reg_12074_reg is absorbed into DSP mul_ln1118_239_reg_12074_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U189/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_239_reg_12074_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U189/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_239_reg_12074_reg.
DSP Report: Generating DSP mul_ln1118_238_reg_12069_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_238_reg_12069_reg is absorbed into DSP mul_ln1118_238_reg_12069_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U188/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_238_reg_12069_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_101_reg_1823_reg is absorbed into DSP mul_ln1118_238_reg_12069_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U168/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_238_reg_12069_reg.
DSP Report: register mul_ln1118_238_reg_12069_reg is absorbed into DSP mul_ln1118_238_reg_12069_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U188/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_238_reg_12069_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U188/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_238_reg_12069_reg.
DSP Report: Generating DSP mul_ln1118_241_reg_12084_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_241_reg_12084_reg is absorbed into DSP mul_ln1118_241_reg_12084_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U191/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_241_reg_12084_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_100_reg_1782_reg is absorbed into DSP mul_ln1118_241_reg_12084_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U167/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_241_reg_12084_reg.
DSP Report: register mul_ln1118_241_reg_12084_reg is absorbed into DSP mul_ln1118_241_reg_12084_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U191/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_241_reg_12084_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U191/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_241_reg_12084_reg.
DSP Report: Generating DSP mul_ln1118_240_reg_12079_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_240_reg_12079_reg is absorbed into DSP mul_ln1118_240_reg_12079_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U190/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_240_reg_12079_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_103_reg_1905_reg is absorbed into DSP mul_ln1118_240_reg_12079_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_21_3_1_U166/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_240_reg_12079_reg.
DSP Report: register mul_ln1118_240_reg_12079_reg is absorbed into DSP mul_ln1118_240_reg_12079_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U190/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_240_reg_12079_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U190/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_240_reg_12079_reg.
DSP Report: Generating DSP mul_ln1118_243_reg_12094_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_243_reg_12094_reg is absorbed into DSP mul_ln1118_243_reg_12094_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U193/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_243_reg_12094_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_102_reg_1864_reg is absorbed into DSP mul_ln1118_243_reg_12094_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U169/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_243_reg_12094_reg.
DSP Report: register mul_ln1118_243_reg_12094_reg is absorbed into DSP mul_ln1118_243_reg_12094_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U193/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_243_reg_12094_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U193/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_243_reg_12094_reg.
DSP Report: Generating DSP mul_ln1118_242_reg_12089_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_242_reg_12089_reg is absorbed into DSP mul_ln1118_242_reg_12089_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U192/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_242_reg_12089_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_101_reg_1823_reg is absorbed into DSP mul_ln1118_242_reg_12089_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U168/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_242_reg_12089_reg.
DSP Report: register mul_ln1118_242_reg_12089_reg is absorbed into DSP mul_ln1118_242_reg_12089_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U192/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_242_reg_12089_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U192/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_242_reg_12089_reg.
DSP Report: Generating DSP mul_ln1118_245_reg_12104_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_245_reg_12104_reg is absorbed into DSP mul_ln1118_245_reg_12104_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U195/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_245_reg_12104_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_100_reg_1782_reg is absorbed into DSP mul_ln1118_245_reg_12104_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U167/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_245_reg_12104_reg.
DSP Report: register mul_ln1118_245_reg_12104_reg is absorbed into DSP mul_ln1118_245_reg_12104_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U195/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_245_reg_12104_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U195/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_245_reg_12104_reg.
DSP Report: Generating DSP mul_ln1118_244_reg_12099_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_244_reg_12099_reg is absorbed into DSP mul_ln1118_244_reg_12099_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U194/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_244_reg_12099_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_103_reg_1905_reg is absorbed into DSP mul_ln1118_244_reg_12099_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_21_3_1_U166/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_244_reg_12099_reg.
DSP Report: register mul_ln1118_244_reg_12099_reg is absorbed into DSP mul_ln1118_244_reg_12099_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U194/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_244_reg_12099_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U194/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_244_reg_12099_reg.
DSP Report: Generating DSP mul_ln1118_247_reg_12114_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_247_reg_12114_reg is absorbed into DSP mul_ln1118_247_reg_12114_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U197/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_247_reg_12114_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_102_reg_1864_reg is absorbed into DSP mul_ln1118_247_reg_12114_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U169/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_247_reg_12114_reg.
DSP Report: register mul_ln1118_247_reg_12114_reg is absorbed into DSP mul_ln1118_247_reg_12114_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U197/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_247_reg_12114_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U197/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_247_reg_12114_reg.
DSP Report: Generating DSP mul_ln1118_246_reg_12109_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_246_reg_12109_reg is absorbed into DSP mul_ln1118_246_reg_12109_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U196/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_246_reg_12109_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_101_reg_1823_reg is absorbed into DSP mul_ln1118_246_reg_12109_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U168/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_246_reg_12109_reg.
DSP Report: register mul_ln1118_246_reg_12109_reg is absorbed into DSP mul_ln1118_246_reg_12109_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U196/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_246_reg_12109_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U196/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_246_reg_12109_reg.
DSP Report: Generating DSP mul_ln1118_249_reg_12124_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_249_reg_12124_reg is absorbed into DSP mul_ln1118_249_reg_12124_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U199/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_249_reg_12124_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_100_reg_1782_reg is absorbed into DSP mul_ln1118_249_reg_12124_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U167/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_249_reg_12124_reg.
DSP Report: register mul_ln1118_249_reg_12124_reg is absorbed into DSP mul_ln1118_249_reg_12124_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U199/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_249_reg_12124_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U199/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_249_reg_12124_reg.
DSP Report: Generating DSP mul_ln1118_248_reg_12119_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_248_reg_12119_reg is absorbed into DSP mul_ln1118_248_reg_12119_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U198/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_248_reg_12119_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_103_reg_1905_reg is absorbed into DSP mul_ln1118_248_reg_12119_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_21_3_1_U166/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_248_reg_12119_reg.
DSP Report: register mul_ln1118_248_reg_12119_reg is absorbed into DSP mul_ln1118_248_reg_12119_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U198/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_248_reg_12119_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U198/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_248_reg_12119_reg.
DSP Report: Generating DSP mul_ln1118_251_reg_12134_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_251_reg_12134_reg is absorbed into DSP mul_ln1118_251_reg_12134_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U201/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_251_reg_12134_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_102_reg_1864_reg is absorbed into DSP mul_ln1118_251_reg_12134_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U169/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_251_reg_12134_reg.
DSP Report: register mul_ln1118_251_reg_12134_reg is absorbed into DSP mul_ln1118_251_reg_12134_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U201/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_251_reg_12134_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U201/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_251_reg_12134_reg.
DSP Report: Generating DSP mul_ln1118_250_reg_12129_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_250_reg_12129_reg is absorbed into DSP mul_ln1118_250_reg_12129_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U200/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_250_reg_12129_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_101_reg_1823_reg is absorbed into DSP mul_ln1118_250_reg_12129_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U168/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_250_reg_12129_reg.
DSP Report: register mul_ln1118_250_reg_12129_reg is absorbed into DSP mul_ln1118_250_reg_12129_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U200/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_250_reg_12129_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U200/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_250_reg_12129_reg.
DSP Report: Generating DSP mul_ln1118_253_reg_12144_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_253_reg_12144_reg is absorbed into DSP mul_ln1118_253_reg_12144_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U203/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_253_reg_12144_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_100_reg_1782_reg is absorbed into DSP mul_ln1118_253_reg_12144_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U167/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_253_reg_12144_reg.
DSP Report: register mul_ln1118_253_reg_12144_reg is absorbed into DSP mul_ln1118_253_reg_12144_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U203/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_253_reg_12144_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U203/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_253_reg_12144_reg.
DSP Report: Generating DSP mul_ln1118_252_reg_12139_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_252_reg_12139_reg is absorbed into DSP mul_ln1118_252_reg_12139_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U202/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_252_reg_12139_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_103_reg_1905_reg is absorbed into DSP mul_ln1118_252_reg_12139_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_21_3_1_U166/myproject_axi_mul_mul_6s_16s_21_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_252_reg_12139_reg.
DSP Report: register mul_ln1118_252_reg_12139_reg is absorbed into DSP mul_ln1118_252_reg_12139_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U202/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_252_reg_12139_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U202/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_252_reg_12139_reg.
DSP Report: Generating DSP mul_ln1118_254_reg_12149_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln1118_254_reg_12149_reg is absorbed into DSP mul_ln1118_254_reg_12149_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U204/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_254_reg_12149_reg.
DSP Report: register ap_phi_reg_pp0_iter2_phi_ln76_101_reg_1823_reg is absorbed into DSP mul_ln1118_254_reg_12149_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U168/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_254_reg_12149_reg.
DSP Report: register mul_ln1118_254_reg_12149_reg is absorbed into DSP mul_ln1118_254_reg_12149_reg.
DSP Report: register myproject_axi_mul_mul_16s_6s_21_3_1_U204/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_254_reg_12149_reg.
DSP Report: operator myproject_axi_mul_mul_16s_6s_21_3_1_U204/myproject_axi_mul_mul_16s_6s_21_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_254_reg_12149_reg.
INFO: [Synth 8-5784] Optimized 5 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 11 bits.
INFO: [Synth 8-5784] Optimized 5 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 11 bits.
INFO: [Synth 8-5784] Optimized 5 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 11 bits.
INFO: [Synth 8-5784] Optimized 5 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 11 bits.
INFO: [Synth 8-5784] Optimized 5 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 11 bits.
INFO: [Synth 8-5784] Optimized 5 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 11 bits.
INFO: [Synth 8-5784] Optimized 5 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 11 bits.
INFO: [Synth 8-5784] Optimized 5 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 11 bits.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'myproject_axi_mul_mul_6s_16s_22_3_1_U22/myproject_axi_mul_mul_6s_16s_22_3_1_DSP48_0_U/p_reg_reg' and it is trimmed from '22' to '21' bits. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_mul_6s_16s_22_3_1.v:21]
WARNING: [Synth 8-3936] Found unconnected internal register 'myproject_axi_mul_mul_6s_16s_22_3_1_U21/myproject_axi_mul_mul_6s_16s_22_3_1_DSP48_0_U/p_reg_reg' and it is trimmed from '22' to '21' bits. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_mul_6s_16s_22_3_1.v:21]
WARNING: [Synth 8-3936] Found unconnected internal register 'myproject_axi_mul_mul_6s_16s_22_3_1_U20/myproject_axi_mul_mul_6s_16s_22_3_1_DSP48_0_U/p_reg_reg' and it is trimmed from '22' to '21' bits. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_mul_6s_16s_22_3_1.v:21]
WARNING: [Synth 8-3936] Found unconnected internal register 'myproject_axi_mul_mul_6s_16s_22_3_1_U19/myproject_axi_mul_mul_6s_16s_22_3_1_DSP48_0_U/p_reg_reg' and it is trimmed from '22' to '21' bits. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/myproject_axi_mul_mul_6s_16s_22_3_1.v:21]
DSP Report: Generating DSP mul_ln1118_reg_1254_reg, operation Mode is: (A2*B'')'.
DSP Report: register trunc_ln160_2_reg_1201_reg is absorbed into DSP mul_ln1118_reg_1254_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_22_3_1_U19/myproject_axi_mul_mul_6s_16s_22_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_reg_1254_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_22_3_1_U19/myproject_axi_mul_mul_6s_16s_22_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_reg_1254_reg.
DSP Report: register mul_ln1118_reg_1254_reg is absorbed into DSP mul_ln1118_reg_1254_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_22_3_1_U19/myproject_axi_mul_mul_6s_16s_22_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_reg_1254_reg.
DSP Report: operator myproject_axi_mul_mul_6s_16s_22_3_1_U19/myproject_axi_mul_mul_6s_16s_22_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_reg_1254_reg.
DSP Report: Generating DSP mul_ln1118_146_reg_1259_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_119_reg_1206_reg is absorbed into DSP mul_ln1118_146_reg_1259_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_22_3_1_U20/myproject_axi_mul_mul_6s_16s_22_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_146_reg_1259_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_22_3_1_U19/myproject_axi_mul_mul_6s_16s_22_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_146_reg_1259_reg.
DSP Report: register mul_ln1118_146_reg_1259_reg is absorbed into DSP mul_ln1118_146_reg_1259_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_22_3_1_U20/myproject_axi_mul_mul_6s_16s_22_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_146_reg_1259_reg.
DSP Report: operator myproject_axi_mul_mul_6s_16s_22_3_1_U20/myproject_axi_mul_mul_6s_16s_22_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_146_reg_1259_reg.
DSP Report: Generating DSP mul_ln1118_147_reg_1264_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_120_reg_1211_reg is absorbed into DSP mul_ln1118_147_reg_1264_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_22_3_1_U21/myproject_axi_mul_mul_6s_16s_22_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_147_reg_1264_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_22_3_1_U19/myproject_axi_mul_mul_6s_16s_22_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_147_reg_1264_reg.
DSP Report: register mul_ln1118_147_reg_1264_reg is absorbed into DSP mul_ln1118_147_reg_1264_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_22_3_1_U21/myproject_axi_mul_mul_6s_16s_22_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_147_reg_1264_reg.
DSP Report: operator myproject_axi_mul_mul_6s_16s_22_3_1_U21/myproject_axi_mul_mul_6s_16s_22_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_147_reg_1264_reg.
DSP Report: Generating DSP mul_ln1118_148_reg_1269_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_121_reg_1216_reg is absorbed into DSP mul_ln1118_148_reg_1269_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_22_3_1_U22/myproject_axi_mul_mul_6s_16s_22_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_148_reg_1269_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_22_3_1_U19/myproject_axi_mul_mul_6s_16s_22_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_148_reg_1269_reg.
DSP Report: register mul_ln1118_148_reg_1269_reg is absorbed into DSP mul_ln1118_148_reg_1269_reg.
DSP Report: register myproject_axi_mul_mul_6s_16s_22_3_1_U22/myproject_axi_mul_mul_6s_16s_22_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_148_reg_1269_reg.
DSP Report: operator myproject_axi_mul_mul_6s_16s_22_3_1_U22/myproject_axi_mul_mul_6s_16s_22_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_148_reg_1269_reg.
INFO: [Synth 8-5784] Optimized 1 bits of RAM "mem_reg" due to constant propagation. Old ram width 6 bits, new ram width 5 bits.
INFO: [Synth 8-5784] Optimized 1 bits of RAM "mem_reg" due to constant propagation. Old ram width 6 bits, new ram width 5 bits.
INFO: [Synth 8-5784] Optimized 1 bits of RAM "mem_reg" due to constant propagation. Old ram width 6 bits, new ram width 5 bits.
INFO: [Synth 8-5784] Optimized 1 bits of RAM "mem_reg" due to constant propagation. Old ram width 6 bits, new ram width 5 bits.
INFO: [Synth 8-5784] Optimized 1 bits of RAM "mem_reg" due to constant propagation. Old ram width 6 bits, new ram width 5 bits.
INFO: [Synth 8-5784] Optimized 1 bits of RAM "mem_reg" due to constant propagation. Old ram width 6 bits, new ram width 5 bits.
INFO: [Synth 8-5784] Optimized 1 bits of RAM "mem_reg" due to constant propagation. Old ram width 6 bits, new ram width 5 bits.
INFO: [Synth 8-5784] Optimized 1 bits of RAM "mem_reg" due to constant propagation. Old ram width 6 bits, new ram width 5 bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln88_reg_8255_reg' and it is trimmed from '30' to '7' bits. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d850/hdl/verilog/repack_stream_array_array_ap_fixed_384u_384_s.v:5014]
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal "repack_stream_array_array_ap_fixed_384u_384_U0/out_data_data_V_U/repack_stream_array_array_ap_fixed_384u_384_s_out_data_dabZs_ram_U/ram_reg" was recognized as a true dual port RAM template.
DSP Report: Generating DSP myproject_axi_mul_14s_11ns_24_2_1_U2121/myproject_axi_mul_14s_11ns_24_2_1_MulnS_2_U/p_reg, operation Mode is: (A2*(B:0x2d5))'.
DSP Report: register tmp_data_V_56_0_reg_474_reg is absorbed into DSP myproject_axi_mul_14s_11ns_24_2_1_U2121/myproject_axi_mul_14s_11ns_24_2_1_MulnS_2_U/p_reg.
DSP Report: register myproject_axi_mul_14s_11ns_24_2_1_U2121/myproject_axi_mul_14s_11ns_24_2_1_MulnS_2_U/p_reg is absorbed into DSP myproject_axi_mul_14s_11ns_24_2_1_U2121/myproject_axi_mul_14s_11ns_24_2_1_MulnS_2_U/p_reg.
DSP Report: operator myproject_axi_mul_14s_11ns_24_2_1_U2121/myproject_axi_mul_14s_11ns_24_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_14s_11ns_24_2_1_U2121/myproject_axi_mul_14s_11ns_24_2_1_MulnS_2_U/p_reg.
DSP Report: Generating DSP myproject_axi_mul_14s_11ns_24_2_1_U2124/myproject_axi_mul_14s_11ns_24_2_1_MulnS_2_U/p_reg, operation Mode is: (A2*(B:0x27b))'.
DSP Report: register tmp_data_V_56_1_reg_479_reg is absorbed into DSP myproject_axi_mul_14s_11ns_24_2_1_U2124/myproject_axi_mul_14s_11ns_24_2_1_MulnS_2_U/p_reg.
DSP Report: register myproject_axi_mul_14s_11ns_24_2_1_U2124/myproject_axi_mul_14s_11ns_24_2_1_MulnS_2_U/p_reg is absorbed into DSP myproject_axi_mul_14s_11ns_24_2_1_U2124/myproject_axi_mul_14s_11ns_24_2_1_MulnS_2_U/p_reg.
DSP Report: operator myproject_axi_mul_14s_11ns_24_2_1_U2124/myproject_axi_mul_14s_11ns_24_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_14s_11ns_24_2_1_U2124/myproject_axi_mul_14s_11ns_24_2_1_MulnS_2_U/p_reg.
DSP Report: Generating DSP myproject_axi_mul_14s_12ns_24_2_1_U2123/myproject_axi_mul_14s_12ns_24_2_1_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0x4a0))'.
DSP Report: register tmp_data_V_56_2_reg_484_reg is absorbed into DSP myproject_axi_mul_14s_12ns_24_2_1_U2123/myproject_axi_mul_14s_12ns_24_2_1_MulnS_3_U/p_reg.
DSP Report: register myproject_axi_mul_14s_12ns_24_2_1_U2123/myproject_axi_mul_14s_12ns_24_2_1_MulnS_3_U/p_reg is absorbed into DSP myproject_axi_mul_14s_12ns_24_2_1_U2123/myproject_axi_mul_14s_12ns_24_2_1_MulnS_3_U/p_reg.
DSP Report: operator myproject_axi_mul_14s_12ns_24_2_1_U2123/myproject_axi_mul_14s_12ns_24_2_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_14s_12ns_24_2_1_U2123/myproject_axi_mul_14s_12ns_24_2_1_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_axi_mul_14s_12ns_24_2_1_U2122/myproject_axi_mul_14s_12ns_24_2_1_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0x428))'.
DSP Report: register tmp_data_V_56_3_reg_489_reg is absorbed into DSP myproject_axi_mul_14s_12ns_24_2_1_U2122/myproject_axi_mul_14s_12ns_24_2_1_MulnS_3_U/p_reg.
DSP Report: register myproject_axi_mul_14s_12ns_24_2_1_U2122/myproject_axi_mul_14s_12ns_24_2_1_MulnS_3_U/p_reg is absorbed into DSP myproject_axi_mul_14s_12ns_24_2_1_U2122/myproject_axi_mul_14s_12ns_24_2_1_MulnS_3_U/p_reg.
DSP Report: operator myproject_axi_mul_14s_12ns_24_2_1_U2122/myproject_axi_mul_14s_12ns_24_2_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_14s_12ns_24_2_1_U2122/myproject_axi_mul_14s_12ns_24_2_1_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_axi_mul_14s_11ns_24_2_1_U2120/myproject_axi_mul_14s_11ns_24_2_1_MulnS_2_U/p_reg, operation Mode is: (A2*(B:0x30e))'.
DSP Report: register tmp_data_V_56_4_reg_494_reg is absorbed into DSP myproject_axi_mul_14s_11ns_24_2_1_U2120/myproject_axi_mul_14s_11ns_24_2_1_MulnS_2_U/p_reg.
DSP Report: register myproject_axi_mul_14s_11ns_24_2_1_U2120/myproject_axi_mul_14s_11ns_24_2_1_MulnS_2_U/p_reg is absorbed into DSP myproject_axi_mul_14s_11ns_24_2_1_U2120/myproject_axi_mul_14s_11ns_24_2_1_MulnS_2_U/p_reg.
DSP Report: operator myproject_axi_mul_14s_11ns_24_2_1_U2120/myproject_axi_mul_14s_11ns_24_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_14s_11ns_24_2_1_U2120/myproject_axi_mul_14s_11ns_24_2_1_MulnS_2_U/p_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:02:22 . Memory (MB): peak = 2517.500 ; gain = 981.223 ; free physical = 710 ; free virtual = 3506
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 249, Available = 220. Use report_utilization command for details.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer9_out_V_data_3_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer9_out_V_data_4_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer9_out_V_data_5_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer9_out_V_data_6_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer9_out_V_data_7_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer9_out_V_data_8_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer9_out_V_data_9_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer31_out_V_data_0_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer31_out_V_data_1_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer31_out_V_data_2_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer31_out_V_data_3_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer31_out_V_data_4_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer31_out_V_data_5_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer31_out_V_data_6_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer10_out_V_data_9_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer10_out_V_data_8_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer10_out_V_data_7_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer10_out_V_data_6_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer10_out_V_data_5_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer10_out_V_data_4_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer10_out_V_data_3_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer10_out_V_data_2_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer10_out_V_data_1_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer10_out_V_data_0_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer31_out_V_data_9_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer31_out_V_data_8_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_5/layer31_out_V_data_7_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_6/i_1_0/layer13_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_6/i_1_8/layer13_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_6/i_1_16/layer13_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_6/i_1_24/layer13_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_6/i_1_126/layer13_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_6/i_1_134/layer13_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_6/i_1_142/layer13_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_6/i_1_150/layer13_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_6/i_1_158/layer13_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_6/i_1_166/layer13_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_6/i_1_174/layer13_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_6/i_1_182/layer13_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/layer9_out_V_data_0_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/layer9_out_V_data_1_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/layer9_out_V_data_2_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/softmax_array_array_ap_fixed_3u_softmax_config28_U0/softmax_latency_array_array_softmax_config28_s_exp_table4_rom_Ui_1_0/grp_softmax_latency_array_array_softmax_config28_s_fu_30/exp_table4_U/softmax_latency_array_array_softmax_config28_s_exp_table4_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/softmax_array_array_ap_fixed_3u_softmax_config28_U0/softmax_latency_array_array_softmax_config28_s_exp_table4_rom_Ui_1_1/grp_softmax_latency_array_array_softmax_config28_s_fu_30/exp_table4_U/softmax_latency_array_array_softmax_config28_s_exp_table4_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/softmax_array_array_ap_fixed_3u_softmax_config28_U0/softmax_latency_array_array_softmax_config28_s_exp_table4_rom_Ui_1_2/grp_softmax_latency_array_array_softmax_config28_s_fu_30/exp_table4_U/softmax_latency_array_array_softmax_config28_s_exp_table4_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/softmax_array_array_ap_fixed_3u_softmax_config28_U0/i_1_23/grp_softmax_latency_array_array_softmax_config28_s_fu_30/invert_table5_U/softmax_latency_array_array_softmax_config28_s_invert_tabb1s_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/layer12_out_V_data_0_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/layer12_out_V_data_1_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/layer12_out_V_data_2_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/layer12_out_V_data_3_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/layer12_out_V_data_4_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/layer12_out_V_data_5_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/layer12_out_V_data_6_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/layer12_out_V_data_7_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/layer12_out_V_data_8_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/layer12_out_V_data_9_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/layer32_out_V_data_0_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/layer32_out_V_data_1_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/layer32_out_V_data_2_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/layer32_out_V_data_3_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/layer32_out_V_data_4_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/layer32_out_V_data_5_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/layer32_out_V_data_6_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/layer32_out_V_data_7_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/layer32_out_V_data_8_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_7/layer32_out_V_data_9_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer5_out_V_data_0_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer5_out_V_data_1_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer5_out_V_data_2_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer5_out_V_data_3_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer5_out_V_data_4_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer5_out_V_data_5_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer5_out_V_data_6_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer6_out_V_data_9_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer6_out_V_data_8_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer6_out_V_data_7_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer6_out_V_data_6_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer6_out_V_data_5_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer6_out_V_data_4_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer6_out_V_data_3_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer6_out_V_data_2_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer6_out_V_data_1_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer6_out_V_data_0_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer30_out_V_data_7_V_U/i_1_7/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer30_out_V_data_7_V_U/i_1_7/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer30_out_V_data_6_V_U/i_1_7/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer30_out_V_data_6_V_U/i_1_7/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer30_out_V_data_5_V_U/i_1_7/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer30_out_V_data_5_V_U/i_1_7/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer30_out_V_data_4_V_U/i_1_7/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer30_out_V_data_4_V_U/i_1_7/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer30_out_V_data_3_V_U/i_1_7/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer30_out_V_data_3_V_U/i_1_7/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer30_out_V_data_2_V_U/i_1_7/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer30_out_V_data_2_V_U/i_1_7/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer30_out_V_data_1_V_U/i_1_7/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer30_out_V_data_1_V_U/i_1_7/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer30_out_V_data_0_V_U/i_1_7/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer30_out_V_data_0_V_U/i_1_7/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_8/layer5_out_V_data_7_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+-----------------------------------------------------------+------------+----------+
|      |RTL Partition                                              |Replication |Instances |
+------+-----------------------------------------------------------+------------+----------+
|1     |dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s__GB0 |           1|     33240|
|2     |dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s__GB1 |           1|      8445|
|3     |dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s__GB2 |           1|     29486|
|4     |dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_s__GC0   |           1|      5863|
|5     |myproject__GCB0                                            |           1|     20881|
|6     |myproject__GCB1                                            |           1|     18646|
|7     |myproject__GCB2                                            |           1|     15627|
|8     |myproject__GCB3                                            |           1|     19876|
|9     |myproject__GCB4                                            |           1|     11586|
|10    |myproject__GCB5                                            |           1|     20502|
|11    |myproject__GCB6                                            |           1|     16773|
|12    |myproject_axi__GC0                                         |           1|      3988|
+------+-----------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:34 . Memory (MB): peak = 2517.500 ; gain = 981.223 ; free physical = 1277 ; free virtual = 4163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:26 ; elapsed = 00:03:56 . Memory (MB): peak = 2517.500 ; gain = 981.223 ; free physical = 1322 ; free virtual = 4729
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------------------+------------+----------+
|      |RTL Partition                                            |Replication |Instances |
+------+---------------------------------------------------------+------------+----------+
|1     |dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_s__GC0 |           1|      5862|
|2     |myproject_axi__GC0                                       |           1|      3988|
|3     |myproject_axi_GT0__1                                     |           1|     19745|
|4     |myproject_axi_GT1                                        |           1|     42503|
|5     |myproject_axi_GT2                                        |           1|      7448|
|6     |myproject_axi_GT0__2                                     |           1|     33863|
|7     |myproject_axi_GT0__3                                     |           1|     36907|
|8     |myproject_axi_GT0                                        |           1|     17922|
|9     |myproject_axi_GT1__1                                     |           1|     34377|
+------+---------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:43 ; elapsed = 00:04:20 . Memory (MB): peak = 2519.434 ; gain = 983.156 ; free physical = 1257 ; free virtual = 4707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------------------+------------+----------+
|      |RTL Partition                                            |Replication |Instances |
+------+---------------------------------------------------------+------------+----------+
|1     |dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_s__GC0 |           1|      5565|
|2     |myproject_axi__GC0                                       |           1|      2116|
|3     |myproject_axi_GT0__1                                     |           1|      7664|
|4     |myproject_axi_GT1                                        |           1|     19582|
|5     |myproject_axi_GT2                                        |           1|      7112|
|6     |myproject_axi_GT0__2                                     |           1|     18866|
|7     |myproject_axi_GT0__3                                     |           1|     25081|
|8     |myproject_axi_GT0                                        |           1|      9853|
|9     |myproject_axi_GT1__1                                     |           1|     21830|
+------+---------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
Retiming high-fanout: rPin: inst/\myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/ap_enable_reg_pp0_iter1_reg /R and its slack: 214748368
Retiming high-fanout: rPin: inst/\myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: inst/\myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562/ap_enable_reg_pp0_iter1_reg /R and its slack: 214748368
Retiming high-fanout: rPin: inst/\myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/ap_CS_fsm_reg[4] /R and its slack: 214748368
Retiming high-fanout: rPin: inst/\myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/ap_CS_fsm_reg[2] /R and its slack: 214748368
Retiming high-fanout: rPin: inst/\myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_start_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: inst/\myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: inst/\myproject_U0/layer30_out_V_data_1_V_U/dout_valid_reg /R and its slack: 214748368
Retiming high-fanout: rPin: inst/\myproject_U0/layer30_out_V_data_7_V_U/dout_valid_reg /R and its slack: 214748368
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/ap_enable_reg_pp0_iter1_reg with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/ap_enable_reg_pp0_iter1_reg_fret

INFO: [Synth 8-6064] Net \myproject_U0/zeropad2d_cl_array_array_ap_fixed_1u_config29_U0_res_V_data_V_write  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_6_V_write  is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/zeropad2d_cl_array_array_ap_fixed_8u_config30_U0_res_V_data_6_V_write  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0_res_V_data_7_V_write  is driving 40 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/ap_phi_reg_pp0_iter2_phi_ln76_97_reg_1659 [15] is driving 150 big block pins (URAM, BRAM and DSP loads). Created 15 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/ap_phi_reg_pp0_iter2_phi_ln76_98_reg_1700 [15] is driving 135 big block pins (URAM, BRAM and DSP loads). Created 14 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/ap_phi_reg_pp0_iter2_phi_ln76_reg_593 [15] is driving 150 big block pins (URAM, BRAM and DSP loads). Created 15 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/ap_phi_reg_pp0_iter2_phi_ln76_96_reg_1618 [15] is driving 150 big block pins (URAM, BRAM and DSP loads). Created 15 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/ap_phi_reg_pp0_iter2_phi_ln76_168_reg_2747 [15] is driving 150 big block pins (URAM, BRAM and DSP loads). Created 15 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/ap_phi_reg_pp0_iter2_phi_ln76_167_reg_2712 [15] is driving 150 big block pins (URAM, BRAM and DSP loads). Created 15 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/ap_phi_reg_pp0_iter2_phi_ln76_169_reg_2782 [15] is driving 150 big block pins (URAM, BRAM and DSP loads). Created 15 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/ap_phi_reg_pp0_iter2_phi_ln76_165_reg_2642 [15] is driving 150 big block pins (URAM, BRAM and DSP loads). Created 15 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/ap_phi_reg_pp0_iter2_phi_ln76_reg_717 [15] is driving 150 big block pins (URAM, BRAM and DSP loads). Created 15 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/ap_phi_reg_pp0_iter2_phi_ln76_166_reg_2677 [15] is driving 150 big block pins (URAM, BRAM and DSP loads). Created 15 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/select_ln76_329_fu_17266_p3 [13] is driving 85 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/select_ln76_284_fu_17203_p3 [13] is driving 85 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/select_ln76_299_fu_17224_p3 [13] is driving 85 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/select_ln76_269_reg_21813 [13] is driving 85 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/select_ln76_209_fu_17098_p3 [13] is driving 85 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/select_ln76_134_fu_16993_p3 [13] is driving 85 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/select_ln76_119_fu_16972_p3 [13] is driving 85 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/select_ln76_89_reg_21693 [13] is driving 85 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/select_ln76_44_fu_16867_p3 [13] is driving 85 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/select_ln76_359_fu_17308_p3 [13] is driving 68 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/select_ln76_344_fu_17287_p3 [13] is driving 68 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/grp_fu_18673_ce  is driving 445 big block pins (URAM, BRAM and DSP loads). Created 45 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:00 ; elapsed = 00:04:38 . Memory (MB): peak = 2567.355 ; gain = 1031.078 ; free physical = 1150 ; free virtual = 4678
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:00 ; elapsed = 00:04:38 . Memory (MB): peak = 2567.355 ; gain = 1031.078 ; free physical = 1152 ; free virtual = 4680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:15 ; elapsed = 00:04:53 . Memory (MB): peak = 2567.355 ; gain = 1031.078 ; free physical = 1142 ; free virtual = 4671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:15 ; elapsed = 00:04:53 . Memory (MB): peak = 2567.355 ; gain = 1031.078 ; free physical = 1142 ; free virtual = 4671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:19 ; elapsed = 00:04:57 . Memory (MB): peak = 2567.355 ; gain = 1031.078 ; free physical = 1143 ; free virtual = 4672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:19 ; elapsed = 00:04:57 . Memory (MB): peak = 2567.355 ; gain = 1031.078 ; free physical = 1143 ; free virtual = 4672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  3138|
|2     |DSP48E1    |     7|
|3     |DSP48E1_1  |   194|
|4     |DSP48E1_3  |    19|
|5     |LUT1       |   810|
|6     |LUT2       |  8821|
|7     |LUT3       | 10197|
|8     |LUT4       |  6113|
|9     |LUT5       | 10007|
|10    |LUT6       | 11539|
|11    |MUXCY      |     4|
|12    |MUXF7      |  1673|
|13    |MUXF8      |   452|
|14    |RAMB18E1   |    74|
|15    |RAMB18E1_2 |     1|
|16    |RAMB18E1_3 |    10|
|17    |RAMB18E1_4 |    16|
|18    |RAMB18E1_5 |     1|
|19    |RAMB18E1_6 |     1|
|20    |RAMB18E1_7 |     1|
|21    |RAMB36E1   |    18|
|22    |RAMB36E1_1 |    16|
|23    |RAMB36E1_2 |    36|
|24    |RAMB36E1_3 |     8|
|25    |SRL16E     |  1123|
|26    |SRLC32E    |   156|
|27    |FDRE       | 58867|
|28    |FDSE       |  1592|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:19 ; elapsed = 00:04:57 . Memory (MB): peak = 2567.355 ; gain = 1031.078 ; free physical = 1143 ; free virtual = 4672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 72 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:00 ; elapsed = 00:04:46 . Memory (MB): peak = 2571.223 ; gain = 679.383 ; free physical = 4760 ; free virtual = 8289
Synthesis Optimization Complete : Time (s): cpu = 00:04:20 ; elapsed = 00:05:00 . Memory (MB): peak = 2571.223 ; gain = 1034.945 ; free physical = 4790 ; free virtual = 8289
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5669 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2615.344 ; gain = 0.000 ; free physical = 4684 ; free virtual = 8193
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
810 Infos, 223 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:34 ; elapsed = 00:05:15 . Memory (MB): peak = 2615.344 ; gain = 1208.434 ; free physical = 4909 ; free virtual = 8417
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2615.344 ; gain = 0.000 ; free physical = 4911 ; free virtual = 8419
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/design_1_myproject_axi_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2639.371 ; gain = 24.027 ; free physical = 4901 ; free virtual = 8419
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myproject_axi_0_0, cache-ID = a2b8199aa76a250b
INFO: [Coretcl 2-1174] Renamed 1512 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2639.371 ; gain = 0.000 ; free physical = 4809 ; free virtual = 8419
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/design_1_myproject_axi_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2639.375 ; gain = 0.004 ; free physical = 4812 ; free virtual = 8421
INFO: [runtcl-4] Executing : report_utilization -file design_1_myproject_axi_0_0_utilization_synth.rpt -pb design_1_myproject_axi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 14 10:32:23 2021...
