{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756001797677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756001797677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 23 23:16:37 2025 " "Processing started: Sat Aug 23 23:16:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756001797677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756001797677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIC_1 -c MIC_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIC_1 -c MIC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756001797677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756001798111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756001798111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic1_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mic1_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mic1_pkg " "Found design unit 1: mic1_pkg" {  } { { "mic1_pkg.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/mic1_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756001806895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mic1_pkg-body " "Found design unit 2: mic1_pkg-body" {  } { { "mic1_pkg.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/mic1_pkg.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756001806895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756001806895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-rtl " "Found design unit 1: ula-rtl" {  } { { "ula.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/ula.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756001806897 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756001806897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756001806897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-rtl " "Found design unit 1: shifter-rtl" {  } { { "shifter.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/shifter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756001806897 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756001806897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756001806897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic1_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mic1_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mic1_datapath-structural " "Found design unit 1: mic1_datapath-structural" {  } { { "mic1_datapath.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/mic1_datapath.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756001806898 ""} { "Info" "ISGN_ENTITY_NAME" "1 mic1_datapath " "Found entity 1: mic1_datapath" {  } { { "mic1_datapath.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/mic1_datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756001806898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756001806898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic1_draw.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mic1_draw.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mic1_draw " "Found entity 1: mic1_draw" {  } { { "mic1_draw.bdf" "" { Schematic "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/mic1_draw.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756001806898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756001806898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic1_regs_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mic1_regs_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mic1_regs_core-rtl " "Found design unit 1: mic1_regs_core-rtl" {  } { { "mic1_regs_core.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/mic1_regs_core.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756001806899 ""} { "Info" "ISGN_ENTITY_NAME" "1 mic1_regs_core " "Found entity 1: mic1_regs_core" {  } { { "mic1_regs_core.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/mic1_regs_core.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756001806899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756001806899 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mic1_draw " "Elaborating entity \"mic1_draw\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756001806940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:inst3 " "Elaborating entity \"shifter\" for hierarchy \"shifter:inst3\"" {  } { { "mic1_draw.bdf" "inst3" { Schematic "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/mic1_draw.bdf" { { 408 1192 1352 520 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756001806945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:inst2 " "Elaborating entity \"ula\" for hierarchy \"ula:inst2\"" {  } { { "mic1_draw.bdf" "inst2" { Schematic "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/mic1_draw.bdf" { { 80 984 1144 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756001806946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mic1_regs_core mic1_regs_core:inst " "Elaborating entity \"mic1_regs_core\" for hierarchy \"mic1_regs_core:inst\"" {  } { { "mic1_draw.bdf" "inst" { Schematic "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/mic1_draw.bdf" { { 80 384 592 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756001806948 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MAR mic1_regs_core.vhd(42) " "Verilog HDL or VHDL warning at mic1_regs_core.vhd(42): object \"MAR\" assigned a value but never read" {  } { { "mic1_regs_core.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/mic1_regs_core.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756001806951 "|mic1_draw|mic1_regs_core:inst6"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1756001808320 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756001809227 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756001809227 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enMAR " "No output dependent on input pin \"enMAR\"" {  } { { "mic1_draw.bdf" "" { Schematic "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/mic1_draw.bdf" { { 264 216 384 280 "enMAR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756001809291 "|mic1_draw|enMAR"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1756001809291 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "953 " "Implemented 953 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "71 " "Implemented 71 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756001809294 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756001809294 ""} { "Info" "ICUT_CUT_TM_LCELLS" "784 " "Implemented 784 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1756001809294 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756001809294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "567 " "Peak virtual memory: 567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756001809301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 23 23:16:49 2025 " "Processing ended: Sat Aug 23 23:16:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756001809301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756001809301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756001809301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756001809301 ""}
