Time resolution is 1 ps
$stop called at time : 10 ns : File "C:/Users/denis/Verilog_projects/project_3/project_3.srcs/sim_1/new/testbench.v" Line 47
