# system info CAN_CONTROLLER_tb on 2016.12.22.17:17:07
system_info:
name,value
DEVICE,Unknown
DEVICE_FAMILY,Cyclone IV GX
GENERATION_ID,1482426986
#
#
# Files generated for CAN_CONTROLLER_tb on 2016.12.22.17:17:07
files:
filepath,kind,attributes,module,is_top
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/CAN_CONTROLLER_tb.vhd,VHDL,,CAN_CONTROLLER_tb,true
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER.vhd,VHDL,,CAN_CONTROLLER,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/altera_avalon_clock_source.vhd,VHDL,,altera_avalon_clock_source,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/altera_avalon_reset_source.vhd,VHDL,,altera_avalon_reset_source,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/altera_conduit_bfm_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/altera_conduit_bfm.vhd,VHDL,,altera_conduit_bfm,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_nios2_qsys_0.sdc,SDC,,CAN_CONTROLLER_nios2_qsys_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_nios2_qsys_0.vhd,VHDL,,CAN_CONTROLLER_nios2_qsys_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk.vhd,VHDL,,CAN_CONTROLLER_nios2_qsys_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck.vhd,VHDL,,CAN_CONTROLLER_nios2_qsys_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper.vhd,VHDL,,CAN_CONTROLLER_nios2_qsys_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_nios2_qsys_0_nios2_waves.do,OTHER,,CAN_CONTROLLER_nios2_qsys_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_nios2_qsys_0_ociram_default_contents.dat,DAT,,CAN_CONTROLLER_nios2_qsys_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_nios2_qsys_0_ociram_default_contents.hex,HEX,,CAN_CONTROLLER_nios2_qsys_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_nios2_qsys_0_ociram_default_contents.mif,MIF,,CAN_CONTROLLER_nios2_qsys_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_nios2_qsys_0_oci_test_bench.vhd,VHDL,,CAN_CONTROLLER_nios2_qsys_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_nios2_qsys_0_rf_ram_a.dat,DAT,,CAN_CONTROLLER_nios2_qsys_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_nios2_qsys_0_rf_ram_a.hex,HEX,,CAN_CONTROLLER_nios2_qsys_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_nios2_qsys_0_rf_ram_a.mif,MIF,,CAN_CONTROLLER_nios2_qsys_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_nios2_qsys_0_rf_ram_b.dat,DAT,,CAN_CONTROLLER_nios2_qsys_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_nios2_qsys_0_rf_ram_b.hex,HEX,,CAN_CONTROLLER_nios2_qsys_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_nios2_qsys_0_rf_ram_b.mif,MIF,,CAN_CONTROLLER_nios2_qsys_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_nios2_qsys_0_test_bench.vhd,VHDL,,CAN_CONTROLLER_nios2_qsys_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_onchip_memory2_0.hex,HEX,,CAN_CONTROLLER_onchip_memory2_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_onchip_memory2_0.vhd,VHDL,,CAN_CONTROLLER_onchip_memory2_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/can_vhdl_acf.vhdl,VHDL,,can_vhdl_top,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/can_vhdl_bsp.vhdl,VHDL,,can_vhdl_top,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/can_vhdl_btl .vhdl,VHDL,,can_vhdl_top,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/can_vhdl_crc.vhdl,VHDL,,can_vhdl_top,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/can_vhdl_fifo.vhdl,VHDL,,can_vhdl_top,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/can_vhdl_ibo.vhdl,VHDL,,can_vhdl_top,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/can_vhdl_register.vhdl,VHDL,,can_vhdl_top,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/can_vhdl_register_asyn.vhdl,VHDL,,can_vhdl_top,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/can_vhdl_register_asyn_syn.vhdl,VHDL,,can_vhdl_top,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/can_vhdl_registers.vhdl,VHDL,,can_vhdl_top,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/can_vhdl_top.vhdl,VHDL,,can_vhdl_top,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_mm_interconnect_0.vhd,VHDL,,CAN_CONTROLLER_mm_interconnect_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/can_controller_mm_interconnect_0_nios2_qsys_0_jtag_debug_module_translator.vhd,VHDL,,CAN_CONTROLLER_mm_interconnect_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/can_controller_mm_interconnect_0_onchip_memory2_0_s1_translator.vhd,VHDL,,CAN_CONTROLLER_mm_interconnect_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator.vhd,VHDL,,CAN_CONTROLLER_mm_interconnect_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/can_controller_mm_interconnect_0_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd,VHDL,,CAN_CONTROLLER_mm_interconnect_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/can_controller_mm_interconnect_0_can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd,VHDL,,CAN_CONTROLLER_mm_interconnect_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/can_controller_mm_interconnect_0_width_adapter.vhd,VHDL,,CAN_CONTROLLER_mm_interconnect_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/can_controller_mm_interconnect_0_width_adapter_001.vhd,VHDL,,CAN_CONTROLLER_mm_interconnect_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/can_controller_mm_interconnect_0_nios2_qsys_0_instruction_master_translator.vhd,VHDL,,CAN_CONTROLLER_mm_interconnect_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/can_controller_mm_interconnect_0_nios2_qsys_0_data_master_translator.vhd,VHDL,,CAN_CONTROLLER_mm_interconnect_0,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_irq_mapper.vho,VHDL,,CAN_CONTROLLER_irq_mapper,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/mentor/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_translator,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/aldec/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_translator,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_mm_interconnect_0_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,CAN_CONTROLLER_mm_interconnect_0_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_mm_interconnect_0_Can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,CAN_CONTROLLER_mm_interconnect_0_Can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_mm_interconnect_0_addr_router.vho,VHDL,,CAN_CONTROLLER_mm_interconnect_0_addr_router,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_mm_interconnect_0_addr_router_001.vho,VHDL,,CAN_CONTROLLER_mm_interconnect_0_addr_router_001,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_mm_interconnect_0_id_router.vho,VHDL,,CAN_CONTROLLER_mm_interconnect_0_id_router,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_mm_interconnect_0_id_router_002.vho,VHDL,,CAN_CONTROLLER_mm_interconnect_0_id_router_002,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/mentor/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/aldec/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux.vho,VHDL,,CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux_001.vho,VHDL,,CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux_001,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux.vho,VHDL,,CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux_002.vho,VHDL,,CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux_002,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_demux_002.vho,VHDL,,CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_demux_002,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux.vho,VHDL,,CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux_001.vho,VHDL,,CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux_001,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/mentor/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/aldec/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst,CAN_CONTROLLER
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.nios2_qsys_0,CAN_CONTROLLER_nios2_qsys_0
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.onchip_memory2_0,CAN_CONTROLLER_onchip_memory2_0
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.Can_hw_controller_0,can_vhdl_top
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0,CAN_CONTROLLER_mm_interconnect_0
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator,altera_merlin_slave_translator
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.Can_hw_controller_0_avalon_slave_0_translator,altera_merlin_slave_translator
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator,altera_merlin_slave_translator
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.Can_hw_controller_0_avalon_slave_0_translator,altera_merlin_slave_translator
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.Can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.Can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,CAN_CONTROLLER_mm_interconnect_0_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,CAN_CONTROLLER_mm_interconnect_0_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.Can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,CAN_CONTROLLER_mm_interconnect_0_Can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.addr_router,CAN_CONTROLLER_mm_interconnect_0_addr_router
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.addr_router_001,CAN_CONTROLLER_mm_interconnect_0_addr_router_001
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.id_router,CAN_CONTROLLER_mm_interconnect_0_id_router
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.id_router_001,CAN_CONTROLLER_mm_interconnect_0_id_router
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.id_router_002,CAN_CONTROLLER_mm_interconnect_0_id_router_002
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.burst_adapter,altera_merlin_burst_adapter
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.cmd_xbar_demux,CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.rsp_xbar_demux,CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.rsp_xbar_demux_001,CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.cmd_xbar_demux_001,CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux_001
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.cmd_xbar_mux,CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.cmd_xbar_mux_001,CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.cmd_xbar_mux_002,CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux_002
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.rsp_xbar_demux_002,CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_demux_002
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.rsp_xbar_mux,CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.rsp_xbar_mux_001,CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux_001
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.width_adapter,altera_merlin_width_adapter
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.width_adapter_001,altera_merlin_width_adapter
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.width_adapter,altera_merlin_width_adapter
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.mm_interconnect_0.width_adapter_001,altera_merlin_width_adapter
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.irq_mapper,CAN_CONTROLLER_irq_mapper
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst.rst_controller,altera_reset_controller
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst_clk_bfm,altera_avalon_clock_source
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst_resetn_bfm,altera_avalon_reset_source
CAN_CONTROLLER_tb.CAN_CONTROLLER_inst_conduit_end_bfm,altera_conduit_bfm
