Fitter report for Lab6
Wed Sep 13 15:36:21 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |Lab6|rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|ALTSYNCRAM
 25. |Lab6|ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|altsyncram_o9r2:altsyncram1|ALTSYNCRAM
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed Sep 13 15:36:21 2023       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; Lab6                                        ;
; Top-level Entity Name              ; Lab6                                        ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,004 / 6,272 ( 16 % )                      ;
;     Total combinational functions  ; 983 / 6,272 ( 16 % )                        ;
;     Dedicated logic registers      ; 208 / 6,272 ( 3 % )                         ;
; Total registers                    ; 208                                         ;
; Total pins                         ; 29 / 92 ( 32 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 3,584 / 276,480 ( 1 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; SW_B     ; Missing drive strength and slew rate ;
; RAM_B    ; Missing drive strength and slew rate ;
; LED_B    ; Missing drive strength and slew rate ;
; P10_1    ; Missing drive strength and slew rate ;
; BUS[7]   ; Missing drive strength and slew rate ;
; BUS[6]   ; Missing drive strength and slew rate ;
; BUS[5]   ; Missing drive strength and slew rate ;
; BUS[4]   ; Missing drive strength and slew rate ;
; BUS[3]   ; Missing drive strength and slew rate ;
; BUS[2]   ; Missing drive strength and slew rate ;
; BUS[1]   ; Missing drive strength and slew rate ;
; BUS[0]   ; Missing drive strength and slew rate ;
; P37_10   ; Missing drive strength and slew rate ;
; P36_9    ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1311 ) ; 0.00 % ( 0 / 1311 )        ; 0.00 % ( 0 / 1311 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1311 ) ; 0.00 % ( 0 / 1311 )        ; 0.00 % ( 0 / 1311 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1043 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 258 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/OA/wjllt6ma/wjllt6/Lab6.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 1,004 / 6,272 ( 16 % )    ;
;     -- Combinational with no register       ; 796                       ;
;     -- Register only                        ; 21                        ;
;     -- Combinational with a register        ; 187                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 509                       ;
;     -- 3 input functions                    ; 274                       ;
;     -- <=2 input functions                  ; 200                       ;
;     -- Register only                        ; 21                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 818                       ;
;     -- arithmetic mode                      ; 165                       ;
;                                             ;                           ;
; Total registers*                            ; 208 / 6,684 ( 3 % )       ;
;     -- Dedicated logic registers            ; 208 / 6,272 ( 3 % )       ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 78 / 392 ( 20 % )         ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 29 / 92 ( 32 % )          ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; Global signals                              ; 10                        ;
; M9Ks                                        ; 3 / 30 ( 10 % )           ;
; Total block memory bits                     ; 3,584 / 276,480 ( 1 % )   ;
; Total block memory implementation bits      ; 27,648 / 276,480 ( 10 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )            ;
; PLLs                                        ; 0 / 2 ( 0 % )             ;
; Global clocks                               ; 10 / 10 ( 100 % )         ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 2% / 2% / 3%              ;
; Peak interconnect usage (total/H/V)         ; 10% / 8% / 11%            ;
; Maximum fan-out                             ; 358                       ;
; Highest non-global fan-out                  ; 86                        ;
; Total fan-out                               ; 4007                      ;
; Average fan-out                             ; 3.10                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                             ;
+---------------------------------------------+---------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                 ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                ; Low                            ;
;                                             ;                     ;                    ;                                ;
; Total logic elements                        ; 830 / 6272 ( 13 % ) ; 174 / 6272 ( 3 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 719                 ; 77                 ; 0                              ;
;     -- Register only                        ; 8                   ; 13                 ; 0                              ;
;     -- Combinational with a register        ; 103                 ; 84                 ; 0                              ;
;                                             ;                     ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                    ;                                ;
;     -- 4 input functions                    ; 440                 ; 69                 ; 0                              ;
;     -- 3 input functions                    ; 226                 ; 48                 ; 0                              ;
;     -- <=2 input functions                  ; 156                 ; 44                 ; 0                              ;
;     -- Register only                        ; 8                   ; 13                 ; 0                              ;
;                                             ;                     ;                    ;                                ;
; Logic elements by mode                      ;                     ;                    ;                                ;
;     -- normal mode                          ; 665                 ; 153                ; 0                              ;
;     -- arithmetic mode                      ; 157                 ; 8                  ; 0                              ;
;                                             ;                     ;                    ;                                ;
; Total registers                             ; 111                 ; 97                 ; 0                              ;
;     -- Dedicated logic registers            ; 111 / 6272 ( 2 % )  ; 97 / 6272 ( 2 % )  ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                   ; 0                  ; 0                              ;
;                                             ;                     ;                    ;                                ;
; Total LABs:  partially or completely used   ; 64 / 392 ( 16 % )   ; 19 / 392 ( 5 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                     ;                    ;                                ;
; Virtual pins                                ; 0                   ; 0                  ; 0                              ;
; I/O pins                                    ; 29                  ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )      ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 3584                ; 0                  ; 0                              ;
; Total RAM block bits                        ; 27648               ; 0                  ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )     ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 3 / 30 ( 10 % )     ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 10 / 12 ( 83 % )    ; 0 / 12 ( 0 % )     ; 0 / 12 ( 0 % )                 ;
;                                             ;                     ;                    ;                                ;
; Connections                                 ;                     ;                    ;                                ;
;     -- Input Connections                    ; 224                 ; 142                ; 0                              ;
;     -- Registered Input Connections         ; 112                 ; 107                ; 0                              ;
;     -- Output Connections                   ; 237                 ; 129                ; 0                              ;
;     -- Registered Output Connections        ; 10                  ; 128                ; 0                              ;
;                                             ;                     ;                    ;                                ;
; Internal Connections                        ;                     ;                    ;                                ;
;     -- Total Connections                    ; 3425                ; 975                ; 5                              ;
;     -- Registered Connections               ; 556                 ; 671                ; 0                              ;
;                                             ;                     ;                    ;                                ;
; External Connections                        ;                     ;                    ;                                ;
;     -- Top                                  ; 190                 ; 271                ; 0                              ;
;     -- sld_hub:auto_hub                     ; 271                 ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                  ; 0                              ;
;                                             ;                     ;                    ;                                ;
; Partition Interface                         ;                     ;                    ;                                ;
;     -- Input Ports                          ; 48                  ; 23                 ; 0                              ;
;     -- Output Ports                         ; 27                  ; 40                 ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                  ; 0                              ;
;                                             ;                     ;                    ;                                ;
; Registered Ports                            ;                     ;                    ;                                ;
;     -- Registered Input Ports               ; 0                   ; 3                  ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 29                 ; 0                              ;
;                                             ;                     ;                    ;                                ;
; Port Connectivity                           ;                     ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 2                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 1                  ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 1                  ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 2                  ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 19                 ; 0                              ;
+---------------------------------------------+---------------------+--------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                 ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLK   ; 23    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; IN[0] ; 60    ; 4        ; 23           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; IN[1] ; 65    ; 4        ; 28           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; IN[2] ; 70    ; 4        ; 32           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; IN[3] ; 74    ; 5        ; 34           ; 2            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; IN[4] ; 77    ; 5        ; 34           ; 4            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; IN[5] ; 83    ; 5        ; 34           ; 9            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; IN[6] ; 42    ; 3        ; 3            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; IN[7] ; 39    ; 3        ; 1            ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; P11_2 ; 50    ; 3        ; 13           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; P12_3 ; 44    ; 3        ; 5            ; 0            ; 14           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; RST0  ; 84    ; 5        ; 34           ; 9            ; 14           ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; STEP  ; 34    ; 2        ; 0            ; 5            ; 14           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SWA   ; 64    ; 4        ; 25           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SWB   ; 66    ; 4        ; 28           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; BUS[0] ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BUS[1] ; 129   ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BUS[2] ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BUS[3] ; 127   ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BUS[4] ; 124   ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BUS[5] ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BUS[6] ; 120   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BUS[7] ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED_B  ; 132   ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; P10_1  ; 51    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P36_9  ; 59    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P37_10 ; 54    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_B  ; 133   ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SW_B   ; 55    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; LED_B                   ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; RAM_B                   ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 11 ( 45 % ) ; 2.5V          ; --           ;
; 2        ; 1 / 8 ( 13 % )  ; 2.5V          ; --           ;
; 3        ; 5 / 11 ( 45 % ) ; 2.5V          ; --           ;
; 4        ; 8 / 14 ( 57 % ) ; 2.5V          ; --           ;
; 5        ; 4 / 13 ( 31 % ) ; 2.5V          ; --           ;
; 6        ; 1 / 10 ( 10 % ) ; 2.5V          ; --           ;
; 7        ; 6 / 13 ( 46 % ) ; 2.5V          ; --           ;
; 8        ; 4 / 12 ( 33 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; CLK                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; STEP                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; IN[7]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; IN[6]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; P12_3                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; P11_2                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; P10_1                                                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; P37_10                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 75         ; 4        ; SW_B                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; P36_9                                                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 84         ; 4        ; IN[0]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; SWA                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 90         ; 4        ; IN[1]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 93         ; 4        ; SWB                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; IN[2]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; IN[3]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; IN[4]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; IN[5]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; RST0                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; BUS[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 121      ; 165        ; 7        ; BUS[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; BUS[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 125      ; 174        ; 7        ; BUS[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 126      ; 175        ; 7        ; BUS[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 127      ; 176        ; 7        ; BUS[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 128      ; 177        ; 8        ; BUS[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 129      ; 178        ; 8        ; BUS[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; LED_B                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 133      ; 182        ; 8        ; RAM_B                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Lab6                                                               ; 1004 (5)    ; 208 (0)                   ; 0 (0)         ; 3584        ; 3    ; 0            ; 0       ; 0         ; 29   ; 0            ; 796 (5)      ; 21 (0)            ; 187 (2)          ; |Lab6                                                                                                                                                         ; work         ;
;    |ALU181:inst29|                                                  ; 356 (356)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 356 (356)    ; 0 (0)             ; 0 (0)            ; |Lab6|ALU181:inst29                                                                                                                                           ; work         ;
;    |LDR0_2:inst|                                                    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |Lab6|LDR0_2:inst                                                                                                                                             ; work         ;
;    |REG0_2:inst14|                                                  ; 28 (4)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (4)       ; 0 (0)             ; 0 (0)            ; |Lab6|REG0_2:inst14                                                                                                                                           ; work         ;
;       |latch8_norst:inst2|                                          ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |Lab6|REG0_2:inst14|latch8_norst:inst2                                                                                                                        ; work         ;
;       |latch8_norst:inst3|                                          ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |Lab6|REG0_2:inst14|latch8_norst:inst3                                                                                                                        ; work         ;
;       |latch8_norst:inst|                                           ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |Lab6|REG0_2:inst14|latch8_norst:inst                                                                                                                         ; work         ;
;    |counter:inst37|                                                 ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |Lab6|counter:inst37                                                                                                                                          ; work         ;
;       |lpm_counter0:inst1|                                          ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |Lab6|counter:inst37|lpm_counter0:inst1                                                                                                                       ; work         ;
;          |lpm_counter:lpm_counter_component|                        ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component                                                                                     ; work         ;
;             |cntr_t6j:auto_generated|                               ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated                                                             ; work         ;
;    |decoder2_4:inst3|                                               ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Lab6|decoder2_4:inst3                                                                                                                                        ; work         ;
;       |74139m:inst|                                                 ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Lab6|decoder2_4:inst3|74139m:inst                                                                                                                            ; work         ;
;    |decoder_A:inst11|                                               ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |Lab6|decoder_A:inst11                                                                                                                                        ; work         ;
;       |74138:inst|                                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Lab6|decoder_A:inst11|74138:inst                                                                                                                             ; work         ;
;    |decoder_B:inst12|                                               ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |Lab6|decoder_B:inst12                                                                                                                                        ; work         ;
;       |74138:inst|                                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Lab6|decoder_B:inst12|74138:inst                                                                                                                             ; work         ;
;    |dsplay:inst1|                                                   ; 144 (0)     ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 135 (0)      ; 0 (0)             ; 9 (0)            ; |Lab6|dsplay:inst1                                                                                                                                            ; work         ;
;       |dsp:48|                                                      ; 144 (1)     ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 135 (1)      ; 0 (0)             ; 9 (0)            ; |Lab6|dsplay:inst1|dsp:48                                                                                                                                     ; work         ;
;          |cnt3:216|                                                 ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |Lab6|dsplay:inst1|dsp:48|cnt3:216                                                                                                                            ; work         ;
;             |lpm_counter2:inst|                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst                                                                                                          ; work         ;
;                |lpm_counter:lpm_counter_component|                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component                                                                        ; work         ;
;                   |cntr_b7i:auto_generated|                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_b7i:auto_generated                                                ; work         ;
;          |cnt4:212|                                                 ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |Lab6|dsplay:inst1|dsp:48|cnt4:212                                                                                                                            ; work         ;
;             |lpm_counter1:inst1|                                    ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1                                                                                                         ; work         ;
;                |lpm_counter:lpm_counter_component|                  ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component                                                                       ; work         ;
;                   |cntr_d7i:auto_generated|                         ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_d7i:auto_generated                                               ; work         ;
;          |lpm_mux:127|                                              ; 125 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 124 (0)      ; 0 (0)             ; 1 (0)            ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127                                                                                                                         ; work         ;
;             |mux_8tc:auto_generated|                                ; 125 (125)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 124 (124)    ; 0 (0)             ; 1 (1)            ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated                                                                                                  ; work         ;
;          |lpm_mux:131|                                              ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131                                                                                                                         ; work         ;
;             |mux_frc:auto_generated|                                ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_frc:auto_generated                                                                                                  ; work         ;
;    |latch8_norst:inst19|                                            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |Lab6|latch8_norst:inst19                                                                                                                                     ; work         ;
;    |latch8_norst:inst5|                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |Lab6|latch8_norst:inst5                                                                                                                                      ; work         ;
;    |latch8r:inst20|                                                 ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |Lab6|latch8r:inst20                                                                                                                                          ; work         ;
;    |latch8r:inst24|                                                 ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |Lab6|latch8r:inst24                                                                                                                                          ; work         ;
;    |latch8r:inst28|                                                 ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |Lab6|latch8r:inst28                                                                                                                                          ; work         ;
;    |lpm_bustri1:inst10|                                             ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |Lab6|lpm_bustri1:inst10                                                                                                                                      ; work         ;
;       |lpm_bustri:lpm_bustri_component|                             ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |Lab6|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component                                                                                                      ; work         ;
;    |lpm_bustri1:inst16|                                             ; 37 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 0 (0)             ; 0 (0)            ; |Lab6|lpm_bustri1:inst16                                                                                                                                      ; work         ;
;       |lpm_bustri:lpm_bustri_component|                             ; 37 (37)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 0 (0)            ; |Lab6|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component                                                                                                      ; work         ;
;    |lpm_bustri1:inst17|                                             ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |Lab6|lpm_bustri1:inst17                                                                                                                                      ; work         ;
;       |lpm_bustri:lpm_bustri_component|                             ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |Lab6|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component                                                                                                      ; work         ;
;    |lpm_bustri1:inst2|                                              ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |Lab6|lpm_bustri1:inst2                                                                                                                                       ; work         ;
;       |lpm_bustri:lpm_bustri_component|                             ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Lab6|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component                                                                                                       ; work         ;
;    |ram1:inst35|                                                    ; 65 (0)      ; 34 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 4 (0)             ; 30 (0)           ; |Lab6|ram1:inst35                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 65 (0)      ; 34 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 4 (0)             ; 30 (0)           ; |Lab6|ram1:inst35|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_ost3:auto_generated|                           ; 65 (0)      ; 34 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 4 (0)             ; 30 (0)           ; |Lab6|ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated                                                                              ; work         ;
;             |altsyncram_o9r2:altsyncram1|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Lab6|ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|altsyncram_o9r2:altsyncram1                                                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 65 (41)     ; 34 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (16)      ; 4 (4)             ; 30 (21)          ; |Lab6|ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |Lab6|ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |rom1:inst15|                                                    ; 84 (0)      ; 50 (0)                    ; 0 (0)         ; 1536        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 4 (0)             ; 46 (0)           ; |Lab6|rom1:inst15                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 84 (0)      ; 50 (0)                    ; 0 (0)         ; 1536        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 4 (0)             ; 46 (0)           ; |Lab6|rom1:inst15|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_cnt3:auto_generated|                           ; 84 (0)      ; 50 (0)                    ; 0 (0)         ; 1536        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 4 (0)             ; 46 (0)           ; |Lab6|rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated                                                                              ; work         ;
;             |altsyncram_b6u2:altsyncram1|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1536        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Lab6|rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1                                                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 84 (61)     ; 50 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (20)      ; 4 (4)             ; 46 (37)          ; |Lab6|rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; |Lab6|rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |sld_hub:auto_hub|                                               ; 174 (1)     ; 97 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 77 (1)       ; 13 (0)            ; 84 (0)           ; |Lab6|sld_hub:auto_hub                                                                                                                                        ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                ; 173 (132)   ; 97 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (63)      ; 13 (13)           ; 84 (59)          ; |Lab6|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                           ; work         ;
;          |sld_rom_sr:hub_info_reg|                                  ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |Lab6|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                   ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |Lab6|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                 ; work         ;
;    |step:inst36|                                                    ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |Lab6|step:inst36                                                                                                                                             ; work         ;
;    |uA_reg:inst6|                                                   ; 21 (21)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 6 (6)            ; |Lab6|uA_reg:inst6                                                                                                                                            ; work         ;
;    |uI_C:inst7|                                                     ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |Lab6|uI_C:inst7                                                                                                                                              ; work         ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                    ;
+--------+----------+---------------+---------------+-----------------------+-----+------+
; Name   ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------+----------+---------------+---------------+-----------------------+-----+------+
; SW_B   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_B  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED_B  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P10_1  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BUS[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BUS[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BUS[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BUS[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BUS[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BUS[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BUS[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BUS[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P37_10 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P36_9  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IN[6]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; IN[4]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IN[3]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IN[1]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IN[2]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; IN[0]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; IN[7]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IN[5]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; P12_3  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; RST0   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; P11_2  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; STEP   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SWB    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SWA    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CLK    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+--------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                 ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; IN[6]                                                                                                                               ;                   ;         ;
;      - dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs1053w[0]~1                                               ; 1                 ; 6       ;
;      - lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[6]~10                                                                ; 1                 ; 6       ;
; IN[4]                                                                                                                               ;                   ;         ;
;      - dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs721w[0]~1                                                ; 0                 ; 6       ;
;      - lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[4]~15                                                                ; 0                 ; 6       ;
; IN[3]                                                                                                                               ;                   ;         ;
;      - dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs548w[0]~5                                                ; 0                 ; 6       ;
;      - lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[3]~18                                                                ; 0                 ; 6       ;
; IN[1]                                                                                                                               ;                   ;         ;
;      - dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs223w[0]~1                                                ; 0                 ; 6       ;
;      - lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[1]~21                                                                ; 0                 ; 6       ;
; IN[2]                                                                                                                               ;                   ;         ;
;      - dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs389w[0]~1                                                ; 1                 ; 6       ;
;      - lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[2]~26                                                                ; 1                 ; 6       ;
; IN[0]                                                                                                                               ;                   ;         ;
;      - dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs57w[0]~1                                                 ; 1                 ; 6       ;
;      - lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[0]~30                                                                ; 1                 ; 6       ;
; IN[7]                                                                                                                               ;                   ;         ;
;      - dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs1219w[0]~1                                               ; 0                 ; 6       ;
;      - lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[7]~33                                                                ; 0                 ; 6       ;
; IN[5]                                                                                                                               ;                   ;         ;
;      - dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs887w[0]~1                                                ; 0                 ; 6       ;
;      - lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[5]~36                                                                ; 0                 ; 6       ;
; P12_3                                                                                                                               ;                   ;         ;
;      - dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_b7i:auto_generated|counter_reg_bit[2]  ; 0                 ; 6       ;
;      - dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_b7i:auto_generated|counter_reg_bit[1]  ; 0                 ; 6       ;
;      - dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_b7i:auto_generated|counter_reg_bit[0]  ; 0                 ; 6       ;
;      - dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_d7i:auto_generated|counter_reg_bit[4] ; 0                 ; 6       ;
;      - dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_d7i:auto_generated|counter_reg_bit[3] ; 0                 ; 6       ;
;      - dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_d7i:auto_generated|counter_reg_bit[2] ; 0                 ; 6       ;
;      - dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_d7i:auto_generated|counter_reg_bit[1] ; 0                 ; 6       ;
;      - dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_d7i:auto_generated|counter_reg_bit[0] ; 0                 ; 6       ;
; RST0                                                                                                                                ;                   ;         ;
;      - uA_reg:inst6|inst6                                                                                                           ; 0                 ; 6       ;
;      - counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|counter_reg_bit[7]               ; 0                 ; 6       ;
;      - counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|counter_reg_bit[6]               ; 0                 ; 6       ;
;      - counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|counter_reg_bit[5]               ; 0                 ; 6       ;
;      - counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|counter_reg_bit[4]               ; 0                 ; 6       ;
;      - counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|counter_reg_bit[3]               ; 0                 ; 6       ;
;      - counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|counter_reg_bit[2]               ; 0                 ; 6       ;
;      - counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|counter_reg_bit[1]               ; 0                 ; 6       ;
;      - counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|counter_reg_bit[0]               ; 0                 ; 6       ;
;      - uA_reg:inst6|inst4~2                                                                                                         ; 0                 ; 6       ;
;      - uA_reg:inst6|inst2~2                                                                                                         ; 0                 ; 6       ;
;      - uA_reg:inst6|inst1~2                                                                                                         ; 0                 ; 6       ;
;      - uA_reg:inst6|inst3~2                                                                                                         ; 0                 ; 6       ;
;      - uA_reg:inst6|inst~2                                                                                                          ; 0                 ; 6       ;
;      - uA_reg:inst6|inst4~0                                                                                                         ; 0                 ; 6       ;
;      - uA_reg:inst6|inst2~0                                                                                                         ; 0                 ; 6       ;
;      - uA_reg:inst6|inst1~0                                                                                                         ; 0                 ; 6       ;
;      - uA_reg:inst6|inst3~0                                                                                                         ; 0                 ; 6       ;
;      - uA_reg:inst6|inst~0                                                                                                          ; 0                 ; 6       ;
;      - latch8r:inst28|q[6]                                                                                                          ; 0                 ; 6       ;
;      - latch8r:inst24|q[6]                                                                                                          ; 0                 ; 6       ;
;      - latch8r:inst24|q[2]                                                                                                          ; 0                 ; 6       ;
;      - latch8r:inst24|q[3]                                                                                                          ; 0                 ; 6       ;
;      - latch8r:inst24|q[0]                                                                                                          ; 0                 ; 6       ;
;      - latch8r:inst24|q[1]                                                                                                          ; 0                 ; 6       ;
;      - latch8r:inst20|q[6]                                                                                                          ; 0                 ; 6       ;
;      - latch8r:inst28|q[4]                                                                                                          ; 0                 ; 6       ;
;      - latch8r:inst24|q[4]                                                                                                          ; 0                 ; 6       ;
;      - latch8r:inst20|q[4]                                                                                                          ; 0                 ; 6       ;
;      - latch8r:inst28|q[3]                                                                                                          ; 0                 ; 6       ;
;      - latch8r:inst20|q[3]                                                                                                          ; 0                 ; 6       ;
;      - latch8r:inst28|q[1]                                                                                                          ; 0                 ; 6       ;
;      - latch8r:inst20|q[1]                                                                                                          ; 0                 ; 6       ;
;      - latch8r:inst28|q[2]                                                                                                          ; 0                 ; 6       ;
;      - latch8r:inst20|q[2]                                                                                                          ; 0                 ; 6       ;
;      - latch8r:inst28|q[0]                                                                                                          ; 0                 ; 6       ;
;      - latch8r:inst20|q[0]                                                                                                          ; 0                 ; 6       ;
;      - latch8r:inst28|q[7]                                                                                                          ; 0                 ; 6       ;
;      - latch8r:inst20|q[7]                                                                                                          ; 0                 ; 6       ;
;      - latch8r:inst24|q[7]                                                                                                          ; 0                 ; 6       ;
;      - latch8r:inst28|q[5]                                                                                                          ; 0                 ; 6       ;
;      - latch8r:inst24|q[5]                                                                                                          ; 0                 ; 6       ;
;      - latch8r:inst20|q[5]                                                                                                          ; 0                 ; 6       ;
;      - uA_reg:inst6|inst4~1                                                                                                         ; 0                 ; 6       ;
;      - uA_reg:inst6|inst2~1                                                                                                         ; 0                 ; 6       ;
;      - uA_reg:inst6|inst1~1                                                                                                         ; 0                 ; 6       ;
;      - uA_reg:inst6|inst3~1                                                                                                         ; 0                 ; 6       ;
;      - uA_reg:inst6|inst~1                                                                                                          ; 0                 ; 6       ;
; P11_2                                                                                                                               ;                   ;         ;
;      - dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_b7i:auto_generated|counter_reg_bit[2]  ; 0                 ; 0       ;
;      - dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_b7i:auto_generated|counter_reg_bit[1]  ; 0                 ; 0       ;
;      - dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_b7i:auto_generated|counter_reg_bit[0]  ; 0                 ; 0       ;
; STEP                                                                                                                                ;                   ;         ;
;      - step:inst36|inst5                                                                                                            ; 0                 ; 6       ;
;      - step:inst36|inst7                                                                                                            ; 0                 ; 6       ;
;      - step:inst36|inst6                                                                                                            ; 0                 ; 6       ;
;      - step:inst36|inst8                                                                                                            ; 0                 ; 6       ;
;      - step:inst36|inst9                                                                                                            ; 0                 ; 6       ;
; SWB                                                                                                                                 ;                   ;         ;
;      - uI_C:inst7|inst15~2                                                                                                          ; 0                 ; 6       ;
; SWA                                                                                                                                 ;                   ;         ;
;      - uI_C:inst7|inst16~1                                                                                                          ; 0                 ; 6       ;
; CLK                                                                                                                                 ;                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                       ; Location           ; Fan-Out ; Usage         ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; P11_2                                                                                                                                                                      ; PIN_50             ; 3       ; Clock         ; no     ; --                   ; --               ; --                        ;
; P12_3                                                                                                                                                                      ; PIN_44             ; 8       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; REG0_2:inst14|inst6~1                                                                                                                                                      ; LCCOMB_X18_Y12_N18 ; 8       ; Latch enable  ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; REG0_2:inst14|inst7~0                                                                                                                                                      ; LCCOMB_X18_Y12_N16 ; 8       ; Latch enable  ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; REG0_2:inst14|inst8~0                                                                                                                                                      ; LCCOMB_X18_Y12_N22 ; 8       ; Latch enable  ; no     ; --                   ; --               ; --                        ;
; RST0                                                                                                                                                                       ; PIN_84             ; 48      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; STEP                                                                                                                                                                       ; PIN_34             ; 5       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                               ; JTAG_X1_Y12_N0     ; 184     ; Clock         ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                               ; JTAG_X1_Y12_N0     ; 22      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; decoder_A:inst11|74138:inst|19~0                                                                                                                                           ; LCCOMB_X18_Y13_N30 ; 8       ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; dsplay:inst1|dsp:48|135                                                                                                                                                    ; LCCOMB_X16_Y12_N18 ; 5       ; Clock         ; no     ; --                   ; --               ; --                        ;
; inst22                                                                                                                                                                     ; LCCOMB_X17_Y11_N20 ; 8       ; Latch enable  ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; inst23                                                                                                                                                                     ; LCCOMB_X17_Y11_N28 ; 8       ; Latch enable  ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; inst26                                                                                                                                                                     ; LCCOMB_X17_Y11_N22 ; 8       ; Latch enable  ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; inst27                                                                                                                                                                     ; LCCOMB_X17_Y11_N14 ; 8       ; Clock         ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; inst31                                                                                                                                                                     ; LCCOMB_X17_Y11_N24 ; 8       ; Latch enable  ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; inst32                                                                                                                                                                     ; LCCOMB_X17_Y14_N14 ; 8       ; Latch enable  ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[6]~13                                                                                                              ; LCCOMB_X18_Y16_N24 ; 15      ; Output enable ; no     ; --                   ; --               ; --                        ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                        ; LCCOMB_X14_Y17_N2  ; 1       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                           ; LCCOMB_X13_Y17_N22 ; 4       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                           ; LCCOMB_X14_Y17_N26 ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                           ; LCCOMB_X14_Y17_N28 ; 8       ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~10                                                ; LCCOMB_X14_Y17_N22 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~1                                                 ; LCCOMB_X16_Y17_N0  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~6       ; LCCOMB_X13_Y20_N14 ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18 ; LCCOMB_X13_Y20_N16 ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 ; LCCOMB_X14_Y20_N6  ; 5       ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[17]                                                             ; M9K_X15_Y13_N0     ; 2       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                        ; LCCOMB_X14_Y16_N12 ; 2       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                           ; LCCOMB_X12_Y15_N2  ; 4       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                           ; LCCOMB_X14_Y16_N0  ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                           ; LCCOMB_X14_Y16_N30 ; 7       ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~9                                                 ; LCCOMB_X14_Y16_N10 ; 6       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]~1                                                ; LCCOMB_X14_Y13_N22 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~1       ; LCCOMB_X13_Y15_N6  ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~7  ; LCCOMB_X14_Y15_N30 ; 5       ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~8  ; LCCOMB_X13_Y15_N2  ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                      ; FF_X11_Y17_N7      ; 36      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                           ; LCCOMB_X13_Y19_N0  ; 4       ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                             ; LCCOMB_X13_Y19_N10 ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                           ; LCCOMB_X11_Y18_N20 ; 6       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4                                                                              ; LCCOMB_X12_Y16_N4  ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                             ; LCCOMB_X12_Y16_N2  ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                ; FF_X12_Y18_N25     ; 10      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5                                                                                              ; LCCOMB_X12_Y18_N20 ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                ; FF_X13_Y16_N3      ; 9       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                ; FF_X12_Y17_N3      ; 12      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12                                                                                             ; LCCOMB_X12_Y17_N24 ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                ; FF_X12_Y17_N9      ; 16      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17                                                                                               ; LCCOMB_X11_Y18_N14 ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~14                                                                                         ; LCCOMB_X11_Y17_N22 ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19                                                                                         ; LCCOMB_X14_Y19_N14 ; 5       ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                   ; LCCOMB_X11_Y17_N0  ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                       ; LCCOMB_X12_Y18_N16 ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                       ; LCCOMB_X12_Y17_N30 ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                        ; LCCOMB_X11_Y13_N10 ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                   ; LCCOMB_X12_Y13_N10 ; 5       ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                   ; LCCOMB_X12_Y13_N4  ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                           ; FF_X11_Y17_N17     ; 15      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                          ; FF_X10_Y17_N9      ; 12      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                           ; FF_X11_Y17_N21     ; 41      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                           ; FF_X11_Y17_N19     ; 16      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                    ; LCCOMB_X10_Y17_N26 ; 3       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                          ; FF_X11_Y16_N17     ; 34      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; step:inst36|inst1                                                                                                                                                          ; LCCOMB_X17_Y11_N2  ; 5       ; Clock         ; no     ; --                   ; --               ; --                        ;
; step:inst36|inst5                                                                                                                                                          ; FF_X17_Y11_N27     ; 3       ; Clock         ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; step:inst36|inst7                                                                                                                                                          ; FF_X17_Y11_N31     ; 9       ; Clock         ; no     ; --                   ; --               ; --                        ;
; uA_reg:inst6|inst1~0                                                                                                                                                       ; LCCOMB_X17_Y9_N8   ; 1       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; uA_reg:inst6|inst2~0                                                                                                                                                       ; LCCOMB_X17_Y9_N22  ; 1       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; uA_reg:inst6|inst3~0                                                                                                                                                       ; LCCOMB_X17_Y9_N18  ; 1       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; uA_reg:inst6|inst4~0                                                                                                                                                       ; LCCOMB_X17_Y9_N12  ; 1       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; uA_reg:inst6|inst~0                                                                                                                                                        ; LCCOMB_X16_Y11_N4  ; 1       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                              ;
+------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                         ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; REG0_2:inst14|inst6~1        ; LCCOMB_X18_Y12_N18 ; 8       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; REG0_2:inst14|inst7~0        ; LCCOMB_X18_Y12_N16 ; 8       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; altera_internal_jtag~TCKUTAP ; JTAG_X1_Y12_N0     ; 184     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; inst22                       ; LCCOMB_X17_Y11_N20 ; 8       ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; inst23                       ; LCCOMB_X17_Y11_N28 ; 8       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; inst26                       ; LCCOMB_X17_Y11_N22 ; 8       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; inst27                       ; LCCOMB_X17_Y11_N14 ; 8       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; inst31                       ; LCCOMB_X17_Y11_N24 ; 8       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; inst32                       ; LCCOMB_X17_Y14_N14 ; 8       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; step:inst36|inst5            ; FF_X17_Y11_N27     ; 3       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                       ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[20]                                                             ; 86      ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[19]                                                             ; 76      ;
; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_d7i:auto_generated|counter_reg_bit[0]                                               ; 74      ;
; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_d7i:auto_generated|counter_reg_bit[1]                                               ; 63      ;
; RST0~input                                                                                                                                                                 ; 48      ;
; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_d7i:auto_generated|counter_reg_bit[2]                                               ; 42      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                           ; 41      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                           ; 40      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                      ; 36      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                          ; 34      ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                           ; 25      ;
; latch8_norst:inst5|q[7]                                                                                                                                                    ; 24      ;
; latch8_norst:inst5|q[3]                                                                                                                                                    ; 24      ;
; latch8_norst:inst5|q[4]                                                                                                                                                    ; 24      ;
; latch8_norst:inst5|q[5]                                                                                                                                                    ; 24      ;
; latch8_norst:inst5|q[6]                                                                                                                                                    ; 24      ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]~1                                                ; 24      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                              ; 23      ;
; latch8_norst:inst5|q[1]                                                                                                                                                    ; 23      ;
; latch8_norst:inst5|q[2]                                                                                                                                                    ; 23      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                               ; 22      ;
; latch8_norst:inst5|q[0]                                                                                                                                                    ; 19      ;
; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_d7i:auto_generated|counter_reg_bit[3]                                               ; 19      ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[11]                                                             ; 19      ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[16]                                                             ; 19      ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[18]                                                             ; 18      ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[23]                                                             ; 18      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                               ; 17      ;
; latch8_norst:inst19|q[7]                                                                                                                                                   ; 17      ;
; latch8_norst:inst19|q[4]                                                                                                                                                   ; 17      ;
; latch8_norst:inst19|q[5]                                                                                                                                                   ; 17      ;
; latch8_norst:inst19|q[6]                                                                                                                                                   ; 17      ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[21]                                                             ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                           ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                ; 16      ;
; latch8_norst:inst19|q[1]                                                                                                                                                   ; 16      ;
; latch8_norst:inst19|q[2]                                                                                                                                                   ; 16      ;
; latch8_norst:inst19|q[3]                                                                                                                                                   ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                  ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                           ; 15      ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[6]~13                                                                                                              ; 15      ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[9]                                                              ; 15      ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[10]                                                             ; 15      ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[22]                                                             ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                  ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                  ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                  ; 13      ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[15]                                                             ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                  ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                          ; 12      ;
; latch8_norst:inst19|q[0]                                                                                                                                                   ; 12      ;
; ALU181:inst29|Mux1~3                                                                                                                                                       ; 12      ;
; ALU181:inst29|Mux1~2                                                                                                                                                       ; 12      ;
; ALU181:inst29|Mux1~1                                                                                                                                                       ; 12      ;
; ALU181:inst29|Mux1~0                                                                                                                                                       ; 12      ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[7]~50                                                                                                              ; 11      ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[0]~32                                                                                                              ; 11      ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[3]~20                                                                                                              ; 11      ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[6]~14                                                                                                              ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                ; 10      ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[1]~54                                                                                                              ; 10      ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[2]~53                                                                                                              ; 10      ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[4]~52                                                                                                              ; 10      ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[5]~51                                                                                                              ; 10      ;
; decoder_B:inst12|74138:inst|17~0                                                                                                                                           ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                            ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                            ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                            ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                            ; 9       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                           ; 9       ;
; step:inst36|inst7                                                                                                                                                          ; 9       ;
; step:inst36|inst6                                                                                                                                                          ; 9       ;
; LDR0_2:inst|inst11~2                                                                                                                                                       ; 9       ;
; ALU181:inst29|Mux1~7                                                                                                                                                       ; 9       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]    ; 9       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]    ; 9       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]    ; 9       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[7]                                                              ; 9       ;
; P12_3~input                                                                                                                                                                ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                  ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                            ; 8       ;
; latch8r:inst24|q[0]                                                                                                                                                        ; 8       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~10                                                ; 8       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                           ; 8       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~1                                                 ; 8       ;
; decoder_A:inst11|74138:inst|19~0                                                                                                                                           ; 8       ;
; REG0_2:inst14|inst8~0                                                                                                                                                      ; 8       ;
; dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_b7i:auto_generated|counter_reg_bit[1]                                                ; 8       ;
; LDR0_2:inst|inst9~2                                                                                                                                                        ; 8       ;
; LDR0_2:inst|inst9~0                                                                                                                                                        ; 8       ;
; ALU181:inst29|Mux1~6                                                                                                                                                       ; 8       ;
; ALU181:inst29|Mux1~5                                                                                                                                                       ; 8       ;
; ALU181:inst29|Mux1~4                                                                                                                                                       ; 8       ;
; ALU181:inst29|F9~17                                                                                                                                                        ; 8       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]    ; 8       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]    ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                         ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                          ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                             ; 7       ;
; latch8r:inst24|q[1]                                                                                                                                                        ; 7       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                           ; 7       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal       ; 7       ;
; LDR0_2:inst|inst9~1                                                                                                                                                        ; 7       ;
; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_d7i:auto_generated|counter_reg_bit[4]                                               ; 7       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]    ; 7       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]    ; 7       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]    ; 7       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]    ; 7       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[8]                                                              ; 7       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[13]                                                             ; 7       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[6]                                                              ; 7       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[12]                                                             ; 7       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[14]                                                             ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                           ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                      ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                      ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                  ; 6       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~9                                                 ; 6       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; 6       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; 6       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[6]~12                                                                                                              ; 6       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|_~2                                                                                                                 ; 6       ;
; ALU181:inst29|F9~0                                                                                                                                                         ; 6       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|_~0                                                                                                                 ; 6       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]    ; 6       ;
; STEP~input                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~14                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                      ; 5       ;
; latch8r:inst24|q[3]                                                                                                                                                        ; 5       ;
; latch8r:inst24|q[2]                                                                                                                                                        ; 5       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 ; 5       ;
; step:inst36|inst1                                                                                                                                                          ; 5       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18 ; 5       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~8  ; 5       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~7  ; 5       ;
; step:inst36|inst~1                                                                                                                                                         ; 5       ;
; dsplay:inst1|dsp:48|135                                                                                                                                                    ; 5       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; 5       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; 5       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal       ; 5       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                              ; 5       ;
; ALU181:inst29|F9~18                                                                                                                                                        ; 5       ;
; ALU181:inst29|F9~14                                                                                                                                                        ; 5       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; 5       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; 5       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                             ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                             ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4                                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                      ; 4       ;
; REG0_2:inst14|latch8_norst:inst|q[5]                                                                                                                                       ; 4       ;
; REG0_2:inst14|latch8_norst:inst|q[2]                                                                                                                                       ; 4       ;
; REG0_2:inst14|latch8_norst:inst2|q[3]                                                                                                                                      ; 4       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3                                      ; 4       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2                                      ; 4       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                           ; 4       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~6       ; 4       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                           ; 4       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                           ; 4       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0                                      ; 4       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~1       ; 4       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sdr~0                                                                 ; 4       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                           ; 4       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                           ; 4       ;
; ALU181:inst29|F9~38                                                                                                                                                        ; 4       ;
; dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_b7i:auto_generated|counter_reg_bit[2]                                                ; 4       ;
; ALU181:inst29|F9~28                                                                                                                                                        ; 4       ;
; ALU181:inst29|F9~27                                                                                                                                                        ; 4       ;
; ALU181:inst29|F9~26                                                                                                                                                        ; 4       ;
; ALU181:inst29|F9~25                                                                                                                                                        ; 4       ;
; ALU181:inst29|F9~23                                                                                                                                                        ; 4       ;
; ALU181:inst29|F9~21                                                                                                                                                        ; 4       ;
; ALU181:inst29|F9~19                                                                                                                                                        ; 4       ;
; ALU181:inst29|F9~16                                                                                                                                                        ; 4       ;
; ALU181:inst29|F9~11                                                                                                                                                        ; 4       ;
; ALU181:inst29|F9~9                                                                                                                                                         ; 4       ;
; ALU181:inst29|F9~7                                                                                                                                                         ; 4       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; 4       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; 4       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; 4       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; 4       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; 4       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; 4       ;
; P11_2~input                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11                                                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                           ; 3       ;
; uA_reg:inst6|inst~1                                                                                                                                                        ; 3       ;
; uA_reg:inst6|inst3~1                                                                                                                                                       ; 3       ;
; uA_reg:inst6|inst1~1                                                                                                                                                       ; 3       ;
; uA_reg:inst6|inst2~1                                                                                                                                                       ; 3       ;
; uA_reg:inst6|inst4~1                                                                                                                                                       ; 3       ;
; latch8r:inst20|q[5]                                                                                                                                                        ; 3       ;
; latch8r:inst24|q[5]                                                                                                                                                        ; 3       ;
; REG0_2:inst14|latch8_norst:inst2|q[5]                                                                                                                                      ; 3       ;
; latch8r:inst24|q[7]                                                                                                                                                        ; 3       ;
; latch8r:inst20|q[7]                                                                                                                                                        ; 3       ;
; REG0_2:inst14|latch8_norst:inst2|q[7]                                                                                                                                      ; 3       ;
; REG0_2:inst14|latch8_norst:inst|q[7]                                                                                                                                       ; 3       ;
; latch8r:inst20|q[0]                                                                                                                                                        ; 3       ;
; REG0_2:inst14|latch8_norst:inst|q[0]                                                                                                                                       ; 3       ;
; REG0_2:inst14|latch8_norst:inst2|q[0]                                                                                                                                      ; 3       ;
; latch8r:inst20|q[2]                                                                                                                                                        ; 3       ;
; REG0_2:inst14|latch8_norst:inst2|q[2]                                                                                                                                      ; 3       ;
; latch8r:inst20|q[1]                                                                                                                                                        ; 3       ;
; REG0_2:inst14|latch8_norst:inst|q[1]                                                                                                                                       ; 3       ;
; REG0_2:inst14|latch8_norst:inst2|q[1]                                                                                                                                      ; 3       ;
; latch8r:inst20|q[3]                                                                                                                                                        ; 3       ;
; REG0_2:inst14|latch8_norst:inst|q[3]                                                                                                                                       ; 3       ;
; latch8r:inst20|q[4]                                                                                                                                                        ; 3       ;
; latch8r:inst24|q[4]                                                                                                                                                        ; 3       ;
; REG0_2:inst14|latch8_norst:inst|q[4]                                                                                                                                       ; 3       ;
; REG0_2:inst14|latch8_norst:inst2|q[4]                                                                                                                                      ; 3       ;
; latch8r:inst20|q[6]                                                                                                                                                        ; 3       ;
; latch8r:inst24|q[6]                                                                                                                                                        ; 3       ;
; REG0_2:inst14|latch8_norst:inst|q[6]                                                                                                                                       ; 3       ;
; REG0_2:inst14|latch8_norst:inst2|q[6]                                                                                                                                      ; 3       ;
; ALU181:inst29|Mux3~21                                                                                                                                                      ; 3       ;
; uI_C:inst7|inst16~2                                                                                                                                                        ; 3       ;
; uI_C:inst7|inst7~0                                                                                                                                                         ; 3       ;
; uI_C:inst7|inst15~3                                                                                                                                                        ; 3       ;
; uI_C:inst7|inst6~0                                                                                                                                                         ; 3       ;
; uI_C:inst7|inst8                                                                                                                                                           ; 3       ;
; uI_C:inst7|inst15~0                                                                                                                                                        ; 3       ;
; step:inst36|inst8                                                                                                                                                          ; 3       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; 3       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; 3       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; 3       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; 3       ;
; uA_reg:inst6|inst~2                                                                                                                                                        ; 3       ;
; uA_reg:inst6|inst3~2                                                                                                                                                       ; 3       ;
; uA_reg:inst6|inst1~2                                                                                                                                                       ; 3       ;
; uA_reg:inst6|inst2~2                                                                                                                                                       ; 3       ;
; uA_reg:inst6|inst4~2                                                                                                                                                       ; 3       ;
; REG0_2:inst14|inst6~0                                                                                                                                                      ; 3       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[5]~38                                                                                                              ; 3       ;
; uA_reg:inst6|inst6                                                                                                                                                         ; 3       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs887w[0]~1                                                                                              ; 3       ;
; ALU181:inst29|F9~37                                                                                                                                                        ; 3       ;
; ALU181:inst29|F9~36                                                                                                                                                        ; 3       ;
; ALU181:inst29|F9~35                                                                                                                                                        ; 3       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[2]~29                                                                                                              ; 3       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs389w[0]~1                                                                                              ; 3       ;
; dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_b7i:auto_generated|counter_reg_bit[0]                                                ; 3       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[1]~23                                                                                                              ; 3       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[4]~17                                                                                                              ; 3       ;
; ALU181:inst29|F9~24                                                                                                                                                        ; 3       ;
; ALU181:inst29|F9~22                                                                                                                                                        ; 3       ;
; ALU181:inst29|F9~20                                                                                                                                                        ; 3       ;
; ALU181:inst29|F9~15                                                                                                                                                        ; 3       ;
; ALU181:inst29|F9~13                                                                                                                                                        ; 3       ;
; ALU181:inst29|F9~12                                                                                                                                                        ; 3       ;
; ALU181:inst29|F9~10                                                                                                                                                        ; 3       ;
; ALU181:inst29|F9~8                                                                                                                                                         ; 3       ;
; ALU181:inst29|F9~6                                                                                                                                                         ; 3       ;
; ALU181:inst29|F9~5                                                                                                                                                         ; 3       ;
; ALU181:inst29|F9~4                                                                                                                                                         ; 3       ;
; ALU181:inst29|F9~3                                                                                                                                                         ; 3       ;
; ALU181:inst29|F9~2                                                                                                                                                         ; 3       ;
; ALU181:inst29|F9~1                                                                                                                                                         ; 3       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; 3       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; 3       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; 3       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; 3       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; 3       ;
; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|counter_reg_bit[5]                                                             ; 3       ;
; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|counter_reg_bit[7]                                                             ; 3       ;
; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|counter_reg_bit[0]                                                             ; 3       ;
; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|counter_reg_bit[2]                                                             ; 3       ;
; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|counter_reg_bit[1]                                                             ; 3       ;
; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|counter_reg_bit[3]                                                             ; 3       ;
; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|counter_reg_bit[4]                                                             ; 3       ;
; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|counter_reg_bit[6]                                                             ; 3       ;
; ~QIC_CREATED_GND~I                                                                                                                                                         ; 2       ;
; IN[5]~input                                                                                                                                                                ; 2       ;
; IN[7]~input                                                                                                                                                                ; 2       ;
; IN[0]~input                                                                                                                                                                ; 2       ;
; IN[2]~input                                                                                                                                                                ; 2       ;
; IN[1]~input                                                                                                                                                                ; 2       ;
; IN[3]~input                                                                                                                                                                ; 2       ;
; IN[4]~input                                                                                                                                                                ; 2       ;
; IN[6]~input                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                           ; 2       ;
; latch8r:inst28|q[5]                                                                                                                                                        ; 2       ;
; REG0_2:inst14|latch8_norst:inst3|q[5]                                                                                                                                      ; 2       ;
; latch8r:inst28|q[7]                                                                                                                                                        ; 2       ;
; REG0_2:inst14|latch8_norst:inst3|q[7]                                                                                                                                      ; 2       ;
; latch8r:inst28|q[0]                                                                                                                                                        ; 2       ;
; REG0_2:inst14|latch8_norst:inst3|q[0]                                                                                                                                      ; 2       ;
; latch8r:inst28|q[2]                                                                                                                                                        ; 2       ;
; REG0_2:inst14|latch8_norst:inst3|q[2]                                                                                                                                      ; 2       ;
; latch8r:inst28|q[1]                                                                                                                                                        ; 2       ;
; REG0_2:inst14|latch8_norst:inst3|q[1]                                                                                                                                      ; 2       ;
; REG0_2:inst14|latch8_norst:inst3|q[3]                                                                                                                                      ; 2       ;
; latch8r:inst28|q[3]                                                                                                                                                        ; 2       ;
; latch8r:inst28|q[4]                                                                                                                                                        ; 2       ;
; REG0_2:inst14|latch8_norst:inst3|q[4]                                                                                                                                      ; 2       ;
; latch8r:inst28|q[6]                                                                                                                                                        ; 2       ;
; REG0_2:inst14|latch8_norst:inst3|q[6]                                                                                                                                      ; 2       ;
; ALU181:inst29|Mux8~21                                                                                                                                                      ; 2       ;
; ALU181:inst29|Mux6~21                                                                                                                                                      ; 2       ;
; ALU181:inst29|Mux7~21                                                                                                                                                      ; 2       ;
; ALU181:inst29|Mux4~21                                                                                                                                                      ; 2       ;
; ALU181:inst29|Mux2~21                                                                                                                                                      ; 2       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~6                                                           ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3          ; 2       ;
; ALU181:inst29|Mux0~9                                                                                                                                                       ; 2       ;
; ALU181:inst29|Mux0~3                                                                                                                                                       ; 2       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                           ; 2       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~0                                                   ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; 2       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; 2       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; 2       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; 2       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                  ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; 2       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; 2       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; 2       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                  ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                  ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                  ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                  ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                  ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                  ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                  ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; 2       ;
; step:inst36|inst5                                                                                                                                                          ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                        ; 2       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; 2       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; 2       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; 2       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[7]~35                                                                                                              ; 2       ;
; ALU181:inst29|Mux1~26                                                                                                                                                      ; 2       ;
; ALU181:inst29|Mux1~12                                                                                                                                                      ; 2       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[0]~31                                                                                                              ; 2       ;
; lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[0]~4                                                                                                               ; 2       ;
; ALU181:inst29|Mux8~20                                                                                                                                                      ; 2       ;
; ALU181:inst29|Mux8~6                                                                                                                                                       ; 2       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs57w[0]~1                                                                                               ; 2       ;
; ALU181:inst29|Mux6~20                                                                                                                                                      ; 2       ;
; ALU181:inst29|Mux6~6                                                                                                                                                       ; 2       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs382w[0]~8                                                                                              ; 2       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs389w[1]~0                                                                                              ; 2       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs216w[0]~3                                                                                              ; 2       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs223w[0]~1                                                                                              ; 2       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[3]~19                                                                                                              ; 2       ;
; lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[3]~1                                                                                                               ; 2       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs548w[0]~7                                                                                              ; 2       ;
; ALU181:inst29|Mux5~18                                                                                                                                                      ; 2       ;
; ALU181:inst29|Mux5~4                                                                                                                                                       ; 2       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs714w[0]~5                                                                                              ; 2       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs714w[0]~3                                                                                              ; 2       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs721w[0]~1                                                                                              ; 2       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[6]~11                                                                                                              ; 2       ;
; LDR0_2:inst|inst11~1                                                                                                                                                       ; 2       ;
; lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[6]~0                                                                                                               ; 2       ;
; ALU181:inst29|Mux2~20                                                                                                                                                      ; 2       ;
; ALU181:inst29|Mux2~6                                                                                                                                                       ; 2       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs1053w[0]~1                                                                                             ; 2       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|altsyncram_o9r2:altsyncram1|q_a[1]                                                              ; 2       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|altsyncram_o9r2:altsyncram1|q_a[2]                                                              ; 2       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|altsyncram_o9r2:altsyncram1|q_a[3]                                                              ; 2       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|altsyncram_o9r2:altsyncram1|q_a[4]                                                              ; 2       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|altsyncram_o9r2:altsyncram1|q_a[5]                                                              ; 2       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|altsyncram_o9r2:altsyncram1|q_a[6]                                                              ; 2       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|altsyncram_o9r2:altsyncram1|q_a[7]                                                              ; 2       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|altsyncram_o9r2:altsyncram1|q_a[0]                                                              ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[2]                                                              ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[5]                                                              ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[0]                                                              ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[3]                                                              ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[4]                                                              ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[17]                                                             ; 2       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[1]                                                              ; 2       ;
; altera_reserved_tdi~input                                                                                                                                                  ; 1       ;
; altera_reserved_tck~input                                                                                                                                                  ; 1       ;
; altera_reserved_tms~input                                                                                                                                                  ; 1       ;
; CLK~input                                                                                                                                                                  ; 1       ;
; SWA~input                                                                                                                                                                  ; 1       ;
; SWB~input                                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~17                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~15                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~14                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~13                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~12                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~11                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~10                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~2                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~15                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~8                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~12                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~11                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~10                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~7                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~6                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~5                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~4                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~2                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~5                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~4                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~7                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~6                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~5                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~4                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~3                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~2                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~20                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~19                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~18                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~17                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~16                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~14                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~13                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~12                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~11                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                           ; 1       ;
; altera_internal_jtag~TDO                                                                                                                                                   ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs1046w[0]~8                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs1046w[0]~7                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs50w[0]~8                                                                                               ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs50w[0]~7                                                                                               ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs880w[0]~18                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs880w[0]~17                                                                                             ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14         ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13         ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs382w[0]~7                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs382w[0]~6                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs880w[0]~16                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs382w[0]~18                                                                                             ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16         ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~4                                      ; 1       ;
; ALU181:inst29|Mux0~16                                                                                                                                                      ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs880w[0]~15                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs382w[0]~17                                                                                             ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15         ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14         ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12         ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11         ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10         ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13         ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]         ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12         ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11         ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9          ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8          ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7          ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6          ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]         ; 1       ;
; step:inst36|inst9                                                                                                                                                          ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3                                      ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2                                      ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                              ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10         ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]         ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9          ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8          ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7          ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~17 ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~7                                      ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6                                      ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5                                      ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4                                      ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1                                      ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5          ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4          ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2          ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]         ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~24                                                   ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~8                                                    ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~23                                                   ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~22                                                   ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~7                                                    ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~21                                                   ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~20                                                   ; 1       ;
; uI_C:inst7|inst16~1                                                                                                                                                        ; 1       ;
; uI_C:inst7|inst16~0                                                                                                                                                        ; 1       ;
; uA_reg:inst6|inst~0                                                                                                                                                        ; 1       ;
; uA_reg:inst6|inst~3                                                                                                                                                        ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6                                                    ; 1       ;
; uA_reg:inst6|inst3~0                                                                                                                                                       ; 1       ;
; uA_reg:inst6|inst3~3                                                                                                                                                       ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~19                                                   ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5                                                    ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~18                                                   ; 1       ;
; uI_C:inst7|inst15~2                                                                                                                                                        ; 1       ;
; uI_C:inst7|inst15~1                                                                                                                                                        ; 1       ;
; uA_reg:inst6|inst1~0                                                                                                                                                       ; 1       ;
; uA_reg:inst6|inst1~3                                                                                                                                                       ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~17                                                   ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4                                                    ; 1       ;
; uA_reg:inst6|inst2~0                                                                                                                                                       ; 1       ;
; uA_reg:inst6|inst2~3                                                                                                                                                       ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~16                                                   ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3                                                    ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~15                                                   ; 1       ;
; ALU181:inst29|Mux0~15                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux0~14                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux0~13                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux0~12                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux0~11                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux0~10                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux0~8                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux0~7                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux0~6                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux0~5                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux0~4                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux0~2                                                                                                                                                       ; 1       ;
; uA_reg:inst6|inst4~0                                                                                                                                                       ; 1       ;
; uA_reg:inst6|inst4~3                                                                                                                                                       ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                   ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~1                                                   ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2                                                    ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~14                                                   ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~13                                                   ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~12                                                   ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~11                                                   ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~10                                                   ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~9                                                    ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~8                                                    ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~7                                                    ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6                                                    ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5                                                    ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4                                                    ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3                                                    ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~8                                                 ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2                                                    ; 1       ;
; step:inst36|inst~0                                                                                                                                                         ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                      ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0                                                    ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5          ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]         ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4          ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3          ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2          ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0                                                       ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                      ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0                                                    ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0          ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]         ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0                                                       ; 1       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[0]~49                                                                                                              ; 1       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[3]~48                                                                                                              ; 1       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[6]~47                                                                                                              ; 1       ;
; uA_reg:inst6|inst~_emulated                                                                                                                                                ; 1       ;
; uA_reg:inst6|inst3~_emulated                                                                                                                                               ; 1       ;
; uA_reg:inst6|inst1~_emulated                                                                                                                                               ; 1       ;
; uA_reg:inst6|inst2~_emulated                                                                                                                                               ; 1       ;
; uA_reg:inst6|inst4~_emulated                                                                                                                                               ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                        ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1                                                                 ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~0                                                                 ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]         ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; 1       ;
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1                                                                 ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~0                                                                 ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]         ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; 1       ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:131|mux_frc:auto_generated|result_node[0]~9                                                                                                    ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:131|mux_frc:auto_generated|result_node[0]~8                                                                                                    ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:131|mux_frc:auto_generated|result_node[0]~7                                                                                                    ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs880w[0]~14                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs880w[0]~13                                                                                             ; 1       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[5]~37                                                                                                              ; 1       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[5]~36                                                                                                              ; 1       ;
; lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[5]~6                                                                                                                ; 1       ;
; lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[5]~5                                                                                                               ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs880w[0]~12                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs880w[0]~11                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs880w[0]~10                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs887w[3]~2                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs880w[0]~9                                                                                              ; 1       ;
; ALU181:inst29|Mux3~20                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux3~19                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux3~18                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux3~17                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux3~16                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux3~15                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux3~14                                                                                                                                                      ; 1       ;
; ALU181:inst29|F9~40                                                                                                                                                        ; 1       ;
; ALU181:inst29|Mux3~13                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux3~12                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux3~11                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux3~10                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux3~9                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux3~8                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux3~7                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux3~6                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux3~5                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux3~4                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux3~3                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux3~2                                                                                                                                                       ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs880w[0]~8                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|_~8                                                                                                                 ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs880w[0]~7                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs880w[0]~6                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs887w[1]~0                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs1212w[0]~9                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs1212w[0]~8                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs1212w[0]~7                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs1212w[0]~6                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs1219w[2]~2                                                                                             ; 1       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[7]~34                                                                                                              ; 1       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[7]~33                                                                                                              ; 1       ;
; lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[7]~5                                                                                                                ; 1       ;
; lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[7]~3                                                                                                               ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs1212w[0]~5                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs1212w[0]~4                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs1212w[0]~3                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs1219w[0]~1                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs1212w[0]~2                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs1219w[1]~0                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs1212w[0]~1                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs1212w[0]~0                                                                                             ; 1       ;
; ALU181:inst29|Mux1~25                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux1~24                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux1~23                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux1~22                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux1~21                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux1~20                                                                                                                                                      ; 1       ;
; ALU181:inst29|F9~39                                                                                                                                                        ; 1       ;
; ALU181:inst29|Mux1~19                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux1~18                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux1~17                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux1~16                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux1~15                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux1~14                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux1~13                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux1~11                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux1~10                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux1~9                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux1~8                                                                                                                                                       ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:131|mux_frc:auto_generated|result_node[0]~6                                                                                                    ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:131|mux_frc:auto_generated|result_node[0]~5                                                                                                    ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:131|mux_frc:auto_generated|result_node[0]~4                                                                                                    ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs50w[0]~6                                                                                               ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs57w[2]~3                                                                                               ; 1       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[0]~30                                                                                                              ; 1       ;
; lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[0]~4                                                                                                                ; 1       ;
; lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[0]~2                                                                                                               ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs50w[0]~5                                                                                               ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs50w[0]~4                                                                                               ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs57w[3]~2                                                                                               ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs50w[0]~3                                                                                               ; 1       ;
; ALU181:inst29|Mux8~19                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux8~18                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux8~17                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux8~16                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux8~15                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux8~14                                                                                                                                                      ; 1       ;
; ALU181:inst29|F9~34                                                                                                                                                        ; 1       ;
; ALU181:inst29|Mux8~13                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux8~12                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux8~11                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux8~10                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux8~9                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux8~8                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux8~7                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux8~5                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux8~4                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux8~3                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux8~2                                                                                                                                                       ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs50w[0]~2                                                                                               ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|_~7                                                                                                                 ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs50w[0]~1                                                                                               ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs50w[0]~0                                                                                               ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs57w[1]~0                                                                                               ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs382w[0]~16                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs389w[2]~2                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|_~6                                                                                                                 ; 1       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[2]~28                                                                                                              ; 1       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[2]~27                                                                                                              ; 1       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[2]~26                                                                                                              ; 1       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[2]~25                                                                                                              ; 1       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[2]~24                                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs382w[0]~15                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs382w[0]~14                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs382w[0]~13                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs382w[0]~12                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs382w[0]~11                                                                                             ; 1       ;
; ALU181:inst29|Mux6~19                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux6~18                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux6~17                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux6~16                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux6~15                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux6~14                                                                                                                                                      ; 1       ;
; ALU181:inst29|F9~33                                                                                                                                                        ; 1       ;
; ALU181:inst29|Mux6~13                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux6~12                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux6~11                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux6~10                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux6~9                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux6~8                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux6~7                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux6~5                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux6~4                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux6~3                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux6~2                                                                                                                                                       ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs382w[0]~10                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|_~5                                                                                                                 ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs382w[0]~9                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:131|mux_frc:auto_generated|result_node[0]~3                                                                                                    ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:131|mux_frc:auto_generated|result_node[0]~2                                                                                                    ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs216w[0]~9                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs216w[0]~8                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs216w[0]~7                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs223w[2]~4                                                                                              ; 1       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[1]~22                                                                                                              ; 1       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[1]~21                                                                                                              ; 1       ;
; lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[1]~3                                                                                                                ; 1       ;
; lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[1]~3                                                                                                               ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs223w[2]~3                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs216w[0]~6                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs216w[0]~5                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs216w[0]~4                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs223w[3]~2                                                                                              ; 1       ;
; ALU181:inst29|Mux7~20                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux7~19                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux7~18                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux7~17                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux7~16                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux7~15                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux7~14                                                                                                                                                      ; 1       ;
; ALU181:inst29|F9~32                                                                                                                                                        ; 1       ;
; ALU181:inst29|Mux7~13                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux7~12                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux7~11                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux7~10                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux7~9                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux7~8                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux7~7                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux7~6                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux7~5                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux7~4                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux7~3                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux7~2                                                                                                                                                       ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs216w[0]~2                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|_~4                                                                                                                 ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs216w[0]~1                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs216w[0]~0                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs223w[1]~0                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs548w[0]~13                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs548w[0]~12                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs548w[0]~11                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs555w[2]~1                                                                                              ; 1       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[3]~18                                                                                                              ; 1       ;
; lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[3]~2                                                                                                                ; 1       ;
; lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[3]~2                                                                                                               ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs548w[0]~10                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs548w[0]~9                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs548w[0]~8                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs555w[3]~0                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs548w[0]~6                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs548w[0]~5                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs548w[0]~4                                                                                              ; 1       ;
; ALU181:inst29|Mux5~17                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux5~16                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux5~15                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux5~14                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux5~13                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux5~12                                                                                                                                                      ; 1       ;
; ALU181:inst29|F9~31                                                                                                                                                        ; 1       ;
; ALU181:inst29|Mux5~11                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux5~10                                                                                                                                                      ; 1       ;
; ALU181:inst29|Mux5~9                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux5~8                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux5~7                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux5~6                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux5~5                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux5~3                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux5~2                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux5~1                                                                                                                                                       ; 1       ;
; ALU181:inst29|Mux5~0                                                                                                                                                       ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs548w[0]~3                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs548w[0]~2                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs548w[0]~1                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs548w[0]~0                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:131|mux_frc:auto_generated|result_node[0]~1                                                                                                    ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:131|mux_frc:auto_generated|result_node[0]~0                                                                                                    ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs714w[0]~10                                                                                             ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs714w[0]~9                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs714w[0]~8                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs721w[2]~3                                                                                              ; 1       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[4]~16                                                                                                              ; 1       ;
; lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[4]~15                                                                                                              ; 1       ;
; lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[4]~1                                                                                                                ; 1       ;
; lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[4]~1                                                                                                               ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs721w[2]~2                                                                                              ; 1       ;
; dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated|w_mux_outputs714w[0]~7                                                                                              ; 1       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------+--------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                              ; Type ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF       ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------+--------------------------------+----------------------+-----------------+-----------------+---------------+
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|altsyncram_o9r2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; RAM.mif   ; M9K_X15_Y17_N0                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 64           ; 24           ; 64           ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 1536 ; 64                          ; 24                          ; 64                          ; 24                          ; 1536                ; 2    ; ROM_5.mif ; M9K_X15_Y13_N0, M9K_X15_Y12_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------+--------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Lab6|rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|ALTSYNCRAM                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000011000000100010000) (300420) (98576) (18110)    ;(000000011110110110000010) (366602) (126338) (1ED82)   ;(000000001100000001001000) (140110) (49224) (C048)   ;(000000001110000000000100) (160004) (57348) (E004)   ;(000000001011000000000101) (130005) (45061) (B005)   ;(000000011010001000000110) (321006) (107014) (1A206)   ;(100100011001101000000001) (44315001) (9542145) (919A01)   ;(000000001110000000001101) (160015) (57357) (E00D)   ;
;8;(000000000001000000000001) (10001) (4097) (1001)    ;(000000011110110110000011) (366603) (126339) (1ED83)   ;(000000011110110110000111) (366607) (126343) (1ED87)   ;(000000011110110110001110) (366616) (126350) (1ED8E)   ;(000000011110110110010110) (366626) (126358) (1ED96)   ;(000000111000001000000001) (701001) (229889) (38201)   ;(000000001110000000001111) (160017) (57359) (E00F)   ;(000000001010000000010101) (120025) (40981) (A015)   ;
;16;(000000011110110110010010) (366622) (126354) (1ED92)    ;(000000011110110110010100) (366624) (126356) (1ED94)   ;(000000001010000000011000) (120030) (40984) (A018)   ;(000000011000000000000001) (300001) (98305) (18001)   ;(000000000010000000010111) (20027) (8215) (2017)   ;(000000010000101000000001) (205001) (68097) (10A01)   ;(000000001101000110000001) (150601) (53633) (D181)   ;(000000111000101000010001) (705021) (231953) (38A11)   ;
;24;(000000010000101000010000) (205020) (68112) (10A10)    ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;
;32;(000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;
;40;(000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;
;48;(000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;
;56;(000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Lab6|ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|altsyncram_o9r2:altsyncram1|ALTSYNCRAM                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000) (0) (0) (00)    ;(00010000) (20) (16) (10)   ;(00001010) (12) (10) (0A)   ;(00100000) (40) (32) (20)   ;(00001011) (13) (11) (0B)   ;(00110000) (60) (48) (30)   ;(00001011) (13) (11) (0B)   ;(01000000) (100) (64) (40)   ;
;8;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00110100) (64) (52) (34)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;16;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;24;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;32;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;40;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;48;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;56;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;64;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;72;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;80;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;88;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;96;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;104;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;112;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;120;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;128;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;136;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;144;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;152;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;160;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;168;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;176;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;184;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;192;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;200;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;208;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;216;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;224;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;232;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;240;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;248;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,414 / 32,401 ( 4 % ) ;
; C16 interconnects     ; 18 / 1,326 ( 1 % )     ;
; C4 interconnects      ; 659 / 21,816 ( 3 % )   ;
; Direct links          ; 168 / 32,401 ( < 1 % ) ;
; Global clocks         ; 10 / 10 ( 100 % )      ;
; Local interconnects   ; 594 / 10,320 ( 6 % )   ;
; R24 interconnects     ; 19 / 1,289 ( 1 % )     ;
; R4 interconnects      ; 671 / 28,186 ( 2 % )   ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.87) ; Number of LABs  (Total = 78) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 4                            ;
; 2                                           ; 1                            ;
; 3                                           ; 2                            ;
; 4                                           ; 3                            ;
; 5                                           ; 0                            ;
; 6                                           ; 3                            ;
; 7                                           ; 1                            ;
; 8                                           ; 2                            ;
; 9                                           ; 1                            ;
; 10                                          ; 2                            ;
; 11                                          ; 0                            ;
; 12                                          ; 1                            ;
; 13                                          ; 2                            ;
; 14                                          ; 6                            ;
; 15                                          ; 12                           ;
; 16                                          ; 38                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.86) ; Number of LABs  (Total = 78) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 18                           ;
; 1 Clock                            ; 35                           ;
; 1 Clock enable                     ; 9                            ;
; 2 Async. clears                    ; 2                            ;
; 2 Clock enables                    ; 3                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 15.26) ; Number of LABs  (Total = 78) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 2                            ;
; 1                                            ; 2                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 3                            ;
; 6                                            ; 2                            ;
; 7                                            ; 1                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 1                            ;
; 12                                           ; 3                            ;
; 13                                           ; 1                            ;
; 14                                           ; 4                            ;
; 15                                           ; 15                           ;
; 16                                           ; 21                           ;
; 17                                           ; 1                            ;
; 18                                           ; 2                            ;
; 19                                           ; 1                            ;
; 20                                           ; 4                            ;
; 21                                           ; 5                            ;
; 22                                           ; 2                            ;
; 23                                           ; 0                            ;
; 24                                           ; 1                            ;
; 25                                           ; 1                            ;
; 26                                           ; 1                            ;
; 27                                           ; 1                            ;
; 28                                           ; 0                            ;
; 29                                           ; 1                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.99) ; Number of LABs  (Total = 78) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 2                            ;
; 1                                               ; 5                            ;
; 2                                               ; 6                            ;
; 3                                               ; 8                            ;
; 4                                               ; 10                           ;
; 5                                               ; 3                            ;
; 6                                               ; 5                            ;
; 7                                               ; 2                            ;
; 8                                               ; 5                            ;
; 9                                               ; 8                            ;
; 10                                              ; 3                            ;
; 11                                              ; 6                            ;
; 12                                              ; 7                            ;
; 13                                              ; 4                            ;
; 14                                              ; 0                            ;
; 15                                              ; 3                            ;
; 16                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 15.83) ; Number of LABs  (Total = 78) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 2                            ;
; 3                                            ; 2                            ;
; 4                                            ; 2                            ;
; 5                                            ; 2                            ;
; 6                                            ; 2                            ;
; 7                                            ; 3                            ;
; 8                                            ; 2                            ;
; 9                                            ; 1                            ;
; 10                                           ; 2                            ;
; 11                                           ; 2                            ;
; 12                                           ; 3                            ;
; 13                                           ; 3                            ;
; 14                                           ; 3                            ;
; 15                                           ; 1                            ;
; 16                                           ; 2                            ;
; 17                                           ; 0                            ;
; 18                                           ; 3                            ;
; 19                                           ; 6                            ;
; 20                                           ; 6                            ;
; 21                                           ; 7                            ;
; 22                                           ; 4                            ;
; 23                                           ; 5                            ;
; 24                                           ; 4                            ;
; 25                                           ; 6                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 18           ; 0            ; 18           ; 0            ; 0            ; 33        ; 18           ; 0            ; 33        ; 33        ; 0            ; 14           ; 0            ; 0            ; 23           ; 0            ; 14           ; 23           ; 0            ; 0            ; 0            ; 14           ; 0            ; 0            ; 0            ; 0            ; 0            ; 33        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 15           ; 33           ; 15           ; 33           ; 33           ; 0         ; 15           ; 33           ; 0         ; 0         ; 33           ; 19           ; 33           ; 33           ; 10           ; 33           ; 19           ; 10           ; 33           ; 33           ; 33           ; 19           ; 33           ; 33           ; 33           ; 33           ; 33           ; 0         ; 33           ; 33           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; SW_B                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_B               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_B               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P10_1               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P37_10              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P36_9               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IN[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IN[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IN[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IN[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IN[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IN[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IN[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IN[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P12_3               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RST0                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P11_2               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; STEP                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SWB                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SWA                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 1.9               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                           ; Destination Register                                                                                                                   ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] ; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|ram_block3a14~portb_datain_reg0 ; 0.209             ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|ram_block3a12~portb_datain_reg0 ; 0.209             ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|ram_block3a11~portb_datain_reg0 ; 0.209             ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|ram_block3a10~portb_datain_reg0 ; 0.209             ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|ram_block3a9~portb_datain_reg0  ; 0.209             ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|ram_block3a6~portb_datain_reg0  ; 0.209             ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|ram_block3a4~portb_datain_reg0  ; 0.209             ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|ram_block3a3~portb_datain_reg0  ; 0.209             ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|ram_block3a1~portb_datain_reg0  ; 0.209             ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 9 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CE6E22C8 for design "Lab6"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 11 pins of 29 total pins
    Info (169086): Pin SW_B not assigned to an exact location on the device
    Info (169086): Pin RAM_B not assigned to an exact location on the device
    Info (169086): Pin LED_B not assigned to an exact location on the device
    Info (169086): Pin BUS[7] not assigned to an exact location on the device
    Info (169086): Pin BUS[6] not assigned to an exact location on the device
    Info (169086): Pin BUS[5] not assigned to an exact location on the device
    Info (169086): Pin BUS[4] not assigned to an exact location on the device
    Info (169086): Pin BUS[3] not assigned to an exact location on the device
    Info (169086): Pin BUS[2] not assigned to an exact location on the device
    Info (169086): Pin BUS[1] not assigned to an exact location on the device
    Info (169086): Pin BUS[0] not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 69 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Lab6.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: step:inst36|inst5 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: step:inst36|inst7 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|ram_block3a12~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|ram_block3a6~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|ram_block3a15~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_b7i:auto_generated|counter_reg_bit[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: P11_2 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node step:inst36|inst5 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node step:inst36|inst6
        Info (176357): Destination node step:inst36|inst~0
Info (176353): Automatically promoted node inst22 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node inst23 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node inst26 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node inst27 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node inst31 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node inst32 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node REG0_2:inst14|inst6~1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node REG0_2:inst14|inst7~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 11 (unused VREF, 2.5V VCCIO, 0 input, 11 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.48 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file E:/OA/wjllt6ma/wjllt6/Lab6.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 5386 megabytes
    Info: Processing ended: Wed Sep 13 15:36:21 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/OA/wjllt6ma/wjllt6/Lab6.fit.smsg.


