#pragma once

/*
 * PS4Delta : PS4/PS5 emulation and research project
 *
 * The work a command processor hands the renderer: one decoded draw, or one
 * decoded compute dispatch. Backend-agnostic by construction -- nothing here
 * names a graphics API type, so the PS4 (PM4/GCN) and PS5 (AGC/RDNA2) command
 * processors compile without seeing the backend at all.
 *
 * Addresses are guest addresses (identity-mapped, host-readable).
 */

#include <cstdint>

namespace gpu::gcn {
struct Recompiled;
struct RecompiledCs;
}  // namespace gpu::gcn

namespace gpu::rhi {

// One vertex attribute for the recompiled-shader path: where the recompiled VS
// reads input `location` from within a vertex buffer binding. `binding` indexes
// DrawInfo::vbufs -- multiple attributes that interleave in one buffer share a
// binding (distinct offsets); attributes fed from separate buffers each get
// their own binding (SotC streams position/normal/uv from distinct buffers).
struct VertexAttr {
  uint32_t location = 0;
  uint32_t binding = 0;    // index into DrawInfo::vbufs
  uint32_t offset = 0;     // byte offset within the binding's vertex record
  uint32_t num_comps = 0;  // 1..4
  uint32_t dfmt = 0;       // GCN data format (selects the backend format)
  uint32_t nfmt = 0;       // GCN number format
};

// One vertex buffer binding for the recompiled-shader path. Each distinct guest
// V# base + stride becomes one vertex binding; its records are uploaded into
// the renderer's vertex ring and bound for the draw.
struct VertexBinding {
  const void* data = nullptr;  // guest base of this binding's vertex data
  uint32_t stride = 0;         // bytes per record
  uint32_t num_records = 0;    // records available in the source buffer
};

// Per-draw inputs extracted by the command processor (resource-tracked from the
// shader + register state).
struct DrawInfo {
  const void* vertex_data = nullptr;  // base of attribute-0 (position) buffer
  uint32_t vertex_count = 0;
  uint32_t vertex_stride = 0;  // bytes per vertex in the source buffer
  uint32_t pos_offset = 0;     // byte offset of the float2 position
  uint32_t prim_type = 0;      // VGT_PRIMITIVE_TYPE (4 = triangle list)

  // Index buffer (DRAW_INDEX_2). When index_data != null the draw is indexed:
  // the indices select vertices out of the vertex buffer. index_type: 0 =
  // 16-bit, 1 = 32-bit, 2 = 8-bit. Without an index buffer the draw is
  // sequential (DRAW_INDEX_AUTO).
  const void* index_data = nullptr;
  uint32_t index_count = 0;
  uint32_t index_type = 0;
  uint32_t instance_count =
      1;  // from IT_NUM_INSTANCES (tilemaps draw instanced)
  float mvp[16] = {1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1};
  // The legacy transform buffer fields feed heuristic rendering and mirror the
  // first resolved VS cbuffer. Recompiled shaders use cbufs[] at set 1 bindings
  // 0..7; each entry is copied into a zero-padded dynamic UBO window. mvp[]
  // remains binding 0's fallback when the VS descriptor cannot be resolved.
  uint64_t cbuf_base = 0;
  uint32_t cbuf_size = 0;
  struct DrawCbuf {
    uint64_t base = 0;
    uint32_t size = 0;
  };
  DrawCbuf cbufs[16];
  uint32_t num_cbufs = 0;
  // Raw (non-format) buffers the recompiled VS/PS read by hand with MUBUF: a
  // skinning palette, an instance table, vertex data the shader indexes itself
  // rather than receiving through the vertex-input state. Each is staged into
  // a storage-buffer window and bound at set 2, binding == index here. Empty
  // for shaders that read no such buffer, which is every title whose vertex
  // fetches the vertex-input state already covers.
  static constexpr uint32_t kMaxBuffers = 16;
  struct DrawBuffer {
    uint64_t base = 0;
    uint32_t size =
        0;  // bytes the descriptor describes (may exceed the window)
  };
  DrawBuffer bufs[kMaxBuffers];
  uint32_t num_bufs = 0;
  uint64_t rt_base = 0;  // CB_COLOR0 address; the draw's render target
  uint32_t rt_w = 0,
           rt_h = 0;  // render-target dimensions (shared by all MRT targets)

  // Multiple render targets (CB_COLOR0..7). mrt_base[0] mirrors rt_base. A
  // target is bound when its CB_TARGET_MASK nibble and CB_COLORn_INFO format
  // are non-zero and its base is a valid guest address. mrt_info preserves
  // CB_COLORn_INFO so image and pipeline attachment formats match the guest
  // surface. mrt_count is zero for a depth-only draw.
  uint64_t mrt_base[8] = {0};
  uint32_t mrt_info[8] = {0};
  uint32_t mrt_count = 0;

  // Texturing (optional). tex_base preserves every valid T# address so the
  // renderer can resolve non-RGBA guest formats to live render targets. Direct
  // guest-memory uploads remain limited to formats the upload path can decode.
  const void* uv_data = nullptr;
  uint32_t uv_stride = 0;
  uint32_t uv_offset = 0;  // byte offset of the float2 uv within the vertex
  uint32_t color_offset =
      0xFFFFFFFFu;  // byte offset of float3 color; ~0 = white
  uint64_t tex_base = 0;
  uint32_t tex_w = 0, tex_h = 0;
  uint32_t tex_dfmt = 0, tex_nfmt = 0;
  uint32_t tex_tiling = 8;       // T# tiling_index (8/31 = linear; else tiled)
  uint32_t tex_pitch = 0;        // T# surface pitch in pixels (0 = use tex_w)
  uint32_t tex_depth = 1;        // slices of a volume image (1 = not 3D)
  uint32_t tex_layers = 1;       // physical layers in the image allocation
  uint32_t tex_base_array = 0;   // first layer exposed by the image view
  uint32_t tex_view_layers = 1;  // layers exposed by the image view
  uint32_t tex_mip_levels = 1;   // physical mip levels in the image allocation
  uint32_t tex_base_mip = 0;     // first mip exposed by the image view
  uint32_t tex_view_mips = 1;    // mip levels exposed by the image view
  uint32_t tex_min_lod = 0;      // T# MIN_LOD clamp in U4.8 fixed-point
  uint32_t tex_sampler[4] =
      {};                     // guest sampler descriptor for this MIMG binding
  bool tex_pow2_pad = false;  // physical mip dimensions/layers use POW2_PAD
  bool tex_sampler_valid = false;
  bool tex_arrayed = false;  // MIMG DA: shader consumes a layer coordinate
  bool tex_is_3d = false;    // T# type 10: sampled with a w coordinate
  bool tex_is_1d = false;    // T# type 8/12: height-1 image, x (+layer) only
  bool tex_force_lod_zero = false;
  bool tex_depth_compare = false;
  bool tex_null_descriptor = false;
  uint32_t tex_swizzle = 0;  // packed T# DST_SEL for the legacy single texture

  // Multi-texture: a PS can sample several textures (Doom64's 3D walls/floors
  // use a diffuse + lightmap + ... loaded from the EUD resource table). texs[0]
  // mirrors tex_base. When num_texs > 1 the renderer binds an N-sampler
  // descriptor set; texs[i] maps to the recompiled PS's sampler binding i.
  struct DrawTex {
    uint64_t base = 0;
    uint32_t w = 0, h = 0, tiling = 8, pitch = 0;
    uint32_t dfmt = 0, nfmt = 0;
    uint32_t depth = 1;
    uint32_t layers = 1, base_array = 0, view_layers = 1;
    uint32_t mip_levels = 1, base_mip = 0, view_mips = 1;
    uint32_t min_lod = 0;
    uint32_t sampler[4] = {};
    bool pow2_pad = false;
    bool sampler_valid = false;
    bool arrayed = false;
    bool is_3d = false;
    bool is_1d = false;
    bool force_lod_zero = false;
    bool depth_compare = false;
    bool storage = false;
    bool null_descriptor = false;
    uint32_t swizzle = 0;  // packed T# DST_SEL_X/Y/Z/W (0 = identity)
    // Guest address the descriptor was s_loaded from (0 = inline user data).
    // A binding that fails to resolve is only diagnosable from the memory
    // behind it: whether the slot is zero, stale, or never the shader's.
    uint64_t src = 0;
  };
  DrawTex texs[24];  // == gpu::vk::kMaxTex
  uint32_t num_texs = 0;

  // Per-draw blend state, decoded from CB_BLEND0_CONTROL (raw dword) + whether
  // blending is enabled for color target 0. The renderer maps the GNM blend
  // factors/functions to a pipeline (cached per unique state).
  uint32_t blend_control = 0;
  bool blend_enable = false;
  // Per-MRT blend: CB_BLENDn_CONTROL for each color target, with a per-target
  // enable bit in mrt_blend_mask. mrt_blend[0]/mrt_blend_mask bit0 mirror
  // blend_control/blend_enable, so the single-RT path is unchanged; an MRT draw
  // (CB_COLOR1..7) gets each target's own blend instead of target 0's blend
  // applied to every attachment.
  uint32_t mrt_blend[8] = {0};
  uint32_t mrt_blend_mask = 0;
  // CB_TARGET_MASK (per-MRT channel write enable; MRT0 = bits[3:0]) and
  // CB_COLOR_CONTROL (MODE field [6:4]; 0 = disable color output). Honoured as
  // the colour write mask so a draw the game masks off (e.g. a fullscreen
  // "clear" it expects to write nothing) does not overwrite the target.
  uint32_t target_mask = 0xF;
  // CB_SHADER_MASK: which channels of each target the PS actually exports. The
  // hardware writes a channel only when this and target_mask both enable it,
  // and leaves the rest of the target untouched.
  uint32_t shader_mask = 0;
  uint32_t color_control = 0;

  // Depth/stencil (DB) state. When depth_base is a valid guest address and
  // depth_valid is set the draw's region binds a depth attachment keyed by
  // depth_base, and honours the DB_DEPTH_CONTROL test/write/func below. 2D
  // titles leave depth_base 0 (DB_Z_INFO format invalid), so no depth
  // attachment is bound (unchanged path).
  uint64_t depth_base = 0;
  bool depth_valid = false;         // DB_Z_INFO format != 0
  bool depth_test_enable = false;   // DB_DEPTH_CONTROL Z_ENABLE
  bool depth_write_enable = false;  // DB_DEPTH_CONTROL Z_WRITE_ENABLE
  uint32_t depth_func =
      7;  // DB_DEPTH_CONTROL ZFUNC (maps 1:1 to the compare op)
  float depth_clear = 1.0f;  // DB_DEPTH_CLEAR (fast-clear value)
  // DB_RENDER_CONTROL clear bits: this "draw" is a hardware fill of the
  // depth/stencil plane with the clear value, not geometry.
  bool depth_clear_draw = false;
  bool stencil_clear_draw = false;
  uint32_t render_control = 0;  // raw DB_RENDER_CONTROL, for diagnosis
  // The Z surface's OWN padded geometry, from DB_DEPTH_SIZE -- not the colour
  // target's. A title routinely binds a half-resolution depth buffer to a
  // full-resolution pass, and sizing the depth image from the colour target
  // makes its guest footprint several times too large, which swallows
  // unrelated addresses in the sampled-address page table.
  uint32_t depth_w = 0, depth_h = 0;
  uint64_t stencil_base = 0;
  bool stencil_enable = false;
  bool stencil_backface_enable = false;
  uint32_t depth_control = 0;
  uint8_t stencil_clear = 0;
  uint32_t stencil_control = 0;
  uint32_t stencil_refmask = 0;
  uint32_t stencil_refmask_bf = 0;

  // GNM's fast clear: a RECT_LIST draw with no pixel shader and no vertex
  // attributes, whose colour lives in CB_COLORn_CLEAR_WORD0/1 rather than in
  // vertex data. Rasterising it writes nothing, so a backend that does not
  // recognise it leaves the target holding the previous frame -- which is how
  // SotC's world colour target accumulated one fullscreen pass per frame until
  // its value tracked the frame counter.
  bool is_clear_rect = false;
  // The rectangle a fast clear covers, from the generic scissor (x in the low
  // half, y in the high half of each word). A GNM fast clear carries no vertex
  // attributes, so this is the ONLY thing that says how much of the target it
  // touches -- treating a partial clear as a whole-attachment one erases
  // everything else that is in there.
  // MRT0's real surface geometry, from CB_COLOR0_PITCH.TILE_MAX and
  // CB_COLOR0_SLICE.TILE_MAX (the colour-target analogue of DB_DEPTH_SIZE).
  // rt_w/rt_h come from the screen scissor, which is the DRAWN region and can
  // be a fraction of the surface -- a pass that fills a strip a slice at a time
  // shrinks it on every draw.
  uint32_t rt_surf_w = 0, rt_surf_h = 0;
  // Per-viewport scissor 0 (PA_SC_VPORT_SCISSOR_0_TL/BR), x in the low half
  // and y in the high half of each word. This is the per-DRAW scissor.
  uint32_t scissor_tl = 0, scissor_br = 0;
  uint32_t clear_tl = 0, clear_br = 0;
  // The other two scissors in force for the same draw. The generic scissor is
  // one of three the hardware intersects, and a title that leaves it at its
  // reset value (P.T. does -- it reads (0,0)-(0,0) on every fast clear) pins
  // the rectangle with the window or screen scissor instead.
  uint32_t clear_window_tl = 0, clear_window_br = 0;
  uint32_t clear_screen_tl = 0, clear_screen_br = 0;
  uint32_t mrt_clear_word[8][2] = {};

  // Primitive-setup: raster topology + face culling, from VGT_PRIMITIVE_TYPE
  // and PA_SU_SC_MODE_CNTL. 2D titles draw triangle lists with no culling
  // (unchanged).
  uint32_t cull_mode = 0;  // PA_SU_SC_MODE_CNTL: CULL_FRONT[0] CULL_BACK[1]
  bool front_ccw = true;   // FACE[2] == 0

  // XY viewport transform from PA_CL_VPORT_0_*.
  float viewport_x_scale = 0, viewport_x_offset = 0;
  float viewport_y_scale = 0, viewport_y_offset = 0;
  // Depth range, same registers: window_z = ndc_z * z_scale + z_offset. A
  // title that does not use the whole [0,1] range writes depth a shader later
  // reads back, so ignoring this does not merely shift the depth test -- it
  // hands every depth-sampling pass the wrong numbers.
  float viewport_z_scale = 1.0f, viewport_z_offset = 0.0f;

  // Recompiled-shader path. When recomp != null the renderer runs the game's
  // actual VS/PS instead of the heuristic quad; procedural VS programs may have
  // no attributes. vertex_data/vertex_stride is the raw interleaved vertex
  // buffer, vattrs describe the inputs, mvp holds the constant buffer (pushed),
  // tex_base the sampler.
  uint64_t vs_addr = 0, ps_addr = 0;  // pipeline cache key
  bool ps4_neo = false;
  uint32_t vs_user_data[32] = {};
  uint32_t ps_user_data[32] = {};
  const gcn::Recompiled* recomp = nullptr;
  VertexAttr vattrs[8];
  uint32_t num_vattrs = 0;
  // Vertex buffer bindings the attributes read from. vbufs[0] mirrors
  // vertex_data/vertex_stride so the single-binding fast path and the heuristic
  // fallback are unchanged; a multi-stream draw fills one entry per distinct
  // V#.
  VertexBinding vbufs[8];
  uint32_t num_vbufs = 0;
};

// A compute dispatch resolved by the command processor: the recompiled CS + the
// live guest memory ranges its descriptors point at (resolved from
// COMPUTE_USER_DATA)
// + the raw user data (pushed to the shader). The renderer stages each range
// into a storage buffer, runs the dispatch, and copies the written ranges back
// to guest memory (where the graphics texture path re-reads them).
struct ComputeInfo {
  static constexpr uint32_t kMaxResources = 32;

  uint64_t cs_addr = 0;            // pipeline cache key
  uint32_t groups[3] = {1, 1, 1};  // workgroup counts (DISPATCH_DIRECT dims)
  const gcn::RecompiledCs* recomp = nullptr;
  uint32_t user_data[16] = {};  // COMPUTE_USER_DATA_0..15 (push constants)
  struct Res {
    uint64_t base = 0;        // guest address the storage buffer aliases
    uint64_t size = 0;        // bytes staged in linear SSBO layout
    uint64_t guest_size = 0;  // physical guest bytes (same as size when linear)
    uint32_t binding = 0;
    bool shader_writes = false;  // shader access, including dummy resources
    bool written = false;        // copy back to guest after the dispatch
    // The dispatch reads it. A written-but-never-read range does not need
    // staging in from guest memory: the shader supplies every byte it will
    // then write back. See DELTA_GPU_CS_SKIP_UPLOAD.
    bool read = true;
    bool zero_fill =
        false;  // inactive/null descriptor: bind zeroed dummy storage
    bool image_staging = false;  // detile and/or expand compact texels
    uint32_t width = 0, height = 0, pitch = 0;
    uint32_t layers = 0, mip_levels = 0, tiling_idx = 0;
    uint32_t elem_bytes = 4;
    uint32_t stage_elem_bytes = 4;
    uint32_t dfmt = 0;
    bool pow2_pad = false;
  };
  Res res[kMaxResources];
  uint32_t num_res = 0;
};

// How long a command processor spent walking a submitted command buffer, and
// how many it walked. The console-specific processors write these and the
// renderer's per-frame report reads them, so neither has to include the other.
extern uint64_t g_ns_dcb, g_ns_dcb_lock;
extern uint32_t g_dcb_n;

}  // namespace gpu::rhi
