#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Jul 11 02:28:00 2025
# Process ID: 36957
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 3123.717 MHz, CPU Physical cores: 28, Host memory: 946737 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 2432.473 ; gain = 115.992 ; free physical = 455652 ; free virtual = 848768
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 36982
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2973.297 ; gain = 516.750 ; free physical = 454552 ; free virtual = 847920
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_8ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8ns_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_8ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8ns_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 4635.328 ; gain = 2178.781 ; free physical = 452772 ; free virtual = 846211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 4635.328 ; gain = 2178.781 ; free physical = 452766 ; free virtual = 846214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 4655.254 ; gain = 2198.707 ; free physical = 452755 ; free virtual = 846218
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:54 ; elapsed = 00:02:53 . Memory (MB): peak = 5065.840 ; gain = 2609.293 ; free physical = 434496 ; free virtual = 833589
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 300   
	  11 Input   10 Bit       Adders := 50    
	   3 Input   10 Bit       Adders := 400   
	   4 Input   10 Bit       Adders := 50    
	  16 Input   10 Bit       Adders := 50    
	   3 Input    5 Bit       Adders := 2400  
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 450   
+---XORs : 
	   2 Input      1 Bit         XORs := 7551  
+---Registers : 
	               12 Bit    Registers := 26    
	               10 Bit    Registers := 3851  
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 302   
	                2 Bit    Registers := 225   
	                1 Bit    Registers := 9344  
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   4 Input   10 Bit        Muxes := 2891  
	   3 Input   10 Bit        Muxes := 1909  
	   6 Input   10 Bit        Muxes := 600   
	   2 Input   10 Bit        Muxes := 3616  
	   5 Input   10 Bit        Muxes := 50    
	   7 Input   10 Bit        Muxes := 491   
	   8 Input   10 Bit        Muxes := 109   
	   2 Input    9 Bit        Muxes := 1900  
	   5 Input    9 Bit        Muxes := 600   
	   3 Input    8 Bit        Muxes := 600   
	   4 Input    8 Bit        Muxes := 600   
	   2 Input    8 Bit        Muxes := 600   
	   2 Input    7 Bit        Muxes := 604   
	   4 Input    7 Bit        Muxes := 600   
	   2 Input    6 Bit        Muxes := 50    
	   6 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 298   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 228   
	   2 Input    1 Bit        Muxes := 3368  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'xor_ln143_1827_reg_259700_reg[0]' (FDE) to 'icmp_ln141_1416_reg_248650_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_1826_reg_259654_reg[0]' (FDE) to 'icmp_ln141_1368_reg_247327_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_1490_reg_250871_reg[0]' (FDE) to 'icmp_ln141_1354_reg_246959_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1414_reg_248595_reg[0]' (FDE) to 'xor_ln143_1779_reg_258495_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1366_reg_247272_reg[0]' (FDE) to 'xor_ln143_1778_reg_258449_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_2273_reg_269909_reg[0]' (FDE) to 'icmp_ln141_2106_reg_265996_reg[0]'
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U710/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U710/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U710/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U610/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U610/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U610/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U410/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U410/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U410/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U310/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U310/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U310/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U260/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U260/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U260/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U210/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U210/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U210/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U160/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U160/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U160/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U60/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U60/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U60/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U10/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U10/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U10/tmp_product.
INFO: [Synth 8-3886] merging instance 'xor_ln143_1583_reg_253431_reg[0]' (FDE) to 'icmp_ln141_1214_reg_242994_reg[0]'
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U1110/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U1110/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U1110/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U910/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U910/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U910/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U660/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U660/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U660/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U560/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U560/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U560/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U460/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U460/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U460/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U360/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U360/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U360/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U110/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U110/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U110/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U960/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U960/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U960/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U1210/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U1210/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U1210/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U510/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U510/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U510/tmp_product.
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1332_reg_246365_reg[0]' (FDE) to 'xor_ln143_2113_reg_266211_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1380_reg_247707_reg[0]' (FDE) to 'xor_ln143_2114_reg_266257_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_1361_reg_247720_reg[0]' (FDE) to 'icmp_ln141_2118_reg_266244_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_1409_reg_249043_reg[0]' (FDE) to 'icmp_ln141_2120_reg_266290_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1622_reg_254411_reg[0]' (FDE) to 'xor_ln143_2167_reg_267482_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_1602_reg_254424_reg[0]' (FDE) to 'icmp_ln141_2176_reg_267469_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1618_reg_254281_reg[0]' (FDE) to 'xor_ln143_2071_reg_265409_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1620_reg_254346_reg[0]' (FDE) to 'xor_ln143_2119_reg_266455_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_1601_reg_254359_reg[0]' (FDE) to 'icmp_ln141_2128_reg_266442_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_1591_reg_253786_reg[0]' (FDE) to 'icmp_ln141_1648_reg_254986_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1604_reg_253843_reg[0]' (FDE) to 'xor_ln143_1735_reg_257403_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_1593_reg_253856_reg[0]' (FDE) to 'icmp_ln141_1744_reg_257390_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1702_reg_256315_reg[0]' (FDE) to 'xor_ln143_1785_reg_258698_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1718_reg_256815_reg[0]' (FDE) to 'xor_ln143_2169_reg_267533_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_1696_reg_256698_reg[0]' (FDE) to 'icmp_ln141_2084_reg_265447_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1716_reg_256750_reg[0]' (FDE) to 'xor_ln143_2121_reg_266506_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1722_reg_256944_reg[0]' (FDE) to 'xor_ln143_2265_reg_269573_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_1693_reg_256503_reg[0]' (FDE) to 'icmp_ln141_1940_reg_262192_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1708_reg_256490_reg[0]' (FDE) to 'xor_ln143_1929_reg_262205_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_1694_reg_256568_reg[0]' (FDE) to 'icmp_ln141_1988_reg_263295_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1700_reg_256247_reg[0]' (FDE) to 'xor_ln143_1737_reg_257454_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1724_reg_256999_reg[0]' (FDE) to 'xor_ln143_2313_reg_270534_reg[0]'
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U1160/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U1160/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U1160/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U1060/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U1060/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U1060/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U1010/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U1010/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U1010/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U860/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U860/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U860/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U810/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U810/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U810/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U760/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U760/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U760/tmp_product.
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1942_reg_262241_reg[0]' (FDE) to 'xor_ln143_1741_reg_257700_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1950_reg_262409_reg[0]' (FDE) to 'xor_ln143_1982_reg_263506_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1930_reg_262038_reg[0]' (FDE) to 'xor_ln143_1453_reg_250122_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1990_reg_263344_reg[0]' (FDE) to 'xor_ln143_1742_reg_257770_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1978_reg_263141_reg[0]' (FDE) to 'xor_ln143_1454_reg_250192_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_2038_reg_264427_reg[0]' (FDE) to 'xor_ln143_1743_reg_257840_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_2026_reg_264224_reg[0]' (FDE) to 'xor_ln143_1455_reg_250262_reg[0]'
WARNING: [Synth 8-6014] Unused sequential element tmp_105_reg_395487_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105256]
WARNING: [Synth 8-6014] Unused sequential element tmp_130_reg_396167_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105473]
WARNING: [Synth 8-6014] Unused sequential element tmp_255_reg_398244_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105611]
WARNING: [Synth 8-6014] Unused sequential element tmp_258_reg_398406_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105614]
WARNING: [Synth 8-6014] Unused sequential element tmp_260_reg_398470_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105617]
WARNING: [Synth 8-6014] Unused sequential element tmp_280_reg_398924_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105639]
WARNING: [Synth 8-6014] Unused sequential element tmp_283_reg_398939_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105642]
WARNING: [Synth 8-6014] Unused sequential element tmp_285_reg_398954_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105644]
WARNING: [Synth 8-6014] Unused sequential element tmp_308_reg_399325_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105670]
WARNING: [Synth 8-6014] Unused sequential element tmp_321_reg_399719_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105685]
WARNING: [Synth 8-6014] Unused sequential element tmp_333_reg_399858_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105698]
WARNING: [Synth 8-6014] Unused sequential element tmp_346_reg_399958_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105712]
WARNING: [Synth 8-6014] Unused sequential element tmp_455_reg_401920_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105833]
WARNING: [Synth 8-6014] Unused sequential element tmp_456_reg_401974_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105834]
WARNING: [Synth 8-6014] Unused sequential element tmp_458_reg_402082_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105836]
WARNING: [Synth 8-6014] Unused sequential element tmp_462_reg_402254_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105841]
WARNING: [Synth 8-6014] Unused sequential element tmp_480_reg_402600_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105861]
WARNING: [Synth 8-6014] Unused sequential element tmp_481_reg_402605_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105862]
WARNING: [Synth 8-6014] Unused sequential element tmp_483_reg_402615_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105864]
WARNING: [Synth 8-6014] Unused sequential element tmp_487_reg_402640_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105868]
WARNING: [Synth 8-6014] Unused sequential element tmp_506_reg_402893_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105890]
WARNING: [Synth 8-6014] Unused sequential element tmp_511_reg_403119_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105896]
WARNING: [Synth 8-6014] Unused sequential element tmp_522_reg_403449_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105908]
WARNING: [Synth 8-6014] Unused sequential element tmp_531_reg_403524_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105918]
WARNING: [Synth 8-6014] Unused sequential element tmp_536_reg_403554_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105923]
WARNING: [Synth 8-6014] Unused sequential element tmp_547_reg_403639_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105935]
WARNING: [Synth 8-6014] Unused sequential element tmp_581_reg_404443_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105973]
WARNING: [Synth 8-6014] Unused sequential element tmp_584_reg_404463_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105976]
WARNING: [Synth 8-6014] Unused sequential element tmp_586_reg_404473_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105978]
WARNING: [Synth 8-6014] Unused sequential element tmp_587_reg_404478_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105979]
WARNING: [Synth 8-6014] Unused sequential element tmp_588_reg_404483_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105980]
WARNING: [Synth 8-6014] Unused sequential element tmp_597_reg_404558_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105990]
WARNING: [Synth 8-6014] Unused sequential element tmp_622_reg_405287_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106019]
WARNING: [Synth 8-6014] Unused sequential element tmp_647_reg_405477_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106046]
WARNING: [Synth 8-6014] Unused sequential element tmp_656_reg_405650_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106056]
WARNING: [Synth 8-6014] Unused sequential element tmp_659_reg_405768_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106059]
WARNING: [Synth 8-6014] Unused sequential element tmp_661_reg_405876_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106062]
WARNING: [Synth 8-6014] Unused sequential element tmp_671_reg_406152_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106073]
WARNING: [Synth 8-6014] Unused sequential element tmp_672_reg_406206_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106074]
WARNING: [Synth 8-6014] Unused sequential element tmp_681_reg_406281_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106084]
WARNING: [Synth 8-6014] Unused sequential element tmp_684_reg_406301_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106087]
WARNING: [Synth 8-6014] Unused sequential element tmp_686_reg_406311_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106089]
WARNING: [Synth 8-6014] Unused sequential element tmp_696_reg_406391_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106100]
WARNING: [Synth 8-6014] Unused sequential element tmp_697_reg_406396_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106101]
WARNING: [Synth 8-6014] Unused sequential element tmp_706_reg_406569_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106112]
WARNING: [Synth 8-6014] Unused sequential element tmp_711_reg_406795_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106118]
WARNING: [Synth 8-6014] Unused sequential element tmp_712_reg_406849_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106119]
WARNING: [Synth 8-6014] Unused sequential element tmp_713_reg_406903_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106120]
WARNING: [Synth 8-6014] Unused sequential element tmp_731_reg_407200_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106140]
WARNING: [Synth 8-6014] Unused sequential element tmp_736_reg_407230_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106145]
WARNING: [Synth 8-6014] Unused sequential element tmp_737_reg_407235_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106146]
WARNING: [Synth 8-6014] Unused sequential element tmp_738_reg_407240_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106147]
WARNING: [Synth 8-6014] Unused sequential element tmp_813_reg_408741_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106231]
WARNING: [Synth 8-6014] Unused sequential element tmp_838_reg_409078_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106258]
WARNING: [Synth 8-6014] Unused sequential element tmp_863_reg_409660_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106286]
WARNING: [Synth 8-6014] Unused sequential element tmp_888_reg_409997_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106313]
WARNING: [Synth 8-6014] Unused sequential element tmp_963_reg_411498_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106397]
WARNING: [Synth 8-6014] Unused sequential element tmp_988_reg_411835_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106424]
WARNING: [Synth 8-6014] Unused sequential element tmp_1063_reg_413336_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105260]
WARNING: [Synth 8-6014] Unused sequential element tmp_1071_reg_413504_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105269]
WARNING: [Synth 8-6014] Unused sequential element tmp_1088_reg_413673_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105287]
WARNING: [Synth 8-6014] Unused sequential element tmp_1096_reg_413743_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105296]
WARNING: [Synth 8-6014] Unused sequential element tmp_1106_reg_413921_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105308]
WARNING: [Synth 8-6014] Unused sequential element tmp_1131_reg_414552_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105336]
WARNING: [Synth 8-6014] Unused sequential element tmp_1155_reg_414786_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105362]
WARNING: [Synth 8-6014] Unused sequential element tmp_1158_reg_414948_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105365]
WARNING: [Synth 8-6014] Unused sequential element tmp_1161_reg_415066_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105369]
WARNING: [Synth 8-6014] Unused sequential element tmp_1162_reg_415120_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105370]
WARNING: [Synth 8-6014] Unused sequential element tmp_1163_reg_415174_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105371]
WARNING: [Synth 8-6014] Unused sequential element tmp_1172_reg_415396_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105381]
WARNING: [Synth 8-6014] Unused sequential element tmp_1180_reg_415466_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105390]
WARNING: [Synth 8-6014] Unused sequential element tmp_1183_reg_415481_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105393]
WARNING: [Synth 8-6014] Unused sequential element tmp_1186_reg_415501_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105396]
WARNING: [Synth 8-6014] Unused sequential element tmp_1187_reg_415506_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105397]
WARNING: [Synth 8-6014] Unused sequential element tmp_1188_reg_415511_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105398]
WARNING: [Synth 8-6014] Unused sequential element tmp_1197_reg_415586_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105408]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_reg_394205_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105572]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_reg_394259_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105583]
WARNING: [Synth 8-6014] Unused sequential element tmp_12_reg_393983_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105472]
WARNING: [Synth 8-6014] Unused sequential element tmp_11_reg_393929_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105412]
WARNING: [Synth 8-6014] Unused sequential element tmp_13_reg_394037_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105483]
WARNING: [Synth 8-6014] Unused sequential element tmp_6_reg_393649_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106105]
WARNING: [Synth 8-6014] Unused sequential element tmp_9_reg_393811_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106438]
WARNING: [Synth 8-6014] Unused sequential element tmp_8_reg_393757_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:106327]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_394444_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105849]
WARNING: [Synth 8-6014] Unused sequential element tmp_47_reg_394449_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105860]
WARNING: [Synth 8-6014] Unused sequential element tmp_37_reg_394369_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105749]
WARNING: [Synth 8-6014] Unused sequential element tmp_36_reg_394364_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105738]
WARNING: [Synth 8-6014] Unused sequential element tmp_38_reg_394374_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105760]
WARNING: [Synth 8-6014] Unused sequential element tmp_30_reg_394329_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105672]
WARNING: [Synth 8-6014] Unused sequential element tmp_33_reg_394344_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105705]
WARNING: [Synth 8-6014] Unused sequential element tmp_32_reg_394339_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105694]
WARNING: [Synth 8-6014] Unused sequential element tmp_171_reg_396962_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105518]
WARNING: [Synth 8-6014] Unused sequential element tmp_172_reg_397016_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105519]
WARNING: [Synth 8-6014] Unused sequential element tmp_162_reg_396740_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105508]
WARNING: [Synth 8-6014] Unused sequential element tmp_161_reg_396686_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105507]
WARNING: [Synth 8-6014] Unused sequential element tmp_163_reg_396794_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105509]
WARNING: [Synth 8-6014] Unused sequential element tmp_156_reg_396460_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105501]
WARNING: [Synth 8-6014] Unused sequential element tmp_155_reg_396406_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105500]
WARNING: [Synth 8-6014] Unused sequential element tmp_160_reg_396632_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p25-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s.v:105506]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2918/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2918/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2918/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2918/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2918/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2918/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2918/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2921/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2921/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2921/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2921/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2921/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2921/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2921/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2923/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2923/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2923/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2923/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2923/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2923/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2923/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2984/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2984/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2984/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2984/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2984/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2984/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2984/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_561_reg_404458_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_633_reg_405763_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_657_reg_406296_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3451/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3451/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3451/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3451/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3451/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3451/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3451/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3626/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3626/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3626/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3626/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3626/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3626/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3626/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3701/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3701/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3701/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3701/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3701/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3701/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3701/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_489_reg_403006_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_513_reg_403539_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U3187/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U3187/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3187/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3187/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3187/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3187/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3187/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_537_reg_403925_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1151_reg_415591_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1137_reg_415486_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1127_reg_415401_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1113_reg_414953_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1103_reg_414672_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3772/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1089_reg_414567_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3772/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3772/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3772/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3772/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3772/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3772/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3772/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1079_reg_414482_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1065_reg_414034_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3436/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_767_reg_408239_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3436/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3436/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3436/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3436/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3436/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3436/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3436/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_753_reg_408134_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_743_reg_408049_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_729_reg_407601_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_719_reg_407320_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_705_reg_407215_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_695_reg_407130_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_681_reg_406682_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_623_reg_405482_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_609_reg_405377_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_599_reg_405292_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_585_reg_404844_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U3212/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U3212/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3212/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3212/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3212/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3212/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3212/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_575_reg_404563_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_479_reg_402725_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_465_reg_402620_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_455_reg_402535_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_441_reg_402087_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_383_reg_400887_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_369_reg_400782_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_359_reg_400697_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_345_reg_400249_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_143_reg_396292_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2772/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_129_reg_396187_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2772/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2772/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2772/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2772/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2772/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2772/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2772/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_119_reg_396102_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_105_reg_395654_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_551_reg_404373_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_527_reg_403644_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_503_reg_403454_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U3812/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U3812/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3812/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3812/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3812/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3812/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3812/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1128_reg_415416_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1129_reg_415426_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U3787/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U3787/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3787/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3787/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3787/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3787/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3787/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1104_reg_414687_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1105_reg_414697_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_699_reg_407175_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_698_reg_407165_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_700_reg_407185_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_675_reg_406446_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_674_reg_406436_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_676_reg_406456_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_555_reg_404418_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_554_reg_404408_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_556_reg_404428_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_531_reg_403689_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_530_reg_403679_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_532_reg_403699_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_363_reg_400742_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_362_reg_400732_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_364_reg_400752_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U3012/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U3012/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3012/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3012/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3012/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3012/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3012/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_360_reg_400712_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_361_reg_400722_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_339_reg_400013_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_338_reg_400003_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_340_reg_400023_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2987/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2987/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2987/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2987/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2987/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2987/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2987/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_336_reg_399983_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_337_reg_399993_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U2812/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U2812/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2812/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2812/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2812/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2812/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2812/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_168_reg_397036_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_169_reg_397046_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2787/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2787/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2787/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2787/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2787/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2787/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2787/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_144_reg_396307_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_145_reg_396317_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U2662/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U2662/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2662/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2662/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2662/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2662/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2662/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_24_reg_394279_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_25_reg_394289_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2637/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2637/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2637/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2637/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2637/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2637/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2637/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_reg_393550_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_1_reg_393560_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3617/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_940_reg_411780_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3617/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3617/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3617/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3617/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3617/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3617/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3617/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3615/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_938_reg_411760_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3615/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3615/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3615/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3615/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3615/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3615/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3615/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3592/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_916_reg_411051_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3592/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3592/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3592/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3592/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3592/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3592/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3592/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_914_reg_411031_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_793_reg_408993_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_792_reg_408983_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_769_reg_408264_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_768_reg_408254_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_652_reg_406266_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_650_reg_406246_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_628_reg_405537_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_626_reg_405517_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_553_reg_404398_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_552_reg_404388_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_529_reg_403669_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_528_reg_403659_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1143_reg_415526_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1142_reg_415516_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1144_reg_415536_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1146_reg_415556_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1145_reg_415546_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3832/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1147_reg_415566_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3832/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3832/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3832/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3832/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3832/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3832/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3832/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1119_reg_415189_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1118_reg_415179_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1120_reg_415199_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1122_reg_415219_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1121_reg_415209_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1123_reg_415229_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1095_reg_414607_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1094_reg_414597_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1096_reg_414617_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1098_reg_414637_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1097_reg_414627_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1099_reg_414647_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1071_reg_414270_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1070_reg_414260_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1072_reg_414280_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1074_reg_414300_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1073_reg_414290_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1075_reg_414310_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1047_reg_413688_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1046_reg_413678_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1048_reg_413698_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1023_reg_413351_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1022_reg_413341_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1024_reg_413361_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_807_reg_409093_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_806_reg_409083_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_808_reg_409103_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U3462/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U3462/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3462/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3462/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3462/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3462/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3462/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_783_reg_408756_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3452/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_782_reg_408746_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3452/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3452/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3452/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3452/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3452/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3452/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3452/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_784_reg_408766_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U3437/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U3437/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3437/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3437/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3437/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3437/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3437/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_759_reg_408174_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_758_reg_408164_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_760_reg_408184_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_735_reg_407837_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_734_reg_407827_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_736_reg_407847_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_711_reg_407255_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_710_reg_407245_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_712_reg_407265_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_687_reg_406918_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_686_reg_406908_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_688_reg_406928_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_663_reg_406336_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_662_reg_406326_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_664_reg_406346_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_651_reg_406256_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_639_reg_405999_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_638_reg_405989_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_640_reg_406009_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_627_reg_405527_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_567_reg_404498_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_566_reg_404488_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_568_reg_404508_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_543_reg_404161_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_542_reg_404151_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_544_reg_404171_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_519_reg_403579_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_518_reg_403569_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_520_reg_403589_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_495_reg_403242_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_494_reg_403232_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_496_reg_403252_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_471_reg_402660_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_470_reg_402650_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_472_reg_402670_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_447_reg_402323_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_446_reg_402313_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_448_reg_402333_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_423_reg_401741_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_422_reg_401731_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_424_reg_401751_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_399_reg_401404_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_398_reg_401394_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_400_reg_401414_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_375_reg_400822_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_374_reg_400812_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_376_reg_400832_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_351_reg_400485_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_350_reg_400475_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_352_reg_400495_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_183_reg_397146_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_182_reg_397136_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_184_reg_397156_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_159_reg_396809_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_158_reg_396799_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_160_reg_396819_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_39_reg_394389_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_38_reg_394379_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_40_reg_394399_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_15_reg_394052_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2652/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_14_reg_394042_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2652/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2652/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2652/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2652/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2652/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2652/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2652/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_16_reg_394062_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U3312/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U3312/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3312/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3312/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3312/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3312/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3312/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_648_reg_406226_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_649_reg_406236_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3318/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3318/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3318/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3318/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3318/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3318/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3318/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_671_reg_406401_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U3287/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U3287/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3287/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3287/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3287/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3287/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3287/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_624_reg_405497_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_625_reg_405507_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_647_reg_406211_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U3062/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U3062/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3062/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3062/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3062/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3062/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3062/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_408_reg_401631_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_409_reg_401641_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U3037/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U3037/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3037/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3037/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3037/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3037/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3037/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_384_reg_400902_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_385_reg_400912_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2933/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2933/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2933/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2933/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2933/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2933/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2933/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2925/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2925/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2925/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2925/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2925/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2925/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2925/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2926/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2926/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2926/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2926/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2926/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2926/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2926/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U2912/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U2912/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2912/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2912/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2912/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2912/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2912/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2913/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_264_reg_398874_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2913/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2913/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2913/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2913/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2913/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2913/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2913/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2914/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_265_reg_398884_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2914/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2914/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2914/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2914/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2914/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2914/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2914/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2919/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2919/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2919/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2919/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2919/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2919/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2919/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2920/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2920/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2920/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2920/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2920/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2920/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2920/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_287_reg_399049_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2922/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_273_reg_398944_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2922/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2922/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2922/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2922/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2922/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2922/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2922/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2887/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2887/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2887/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2887/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2887/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2887/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2887/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_240_reg_398145_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_241_reg_398155_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_263_reg_398859_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_249_reg_398411_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U3862/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U3862/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3862/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3862/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3862/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3862/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3862/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1176_reg_416335_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1177_reg_416345_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U3837/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U3837/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3837/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3837/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3837/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3837/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3837/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1152_reg_415606_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1153_reg_415616_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1083_reg_414527_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1082_reg_414517_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1084_reg_414537_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1059_reg_413798_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1058_reg_413788_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1060_reg_413808_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1035_reg_413608_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1034_reg_413598_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1036_reg_413618_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1055_reg_413753_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1041_reg_413648_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1011_reg_412879_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1010_reg_412869_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1012_reg_412889_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1031_reg_413563_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1017_reg_413115_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3616/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_939_reg_411770_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3616/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3616/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3616/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3616/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3616/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3616/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3616/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_915_reg_411041_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_603_reg_405337_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_602_reg_405327_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_604_reg_405347_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_579_reg_404608_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_578_reg_404598_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_580_reg_404618_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U3162/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U3162/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3162/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3162/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3162/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3162/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3162/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_504_reg_403469_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_505_reg_403479_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U3137/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U3137/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3137/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3137/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3137/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3137/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3137/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_480_reg_402740_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_481_reg_402750_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U3112/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U3112/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3112/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3112/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3112/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3112/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3112/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_456_reg_402550_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_457_reg_402560_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_459_reg_402580_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_458_reg_402570_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_460_reg_402590_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U3087/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U3087/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3087/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3087/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3087/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3087/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3087/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_432_reg_401821_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_433_reg_401831_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_435_reg_401851_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_434_reg_401841_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_436_reg_401861_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_431_reg_401806_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_417_reg_401701_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_407_reg_401616_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_393_reg_401168_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U2762/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U2762/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2762/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2762/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2762/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2762/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2762/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_120_reg_396117_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_121_reg_396127_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2737/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2737/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2737/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2737/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2737/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2737/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2737/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_96_reg_395388_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_97_reg_395398_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_95_reg_395373_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_81_reg_395268_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_71_reg_395183_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_57_reg_394735_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_47_reg_394454_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2672/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_33_reg_394349_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2672/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2672/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2672/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2672/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2672/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2672/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2672/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_23_reg_394264_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_9_reg_393816_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U3762/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U3762/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3762/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3762/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3762/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3762/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3762/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1080_reg_414497_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1081_reg_414507_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U3737/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U3737/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3737/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3737/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3737/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3737/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3737/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1056_reg_413768_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1057_reg_413778_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U3712/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U3712/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3712/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3712/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3712/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3712/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3712/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1032_reg_413578_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1033_reg_413588_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U3687/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U3687/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3687/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3687/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3687/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3687/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3687/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1008_reg_412849_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1009_reg_412859_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_855_reg_410012_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_854_reg_410002_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_856_reg_410022_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_858_reg_410042_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_857_reg_410032_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3532/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_859_reg_410052_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3532/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3532/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3532/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3532/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3532/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3532/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3532/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_831_reg_409675_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_830_reg_409665_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_832_reg_409685_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_834_reg_409705_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_833_reg_409695_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_835_reg_409715_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_762_reg_408204_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_761_reg_408194_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_763_reg_408214_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_738_reg_407867_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_737_reg_407857_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_739_reg_407877_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U3362/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U3362/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3362/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3362/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3362/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3362/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3362/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_696_reg_407145_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_697_reg_407155_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U3337/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U3337/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3337/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3337/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3337/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3337/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3337/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_672_reg_406416_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_673_reg_406426_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_666_reg_406366_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_665_reg_406356_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3332/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_667_reg_406376_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3332/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3332/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3332/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3332/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3332/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3332/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3332/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_642_reg_406029_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_641_reg_406019_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_643_reg_406039_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_618_reg_405447_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_617_reg_405437_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_619_reg_405457_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_615_reg_405417_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_614_reg_405407_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_616_reg_405427_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_594_reg_405110_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_593_reg_405100_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_595_reg_405120_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_591_reg_405080_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_590_reg_405070_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_592_reg_405090_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_411_reg_401661_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_410_reg_401651_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_412_reg_401671_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_387_reg_400932_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_386_reg_400922_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_388_reg_400942_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_315_reg_399823_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_314_reg_399813_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_316_reg_399833_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2981/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_330_reg_399933_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2981/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2981/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2981/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2981/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2981/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2981/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2981/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2980/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_329_reg_399923_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2980/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2980/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2980/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2980/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2980/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2980/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2980/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2982/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_331_reg_399943_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2982/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2982/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2982/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2982/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2982/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2982/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2982/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_291_reg_399094_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_290_reg_399084_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_292_reg_399104_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_306_reg_399596_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_305_reg_399586_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_307_reg_399606_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_234_reg_398095_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_233_reg_398085_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_235_reg_398105_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_210_reg_397758_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_209_reg_397748_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_211_reg_397768_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_186_reg_397176_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_185_reg_397166_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2832/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_187_reg_397186_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2832/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2832/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2832/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2832/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2832/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2832/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2832/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_162_reg_396839_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_161_reg_396829_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_163_reg_396849_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_135_reg_396227_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_134_reg_396217_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_136_reg_396237_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_111_reg_395890_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_110_reg_395880_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_112_reg_395900_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U2712/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U2712/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2712/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2712/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2712/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2712/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2712/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_72_reg_395198_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_73_reg_395208_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_87_reg_395308_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_86_reg_395298_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_88_reg_395318_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2701/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2701/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2701/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2701/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2701/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2701/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2701/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2687/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2687/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2687/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2687/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2687/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2687/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2687/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_48_reg_394469_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_49_reg_394479_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_63_reg_394971_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_62_reg_394961_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_64_reg_394981_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_42_reg_394419_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_41_reg_394409_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2682/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_43_reg_394429_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2682/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2682/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2682/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2682/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2682/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2682/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2682/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_18_reg_394082_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_17_reg_394072_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_19_reg_394092_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3619/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3619/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3619/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3619/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3619/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3619/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3619/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_304_reg_399576_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2973/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2973/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2973/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2973/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2973/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2973/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2973/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2974/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2974/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2974/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2974/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2974/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2974/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2974/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2975/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2975/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2975/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2975/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2975/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2975/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2975/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2979/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_328_reg_399913_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2979/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2979/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2979/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2979/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2979/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2979/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2979/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2983/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2983/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2983/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2983/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2983/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2983/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2983/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_3_reg_393580_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_2_reg_393570_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_4_reg_393590_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_27_reg_394309_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_26_reg_394299_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_28_reg_394319_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_51_reg_394499_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_50_reg_394489_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_52_reg_394509_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_75_reg_395228_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_74_reg_395218_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_76_reg_395238_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2837/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2837/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2837/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2837/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2837/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2837/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2837/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_192_reg_397226_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_193_reg_397236_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_215_reg_397940_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_201_reg_397492_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U2862/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U2862/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2862/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2862/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2862/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2862/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2862/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_216_reg_397955_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_217_reg_397965_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_239_reg_398130_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2872/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_225_reg_398025_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2872/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2872/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2872/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2872/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2872/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2872/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2872/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_311_reg_399778_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_297_reg_399330_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2986/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_335_reg_399968_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2986/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2986/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2986/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2986/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2986/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2986/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2986/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2972/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_321_reg_399863_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2972/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2972/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2972/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2972/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2972/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2972/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2972/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_483_reg_402770_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_482_reg_402760_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_484_reg_402780_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_507_reg_403499_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_506_reg_403489_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_508_reg_403509_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_723_reg_407365_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_722_reg_407355_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_724_reg_407375_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_747_reg_408094_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_746_reg_408084_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_748_reg_408104_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_819_reg_409203_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_818_reg_409193_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_820_reg_409213_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3511/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_839_reg_409887_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3511/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3511/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3511/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3511/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3511/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3511/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3511/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_843_reg_409932_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_842_reg_409922_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_844_reg_409942_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3536/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_863_reg_410077_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3536/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3536/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3536/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3536/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3536/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3536/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3536/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1026_reg_413381_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1025_reg_413371_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1027_reg_413391_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1050_reg_413718_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1049_reg_413708_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1051_reg_413728_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1107_reg_414717_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1106_reg_414707_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1108_reg_414727_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1131_reg_415446_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1130_reg_415436_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1132_reg_415456_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1170_reg_416138_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1169_reg_416128_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1171_reg_416148_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1155_reg_415636_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1154_reg_415626_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1156_reg_415646_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1194_reg_416475_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1193_reg_416465_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1195_reg_416485_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1179_reg_416365_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1178_reg_416355_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1180_reg_416375_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1199_reg_416510_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3872/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1185_reg_416405_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3872/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3872/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3872/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3872/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3872/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3872/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3872/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1191_reg_416445_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1190_reg_416435_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1192_reg_416455_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1175_reg_416320_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1161_reg_415872_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1167_reg_416108_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1166_reg_416098_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1168_reg_416118_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U3512/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U3512/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3512/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3512/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3512/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3512/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3512/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_840_reg_409902_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_841_reg_409912_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U3487/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U3487/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3487/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3487/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3487/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3487/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3487/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_816_reg_409173_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_817_reg_409183_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U3412/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U3412/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3412/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3412/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3412/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3412/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3412/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_744_reg_408064_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_745_reg_408074_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U3387/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U3387/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3387/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3387/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3387/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3387/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3387/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_720_reg_407335_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_721_reg_407345_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2985/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2985/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2985/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2985/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2985/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2985/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2985/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2976/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2976/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2976/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2976/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2976/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2976/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2976/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U2962/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U2962/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2962/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2962/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2962/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2962/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2962/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_312_reg_399793_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_313_reg_399803_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2978/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_327_reg_399903_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2978/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2978/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2978/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2978/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2978/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2978/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2978/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2977/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_326_reg_399893_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2977/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2977/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2977/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2977/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2977/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2977/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2977/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_303_reg_399566_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2952/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_302_reg_399556_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2952/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2952/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2952/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2952/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2952/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2952/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2952/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2943/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2943/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2943/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2943/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2943/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2943/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2943/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2937/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2937/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2937/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2937/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2937/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2937/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2937/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_288_reg_399064_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_289_reg_399074_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2928/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_279_reg_398984_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2928/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2928/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2928/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2928/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2928/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2928/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2928/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2927/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_278_reg_398974_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2927/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2927/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2927/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2927/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2927/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2927/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2927/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2929/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_280_reg_398994_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2929/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2929/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2929/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2929/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2929/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2929/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2929/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_255_reg_398647_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_254_reg_398637_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2904/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_256_reg_398657_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2904/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2904/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2904/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2904/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2904/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2904/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2904/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_231_reg_398065_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_230_reg_398055_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_232_reg_398075_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_207_reg_397728_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_206_reg_397718_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_208_reg_397738_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_849_reg_409972_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_825_reg_409439_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_66_reg_395001_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_65_reg_394991_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_67_reg_395011_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_90_reg_395338_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_89_reg_395328_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_91_reg_395348_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_114_reg_395920_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_113_reg_395910_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_115_reg_395930_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_138_reg_396257_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_137_reg_396247_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_139_reg_396267_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_167_reg_397021_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_153_reg_396573_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_191_reg_397211_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_177_reg_397106_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_258_reg_398677_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_257_reg_398667_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_259_reg_398687_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2931/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_282_reg_399014_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2931/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2931/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2931/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2931/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2931/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2931/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2931/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2930/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_281_reg_399004_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2930/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2930/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2930/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2930/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2930/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2930/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2930/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2932/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_283_reg_399024_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2932/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2932/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2932/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2932/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2932/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2932/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2932/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_354_reg_400515_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_353_reg_400505_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_355_reg_400525_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_378_reg_400852_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_377_reg_400842_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_379_reg_400862_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_402_reg_401434_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_401_reg_401424_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_403_reg_401444_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_426_reg_401771_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_425_reg_401761_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_427_reg_401781_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_450_reg_402353_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_449_reg_402343_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_451_reg_402363_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_474_reg_402690_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_473_reg_402680_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_475_reg_402700_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_498_reg_403272_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_497_reg_403262_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_499_reg_403282_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_522_reg_403609_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_521_reg_403599_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_523_reg_403619_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_546_reg_404191_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_545_reg_404181_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_547_reg_404201_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_570_reg_404528_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_569_reg_404518_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_571_reg_404538_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U3237/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U3237/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3237/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3237/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3237/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3237/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3237/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_576_reg_404578_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_577_reg_404588_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U3262/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U3262/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3262/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3262/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3262/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3262/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3262/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_600_reg_405307_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_601_reg_405317_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_690_reg_406948_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_689_reg_406938_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_691_reg_406958_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_714_reg_407285_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_713_reg_407275_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_715_reg_407295_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_786_reg_408786_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_785_reg_408776_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_787_reg_408796_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3461/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_791_reg_408968_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3461/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3461/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3461/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3461/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3461/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3461/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3461/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_777_reg_408520_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_810_reg_409123_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_809_reg_409113_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_811_reg_409133_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_815_reg_409158_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3472/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_801_reg_409053_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3472/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3472/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3472/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3472/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3472/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3472/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3472/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3559/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3559/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3559/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3559/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3559/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3559/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3559/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3560/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3560/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3560/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3560/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3560/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3560/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3560/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3556/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_882_reg_410624_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3556/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3556/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3556/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3556/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3556/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3556/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3556/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3555/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_881_reg_410614_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3555/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3555/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3555/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3555/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3555/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3555/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3555/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3557/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_883_reg_410634_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3557/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3557/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3557/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3557/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3557/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3557/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3557/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U3537/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U3537/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3537/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3537/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3537/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3537/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3537/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_864_reg_410092_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_865_reg_410102_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3561/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_887_reg_410806_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3561/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3561/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3561/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3561/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3561/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3561/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3561/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_873_reg_410358_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_906_reg_410961_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_905_reg_410951_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_907_reg_410971_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U3562/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U3562/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3562/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3562/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3562/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3562/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3562/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3563/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_888_reg_410821_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3563/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3563/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3563/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3563/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3563/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3563/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3563/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_889_reg_410831_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_911_reg_410996_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_897_reg_410891_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_930_reg_411543_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_929_reg_411533_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_931_reg_411553_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U3587/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U3587/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3587/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3587/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3587/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3587/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3587/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_912_reg_411011_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_913_reg_411021_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3611/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_935_reg_411725_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3611/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3611/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3611/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3611/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3611/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3611/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3611/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_921_reg_411277_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3634/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3634/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3634/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3634/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3634/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3634/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3634/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3635/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3635/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3635/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3635/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3635/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3635/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3635/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3625/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3625/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3625/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3625/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3625/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3625/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3625/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3624/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3624/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3624/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3624/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3624/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3624/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3624/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3631/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_954_reg_411880_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3631/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3631/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3631/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3631/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3631/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3631/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3631/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3630/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_953_reg_411870_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3630/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3630/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3630/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3630/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3630/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3630/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3630/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3632/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_955_reg_411890_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3632/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3632/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3632/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3632/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3632/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3632/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3632/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U3612/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U3612/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3612/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3612/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3612/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3612/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3612/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3613/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_936_reg_411740_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3613/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3613/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3613/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3613/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3613/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3613/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3613/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3614/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_937_reg_411750_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3614/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3614/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3614/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3614/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3614/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3614/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3614/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3623/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3623/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3623/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3623/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3623/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3623/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3623/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3621/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3621/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3621/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3621/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3621/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3621/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3621/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3620/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3620/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3620/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3620/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3620/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3620/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3620/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3636/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_959_reg_411915_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3636/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3636/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3636/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3636/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3636/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3636/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3636/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3622/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_945_reg_411810_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3622/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3622/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3622/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3622/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3622/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3622/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3622/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_978_reg_412462_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_977_reg_412452_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_979_reg_412472_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U3637/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U3637/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3637/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3637/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3637/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U3637/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U3637/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_960_reg_411930_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_961_reg_411940_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_983_reg_412644_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_969_reg_412196_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1002_reg_412799_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1001_reg_412789_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3682/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1003_reg_412809_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3682/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3682/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3682/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3682/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3682/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3682/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3682/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U3662/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U3662/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3662/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3662/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3662/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U3662/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U3662/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_984_reg_412659_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_985_reg_412669_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1007_reg_412834_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3672/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_993_reg_412729_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3672/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3672/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3672/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3672/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3672/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3672/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3672/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_999_reg_412769_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_998_reg_412759_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1000_reg_412779_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_987_reg_412689_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_986_reg_412679_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_988_reg_412699_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_975_reg_412432_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3652/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_974_reg_412422_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3652/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3652/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3652/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3652/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3652/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3652/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3652/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_976_reg_412442_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_963_reg_411960_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_962_reg_411950_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_964_reg_411970_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3628/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_951_reg_411850_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3628/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3628/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3628/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3628/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3628/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3628/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3628/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3627/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_950_reg_411840_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3627/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3627/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3627/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3627/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3627/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3627/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3627/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3629/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_952_reg_411860_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3629/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3629/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3629/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3629/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3629/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3629/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3629/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3603/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_927_reg_411513_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3603/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3603/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3603/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3603/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3603/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3603/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3603/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_926_reg_411503_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_928_reg_411523_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_903_reg_410931_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_902_reg_410921_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_904_reg_410941_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_891_reg_410851_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_890_reg_410841_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_892_reg_410861_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3553/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_879_reg_410594_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3553/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3553/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3553/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3553/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3553/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3553/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3553/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_878_reg_410584_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3554/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_880_reg_410604_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3554/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3554/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3554/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3554/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3554/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3554/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3554/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_867_reg_410122_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_866_reg_410112_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_868_reg_410132_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_795_reg_409013_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_794_reg_409003_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_796_reg_409023_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3441/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_771_reg_408284_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3441/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3441/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3441/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3441/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3441/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3441/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3441/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_770_reg_408274_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_772_reg_408294_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2916/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_267_reg_398904_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2916/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2916/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2916/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2916/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2916/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2916/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2916/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2915/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_266_reg_398894_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2915/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2915/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2915/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2915/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2915/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2915/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2915/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2917/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_268_reg_398914_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2917/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2917/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2917/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2917/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2917/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2917/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2917/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_243_reg_398175_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_242_reg_398165_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2892/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_244_reg_398185_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2892/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2892/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2892/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2892/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2892/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2892/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2892/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_219_reg_397985_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_218_reg_397975_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_220_reg_397995_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_195_reg_397256_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_194_reg_397246_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_196_reg_397266_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_171_reg_397066_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_170_reg_397056_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_172_reg_397076_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_147_reg_396337_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_146_reg_396327_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_148_reg_396347_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_123_reg_396147_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_122_reg_396137_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_124_reg_396157_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_99_reg_395418_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_98_reg_395408_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_100_reg_395428_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3618/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3618/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3618/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3618/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3618/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3618/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3618/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3558/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3558/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3558/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3558/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3558/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3558/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3558/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O353[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O353[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O356[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O356[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O359[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O359[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O362[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O362[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O365[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O365[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O368[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O368[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O371[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O371[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O374[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O374[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O377[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O377[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O380[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O380[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O383[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O383[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O386[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O386[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O389[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O389[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O392[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O392[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O395[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O395[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O398[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O398[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O401[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O401[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O404[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O404[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O407[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O407[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O410[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O410[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O413[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O413[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O416[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O416[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O419[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O419[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O422[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O422[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O425[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O425[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O428[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O428[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O431[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O431[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O434[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O434[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O437[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O437[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O440[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O440[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O443[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O443[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O446[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O446[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O449[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O449[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O452[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O452[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O455[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O455[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O458[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O458[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O461[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O461[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O464[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O464[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O467[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O467[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O470[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O470[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O473[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O473[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O476[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O476[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O479[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O479[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O482[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O482[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O485[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O485[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O488[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O488[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O491[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O491[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O494[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O494[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O497[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O497[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_9343_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_9343_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_9313_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_9313_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_9283_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_9243_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_9253_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i_i139_i_i_1_reg_9223_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_9233_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_9293_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_9263_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_9273_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_9323_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_9323_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_9333_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_9333_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_9363_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_9363_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_9373_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_9373_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_9343_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i_i_i140_i_1_reg_9303_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_9313_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_9283_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_9283_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_9243_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_9243_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_9253_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_9253_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_9233_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_9233_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_9293_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_9293_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_9263_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_9263_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_9273_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_9273_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_9323_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_9333_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_9363_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_9373_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i_i_i140_i_1_reg_9303_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_9313_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_9283_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_9283_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_9243_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_9253_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i_i139_i_i_1_reg_9223_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_9233_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_9293_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_9293_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_9273_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_9273_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_9323_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_9333_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_9363_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_9363_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_9373_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_9373_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_9343_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_reg_9348_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i_i_i140_i_1_reg_9303_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_reg_9348_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_9313_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_reg_9348_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_9253_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_9253_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i_i139_i_i_1_reg_9223_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_reg_9348_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_9233_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_reg_9348_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_9293_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_9293_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_9263_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_reg_9348_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_9273_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_reg_9348_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_9333_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_9333_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_9373_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_9373_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_9343_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_reg_9348_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i_i_i140_i_1_reg_9303_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_reg_9348_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_9283_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_reg_9348_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_9243_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_reg_9348_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i_i139_i_i_1_reg_9223_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_reg_9348_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_9263_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_reg_9348_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_9323_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_reg_9348_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_9363_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_reg_9348_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\agg_tmp_i_i_i139_i_i_reg_9218_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\agg_tmp_i_i_i_i_i_reg_9158_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\reg_2858_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\agg_tmp_i_i_reg_9378_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_25_fu_1398_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_24_fu_1394_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_23_fu_1390_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_22_fu_1386_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_21_fu_1382_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_20_fu_1378_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_19_fu_1374_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_18_fu_1370_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_17_fu_1366_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_16_fu_1362_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_15_fu_1358_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_14_fu_1354_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_13_fu_1350_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_12_fu_1346_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_11_fu_1342_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_10_fu_1338_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_9_fu_1334_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_8_fu_1330_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_7_fu_1326_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_6_fu_1322_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_5_fu_1318_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_4_fu_1314_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_3_fu_1310_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_2_fu_1306_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_1_fu_1302_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Block_entry28_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Block_entry28_proc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_24_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_23_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_22_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_21_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_20_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_19_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_18_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_17_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_16_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_15_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_14_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_13_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_12_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_11_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_10_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_9_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_8_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_7_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_6_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_5_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_4_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_3_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_2_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_1_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_24_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_23_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_22_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_21_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_20_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_19_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_18_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_17_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_16_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_15_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_14_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_13_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_12_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_11_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_10_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_9_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_8_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_7_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_6_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_5_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_4_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_3_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_2_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_1_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:19 ; elapsed = 00:06:59 . Memory (MB): peak = 5278.719 ; gain = 2822.172 ; free physical = 431191 ; free virtual = 830579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                      | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
+---------------------------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:11:16 ; elapsed = 00:11:57 . Memory (MB): peak = 5415.781 ; gain = 2959.234 ; free physical = 430596 ; free virtual = 830384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:59 ; elapsed = 00:12:51 . Memory (MB): peak = 5427.707 ; gain = 2971.160 ; free physical = 427511 ; free virtual = 827416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:13:04 ; elapsed = 00:13:57 . Memory (MB): peak = 5688.527 ; gain = 3231.980 ; free physical = 426939 ; free virtual = 827128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:13:06 ; elapsed = 00:14:00 . Memory (MB): peak = 5688.527 ; gain = 3231.980 ; free physical = 426937 ; free virtual = 827127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:15:06 ; elapsed = 00:16:00 . Memory (MB): peak = 5688.527 ; gain = 3231.980 ; free physical = 426920 ; free virtual = 827109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:15:49 ; elapsed = 00:16:44 . Memory (MB): peak = 5688.527 ; gain = 3231.980 ; free physical = 426937 ; free virtual = 827126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:15:57 ; elapsed = 00:16:52 . Memory (MB): peak = 5688.527 ; gain = 3231.980 ; free physical = 426966 ; free virtual = 827155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:16:09 ; elapsed = 00:17:04 . Memory (MB): peak = 5688.527 ; gain = 3231.980 ; free physical = 426987 ; free virtual = 827176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                    | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB10 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB1  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB7  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB0  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB4  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB3  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB8  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB9  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB6  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB2  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s__GB5  | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+-------+
|      |Cell            |Count  |
+------+----------------+-------+
|1     |BUFG            |      1|
|2     |CARRY8          |  26900|
|3     |DSP48E2         |   1110|
|4     |DSP_ALU         |    165|
|5     |DSP_A_B_DATA    |    165|
|6     |DSP_C_DATA      |    165|
|7     |DSP_MULTIPLIER  |    165|
|8     |DSP_M_DATA      |    165|
|9     |DSP_OUTPUT      |    165|
|10    |DSP_PREADD      |    165|
|11    |DSP_PREADD_DATA |    165|
|12    |LUT1            |   5705|
|13    |LUT2            |  83029|
|14    |LUT3            |  45881|
|15    |LUT4            |  84123|
|16    |LUT5            |  18909|
|17    |LUT6            | 192670|
|18    |MUXF7           |     14|
|19    |FDRE            |  24039|
|20    |FDSE            |    913|
|21    |IBUF            |   1004|
|22    |OBUF            |    553|
+------+----------------+-------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                                                                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                                                                                                                          | 486171|
|2     |  Block_entry28_proc_U0                                              |hls_dummy_Block_entry28_proc                                                                                                                                              |    500|
|3     |  sparse_arr_feat_conv1_out_10_U                                     |hls_dummy_fifo_w10_d2_S                                                                                                                                                   |   3267|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5436                                                                                                                                     |   3258|
|5     |  sparse_arr_feat_conv1_out_11_U                                     |hls_dummy_fifo_w10_d2_S_0                                                                                                                                                 |     92|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5435                                                                                                                                     |     79|
|7     |  sparse_arr_feat_conv1_out_12_U                                     |hls_dummy_fifo_w10_d2_S_1                                                                                                                                                 |   2962|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5434                                                                                                                                     |   2953|
|9     |  sparse_arr_feat_conv1_out_13_U                                     |hls_dummy_fifo_w10_d2_S_2                                                                                                                                                 |     88|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5433                                                                                                                                     |     79|
|11    |  sparse_arr_feat_conv1_out_14_U                                     |hls_dummy_fifo_w10_d2_S_3                                                                                                                                                 |   2607|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5432                                                                                                                                     |   2598|
|13    |  sparse_arr_feat_conv1_out_15_U                                     |hls_dummy_fifo_w10_d2_S_4                                                                                                                                                 |     89|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5431                                                                                                                                     |     79|
|15    |  sparse_arr_feat_conv1_out_16_U                                     |hls_dummy_fifo_w10_d2_S_5                                                                                                                                                 |   2832|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5430                                                                                                                                     |   2819|
|17    |  sparse_arr_feat_conv1_out_17_U                                     |hls_dummy_fifo_w10_d2_S_6                                                                                                                                                 |     88|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5429                                                                                                                                     |     79|
|19    |  sparse_arr_feat_conv1_out_18_U                                     |hls_dummy_fifo_w10_d2_S_7                                                                                                                                                 |   3243|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5428                                                                                                                                     |   3234|
|21    |  sparse_arr_feat_conv1_out_19_U                                     |hls_dummy_fifo_w10_d2_S_8                                                                                                                                                 |     90|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5427                                                                                                                                     |     79|
|23    |  sparse_arr_feat_conv1_out_1_U                                      |hls_dummy_fifo_w10_d2_S_9                                                                                                                                                 |     87|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5426                                                                                                                                     |     78|
|25    |  sparse_arr_feat_conv1_out_20_U                                     |hls_dummy_fifo_w10_d2_S_10                                                                                                                                                |   3440|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5425                                                                                                                                     |   3430|
|27    |  sparse_arr_feat_conv1_out_21_U                                     |hls_dummy_fifo_w10_d2_S_11                                                                                                                                                |     88|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5424                                                                                                                                     |     79|
|29    |  sparse_arr_feat_conv1_out_22_U                                     |hls_dummy_fifo_w10_d2_S_12                                                                                                                                                |   2581|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5423                                                                                                                                     |   2571|
|31    |  sparse_arr_feat_conv1_out_23_U                                     |hls_dummy_fifo_w10_d2_S_13                                                                                                                                                |     89|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5422                                                                                                                                     |     79|
|33    |  sparse_arr_feat_conv1_out_24_U                                     |hls_dummy_fifo_w10_d2_S_14                                                                                                                                                |   2624|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5421                                                                                                                                     |   2615|
|35    |  sparse_arr_feat_conv1_out_25_U                                     |hls_dummy_fifo_w10_d2_S_15                                                                                                                                                |     88|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5420                                                                                                                                     |     79|
|37    |  sparse_arr_feat_conv1_out_26_U                                     |hls_dummy_fifo_w10_d2_S_16                                                                                                                                                |   2908|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5419                                                                                                                                     |   2898|
|39    |  sparse_arr_feat_conv1_out_27_U                                     |hls_dummy_fifo_w10_d2_S_17                                                                                                                                                |     90|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5418                                                                                                                                     |     79|
|41    |  sparse_arr_feat_conv1_out_28_U                                     |hls_dummy_fifo_w10_d2_S_18                                                                                                                                                |   3111|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5417                                                                                                                                     |   3102|
|43    |  sparse_arr_feat_conv1_out_29_U                                     |hls_dummy_fifo_w10_d2_S_19                                                                                                                                                |     88|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5416                                                                                                                                     |     79|
|45    |  sparse_arr_feat_conv1_out_2_U                                      |hls_dummy_fifo_w10_d2_S_20                                                                                                                                                |   3303|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5415                                                                                                                                     |   3294|
|47    |  sparse_arr_feat_conv1_out_30_U                                     |hls_dummy_fifo_w10_d2_S_21                                                                                                                                                |   3361|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5414                                                                                                                                     |   3350|
|49    |  sparse_arr_feat_conv1_out_31_U                                     |hls_dummy_fifo_w10_d2_S_22                                                                                                                                                |     88|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5413                                                                                                                                     |     79|
|51    |  sparse_arr_feat_conv1_out_32_U                                     |hls_dummy_fifo_w10_d2_S_23                                                                                                                                                |   3396|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5412                                                                                                                                     |   3386|
|53    |  sparse_arr_feat_conv1_out_33_U                                     |hls_dummy_fifo_w10_d2_S_24                                                                                                                                                |     89|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5411                                                                                                                                     |     79|
|55    |  sparse_arr_feat_conv1_out_34_U                                     |hls_dummy_fifo_w10_d2_S_25                                                                                                                                                |   2935|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5410                                                                                                                                     |   2926|
|57    |  sparse_arr_feat_conv1_out_35_U                                     |hls_dummy_fifo_w10_d2_S_26                                                                                                                                                |     90|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5409                                                                                                                                     |     79|
|59    |  sparse_arr_feat_conv1_out_36_U                                     |hls_dummy_fifo_w10_d2_S_27                                                                                                                                                |   3242|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5408                                                                                                                                     |   3233|
|61    |  sparse_arr_feat_conv1_out_37_U                                     |hls_dummy_fifo_w10_d2_S_28                                                                                                                                                |     89|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5407                                                                                                                                     |     79|
|63    |  sparse_arr_feat_conv1_out_38_U                                     |hls_dummy_fifo_w10_d2_S_29                                                                                                                                                |   3189|
|64    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5406                                                                                                                                     |   3179|
|65    |  sparse_arr_feat_conv1_out_39_U                                     |hls_dummy_fifo_w10_d2_S_30                                                                                                                                                |     88|
|66    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5405                                                                                                                                     |     79|
|67    |  sparse_arr_feat_conv1_out_3_U                                      |hls_dummy_fifo_w10_d2_S_31                                                                                                                                                |     90|
|68    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5404                                                                                                                                     |     79|
|69    |  sparse_arr_feat_conv1_out_40_U                                     |hls_dummy_fifo_w10_d2_S_32                                                                                                                                                |   3123|
|70    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5403                                                                                                                                     |   3113|
|71    |  sparse_arr_feat_conv1_out_41_U                                     |hls_dummy_fifo_w10_d2_S_33                                                                                                                                                |     88|
|72    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5402                                                                                                                                     |     79|
|73    |  sparse_arr_feat_conv1_out_42_U                                     |hls_dummy_fifo_w10_d2_S_34                                                                                                                                                |   3097|
|74    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5401                                                                                                                                     |   3088|
|75    |  sparse_arr_feat_conv1_out_43_U                                     |hls_dummy_fifo_w10_d2_S_35                                                                                                                                                |     90|
|76    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5400                                                                                                                                     |     79|
|77    |  sparse_arr_feat_conv1_out_44_U                                     |hls_dummy_fifo_w10_d2_S_36                                                                                                                                                |   2662|
|78    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5399                                                                                                                                     |   2652|
|79    |  sparse_arr_feat_conv1_out_45_U                                     |hls_dummy_fifo_w10_d2_S_37                                                                                                                                                |     90|
|80    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5398                                                                                                                                     |     79|
|81    |  sparse_arr_feat_conv1_out_46_U                                     |hls_dummy_fifo_w10_d2_S_38                                                                                                                                                |   3070|
|82    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5397                                                                                                                                     |   3061|
|83    |  sparse_arr_feat_conv1_out_47_U                                     |hls_dummy_fifo_w10_d2_S_39                                                                                                                                                |     88|
|84    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5396                                                                                                                                     |     79|
|85    |  sparse_arr_feat_conv1_out_48_U                                     |hls_dummy_fifo_w10_d2_S_40                                                                                                                                                |   3323|
|86    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5395                                                                                                                                     |   3312|
|87    |  sparse_arr_feat_conv1_out_49_U                                     |hls_dummy_fifo_w10_d2_S_41                                                                                                                                                |     88|
|88    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5394                                                                                                                                     |     79|
|89    |  sparse_arr_feat_conv1_out_4_U                                      |hls_dummy_fifo_w10_d2_S_42                                                                                                                                                |   3386|
|90    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5393                                                                                                                                     |   3376|
|91    |  sparse_arr_feat_conv1_out_5_U                                      |hls_dummy_fifo_w10_d2_S_43                                                                                                                                                |     88|
|92    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5392                                                                                                                                     |     79|
|93    |  sparse_arr_feat_conv1_out_6_U                                      |hls_dummy_fifo_w10_d2_S_44                                                                                                                                                |   3428|
|94    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5391                                                                                                                                     |   3419|
|95    |  sparse_arr_feat_conv1_out_7_U                                      |hls_dummy_fifo_w10_d2_S_45                                                                                                                                                |     90|
|96    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5390                                                                                                                                     |     79|
|97    |  sparse_arr_feat_conv1_out_8_U                                      |hls_dummy_fifo_w10_d2_S_46                                                                                                                                                |   3291|
|98    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5389                                                                                                                                     |   3282|
|99    |  sparse_arr_feat_conv1_out_9_U                                      |hls_dummy_fifo_w10_d2_S_47                                                                                                                                                |     89|
|100   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5388                                                                                                                                     |     79|
|101   |  sparse_arr_feat_conv1_out_U                                        |hls_dummy_fifo_w10_d2_S_48                                                                                                                                                |   3359|
|102   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5387                                                                                                                                     |   3349|
|103   |  sparse_arr_feat_conv2_out_10_U                                     |hls_dummy_fifo_w10_d2_S_49                                                                                                                                                |     50|
|104   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5386                                                                                                                                     |     41|
|105   |  sparse_arr_feat_conv2_out_11_U                                     |hls_dummy_fifo_w10_d2_S_50                                                                                                                                                |     51|
|106   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5385                                                                                                                                     |     41|
|107   |  sparse_arr_feat_conv2_out_12_U                                     |hls_dummy_fifo_w10_d2_S_51                                                                                                                                                |     50|
|108   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5384                                                                                                                                     |     41|
|109   |  sparse_arr_feat_conv2_out_13_U                                     |hls_dummy_fifo_w10_d2_S_52                                                                                                                                                |     50|
|110   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5383                                                                                                                                     |     41|
|111   |  sparse_arr_feat_conv2_out_14_U                                     |hls_dummy_fifo_w10_d2_S_53                                                                                                                                                |     51|
|112   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5382                                                                                                                                     |     41|
|113   |  sparse_arr_feat_conv2_out_15_U                                     |hls_dummy_fifo_w10_d2_S_54                                                                                                                                                |     51|
|114   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5381                                                                                                                                     |     41|
|115   |  sparse_arr_feat_conv2_out_16_U                                     |hls_dummy_fifo_w10_d2_S_55                                                                                                                                                |     54|
|116   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5380                                                                                                                                     |     41|
|117   |  sparse_arr_feat_conv2_out_17_U                                     |hls_dummy_fifo_w10_d2_S_56                                                                                                                                                |     51|
|118   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5379                                                                                                                                     |     41|
|119   |  sparse_arr_feat_conv2_out_18_U                                     |hls_dummy_fifo_w10_d2_S_57                                                                                                                                                |     50|
|120   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5378                                                                                                                                     |     41|
|121   |  sparse_arr_feat_conv2_out_19_U                                     |hls_dummy_fifo_w10_d2_S_58                                                                                                                                                |     51|
|122   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5377                                                                                                                                     |     41|
|123   |  sparse_arr_feat_conv2_out_1_U                                      |hls_dummy_fifo_w10_d2_S_59                                                                                                                                                |     51|
|124   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5376                                                                                                                                     |     41|
|125   |  sparse_arr_feat_conv2_out_20_U                                     |hls_dummy_fifo_w10_d2_S_60                                                                                                                                                |     51|
|126   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5375                                                                                                                                     |     41|
|127   |  sparse_arr_feat_conv2_out_21_U                                     |hls_dummy_fifo_w10_d2_S_61                                                                                                                                                |     50|
|128   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5374                                                                                                                                     |     41|
|129   |  sparse_arr_feat_conv2_out_22_U                                     |hls_dummy_fifo_w10_d2_S_62                                                                                                                                                |     51|
|130   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5373                                                                                                                                     |     41|
|131   |  sparse_arr_feat_conv2_out_23_U                                     |hls_dummy_fifo_w10_d2_S_63                                                                                                                                                |     51|
|132   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5372                                                                                                                                     |     41|
|133   |  sparse_arr_feat_conv2_out_24_U                                     |hls_dummy_fifo_w10_d2_S_64                                                                                                                                                |     50|
|134   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5371                                                                                                                                     |     41|
|135   |  sparse_arr_feat_conv2_out_25_U                                     |hls_dummy_fifo_w10_d2_S_65                                                                                                                                                |     52|
|136   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5370                                                                                                                                     |     41|
|137   |  sparse_arr_feat_conv2_out_26_U                                     |hls_dummy_fifo_w10_d2_S_66                                                                                                                                                |     51|
|138   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5369                                                                                                                                     |     41|
|139   |  sparse_arr_feat_conv2_out_27_U                                     |hls_dummy_fifo_w10_d2_S_67                                                                                                                                                |     50|
|140   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5368                                                                                                                                     |     41|
|141   |  sparse_arr_feat_conv2_out_28_U                                     |hls_dummy_fifo_w10_d2_S_68                                                                                                                                                |     50|
|142   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5367                                                                                                                                     |     41|
|143   |  sparse_arr_feat_conv2_out_29_U                                     |hls_dummy_fifo_w10_d2_S_69                                                                                                                                                |     50|
|144   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5366                                                                                                                                     |     41|
|145   |  sparse_arr_feat_conv2_out_2_U                                      |hls_dummy_fifo_w10_d2_S_70                                                                                                                                                |     50|
|146   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5365                                                                                                                                     |     41|
|147   |  sparse_arr_feat_conv2_out_30_U                                     |hls_dummy_fifo_w10_d2_S_71                                                                                                                                                |     53|
|148   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5364                                                                                                                                     |     41|
|149   |  sparse_arr_feat_conv2_out_31_U                                     |hls_dummy_fifo_w10_d2_S_72                                                                                                                                                |     50|
|150   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5363                                                                                                                                     |     41|
|151   |  sparse_arr_feat_conv2_out_32_U                                     |hls_dummy_fifo_w10_d2_S_73                                                                                                                                                |     50|
|152   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5362                                                                                                                                     |     41|
|153   |  sparse_arr_feat_conv2_out_33_U                                     |hls_dummy_fifo_w10_d2_S_74                                                                                                                                                |     52|
|154   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5361                                                                                                                                     |     41|
|155   |  sparse_arr_feat_conv2_out_34_U                                     |hls_dummy_fifo_w10_d2_S_75                                                                                                                                                |     50|
|156   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5360                                                                                                                                     |     41|
|157   |  sparse_arr_feat_conv2_out_35_U                                     |hls_dummy_fifo_w10_d2_S_76                                                                                                                                                |     51|
|158   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5359                                                                                                                                     |     41|
|159   |  sparse_arr_feat_conv2_out_36_U                                     |hls_dummy_fifo_w10_d2_S_77                                                                                                                                                |     50|
|160   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5358                                                                                                                                     |     41|
|161   |  sparse_arr_feat_conv2_out_37_U                                     |hls_dummy_fifo_w10_d2_S_78                                                                                                                                                |     51|
|162   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5357                                                                                                                                     |     41|
|163   |  sparse_arr_feat_conv2_out_38_U                                     |hls_dummy_fifo_w10_d2_S_79                                                                                                                                                |     51|
|164   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5356                                                                                                                                     |     41|
|165   |  sparse_arr_feat_conv2_out_39_U                                     |hls_dummy_fifo_w10_d2_S_80                                                                                                                                                |     50|
|166   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5355                                                                                                                                     |     41|
|167   |  sparse_arr_feat_conv2_out_3_U                                      |hls_dummy_fifo_w10_d2_S_81                                                                                                                                                |     51|
|168   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5354                                                                                                                                     |     41|
|169   |  sparse_arr_feat_conv2_out_40_U                                     |hls_dummy_fifo_w10_d2_S_82                                                                                                                                                |     51|
|170   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5353                                                                                                                                     |     41|
|171   |  sparse_arr_feat_conv2_out_41_U                                     |hls_dummy_fifo_w10_d2_S_83                                                                                                                                                |     52|
|172   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5352                                                                                                                                     |     41|
|173   |  sparse_arr_feat_conv2_out_42_U                                     |hls_dummy_fifo_w10_d2_S_84                                                                                                                                                |     50|
|174   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5351                                                                                                                                     |     41|
|175   |  sparse_arr_feat_conv2_out_43_U                                     |hls_dummy_fifo_w10_d2_S_85                                                                                                                                                |     50|
|176   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5350                                                                                                                                     |     41|
|177   |  sparse_arr_feat_conv2_out_44_U                                     |hls_dummy_fifo_w10_d2_S_86                                                                                                                                                |     51|
|178   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5349                                                                                                                                     |     41|
|179   |  sparse_arr_feat_conv2_out_45_U                                     |hls_dummy_fifo_w10_d2_S_87                                                                                                                                                |     52|
|180   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5348                                                                                                                                     |     41|
|181   |  sparse_arr_feat_conv2_out_46_U                                     |hls_dummy_fifo_w10_d2_S_88                                                                                                                                                |     51|
|182   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5347                                                                                                                                     |     41|
|183   |  sparse_arr_feat_conv2_out_47_U                                     |hls_dummy_fifo_w10_d2_S_89                                                                                                                                                |     50|
|184   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5346                                                                                                                                     |     41|
|185   |  sparse_arr_feat_conv2_out_48_U                                     |hls_dummy_fifo_w10_d2_S_90                                                                                                                                                |     51|
|186   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5345                                                                                                                                     |     41|
|187   |  sparse_arr_feat_conv2_out_49_U                                     |hls_dummy_fifo_w10_d2_S_91                                                                                                                                                |     50|
|188   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5344                                                                                                                                     |     41|
|189   |  sparse_arr_feat_conv2_out_4_U                                      |hls_dummy_fifo_w10_d2_S_92                                                                                                                                                |     51|
|190   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5343                                                                                                                                     |     41|
|191   |  sparse_arr_feat_conv2_out_5_U                                      |hls_dummy_fifo_w10_d2_S_93                                                                                                                                                |     50|
|192   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5342                                                                                                                                     |     41|
|193   |  sparse_arr_feat_conv2_out_6_U                                      |hls_dummy_fifo_w10_d2_S_94                                                                                                                                                |     50|
|194   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5341                                                                                                                                     |     41|
|195   |  sparse_arr_feat_conv2_out_7_U                                      |hls_dummy_fifo_w10_d2_S_95                                                                                                                                                |     52|
|196   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5340                                                                                                                                     |     41|
|197   |  sparse_arr_feat_conv2_out_8_U                                      |hls_dummy_fifo_w10_d2_S_96                                                                                                                                                |     50|
|198   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5339                                                                                                                                     |     41|
|199   |  sparse_arr_feat_conv2_out_9_U                                      |hls_dummy_fifo_w10_d2_S_97                                                                                                                                                |     54|
|200   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5338                                                                                                                                     |     41|
|201   |  sparse_arr_feat_conv2_out_U                                        |hls_dummy_fifo_w10_d2_S_98                                                                                                                                                |     50|
|202   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5337                                                                                                                                     |     41|
|203   |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w10_d2_S_99                                                                                                                                                |   3196|
|204   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5336                                                                                                                                     |   3185|
|205   |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w10_d2_S_100                                                                                                                                               |   3171|
|206   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5335                                                                                                                                     |   3161|
|207   |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w10_d2_S_101                                                                                                                                               |   2914|
|208   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5334                                                                                                                                     |   2905|
|209   |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w10_d2_S_102                                                                                                                                               |   2694|
|210   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5333                                                                                                                                     |   2684|
|211   |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w10_d2_S_103                                                                                                                                               |   2721|
|212   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5332                                                                                                                                     |   2711|
|213   |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w10_d2_S_104                                                                                                                                               |   3176|
|214   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5331                                                                                                                                     |   3167|
|215   |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w10_d2_S_105                                                                                                                                               |   3176|
|216   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5330                                                                                                                                     |   3167|
|217   |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w10_d2_S_106                                                                                                                                               |   3204|
|218   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5329                                                                                                                                     |   3194|
|219   |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w10_d2_S_107                                                                                                                                               |   3047|
|220   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5328                                                                                                                                     |   3038|
|221   |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w10_d2_S_108                                                                                                                                               |   3041|
|222   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5327                                                                                                                                     |   3032|
|223   |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_109                                                                                                                                               |   2962|
|224   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5326                                                                                                                                     |   2953|
|225   |  sparse_arr_feat_reduce_out_20_U                                    |hls_dummy_fifo_w10_d2_S_110                                                                                                                                               |   3093|
|226   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5325                                                                                                                                     |   3084|
|227   |  sparse_arr_feat_reduce_out_21_U                                    |hls_dummy_fifo_w10_d2_S_111                                                                                                                                               |   2682|
|228   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5324                                                                                                                                     |   2673|
|229   |  sparse_arr_feat_reduce_out_22_U                                    |hls_dummy_fifo_w10_d2_S_112                                                                                                                                               |   3085|
|230   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5323                                                                                                                                     |   3073|
|231   |  sparse_arr_feat_reduce_out_23_U                                    |hls_dummy_fifo_w10_d2_S_113                                                                                                                                               |   2717|
|232   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5322                                                                                                                                     |   2708|
|233   |  sparse_arr_feat_reduce_out_24_U                                    |hls_dummy_fifo_w10_d2_S_114                                                                                                                                               |   3269|
|234   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5321                                                                                                                                     |   3258|
|235   |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_115                                                                                                                                               |   3057|
|236   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5320                                                                                                                                     |   3048|
|237   |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_116                                                                                                                                               |   2992|
|238   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5319                                                                                                                                     |   2983|
|239   |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_117                                                                                                                                               |   3028|
|240   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5318                                                                                                                                     |   3019|
|241   |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_118                                                                                                                                               |   3185|
|242   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5317                                                                                                                                     |   3176|
|243   |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_119                                                                                                                                               |   2848|
|244   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5316                                                                                                                                     |   2836|
|245   |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_120                                                                                                                                               |   2746|
|246   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5315                                                                                                                                     |   2737|
|247   |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_121                                                                                                                                               |   3059|
|248   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5314                                                                                                                                     |   3050|
|249   |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_122                                                                                                                                               |   3192|
|250   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_5313                                                                                                                                     |   3182|
|251   |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_123                                                                                                                                               |   2994|
|252   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                                                                                                                          |   2985|
|253   |  sparse_arr_hash_reduce_out_10_c22_channel_U                        |hls_dummy_fifo_w4_d2_S                                                                                                                                                    |    252|
|254   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5312                                                                                                                                      |    243|
|255   |  sparse_arr_hash_reduce_out_10_c_U                                  |hls_dummy_fifo_w4_d2_S_124                                                                                                                                                |    161|
|256   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5311                                                                                                                                      |    152|
|257   |  sparse_arr_hash_reduce_out_11_c23_channel_U                        |hls_dummy_fifo_w4_d2_S_125                                                                                                                                                |    243|
|258   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5310                                                                                                                                      |    234|
|259   |  sparse_arr_hash_reduce_out_11_c_U                                  |hls_dummy_fifo_w4_d2_S_126                                                                                                                                                |    151|
|260   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5309                                                                                                                                      |    142|
|261   |  sparse_arr_hash_reduce_out_12_c24_channel_U                        |hls_dummy_fifo_w4_d2_S_127                                                                                                                                                |    198|
|262   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5308                                                                                                                                      |    189|
|263   |  sparse_arr_hash_reduce_out_12_c_U                                  |hls_dummy_fifo_w4_d2_S_128                                                                                                                                                |    156|
|264   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5307                                                                                                                                      |    147|
|265   |  sparse_arr_hash_reduce_out_13_c25_channel_U                        |hls_dummy_fifo_w4_d2_S_129                                                                                                                                                |    193|
|266   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5306                                                                                                                                      |    182|
|267   |  sparse_arr_hash_reduce_out_13_c_U                                  |hls_dummy_fifo_w4_d2_S_130                                                                                                                                                |    152|
|268   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5305                                                                                                                                      |    142|
|269   |  sparse_arr_hash_reduce_out_14_c26_channel_U                        |hls_dummy_fifo_w4_d2_S_131                                                                                                                                                |    275|
|270   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5304                                                                                                                                      |    266|
|271   |  sparse_arr_hash_reduce_out_14_c_U                                  |hls_dummy_fifo_w4_d2_S_132                                                                                                                                                |    164|
|272   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5303                                                                                                                                      |    155|
|273   |  sparse_arr_hash_reduce_out_15_c27_channel_U                        |hls_dummy_fifo_w4_d2_S_133                                                                                                                                                |    265|
|274   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5302                                                                                                                                      |    256|
|275   |  sparse_arr_hash_reduce_out_15_c_U                                  |hls_dummy_fifo_w4_d2_S_134                                                                                                                                                |    177|
|276   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5301                                                                                                                                      |    167|
|277   |  sparse_arr_hash_reduce_out_16_c28_channel_U                        |hls_dummy_fifo_w4_d2_S_135                                                                                                                                                |    225|
|278   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5300                                                                                                                                      |    216|
|279   |  sparse_arr_hash_reduce_out_16_c_U                                  |hls_dummy_fifo_w4_d2_S_136                                                                                                                                                |    168|
|280   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5299                                                                                                                                      |    159|
|281   |  sparse_arr_hash_reduce_out_17_c29_channel_U                        |hls_dummy_fifo_w4_d2_S_137                                                                                                                                                |    266|
|282   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5298                                                                                                                                      |    257|
|283   |  sparse_arr_hash_reduce_out_17_c_U                                  |hls_dummy_fifo_w4_d2_S_138                                                                                                                                                |    159|
|284   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5297                                                                                                                                      |    150|
|285   |  sparse_arr_hash_reduce_out_18_c30_channel_U                        |hls_dummy_fifo_w4_d2_S_139                                                                                                                                                |    278|
|286   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5296                                                                                                                                      |    268|
|287   |  sparse_arr_hash_reduce_out_18_c_U                                  |hls_dummy_fifo_w4_d2_S_140                                                                                                                                                |    147|
|288   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5295                                                                                                                                      |    138|
|289   |  sparse_arr_hash_reduce_out_19_c31_channel_U                        |hls_dummy_fifo_w4_d2_S_141                                                                                                                                                |    348|
|290   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5294                                                                                                                                      |    339|
|291   |  sparse_arr_hash_reduce_out_19_c_U                                  |hls_dummy_fifo_w4_d2_S_142                                                                                                                                                |    157|
|292   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5293                                                                                                                                      |    148|
|293   |  sparse_arr_hash_reduce_out_1_c13_channel_U                         |hls_dummy_fifo_w4_d2_S_143                                                                                                                                                |    216|
|294   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5292                                                                                                                                      |    207|
|295   |  sparse_arr_hash_reduce_out_1_c_U                                   |hls_dummy_fifo_w4_d2_S_144                                                                                                                                                |    152|
|296   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5291                                                                                                                                      |    143|
|297   |  sparse_arr_hash_reduce_out_20_c32_channel_U                        |hls_dummy_fifo_w4_d2_S_145                                                                                                                                                |    243|
|298   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5290                                                                                                                                      |    234|
|299   |  sparse_arr_hash_reduce_out_20_c_U                                  |hls_dummy_fifo_w4_d2_S_146                                                                                                                                                |    144|
|300   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5289                                                                                                                                      |    135|
|301   |  sparse_arr_hash_reduce_out_21_c33_channel_U                        |hls_dummy_fifo_w4_d2_S_147                                                                                                                                                |    301|
|302   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5288                                                                                                                                      |    291|
|303   |  sparse_arr_hash_reduce_out_21_c_U                                  |hls_dummy_fifo_w4_d2_S_148                                                                                                                                                |    149|
|304   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5287                                                                                                                                      |    140|
|305   |  sparse_arr_hash_reduce_out_22_c34_channel_U                        |hls_dummy_fifo_w4_d2_S_149                                                                                                                                                |    186|
|306   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5286                                                                                                                                      |    177|
|307   |  sparse_arr_hash_reduce_out_22_c_U                                  |hls_dummy_fifo_w4_d2_S_150                                                                                                                                                |    170|
|308   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5285                                                                                                                                      |    161|
|309   |  sparse_arr_hash_reduce_out_23_c35_channel_U                        |hls_dummy_fifo_w4_d2_S_151                                                                                                                                                |    181|
|310   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5284                                                                                                                                      |    172|
|311   |  sparse_arr_hash_reduce_out_23_c_U                                  |hls_dummy_fifo_w4_d2_S_152                                                                                                                                                |    180|
|312   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5283                                                                                                                                      |    171|
|313   |  sparse_arr_hash_reduce_out_24_c36_channel_U                        |hls_dummy_fifo_w4_d2_S_153                                                                                                                                                |    126|
|314   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5282                                                                                                                                      |    117|
|315   |  sparse_arr_hash_reduce_out_24_c_U                                  |hls_dummy_fifo_w4_d2_S_154                                                                                                                                                |    177|
|316   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5281                                                                                                                                      |    168|
|317   |  sparse_arr_hash_reduce_out_25_c37_channel_U                        |hls_dummy_fifo_w4_d2_S_155                                                                                                                                                |    138|
|318   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5280                                                                                                                                      |    129|
|319   |  sparse_arr_hash_reduce_out_25_c_U                                  |hls_dummy_fifo_w4_d2_S_156                                                                                                                                                |    169|
|320   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5279                                                                                                                                      |    160|
|321   |  sparse_arr_hash_reduce_out_26_c38_channel_U                        |hls_dummy_fifo_w4_d2_S_157                                                                                                                                                |    230|
|322   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5278                                                                                                                                      |    221|
|323   |  sparse_arr_hash_reduce_out_26_c_U                                  |hls_dummy_fifo_w4_d2_S_158                                                                                                                                                |    141|
|324   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5277                                                                                                                                      |    131|
|325   |  sparse_arr_hash_reduce_out_27_c39_channel_U                        |hls_dummy_fifo_w4_d2_S_159                                                                                                                                                |    240|
|326   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5276                                                                                                                                      |    231|
|327   |  sparse_arr_hash_reduce_out_27_c_U                                  |hls_dummy_fifo_w4_d2_S_160                                                                                                                                                |    142|
|328   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5275                                                                                                                                      |    133|
|329   |  sparse_arr_hash_reduce_out_28_c40_channel_U                        |hls_dummy_fifo_w4_d2_S_161                                                                                                                                                |    255|
|330   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5274                                                                                                                                      |    246|
|331   |  sparse_arr_hash_reduce_out_28_c_U                                  |hls_dummy_fifo_w4_d2_S_162                                                                                                                                                |    170|
|332   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5273                                                                                                                                      |    161|
|333   |  sparse_arr_hash_reduce_out_29_c41_channel_U                        |hls_dummy_fifo_w4_d2_S_163                                                                                                                                                |    246|
|334   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5272                                                                                                                                      |    235|
|335   |  sparse_arr_hash_reduce_out_29_c_U                                  |hls_dummy_fifo_w4_d2_S_164                                                                                                                                                |    156|
|336   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5271                                                                                                                                      |    147|
|337   |  sparse_arr_hash_reduce_out_2_c14_channel_U                         |hls_dummy_fifo_w4_d2_S_165                                                                                                                                                |    189|
|338   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5270                                                                                                                                      |    179|
|339   |  sparse_arr_hash_reduce_out_2_c_U                                   |hls_dummy_fifo_w4_d2_S_166                                                                                                                                                |    186|
|340   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5269                                                                                                                                      |    177|
|341   |  sparse_arr_hash_reduce_out_30_c42_channel_U                        |hls_dummy_fifo_w4_d2_S_167                                                                                                                                                |    132|
|342   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5268                                                                                                                                      |    123|
|343   |  sparse_arr_hash_reduce_out_30_c_U                                  |hls_dummy_fifo_w4_d2_S_168                                                                                                                                                |    194|
|344   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5267                                                                                                                                      |    185|
|345   |  sparse_arr_hash_reduce_out_31_c43_channel_U                        |hls_dummy_fifo_w4_d2_S_169                                                                                                                                                |    182|
|346   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5266                                                                                                                                      |    173|
|347   |  sparse_arr_hash_reduce_out_31_c_U                                  |hls_dummy_fifo_w4_d2_S_170                                                                                                                                                |    203|
|348   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5265                                                                                                                                      |    194|
|349   |  sparse_arr_hash_reduce_out_32_c44_channel_U                        |hls_dummy_fifo_w4_d2_S_171                                                                                                                                                |    179|
|350   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5264                                                                                                                                      |    170|
|351   |  sparse_arr_hash_reduce_out_32_c_U                                  |hls_dummy_fifo_w4_d2_S_172                                                                                                                                                |    190|
|352   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5263                                                                                                                                      |    181|
|353   |  sparse_arr_hash_reduce_out_33_c45_channel_U                        |hls_dummy_fifo_w4_d2_S_173                                                                                                                                                |    203|
|354   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5262                                                                                                                                      |    194|
|355   |  sparse_arr_hash_reduce_out_33_c_U                                  |hls_dummy_fifo_w4_d2_S_174                                                                                                                                                |    175|
|356   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5261                                                                                                                                      |    165|
|357   |  sparse_arr_hash_reduce_out_34_c46_channel_U                        |hls_dummy_fifo_w4_d2_S_175                                                                                                                                                |    199|
|358   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5260                                                                                                                                      |    189|
|359   |  sparse_arr_hash_reduce_out_34_c_U                                  |hls_dummy_fifo_w4_d2_S_176                                                                                                                                                |    167|
|360   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5259                                                                                                                                      |    158|
|361   |  sparse_arr_hash_reduce_out_35_c47_channel_U                        |hls_dummy_fifo_w4_d2_S_177                                                                                                                                                |    276|
|362   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5258                                                                                                                                      |    267|
|363   |  sparse_arr_hash_reduce_out_35_c_U                                  |hls_dummy_fifo_w4_d2_S_178                                                                                                                                                |    263|
|364   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5257                                                                                                                                      |    206|
|365   |  sparse_arr_hash_reduce_out_36_c48_channel_U                        |hls_dummy_fifo_w4_d2_S_179                                                                                                                                                |    252|
|366   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5256                                                                                                                                      |    243|
|367   |  sparse_arr_hash_reduce_out_36_c_U                                  |hls_dummy_fifo_w4_d2_S_180                                                                                                                                                |    162|
|368   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5255                                                                                                                                      |    153|
|369   |  sparse_arr_hash_reduce_out_37_c49_channel_U                        |hls_dummy_fifo_w4_d2_S_181                                                                                                                                                |    265|
|370   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5254                                                                                                                                      |    255|
|371   |  sparse_arr_hash_reduce_out_37_c_U                                  |hls_dummy_fifo_w4_d2_S_182                                                                                                                                                |    150|
|372   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5253                                                                                                                                      |    141|
|373   |  sparse_arr_hash_reduce_out_38_c50_channel_U                        |hls_dummy_fifo_w4_d2_S_183                                                                                                                                                |    239|
|374   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5252                                                                                                                                      |    230|
|375   |  sparse_arr_hash_reduce_out_38_c_U                                  |hls_dummy_fifo_w4_d2_S_184                                                                                                                                                |    156|
|376   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5251                                                                                                                                      |    147|
|377   |  sparse_arr_hash_reduce_out_39_c51_channel_U                        |hls_dummy_fifo_w4_d2_S_185                                                                                                                                                |    201|
|378   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5250                                                                                                                                      |    192|
|379   |  sparse_arr_hash_reduce_out_39_c_U                                  |hls_dummy_fifo_w4_d2_S_186                                                                                                                                                |    154|
|380   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5249                                                                                                                                      |    145|
|381   |  sparse_arr_hash_reduce_out_3_c15_channel_U                         |hls_dummy_fifo_w4_d2_S_187                                                                                                                                                |    131|
|382   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5248                                                                                                                                      |    122|
|383   |  sparse_arr_hash_reduce_out_3_c_U                                   |hls_dummy_fifo_w4_d2_S_188                                                                                                                                                |    154|
|384   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5247                                                                                                                                      |    145|
|385   |  sparse_arr_hash_reduce_out_40_c52_channel_U                        |hls_dummy_fifo_w4_d2_S_189                                                                                                                                                |    178|
|386   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5246                                                                                                                                      |    169|
|387   |  sparse_arr_hash_reduce_out_40_c_U                                  |hls_dummy_fifo_w4_d2_S_190                                                                                                                                                |    161|
|388   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5245                                                                                                                                      |    150|
|389   |  sparse_arr_hash_reduce_out_41_c53_channel_U                        |hls_dummy_fifo_w4_d2_S_191                                                                                                                                                |    242|
|390   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5244                                                                                                                                      |    233|
|391   |  sparse_arr_hash_reduce_out_41_c_U                                  |hls_dummy_fifo_w4_d2_S_192                                                                                                                                                |    151|
|392   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5243                                                                                                                                      |    142|
|393   |  sparse_arr_hash_reduce_out_42_c54_channel_U                        |hls_dummy_fifo_w4_d2_S_193                                                                                                                                                |    257|
|394   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5242                                                                                                                                      |    248|
|395   |  sparse_arr_hash_reduce_out_42_c_U                                  |hls_dummy_fifo_w4_d2_S_194                                                                                                                                                |    165|
|396   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5241                                                                                                                                      |    155|
|397   |  sparse_arr_hash_reduce_out_43_c55_channel_U                        |hls_dummy_fifo_w4_d2_S_195                                                                                                                                                |    248|
|398   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5240                                                                                                                                      |    239|
|399   |  sparse_arr_hash_reduce_out_43_c_U                                  |hls_dummy_fifo_w4_d2_S_196                                                                                                                                                |    138|
|400   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5239                                                                                                                                      |    129|
|401   |  sparse_arr_hash_reduce_out_44_c56_channel_U                        |hls_dummy_fifo_w4_d2_S_197                                                                                                                                                |    247|
|402   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5238                                                                                                                                      |    238|
|403   |  sparse_arr_hash_reduce_out_44_c_U                                  |hls_dummy_fifo_w4_d2_S_198                                                                                                                                                |    134|
|404   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5237                                                                                                                                      |    124|
|405   |  sparse_arr_hash_reduce_out_45_c57_channel_U                        |hls_dummy_fifo_w4_d2_S_199                                                                                                                                                |    243|
|406   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5236                                                                                                                                      |    232|
|407   |  sparse_arr_hash_reduce_out_45_c_U                                  |hls_dummy_fifo_w4_d2_S_200                                                                                                                                                |    154|
|408   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5235                                                                                                                                      |    144|
|409   |  sparse_arr_hash_reduce_out_46_c58_channel_U                        |hls_dummy_fifo_w4_d2_S_201                                                                                                                                                |    107|
|410   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5234                                                                                                                                      |     98|
|411   |  sparse_arr_hash_reduce_out_46_c_U                                  |hls_dummy_fifo_w4_d2_S_202                                                                                                                                                |    172|
|412   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5233                                                                                                                                      |    163|
|413   |  sparse_arr_hash_reduce_out_47_c59_channel_U                        |hls_dummy_fifo_w4_d2_S_203                                                                                                                                                |    115|
|414   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5232                                                                                                                                      |    106|
|415   |  sparse_arr_hash_reduce_out_47_c_U                                  |hls_dummy_fifo_w4_d2_S_204                                                                                                                                                |    178|
|416   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5231                                                                                                                                      |    169|
|417   |  sparse_arr_hash_reduce_out_48_c60_channel_U                        |hls_dummy_fifo_w4_d2_S_205                                                                                                                                                |    392|
|418   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5230                                                                                                                                      |    383|
|419   |  sparse_arr_hash_reduce_out_48_c_U                                  |hls_dummy_fifo_w4_d2_S_206                                                                                                                                                |    167|
|420   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5229                                                                                                                                      |    157|
|421   |  sparse_arr_hash_reduce_out_49_c61_channel_U                        |hls_dummy_fifo_w4_d2_S_207                                                                                                                                                |    519|
|422   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5228                                                                                                                                      |    510|
|423   |  sparse_arr_hash_reduce_out_49_c_U                                  |hls_dummy_fifo_w4_d2_S_208                                                                                                                                                |    163|
|424   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5227                                                                                                                                      |    154|
|425   |  sparse_arr_hash_reduce_out_4_c16_channel_U                         |hls_dummy_fifo_w4_d2_S_209                                                                                                                                                |    255|
|426   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5226                                                                                                                                      |    246|
|427   |  sparse_arr_hash_reduce_out_4_c_U                                   |hls_dummy_fifo_w4_d2_S_210                                                                                                                                                |    134|
|428   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5225                                                                                                                                      |    125|
|429   |  sparse_arr_hash_reduce_out_5_c17_channel_U                         |hls_dummy_fifo_w4_d2_S_211                                                                                                                                                |    204|
|430   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5224                                                                                                                                      |    194|
|431   |  sparse_arr_hash_reduce_out_5_c_U                                   |hls_dummy_fifo_w4_d2_S_212                                                                                                                                                |    163|
|432   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5223                                                                                                                                      |    153|
|433   |  sparse_arr_hash_reduce_out_6_c18_channel_U                         |hls_dummy_fifo_w4_d2_S_213                                                                                                                                                |    172|
|434   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5222                                                                                                                                      |    163|
|435   |  sparse_arr_hash_reduce_out_6_c_U                                   |hls_dummy_fifo_w4_d2_S_214                                                                                                                                                |    188|
|436   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5221                                                                                                                                      |    179|
|437   |  sparse_arr_hash_reduce_out_7_c19_channel_U                         |hls_dummy_fifo_w4_d2_S_215                                                                                                                                                |    207|
|438   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5220                                                                                                                                      |    198|
|439   |  sparse_arr_hash_reduce_out_7_c_U                                   |hls_dummy_fifo_w4_d2_S_216                                                                                                                                                |    176|
|440   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5219                                                                                                                                      |    167|
|441   |  sparse_arr_hash_reduce_out_8_c20_channel_U                         |hls_dummy_fifo_w4_d2_S_217                                                                                                                                                |    272|
|442   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5218                                                                                                                                      |    263|
|443   |  sparse_arr_hash_reduce_out_8_c_U                                   |hls_dummy_fifo_w4_d2_S_218                                                                                                                                                |    186|
|444   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5217                                                                                                                                      |    176|
|445   |  sparse_arr_hash_reduce_out_9_c21_channel_U                         |hls_dummy_fifo_w4_d2_S_219                                                                                                                                                |    248|
|446   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5216                                                                                                                                      |    239|
|447   |  sparse_arr_hash_reduce_out_9_c_U                                   |hls_dummy_fifo_w4_d2_S_220                                                                                                                                                |    184|
|448   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5215                                                                                                                                      |    175|
|449   |  sparse_arr_hash_reduce_out_c12_channel_U                           |hls_dummy_fifo_w4_d2_S_221                                                                                                                                                |    242|
|450   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_5214                                                                                                                                      |    233|
|451   |  sparse_arr_hash_reduce_out_c_U                                     |hls_dummy_fifo_w4_d2_S_222                                                                                                                                                |    151|
|452   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg                                                                                                                                           |    142|
|453   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_s                                                                                                | 146434|
|454   |    mul_10s_10ns_18_1_1_U10                                          |hls_dummy_mul_10s_10ns_18_1_1                                                                                                                                             |     20|
|455   |    mul_10s_10ns_18_1_1_U1010                                        |hls_dummy_mul_10s_10ns_18_1_1_3965                                                                                                                                        |     20|
|456   |    mul_10s_10ns_18_1_1_U1060                                        |hls_dummy_mul_10s_10ns_18_1_1_3966                                                                                                                                        |     20|
|457   |    mul_10s_10ns_18_1_1_U110                                         |hls_dummy_mul_10s_10ns_18_1_1_3967                                                                                                                                        |     20|
|458   |    mul_10s_10ns_18_1_1_U1110                                        |hls_dummy_mul_10s_10ns_18_1_1_3968                                                                                                                                        |     20|
|459   |    mul_10s_10ns_18_1_1_U1160                                        |hls_dummy_mul_10s_10ns_18_1_1_3969                                                                                                                                        |     20|
|460   |    mul_10s_10ns_18_1_1_U1210                                        |hls_dummy_mul_10s_10ns_18_1_1_3970                                                                                                                                        |     20|
|461   |    mul_10s_10ns_18_1_1_U160                                         |hls_dummy_mul_10s_10ns_18_1_1_3971                                                                                                                                        |     20|
|462   |    mul_10s_10ns_18_1_1_U210                                         |hls_dummy_mul_10s_10ns_18_1_1_3972                                                                                                                                        |     20|
|463   |    mul_10s_10ns_18_1_1_U260                                         |hls_dummy_mul_10s_10ns_18_1_1_3973                                                                                                                                        |     20|
|464   |    mul_10s_10ns_18_1_1_U310                                         |hls_dummy_mul_10s_10ns_18_1_1_3974                                                                                                                                        |     20|
|465   |    mul_10s_10ns_18_1_1_U360                                         |hls_dummy_mul_10s_10ns_18_1_1_3975                                                                                                                                        |     20|
|466   |    mul_10s_10ns_18_1_1_U410                                         |hls_dummy_mul_10s_10ns_18_1_1_3976                                                                                                                                        |     20|
|467   |    mul_10s_10ns_18_1_1_U460                                         |hls_dummy_mul_10s_10ns_18_1_1_3977                                                                                                                                        |     20|
|468   |    mul_10s_10ns_18_1_1_U510                                         |hls_dummy_mul_10s_10ns_18_1_1_3978                                                                                                                                        |     20|
|469   |    mul_10s_10ns_18_1_1_U560                                         |hls_dummy_mul_10s_10ns_18_1_1_3979                                                                                                                                        |     20|
|470   |    mul_10s_10ns_18_1_1_U60                                          |hls_dummy_mul_10s_10ns_18_1_1_3980                                                                                                                                        |     20|
|471   |    mul_10s_10ns_18_1_1_U610                                         |hls_dummy_mul_10s_10ns_18_1_1_3981                                                                                                                                        |     20|
|472   |    mul_10s_10ns_18_1_1_U660                                         |hls_dummy_mul_10s_10ns_18_1_1_3982                                                                                                                                        |     20|
|473   |    mul_10s_10ns_18_1_1_U710                                         |hls_dummy_mul_10s_10ns_18_1_1_3983                                                                                                                                        |     20|
|474   |    mul_10s_10ns_18_1_1_U760                                         |hls_dummy_mul_10s_10ns_18_1_1_3984                                                                                                                                        |     20|
|475   |    mul_10s_10ns_18_1_1_U810                                         |hls_dummy_mul_10s_10ns_18_1_1_3985                                                                                                                                        |     20|
|476   |    mul_10s_10ns_18_1_1_U860                                         |hls_dummy_mul_10s_10ns_18_1_1_3986                                                                                                                                        |     20|
|477   |    mul_10s_10ns_18_1_1_U910                                         |hls_dummy_mul_10s_10ns_18_1_1_3987                                                                                                                                        |     20|
|478   |    mul_10s_10ns_18_1_1_U960                                         |hls_dummy_mul_10s_10ns_18_1_1_3988                                                                                                                                        |     20|
|479   |    mul_10s_10s_18_1_1_U100                                          |hls_dummy_mul_10s_10s_18_1_1_3989                                                                                                                                         |     90|
|480   |    mul_10s_10s_18_1_1_U1000                                         |hls_dummy_mul_10s_10s_18_1_1_3990                                                                                                                                         |     90|
|481   |    mul_10s_10s_18_1_1_U1001                                         |hls_dummy_mul_10s_10s_18_1_1_3991                                                                                                                                         |    109|
|482   |    mul_10s_10s_18_1_1_U1002                                         |hls_dummy_mul_10s_10s_18_1_1_3992                                                                                                                                         |     91|
|483   |    mul_10s_10s_18_1_1_U1003                                         |hls_dummy_mul_10s_10s_18_1_1_3993                                                                                                                                         |     90|
|484   |    mul_10s_10s_18_1_1_U1004                                         |hls_dummy_mul_10s_10s_18_1_1_3994                                                                                                                                         |    109|
|485   |    mul_10s_10s_18_1_1_U1005                                         |hls_dummy_mul_10s_10s_18_1_1_3995                                                                                                                                         |     91|
|486   |    mul_10s_10s_18_1_1_U1006                                         |hls_dummy_mul_10s_10s_18_1_1_3996                                                                                                                                         |    130|
|487   |    mul_10s_10s_18_1_1_U1007                                         |hls_dummy_mul_10s_10s_18_1_1_3997                                                                                                                                         |     78|
|488   |    mul_10s_10s_18_1_1_U1008                                         |hls_dummy_mul_10s_10s_18_1_1_3998                                                                                                                                         |    146|
|489   |    mul_10s_10s_18_1_1_U1009                                         |hls_dummy_mul_10s_10s_18_1_1_3999                                                                                                                                         |     66|
|490   |    mul_10s_10s_18_1_1_U101                                          |hls_dummy_mul_10s_10s_18_1_1_4000                                                                                                                                         |    109|
|491   |    mul_10s_10s_18_1_1_U1011                                         |hls_dummy_mul_10s_10s_18_1_1_4001                                                                                                                                         |    131|
|492   |    mul_10s_10s_18_1_1_U1012                                         |hls_dummy_mul_10s_10s_18_1_1_4002                                                                                                                                         |    132|
|493   |    mul_10s_10s_18_1_1_U1013                                         |hls_dummy_mul_10s_10s_18_1_1_4003                                                                                                                                         |    131|
|494   |    mul_10s_10s_18_1_1_U1014                                         |hls_dummy_mul_10s_10s_18_1_1_4004                                                                                                                                         |    150|
|495   |    mul_10s_10s_18_1_1_U1015                                         |hls_dummy_mul_10s_10s_18_1_1_4005                                                                                                                                         |    132|
|496   |    mul_10s_10s_18_1_1_U1016                                         |hls_dummy_mul_10s_10s_18_1_1_4006                                                                                                                                         |     79|
|497   |    mul_10s_10s_18_1_1_U1017                                         |hls_dummy_mul_10s_10s_18_1_1_4007                                                                                                                                         |    128|
|498   |    mul_10s_10s_18_1_1_U1018                                         |hls_dummy_mul_10s_10s_18_1_1_4008                                                                                                                                         |    140|
|499   |    mul_10s_10s_18_1_1_U1019                                         |hls_dummy_mul_10s_10s_18_1_1_4009                                                                                                                                         |    100|
|500   |    mul_10s_10s_18_1_1_U102                                          |hls_dummy_mul_10s_10s_18_1_1_4010                                                                                                                                         |     91|
|501   |    mul_10s_10s_18_1_1_U1020                                         |hls_dummy_mul_10s_10s_18_1_1_4011                                                                                                                                         |     62|
|502   |    mul_10s_10s_18_1_1_U1021                                         |hls_dummy_mul_10s_10s_18_1_1_4012                                                                                                                                         |     79|
|503   |    mul_10s_10s_18_1_1_U1022                                         |hls_dummy_mul_10s_10s_18_1_1_4013                                                                                                                                         |     79|
|504   |    mul_10s_10s_18_1_1_U1023                                         |hls_dummy_mul_10s_10s_18_1_1_4014                                                                                                                                         |    130|
|505   |    mul_10s_10s_18_1_1_U1024                                         |hls_dummy_mul_10s_10s_18_1_1_4015                                                                                                                                         |    140|
|506   |    mul_10s_10s_18_1_1_U1025                                         |hls_dummy_mul_10s_10s_18_1_1_4016                                                                                                                                         |    131|
|507   |    mul_10s_10s_18_1_1_U1026                                         |hls_dummy_mul_10s_10s_18_1_1_4017                                                                                                                                         |     96|
|508   |    mul_10s_10s_18_1_1_U1027                                         |hls_dummy_mul_10s_10s_18_1_1_4018                                                                                                                                         |     78|
|509   |    mul_10s_10s_18_1_1_U1028                                         |hls_dummy_mul_10s_10s_18_1_1_4019                                                                                                                                         |     77|
|510   |    mul_10s_10s_18_1_1_U1029                                         |hls_dummy_mul_10s_10s_18_1_1_4020                                                                                                                                         |    150|
|511   |    mul_10s_10s_18_1_1_U103                                          |hls_dummy_mul_10s_10s_18_1_1_4021                                                                                                                                         |     90|
|512   |    mul_10s_10s_18_1_1_U1030                                         |hls_dummy_mul_10s_10s_18_1_1_4022                                                                                                                                         |    132|
|513   |    mul_10s_10s_18_1_1_U1031                                         |hls_dummy_mul_10s_10s_18_1_1_4023                                                                                                                                         |    130|
|514   |    mul_10s_10s_18_1_1_U1032                                         |hls_dummy_mul_10s_10s_18_1_1_4024                                                                                                                                         |     79|
|515   |    mul_10s_10s_18_1_1_U1033                                         |hls_dummy_mul_10s_10s_18_1_1_4025                                                                                                                                         |    142|
|516   |    mul_10s_10s_18_1_1_U1034                                         |hls_dummy_mul_10s_10s_18_1_1_4026                                                                                                                                         |     66|
|517   |    mul_10s_10s_18_1_1_U1035                                         |hls_dummy_mul_10s_10s_18_1_1_4027                                                                                                                                         |     29|
|518   |    mul_10s_10s_18_1_1_U1036                                         |hls_dummy_mul_10s_10s_18_1_1_4028                                                                                                                                         |    133|
|519   |    mul_10s_10s_18_1_1_U1037                                         |hls_dummy_mul_10s_10s_18_1_1_4029                                                                                                                                         |    126|
|520   |    mul_10s_10s_18_1_1_U1038                                         |hls_dummy_mul_10s_10s_18_1_1_4030                                                                                                                                         |    125|
|521   |    mul_10s_10s_18_1_1_U1039                                         |hls_dummy_mul_10s_10s_18_1_1_4031                                                                                                                                         |    144|
|522   |    mul_10s_10s_18_1_1_U104                                          |hls_dummy_mul_10s_10s_18_1_1_4032                                                                                                                                         |    109|
|523   |    mul_10s_10s_18_1_1_U1040                                         |hls_dummy_mul_10s_10s_18_1_1_4033                                                                                                                                         |    126|
|524   |    mul_10s_10s_18_1_1_U1041                                         |hls_dummy_mul_10s_10s_18_1_1_4034                                                                                                                                         |     89|
|525   |    mul_10s_10s_18_1_1_U1042                                         |hls_dummy_mul_10s_10s_18_1_1_4035                                                                                                                                         |    136|
|526   |    mul_10s_10s_18_1_1_U1043                                         |hls_dummy_mul_10s_10s_18_1_1_4036                                                                                                                                         |    148|
|527   |    mul_10s_10s_18_1_1_U1044                                         |hls_dummy_mul_10s_10s_18_1_1_4037                                                                                                                                         |    113|
|528   |    mul_10s_10s_18_1_1_U1045                                         |hls_dummy_mul_10s_10s_18_1_1_4038                                                                                                                                         |     62|
|529   |    mul_10s_10s_18_1_1_U1046                                         |hls_dummy_mul_10s_10s_18_1_1_4039                                                                                                                                         |     92|
|530   |    mul_10s_10s_18_1_1_U1047                                         |hls_dummy_mul_10s_10s_18_1_1_4040                                                                                                                                         |     89|
|531   |    mul_10s_10s_18_1_1_U1048                                         |hls_dummy_mul_10s_10s_18_1_1_4041                                                                                                                                         |    132|
|532   |    mul_10s_10s_18_1_1_U1049                                         |hls_dummy_mul_10s_10s_18_1_1_4042                                                                                                                                         |    148|
|533   |    mul_10s_10s_18_1_1_U105                                          |hls_dummy_mul_10s_10s_18_1_1_4043                                                                                                                                         |     91|
|534   |    mul_10s_10s_18_1_1_U1050                                         |hls_dummy_mul_10s_10s_18_1_1_4044                                                                                                                                         |    125|
|535   |    mul_10s_10s_18_1_1_U1051                                         |hls_dummy_mul_10s_10s_18_1_1_4045                                                                                                                                         |    109|
|536   |    mul_10s_10s_18_1_1_U1052                                         |hls_dummy_mul_10s_10s_18_1_1_4046                                                                                                                                         |     91|
|537   |    mul_10s_10s_18_1_1_U1053                                         |hls_dummy_mul_10s_10s_18_1_1_4047                                                                                                                                         |     90|
|538   |    mul_10s_10s_18_1_1_U1054                                         |hls_dummy_mul_10s_10s_18_1_1_4048                                                                                                                                         |    144|
|539   |    mul_10s_10s_18_1_1_U1055                                         |hls_dummy_mul_10s_10s_18_1_1_4049                                                                                                                                         |    126|
|540   |    mul_10s_10s_18_1_1_U1056                                         |hls_dummy_mul_10s_10s_18_1_1_4050                                                                                                                                         |    132|
|541   |    mul_10s_10s_18_1_1_U1057                                         |hls_dummy_mul_10s_10s_18_1_1_4051                                                                                                                                         |     89|
|542   |    mul_10s_10s_18_1_1_U1058                                         |hls_dummy_mul_10s_10s_18_1_1_4052                                                                                                                                         |    144|
|543   |    mul_10s_10s_18_1_1_U1059                                         |hls_dummy_mul_10s_10s_18_1_1_4053                                                                                                                                         |     66|
|544   |    mul_10s_10s_18_1_1_U106                                          |hls_dummy_mul_10s_10s_18_1_1_4054                                                                                                                                         |    130|
|545   |    mul_10s_10s_18_1_1_U1061                                         |hls_dummy_mul_10s_10s_18_1_1_4055                                                                                                                                         |    131|
|546   |    mul_10s_10s_18_1_1_U1062                                         |hls_dummy_mul_10s_10s_18_1_1_4056                                                                                                                                         |    132|
|547   |    mul_10s_10s_18_1_1_U1063                                         |hls_dummy_mul_10s_10s_18_1_1_4057                                                                                                                                         |     77|
|548   |    mul_10s_10s_18_1_1_U1064                                         |hls_dummy_mul_10s_10s_18_1_1_4058                                                                                                                                         |     96|
|549   |    mul_10s_10s_18_1_1_U1065                                         |hls_dummy_mul_10s_10s_18_1_1_4059                                                                                                                                         |     78|
|550   |    mul_10s_10s_18_1_1_U1066                                         |hls_dummy_mul_10s_10s_18_1_1_4060                                                                                                                                         |     80|
|551   |    mul_10s_10s_18_1_1_U1067                                         |hls_dummy_mul_10s_10s_18_1_1_4061                                                                                                                                         |    128|
|552   |    mul_10s_10s_18_1_1_U1068                                         |hls_dummy_mul_10s_10s_18_1_1_4062                                                                                                                                         |    140|
|553   |    mul_10s_10s_18_1_1_U1069                                         |hls_dummy_mul_10s_10s_18_1_1_4063                                                                                                                                         |    100|
|554   |    mul_10s_10s_18_1_1_U107                                          |hls_dummy_mul_10s_10s_18_1_1_4064                                                                                                                                         |     79|
|555   |    mul_10s_10s_18_1_1_U1070                                         |hls_dummy_mul_10s_10s_18_1_1_4065                                                                                                                                         |     62|
|556   |    mul_10s_10s_18_1_1_U1071                                         |hls_dummy_mul_10s_10s_18_1_1_4066                                                                                                                                         |    130|
|557   |    mul_10s_10s_18_1_1_U1072                                         |hls_dummy_mul_10s_10s_18_1_1_4067                                                                                                                                         |     80|
|558   |    mul_10s_10s_18_1_1_U1073                                         |hls_dummy_mul_10s_10s_18_1_1_4068                                                                                                                                         |    128|
|559   |    mul_10s_10s_18_1_1_U1074                                         |hls_dummy_mul_10s_10s_18_1_1_4069                                                                                                                                         |    140|
|560   |    mul_10s_10s_18_1_1_U1075                                         |hls_dummy_mul_10s_10s_18_1_1_4070                                                                                                                                         |    131|
|561   |    mul_10s_10s_18_1_1_U1076                                         |hls_dummy_mul_10s_10s_18_1_1_4071                                                                                                                                         |     96|
|562   |    mul_10s_10s_18_1_1_U1077                                         |hls_dummy_mul_10s_10s_18_1_1_4072                                                                                                                                         |     78|
|563   |    mul_10s_10s_18_1_1_U1078                                         |hls_dummy_mul_10s_10s_18_1_1_4073                                                                                                                                         |     77|
|564   |    mul_10s_10s_18_1_1_U1079                                         |hls_dummy_mul_10s_10s_18_1_1_4074                                                                                                                                         |    150|
|565   |    mul_10s_10s_18_1_1_U108                                          |hls_dummy_mul_10s_10s_18_1_1_4075                                                                                                                                         |    142|
|566   |    mul_10s_10s_18_1_1_U1080                                         |hls_dummy_mul_10s_10s_18_1_1_4076                                                                                                                                         |    132|
|567   |    mul_10s_10s_18_1_1_U1081                                         |hls_dummy_mul_10s_10s_18_1_1_4077                                                                                                                                         |    130|
|568   |    mul_10s_10s_18_1_1_U1082                                         |hls_dummy_mul_10s_10s_18_1_1_4078                                                                                                                                         |     79|
|569   |    mul_10s_10s_18_1_1_U1083                                         |hls_dummy_mul_10s_10s_18_1_1_4079                                                                                                                                         |    142|
|570   |    mul_10s_10s_18_1_1_U1084                                         |hls_dummy_mul_10s_10s_18_1_1_4080                                                                                                                                         |     66|
|571   |    mul_10s_10s_18_1_1_U1085                                         |hls_dummy_mul_10s_10s_18_1_1_4081                                                                                                                                         |     29|
|572   |    mul_10s_10s_18_1_1_U1086                                         |hls_dummy_mul_10s_10s_18_1_1_4082                                                                                                                                         |    133|
|573   |    mul_10s_10s_18_1_1_U1087                                         |hls_dummy_mul_10s_10s_18_1_1_4083                                                                                                                                         |    126|
|574   |    mul_10s_10s_18_1_1_U1088                                         |hls_dummy_mul_10s_10s_18_1_1_4084                                                                                                                                         |     89|
|575   |    mul_10s_10s_18_1_1_U1089                                         |hls_dummy_mul_10s_10s_18_1_1_4085                                                                                                                                         |    108|
|576   |    mul_10s_10s_18_1_1_U109                                          |hls_dummy_mul_10s_10s_18_1_1_4086                                                                                                                                         |     66|
|577   |    mul_10s_10s_18_1_1_U1090                                         |hls_dummy_mul_10s_10s_18_1_1_4087                                                                                                                                         |     90|
|578   |    mul_10s_10s_18_1_1_U1091                                         |hls_dummy_mul_10s_10s_18_1_1_4088                                                                                                                                         |     77|
|579   |    mul_10s_10s_18_1_1_U1092                                         |hls_dummy_mul_10s_10s_18_1_1_4089                                                                                                                                         |    136|
|580   |    mul_10s_10s_18_1_1_U1093                                         |hls_dummy_mul_10s_10s_18_1_1_4090                                                                                                                                         |    148|
|581   |    mul_10s_10s_18_1_1_U1094                                         |hls_dummy_mul_10s_10s_18_1_1_4091                                                                                                                                         |    104|
|582   |    mul_10s_10s_18_1_1_U1095                                         |hls_dummy_mul_10s_10s_18_1_1_4092                                                                                                                                         |     62|
|583   |    mul_10s_10s_18_1_1_U1096                                         |hls_dummy_mul_10s_10s_18_1_1_4093                                                                                                                                         |     82|
|584   |    mul_10s_10s_18_1_1_U1097                                         |hls_dummy_mul_10s_10s_18_1_1_4094                                                                                                                                         |     77|
|585   |    mul_10s_10s_18_1_1_U1098                                         |hls_dummy_mul_10s_10s_18_1_1_4095                                                                                                                                         |    136|
|586   |    mul_10s_10s_18_1_1_U1099                                         |hls_dummy_mul_10s_10s_18_1_1_4096                                                                                                                                         |    148|
|587   |    mul_10s_10s_18_1_1_U11                                           |hls_dummy_mul_10s_10s_18_1_1_4097                                                                                                                                         |    132|
|588   |    mul_10s_10s_18_1_1_U1100                                         |hls_dummy_mul_10s_10s_18_1_1_4098                                                                                                                                         |    125|
|589   |    mul_10s_10s_18_1_1_U1101                                         |hls_dummy_mul_10s_10s_18_1_1_4099                                                                                                                                         |    109|
|590   |    mul_10s_10s_18_1_1_U1102                                         |hls_dummy_mul_10s_10s_18_1_1_4100                                                                                                                                         |     91|
|591   |    mul_10s_10s_18_1_1_U1103                                         |hls_dummy_mul_10s_10s_18_1_1_4101                                                                                                                                         |     90|
|592   |    mul_10s_10s_18_1_1_U1104                                         |hls_dummy_mul_10s_10s_18_1_1_4102                                                                                                                                         |    144|
|593   |    mul_10s_10s_18_1_1_U1105                                         |hls_dummy_mul_10s_10s_18_1_1_4103                                                                                                                                         |    126|
|594   |    mul_10s_10s_18_1_1_U1106                                         |hls_dummy_mul_10s_10s_18_1_1_4104                                                                                                                                         |    132|
|595   |    mul_10s_10s_18_1_1_U1107                                         |hls_dummy_mul_10s_10s_18_1_1_4105                                                                                                                                         |     89|
|596   |    mul_10s_10s_18_1_1_U1108                                         |hls_dummy_mul_10s_10s_18_1_1_4106                                                                                                                                         |    144|
|597   |    mul_10s_10s_18_1_1_U1109                                         |hls_dummy_mul_10s_10s_18_1_1_4107                                                                                                                                         |     66|
|598   |    mul_10s_10s_18_1_1_U111                                          |hls_dummy_mul_10s_10s_18_1_1_4108                                                                                                                                         |    128|
|599   |    mul_10s_10s_18_1_1_U1111                                         |hls_dummy_mul_10s_10s_18_1_1_4109                                                                                                                                         |     77|
|600   |    mul_10s_10s_18_1_1_U1112                                         |hls_dummy_mul_10s_10s_18_1_1_4110                                                                                                                                         |    129|
|601   |    mul_10s_10s_18_1_1_U1113                                         |hls_dummy_mul_10s_10s_18_1_1_4111                                                                                                                                         |     79|
|602   |    mul_10s_10s_18_1_1_U1114                                         |hls_dummy_mul_10s_10s_18_1_1_4112                                                                                                                                         |     96|
|603   |    mul_10s_10s_18_1_1_U1115                                         |hls_dummy_mul_10s_10s_18_1_1_4113                                                                                                                                         |     78|
|604   |    mul_10s_10s_18_1_1_U1116                                         |hls_dummy_mul_10s_10s_18_1_1_4114                                                                                                                                         |     79|
|605   |    mul_10s_10s_18_1_1_U1117                                         |hls_dummy_mul_10s_10s_18_1_1_4115                                                                                                                                         |    132|
|606   |    mul_10s_10s_18_1_1_U1118                                         |hls_dummy_mul_10s_10s_18_1_1_4116                                                                                                                                         |    142|
|607   |    mul_10s_10s_18_1_1_U1119                                         |hls_dummy_mul_10s_10s_18_1_1_4117                                                                                                                                         |    100|
|608   |    mul_10s_10s_18_1_1_U112                                          |hls_dummy_mul_10s_10s_18_1_1_4118                                                                                                                                         |    129|
|609   |    mul_10s_10s_18_1_1_U1120                                         |hls_dummy_mul_10s_10s_18_1_1_4119                                                                                                                                         |     62|
|610   |    mul_10s_10s_18_1_1_U1121                                         |hls_dummy_mul_10s_10s_18_1_1_4120                                                                                                                                         |     79|
|611   |    mul_10s_10s_18_1_1_U1122                                         |hls_dummy_mul_10s_10s_18_1_1_4121                                                                                                                                         |     74|
|612   |    mul_10s_10s_18_1_1_U1123                                         |hls_dummy_mul_10s_10s_18_1_1_4122                                                                                                                                         |    132|
|613   |    mul_10s_10s_18_1_1_U1124                                         |hls_dummy_mul_10s_10s_18_1_1_4123                                                                                                                                         |    144|
|614   |    mul_10s_10s_18_1_1_U1125                                         |hls_dummy_mul_10s_10s_18_1_1_4124                                                                                                                                         |     77|
|615   |    mul_10s_10s_18_1_1_U1126                                         |hls_dummy_mul_10s_10s_18_1_1_4125                                                                                                                                         |     96|
|616   |    mul_10s_10s_18_1_1_U1127                                         |hls_dummy_mul_10s_10s_18_1_1_4126                                                                                                                                         |     78|
|617   |    mul_10s_10s_18_1_1_U1128                                         |hls_dummy_mul_10s_10s_18_1_1_4127                                                                                                                                         |     77|
|618   |    mul_10s_10s_18_1_1_U1129                                         |hls_dummy_mul_10s_10s_18_1_1_4128                                                                                                                                         |    102|
|619   |    mul_10s_10s_18_1_1_U113                                          |hls_dummy_mul_10s_10s_18_1_1_4129                                                                                                                                         |    131|
|620   |    mul_10s_10s_18_1_1_U1130                                         |hls_dummy_mul_10s_10s_18_1_1_4130                                                                                                                                         |     78|
|621   |    mul_10s_10s_18_1_1_U1131                                         |hls_dummy_mul_10s_10s_18_1_1_4131                                                                                                                                         |    130|
|622   |    mul_10s_10s_18_1_1_U1132                                         |hls_dummy_mul_10s_10s_18_1_1_4132                                                                                                                                         |     83|
|623   |    mul_10s_10s_18_1_1_U1133                                         |hls_dummy_mul_10s_10s_18_1_1_4133                                                                                                                                         |     96|
|624   |    mul_10s_10s_18_1_1_U1134                                         |hls_dummy_mul_10s_10s_18_1_1_4134                                                                                                                                         |     66|
|625   |    mul_10s_10s_18_1_1_U1135                                         |hls_dummy_mul_10s_10s_18_1_1_4135                                                                                                                                         |     29|
|626   |    mul_10s_10s_18_1_1_U1136                                         |hls_dummy_mul_10s_10s_18_1_1_4136                                                                                                                                         |     89|
|627   |    mul_10s_10s_18_1_1_U1137                                         |hls_dummy_mul_10s_10s_18_1_1_4137                                                                                                                                         |     81|
|628   |    mul_10s_10s_18_1_1_U1138                                         |hls_dummy_mul_10s_10s_18_1_1_4138                                                                                                                                         |     82|
|629   |    mul_10s_10s_18_1_1_U1139                                         |hls_dummy_mul_10s_10s_18_1_1_4139                                                                                                                                         |    109|
|630   |    mul_10s_10s_18_1_1_U114                                          |hls_dummy_mul_10s_10s_18_1_1_4140                                                                                                                                         |    150|
|631   |    mul_10s_10s_18_1_1_U1140                                         |hls_dummy_mul_10s_10s_18_1_1_4141                                                                                                                                         |     91|
|632   |    mul_10s_10s_18_1_1_U1141                                         |hls_dummy_mul_10s_10s_18_1_1_4142                                                                                                                                         |     89|
|633   |    mul_10s_10s_18_1_1_U1142                                         |hls_dummy_mul_10s_10s_18_1_1_4143                                                                                                                                         |    103|
|634   |    mul_10s_10s_18_1_1_U1143                                         |hls_dummy_mul_10s_10s_18_1_1_4144                                                                                                                                         |    102|
|635   |    mul_10s_10s_18_1_1_U1144                                         |hls_dummy_mul_10s_10s_18_1_1_4145                                                                                                                                         |    113|
|636   |    mul_10s_10s_18_1_1_U1145                                         |hls_dummy_mul_10s_10s_18_1_1_4146                                                                                                                                         |     62|
|637   |    mul_10s_10s_18_1_1_U1146                                         |hls_dummy_mul_10s_10s_18_1_1_4147                                                                                                                                         |     92|
|638   |    mul_10s_10s_18_1_1_U1147                                         |hls_dummy_mul_10s_10s_18_1_1_4148                                                                                                                                         |     74|
|639   |    mul_10s_10s_18_1_1_U1148                                         |hls_dummy_mul_10s_10s_18_1_1_4149                                                                                                                                         |    103|
|640   |    mul_10s_10s_18_1_1_U1149                                         |hls_dummy_mul_10s_10s_18_1_1_4150                                                                                                                                         |    115|
|641   |    mul_10s_10s_18_1_1_U115                                          |hls_dummy_mul_10s_10s_18_1_1_4151                                                                                                                                         |     78|
|642   |    mul_10s_10s_18_1_1_U1150                                         |hls_dummy_mul_10s_10s_18_1_1_4152                                                                                                                                         |     90|
|643   |    mul_10s_10s_18_1_1_U1151                                         |hls_dummy_mul_10s_10s_18_1_1_4153                                                                                                                                         |    109|
|644   |    mul_10s_10s_18_1_1_U1152                                         |hls_dummy_mul_10s_10s_18_1_1_4154                                                                                                                                         |     91|
|645   |    mul_10s_10s_18_1_1_U1153                                         |hls_dummy_mul_10s_10s_18_1_1_4155                                                                                                                                         |     90|
|646   |    mul_10s_10s_18_1_1_U1154                                         |hls_dummy_mul_10s_10s_18_1_1_4156                                                                                                                                         |     96|
|647   |    mul_10s_10s_18_1_1_U1155                                         |hls_dummy_mul_10s_10s_18_1_1_4157                                                                                                                                         |     91|
|648   |    mul_10s_10s_18_1_1_U1156                                         |hls_dummy_mul_10s_10s_18_1_1_4158                                                                                                                                         |    132|
|649   |    mul_10s_10s_18_1_1_U1157                                         |hls_dummy_mul_10s_10s_18_1_1_4159                                                                                                                                         |     72|
|650   |    mul_10s_10s_18_1_1_U1158                                         |hls_dummy_mul_10s_10s_18_1_1_4160                                                                                                                                         |    102|
|651   |    mul_10s_10s_18_1_1_U1159                                         |hls_dummy_mul_10s_10s_18_1_1_4161                                                                                                                                         |     66|
|652   |    mul_10s_10s_18_1_1_U116                                          |hls_dummy_mul_10s_10s_18_1_1_4162                                                                                                                                         |     79|
|653   |    mul_10s_10s_18_1_1_U1161                                         |hls_dummy_mul_10s_10s_18_1_1_4163                                                                                                                                         |    131|
|654   |    mul_10s_10s_18_1_1_U1162                                         |hls_dummy_mul_10s_10s_18_1_1_4164                                                                                                                                         |    132|
|655   |    mul_10s_10s_18_1_1_U1163                                         |hls_dummy_mul_10s_10s_18_1_1_4165                                                                                                                                         |     77|
|656   |    mul_10s_10s_18_1_1_U1164                                         |hls_dummy_mul_10s_10s_18_1_1_4166                                                                                                                                         |     96|
|657   |    mul_10s_10s_18_1_1_U1165                                         |hls_dummy_mul_10s_10s_18_1_1_4167                                                                                                                                         |     78|
|658   |    mul_10s_10s_18_1_1_U1166                                         |hls_dummy_mul_10s_10s_18_1_1_4168                                                                                                                                         |     80|
|659   |    mul_10s_10s_18_1_1_U1167                                         |hls_dummy_mul_10s_10s_18_1_1_4169                                                                                                                                         |    130|
|660   |    mul_10s_10s_18_1_1_U1168                                         |hls_dummy_mul_10s_10s_18_1_1_4170                                                                                                                                         |    142|
|661   |    mul_10s_10s_18_1_1_U1169                                         |hls_dummy_mul_10s_10s_18_1_1_4171                                                                                                                                         |    100|
|662   |    mul_10s_10s_18_1_1_U117                                          |hls_dummy_mul_10s_10s_18_1_1_4172                                                                                                                                         |    130|
|663   |    mul_10s_10s_18_1_1_U1170                                         |hls_dummy_mul_10s_10s_18_1_1_4173                                                                                                                                         |     62|
|664   |    mul_10s_10s_18_1_1_U1171                                         |hls_dummy_mul_10s_10s_18_1_1_4174                                                                                                                                         |     79|
|665   |    mul_10s_10s_18_1_1_U1172                                         |hls_dummy_mul_10s_10s_18_1_1_4175                                                                                                                                         |     80|
|666   |    mul_10s_10s_18_1_1_U1173                                         |hls_dummy_mul_10s_10s_18_1_1_4176                                                                                                                                         |    128|
|667   |    mul_10s_10s_18_1_1_U1174                                         |hls_dummy_mul_10s_10s_18_1_1_4177                                                                                                                                         |    140|
|668   |    mul_10s_10s_18_1_1_U1175                                         |hls_dummy_mul_10s_10s_18_1_1_4178                                                                                                                                         |    131|
|669   |    mul_10s_10s_18_1_1_U1176                                         |hls_dummy_mul_10s_10s_18_1_1_4179                                                                                                                                         |     96|
|670   |    mul_10s_10s_18_1_1_U1177                                         |hls_dummy_mul_10s_10s_18_1_1_4180                                                                                                                                         |     78|
|671   |    mul_10s_10s_18_1_1_U1178                                         |hls_dummy_mul_10s_10s_18_1_1_4181                                                                                                                                         |     77|
|672   |    mul_10s_10s_18_1_1_U1179                                         |hls_dummy_mul_10s_10s_18_1_1_4182                                                                                                                                         |     96|
|673   |    mul_10s_10s_18_1_1_U118                                          |hls_dummy_mul_10s_10s_18_1_1_4183                                                                                                                                         |    144|
|674   |    mul_10s_10s_18_1_1_U1180                                         |hls_dummy_mul_10s_10s_18_1_1_4184                                                                                                                                         |     78|
|675   |    mul_10s_10s_18_1_1_U1181                                         |hls_dummy_mul_10s_10s_18_1_1_4185                                                                                                                                         |    130|
|676   |    mul_10s_10s_18_1_1_U1182                                         |hls_dummy_mul_10s_10s_18_1_1_4186                                                                                                                                         |     80|
|677   |    mul_10s_10s_18_1_1_U1183                                         |hls_dummy_mul_10s_10s_18_1_1_4187                                                                                                                                         |    140|
|678   |    mul_10s_10s_18_1_1_U1184                                         |hls_dummy_mul_10s_10s_18_1_1_4188                                                                                                                                         |     66|
|679   |    mul_10s_10s_18_1_1_U1185                                         |hls_dummy_mul_10s_10s_18_1_1_4189                                                                                                                                         |     29|
|680   |    mul_10s_10s_18_1_1_U1186                                         |hls_dummy_mul_10s_10s_18_1_1_4190                                                                                                                                         |    133|
|681   |    mul_10s_10s_18_1_1_U1187                                         |hls_dummy_mul_10s_10s_18_1_1_4191                                                                                                                                         |    126|
|682   |    mul_10s_10s_18_1_1_U1188                                         |hls_dummy_mul_10s_10s_18_1_1_4192                                                                                                                                         |     89|
|683   |    mul_10s_10s_18_1_1_U1189                                         |hls_dummy_mul_10s_10s_18_1_1_4193                                                                                                                                         |    108|
|684   |    mul_10s_10s_18_1_1_U119                                          |hls_dummy_mul_10s_10s_18_1_1_4194                                                                                                                                         |    151|
|685   |    mul_10s_10s_18_1_1_U1190                                         |hls_dummy_mul_10s_10s_18_1_1_4195                                                                                                                                         |     90|
|686   |    mul_10s_10s_18_1_1_U1191                                         |hls_dummy_mul_10s_10s_18_1_1_4196                                                                                                                                         |     77|
|687   |    mul_10s_10s_18_1_1_U1192                                         |hls_dummy_mul_10s_10s_18_1_1_4197                                                                                                                                         |    131|
|688   |    mul_10s_10s_18_1_1_U1193                                         |hls_dummy_mul_10s_10s_18_1_1_4198                                                                                                                                         |    143|
|689   |    mul_10s_10s_18_1_1_U1194                                         |hls_dummy_mul_10s_10s_18_1_1_4199                                                                                                                                         |    113|
|690   |    mul_10s_10s_18_1_1_U1195                                         |hls_dummy_mul_10s_10s_18_1_1_4200                                                                                                                                         |     62|
|691   |    mul_10s_10s_18_1_1_U1196                                         |hls_dummy_mul_10s_10s_18_1_1_4201                                                                                                                                         |     92|
|692   |    mul_10s_10s_18_1_1_U1197                                         |hls_dummy_mul_10s_10s_18_1_1_4202                                                                                                                                         |     77|
|693   |    mul_10s_10s_18_1_1_U1198                                         |hls_dummy_mul_10s_10s_18_1_1_4203                                                                                                                                         |    136|
|694   |    mul_10s_10s_18_1_1_U1199                                         |hls_dummy_mul_10s_10s_18_1_1_4204                                                                                                                                         |    148|
|695   |    mul_10s_10s_18_1_1_U12                                           |hls_dummy_mul_10s_10s_18_1_1_4205                                                                                                                                         |    110|
|696   |    mul_10s_10s_18_1_1_U120                                          |hls_dummy_mul_10s_10s_18_1_1_4206                                                                                                                                         |     62|
|697   |    mul_10s_10s_18_1_1_U1200                                         |hls_dummy_mul_10s_10s_18_1_1_4207                                                                                                                                         |    125|
|698   |    mul_10s_10s_18_1_1_U1201                                         |hls_dummy_mul_10s_10s_18_1_1_4208                                                                                                                                         |    109|
|699   |    mul_10s_10s_18_1_1_U1202                                         |hls_dummy_mul_10s_10s_18_1_1_4209                                                                                                                                         |     91|
|700   |    mul_10s_10s_18_1_1_U1203                                         |hls_dummy_mul_10s_10s_18_1_1_4210                                                                                                                                         |     90|
|701   |    mul_10s_10s_18_1_1_U1204                                         |hls_dummy_mul_10s_10s_18_1_1_4211                                                                                                                                         |    109|
|702   |    mul_10s_10s_18_1_1_U1205                                         |hls_dummy_mul_10s_10s_18_1_1_4212                                                                                                                                         |     91|
|703   |    mul_10s_10s_18_1_1_U1206                                         |hls_dummy_mul_10s_10s_18_1_1_4213                                                                                                                                         |    132|
|704   |    mul_10s_10s_18_1_1_U1207                                         |hls_dummy_mul_10s_10s_18_1_1_4214                                                                                                                                         |     77|
|705   |    mul_10s_10s_18_1_1_U1208                                         |hls_dummy_mul_10s_10s_18_1_1_4215                                                                                                                                         |    148|
|706   |    mul_10s_10s_18_1_1_U1209                                         |hls_dummy_mul_10s_10s_18_1_1_4216                                                                                                                                         |     66|
|707   |    mul_10s_10s_18_1_1_U121                                          |hls_dummy_mul_10s_10s_18_1_1_4217                                                                                                                                         |    130|
|708   |    mul_10s_10s_18_1_1_U1211                                         |hls_dummy_mul_10s_10s_18_1_1_4218                                                                                                                                         |     75|
|709   |    mul_10s_10s_18_1_1_U1212                                         |hls_dummy_mul_10s_10s_18_1_1_4219                                                                                                                                         |     76|
|710   |    mul_10s_10s_18_1_1_U1213                                         |hls_dummy_mul_10s_10s_18_1_1_4220                                                                                                                                         |     75|
|711   |    mul_10s_10s_18_1_1_U1214                                         |hls_dummy_mul_10s_10s_18_1_1_4221                                                                                                                                         |     94|
|712   |    mul_10s_10s_18_1_1_U1215                                         |hls_dummy_mul_10s_10s_18_1_1_4222                                                                                                                                         |     76|
|713   |    mul_10s_10s_18_1_1_U1216                                         |hls_dummy_mul_10s_10s_18_1_1_4223                                                                                                                                         |     82|
|714   |    mul_10s_10s_18_1_1_U1217                                         |hls_dummy_mul_10s_10s_18_1_1_4224                                                                                                                                         |    132|
|715   |    mul_10s_10s_18_1_1_U1218                                         |hls_dummy_mul_10s_10s_18_1_1_4225                                                                                                                                         |     87|
|716   |    mul_10s_10s_18_1_1_U1219                                         |hls_dummy_mul_10s_10s_18_1_1_4226                                                                                                                                         |     98|
|717   |    mul_10s_10s_18_1_1_U122                                          |hls_dummy_mul_10s_10s_18_1_1_4227                                                                                                                                         |     79|
|718   |    mul_10s_10s_18_1_1_U1220                                         |hls_dummy_mul_10s_10s_18_1_1_4228                                                                                                                                         |     62|
|719   |    mul_10s_10s_18_1_1_U1221                                         |hls_dummy_mul_10s_10s_18_1_1_4229                                                                                                                                         |     77|
|720   |    mul_10s_10s_18_1_1_U1222                                         |hls_dummy_mul_10s_10s_18_1_1_4230                                                                                                                                         |     79|
|721   |    mul_10s_10s_18_1_1_U1223                                         |hls_dummy_mul_10s_10s_18_1_1_4231                                                                                                                                         |     75|
|722   |    mul_10s_10s_18_1_1_U1224                                         |hls_dummy_mul_10s_10s_18_1_1_4232                                                                                                                                         |     87|
|723   |    mul_10s_10s_18_1_1_U1225                                         |hls_dummy_mul_10s_10s_18_1_1_4233                                                                                                                                         |     75|
|724   |    mul_10s_10s_18_1_1_U1226                                         |hls_dummy_mul_10s_10s_18_1_1_4234                                                                                                                                         |     94|
|725   |    mul_10s_10s_18_1_1_U1227                                         |hls_dummy_mul_10s_10s_18_1_1_4235                                                                                                                                         |     76|
|726   |    mul_10s_10s_18_1_1_U1228                                         |hls_dummy_mul_10s_10s_18_1_1_4236                                                                                                                                         |     75|
|727   |    mul_10s_10s_18_1_1_U1229                                         |hls_dummy_mul_10s_10s_18_1_1_4237                                                                                                                                         |     94|
|728   |    mul_10s_10s_18_1_1_U123                                          |hls_dummy_mul_10s_10s_18_1_1_4238                                                                                                                                         |     77|
|729   |    mul_10s_10s_18_1_1_U1230                                         |hls_dummy_mul_10s_10s_18_1_1_4239                                                                                                                                         |     76|
|730   |    mul_10s_10s_18_1_1_U1231                                         |hls_dummy_mul_10s_10s_18_1_1_4240                                                                                                                                         |    128|
|731   |    mul_10s_10s_18_1_1_U1232                                         |hls_dummy_mul_10s_10s_18_1_1_4241                                                                                                                                         |     79|
|732   |    mul_10s_10s_18_1_1_U1233                                         |hls_dummy_mul_10s_10s_18_1_1_4242                                                                                                                                         |     87|
|733   |    mul_10s_10s_18_1_1_U1234                                         |hls_dummy_mul_10s_10s_18_1_1_4243                                                                                                                                         |     66|
|734   |    mul_10s_10s_18_1_1_U1235                                         |hls_dummy_mul_10s_10s_18_1_1_4244                                                                                                                                         |     29|
|735   |    mul_10s_10s_18_1_1_U1236                                         |hls_dummy_mul_10s_10s_18_1_1_4245                                                                                                                                         |     85|
|736   |    mul_10s_10s_18_1_1_U1237                                         |hls_dummy_mul_10s_10s_18_1_1_4246                                                                                                                                         |     78|
|737   |    mul_10s_10s_18_1_1_U1238                                         |hls_dummy_mul_10s_10s_18_1_1_4247                                                                                                                                         |     77|
|738   |    mul_10s_10s_18_1_1_U1239                                         |hls_dummy_mul_10s_10s_18_1_1_4248                                                                                                                                         |     96|
|739   |    mul_10s_10s_18_1_1_U124                                          |hls_dummy_mul_10s_10s_18_1_1_4249                                                                                                                                         |    144|
|740   |    mul_10s_10s_18_1_1_U1240                                         |hls_dummy_mul_10s_10s_18_1_1_4250                                                                                                                                         |     78|
|741   |    mul_10s_10s_18_1_1_U1241                                         |hls_dummy_mul_10s_10s_18_1_1_4251                                                                                                                                         |     78|
|742   |    mul_10s_10s_18_1_1_U1242                                         |hls_dummy_mul_10s_10s_18_1_1_4252                                                                                                                                         |    103|
|743   |    mul_10s_10s_18_1_1_U1243                                         |hls_dummy_mul_10s_10s_18_1_1_4253                                                                                                                                         |     89|
|744   |    mul_10s_10s_18_1_1_U1244                                         |hls_dummy_mul_10s_10s_18_1_1_4254                                                                                                                                         |    100|
|745   |    mul_10s_10s_18_1_1_U1245                                         |hls_dummy_mul_10s_10s_18_1_1_4255                                                                                                                                         |     62|
|746   |    mul_10s_10s_18_1_1_U1246                                         |hls_dummy_mul_10s_10s_18_1_1_4256                                                                                                                                         |     79|
|747   |    mul_10s_10s_18_1_1_U1247                                         |hls_dummy_mul_10s_10s_18_1_1_4257                                                                                                                                         |     89|
|748   |    mul_10s_10s_18_1_1_U1248                                         |hls_dummy_mul_10s_10s_18_1_1_4258                                                                                                                                         |     77|
|749   |    mul_10s_10s_18_1_1_U1249                                         |hls_dummy_mul_10s_10s_18_1_1_4259                                                                                                                                         |     89|
|750   |    mul_10s_10s_18_1_1_U125                                          |hls_dummy_mul_10s_10s_18_1_1_4260                                                                                                                                         |     77|
|751   |    mul_10s_10s_18_1_1_U1250                                         |hls_dummy_mul_10s_10s_18_1_1_4261                                                                                                                                         |     77|
|752   |    mul_10s_10s_18_1_1_U1251                                         |hls_dummy_mul_10s_10s_18_1_1_4262                                                                                                                                         |     96|
|753   |    mul_10s_10s_18_1_1_U1252                                         |hls_dummy_mul_10s_10s_18_1_1_4263                                                                                                                                         |     78|
|754   |    mul_10s_10s_18_1_1_U1253                                         |hls_dummy_mul_10s_10s_18_1_1_4264                                                                                                                                         |     77|
|755   |    mul_10s_10s_18_1_1_U1254                                         |hls_dummy_mul_10s_10s_18_1_1_4265                                                                                                                                         |     96|
|756   |    mul_10s_10s_18_1_1_U1255                                         |hls_dummy_mul_10s_10s_18_1_1_4266                                                                                                                                         |     78|
|757   |    mul_10s_10s_18_1_1_U1256                                         |hls_dummy_mul_10s_10s_18_1_1_4267                                                                                                                                         |    136|
|758   |    mul_10s_10s_18_1_1_U1257                                         |hls_dummy_mul_10s_10s_18_1_1_4268                                                                                                                                         |     89|
|759   |    mul_10s_10s_18_1_1_U1258                                         |hls_dummy_mul_10s_10s_18_1_1_4269                                                                                                                                         |     89|
|760   |    mul_10s_10s_18_1_1_U1259                                         |hls_dummy_mul_10s_10s_18_1_1_4270                                                                                                                                         |     66|
|761   |    mul_10s_10s_18_1_1_U126                                          |hls_dummy_mul_10s_10s_18_1_1_4271                                                                                                                                         |     96|
|762   |    mul_10s_10s_18_1_1_U127                                          |hls_dummy_mul_10s_10s_18_1_1_4272                                                                                                                                         |     78|
|763   |    mul_10s_10s_18_1_1_U128                                          |hls_dummy_mul_10s_10s_18_1_1_4273                                                                                                                                         |     77|
|764   |    mul_10s_10s_18_1_1_U129                                          |hls_dummy_mul_10s_10s_18_1_1_4274                                                                                                                                         |     96|
|765   |    mul_10s_10s_18_1_1_U13                                           |hls_dummy_mul_10s_10s_18_1_1_4275                                                                                                                                         |    124|
|766   |    mul_10s_10s_18_1_1_U130                                          |hls_dummy_mul_10s_10s_18_1_1_4276                                                                                                                                         |     78|
|767   |    mul_10s_10s_18_1_1_U131                                          |hls_dummy_mul_10s_10s_18_1_1_4277                                                                                                                                         |    132|
|768   |    mul_10s_10s_18_1_1_U132                                          |hls_dummy_mul_10s_10s_18_1_1_4278                                                                                                                                         |     82|
|769   |    mul_10s_10s_18_1_1_U133                                          |hls_dummy_mul_10s_10s_18_1_1_4279                                                                                                                                         |    144|
|770   |    mul_10s_10s_18_1_1_U134                                          |hls_dummy_mul_10s_10s_18_1_1_4280                                                                                                                                         |     66|
|771   |    mul_10s_10s_18_1_1_U135                                          |hls_dummy_mul_10s_10s_18_1_1_4281                                                                                                                                         |     29|
|772   |    mul_10s_10s_18_1_1_U136                                          |hls_dummy_mul_10s_10s_18_1_1_4282                                                                                                                                         |     88|
|773   |    mul_10s_10s_18_1_1_U137                                          |hls_dummy_mul_10s_10s_18_1_1_4283                                                                                                                                         |     81|
|774   |    mul_10s_10s_18_1_1_U138                                          |hls_dummy_mul_10s_10s_18_1_1_4284                                                                                                                                         |    124|
|775   |    mul_10s_10s_18_1_1_U139                                          |hls_dummy_mul_10s_10s_18_1_1_4285                                                                                                                                         |    143|
|776   |    mul_10s_10s_18_1_1_U14                                           |hls_dummy_mul_10s_10s_18_1_1_4286                                                                                                                                         |    143|
|777   |    mul_10s_10s_18_1_1_U140                                          |hls_dummy_mul_10s_10s_18_1_1_4287                                                                                                                                         |     90|
|778   |    mul_10s_10s_18_1_1_U141                                          |hls_dummy_mul_10s_10s_18_1_1_4288                                                                                                                                         |     80|
|779   |    mul_10s_10s_18_1_1_U142                                          |hls_dummy_mul_10s_10s_18_1_1_4289                                                                                                                                         |     90|
|780   |    mul_10s_10s_18_1_1_U143                                          |hls_dummy_mul_10s_10s_18_1_1_4290                                                                                                                                         |    115|
|781   |    mul_10s_10s_18_1_1_U144                                          |hls_dummy_mul_10s_10s_18_1_1_4291                                                                                                                                         |    103|
|782   |    mul_10s_10s_18_1_1_U145                                          |hls_dummy_mul_10s_10s_18_1_1_4292                                                                                                                                         |     62|
|783   |    mul_10s_10s_18_1_1_U146                                          |hls_dummy_mul_10s_10s_18_1_1_4293                                                                                                                                         |     82|
|784   |    mul_10s_10s_18_1_1_U147                                          |hls_dummy_mul_10s_10s_18_1_1_4294                                                                                                                                         |     79|
|785   |    mul_10s_10s_18_1_1_U148                                          |hls_dummy_mul_10s_10s_18_1_1_4295                                                                                                                                         |     81|
|786   |    mul_10s_10s_18_1_1_U149                                          |hls_dummy_mul_10s_10s_18_1_1_4296                                                                                                                                         |    115|
|787   |    mul_10s_10s_18_1_1_U15                                           |hls_dummy_mul_10s_10s_18_1_1_4297                                                                                                                                         |    125|
|788   |    mul_10s_10s_18_1_1_U150                                          |hls_dummy_mul_10s_10s_18_1_1_4298                                                                                                                                         |     90|
|789   |    mul_10s_10s_18_1_1_U151                                          |hls_dummy_mul_10s_10s_18_1_1_4299                                                                                                                                         |    109|
|790   |    mul_10s_10s_18_1_1_U152                                          |hls_dummy_mul_10s_10s_18_1_1_4300                                                                                                                                         |     91|
|791   |    mul_10s_10s_18_1_1_U153                                          |hls_dummy_mul_10s_10s_18_1_1_4301                                                                                                                                         |     90|
|792   |    mul_10s_10s_18_1_1_U154                                          |hls_dummy_mul_10s_10s_18_1_1_4302                                                                                                                                         |    109|
|793   |    mul_10s_10s_18_1_1_U155                                          |hls_dummy_mul_10s_10s_18_1_1_4303                                                                                                                                         |     91|
|794   |    mul_10s_10s_18_1_1_U156                                          |hls_dummy_mul_10s_10s_18_1_1_4304                                                                                                                                         |    104|
|795   |    mul_10s_10s_18_1_1_U157                                          |hls_dummy_mul_10s_10s_18_1_1_4305                                                                                                                                         |     82|
|796   |    mul_10s_10s_18_1_1_U158                                          |hls_dummy_mul_10s_10s_18_1_1_4306                                                                                                                                         |    116|
|797   |    mul_10s_10s_18_1_1_U159                                          |hls_dummy_mul_10s_10s_18_1_1_4307                                                                                                                                         |     66|
|798   |    mul_10s_10s_18_1_1_U16                                           |hls_dummy_mul_10s_10s_18_1_1_4308                                                                                                                                         |    124|
|799   |    mul_10s_10s_18_1_1_U161                                          |hls_dummy_mul_10s_10s_18_1_1_4309                                                                                                                                         |     77|
|800   |    mul_10s_10s_18_1_1_U162                                          |hls_dummy_mul_10s_10s_18_1_1_4310                                                                                                                                         |     78|
|801   |    mul_10s_10s_18_1_1_U163                                          |hls_dummy_mul_10s_10s_18_1_1_4311                                                                                                                                         |     77|
|802   |    mul_10s_10s_18_1_1_U164                                          |hls_dummy_mul_10s_10s_18_1_1_4312                                                                                                                                         |     98|
|803   |    mul_10s_10s_18_1_1_U165                                          |hls_dummy_mul_10s_10s_18_1_1_4313                                                                                                                                         |     80|
|804   |    mul_10s_10s_18_1_1_U166                                          |hls_dummy_mul_10s_10s_18_1_1_4314                                                                                                                                         |     80|
|805   |    mul_10s_10s_18_1_1_U167                                          |hls_dummy_mul_10s_10s_18_1_1_4315                                                                                                                                         |    130|
|806   |    mul_10s_10s_18_1_1_U168                                          |hls_dummy_mul_10s_10s_18_1_1_4316                                                                                                                                         |    144|
|807   |    mul_10s_10s_18_1_1_U169                                          |hls_dummy_mul_10s_10s_18_1_1_4317                                                                                                                                         |    151|
|808   |    mul_10s_10s_18_1_1_U17                                           |hls_dummy_mul_10s_10s_18_1_1_4318                                                                                                                                         |    131|
|809   |    mul_10s_10s_18_1_1_U170                                          |hls_dummy_mul_10s_10s_18_1_1_4319                                                                                                                                         |     62|
|810   |    mul_10s_10s_18_1_1_U171                                          |hls_dummy_mul_10s_10s_18_1_1_4320                                                                                                                                         |    130|
|811   |    mul_10s_10s_18_1_1_U172                                          |hls_dummy_mul_10s_10s_18_1_1_4321                                                                                                                                         |     80|
|812   |    mul_10s_10s_18_1_1_U173                                          |hls_dummy_mul_10s_10s_18_1_1_4322                                                                                                                                         |    131|
|813   |    mul_10s_10s_18_1_1_U174                                          |hls_dummy_mul_10s_10s_18_1_1_4323                                                                                                                                         |    143|
|814   |    mul_10s_10s_18_1_1_U175                                          |hls_dummy_mul_10s_10s_18_1_1_4324                                                                                                                                         |     77|
|815   |    mul_10s_10s_18_1_1_U176                                          |hls_dummy_mul_10s_10s_18_1_1_4325                                                                                                                                         |     96|
|816   |    mul_10s_10s_18_1_1_U177                                          |hls_dummy_mul_10s_10s_18_1_1_4326                                                                                                                                         |     78|
|817   |    mul_10s_10s_18_1_1_U178                                          |hls_dummy_mul_10s_10s_18_1_1_4327                                                                                                                                         |     77|
|818   |    mul_10s_10s_18_1_1_U179                                          |hls_dummy_mul_10s_10s_18_1_1_4328                                                                                                                                         |     96|
|819   |    mul_10s_10s_18_1_1_U18                                           |hls_dummy_mul_10s_10s_18_1_1_4329                                                                                                                                         |    121|
|820   |    mul_10s_10s_18_1_1_U180                                          |hls_dummy_mul_10s_10s_18_1_1_4330                                                                                                                                         |     78|
|821   |    mul_10s_10s_18_1_1_U181                                          |hls_dummy_mul_10s_10s_18_1_1_4331                                                                                                                                         |    131|
|822   |    mul_10s_10s_18_1_1_U182                                          |hls_dummy_mul_10s_10s_18_1_1_4332                                                                                                                                         |     79|
|823   |    mul_10s_10s_18_1_1_U183                                          |hls_dummy_mul_10s_10s_18_1_1_4333                                                                                                                                         |    143|
|824   |    mul_10s_10s_18_1_1_U184                                          |hls_dummy_mul_10s_10s_18_1_1_4334                                                                                                                                         |     66|
|825   |    mul_10s_10s_18_1_1_U185                                          |hls_dummy_mul_10s_10s_18_1_1_4335                                                                                                                                         |     29|
|826   |    mul_10s_10s_18_1_1_U186                                          |hls_dummy_mul_10s_10s_18_1_1_4336                                                                                                                                         |     97|
|827   |    mul_10s_10s_18_1_1_U187                                          |hls_dummy_mul_10s_10s_18_1_1_4337                                                                                                                                         |     90|
|828   |    mul_10s_10s_18_1_1_U188                                          |hls_dummy_mul_10s_10s_18_1_1_4338                                                                                                                                         |     89|
|829   |    mul_10s_10s_18_1_1_U189                                          |hls_dummy_mul_10s_10s_18_1_1_4339                                                                                                                                         |    101|
|830   |    mul_10s_10s_18_1_1_U19                                           |hls_dummy_mul_10s_10s_18_1_1_4340                                                                                                                                         |    132|
|831   |    mul_10s_10s_18_1_1_U190                                          |hls_dummy_mul_10s_10s_18_1_1_4341                                                                                                                                         |     83|
|832   |    mul_10s_10s_18_1_1_U191                                          |hls_dummy_mul_10s_10s_18_1_1_4342                                                                                                                                         |     76|
|833   |    mul_10s_10s_18_1_1_U192                                          |hls_dummy_mul_10s_10s_18_1_1_4343                                                                                                                                         |     90|
|834   |    mul_10s_10s_18_1_1_U193                                          |hls_dummy_mul_10s_10s_18_1_1_4344                                                                                                                                         |    115|
|835   |    mul_10s_10s_18_1_1_U194                                          |hls_dummy_mul_10s_10s_18_1_1_4345                                                                                                                                         |    103|
|836   |    mul_10s_10s_18_1_1_U195                                          |hls_dummy_mul_10s_10s_18_1_1_4346                                                                                                                                         |     62|
|837   |    mul_10s_10s_18_1_1_U196                                          |hls_dummy_mul_10s_10s_18_1_1_4347                                                                                                                                         |     82|
|838   |    mul_10s_10s_18_1_1_U197                                          |hls_dummy_mul_10s_10s_18_1_1_4348                                                                                                                                         |     76|
|839   |    mul_10s_10s_18_1_1_U198                                          |hls_dummy_mul_10s_10s_18_1_1_4349                                                                                                                                         |    131|
|840   |    mul_10s_10s_18_1_1_U199                                          |hls_dummy_mul_10s_10s_18_1_1_4350                                                                                                                                         |    143|
|841   |    mul_10s_10s_18_1_1_U20                                           |hls_dummy_mul_10s_10s_18_1_1_4351                                                                                                                                         |     94|
|842   |    mul_10s_10s_18_1_1_U200                                          |hls_dummy_mul_10s_10s_18_1_1_4352                                                                                                                                         |     90|
|843   |    mul_10s_10s_18_1_1_U201                                          |hls_dummy_mul_10s_10s_18_1_1_4353                                                                                                                                         |    109|
|844   |    mul_10s_10s_18_1_1_U202                                          |hls_dummy_mul_10s_10s_18_1_1_4354                                                                                                                                         |     91|
|845   |    mul_10s_10s_18_1_1_U203                                          |hls_dummy_mul_10s_10s_18_1_1_4355                                                                                                                                         |     90|
|846   |    mul_10s_10s_18_1_1_U204                                          |hls_dummy_mul_10s_10s_18_1_1_4356                                                                                                                                         |    109|
|847   |    mul_10s_10s_18_1_1_U205                                          |hls_dummy_mul_10s_10s_18_1_1_4357                                                                                                                                         |     91|
|848   |    mul_10s_10s_18_1_1_U206                                          |hls_dummy_mul_10s_10s_18_1_1_4358                                                                                                                                         |    131|
|849   |    mul_10s_10s_18_1_1_U207                                          |hls_dummy_mul_10s_10s_18_1_1_4359                                                                                                                                         |     89|
|850   |    mul_10s_10s_18_1_1_U208                                          |hls_dummy_mul_10s_10s_18_1_1_4360                                                                                                                                         |    143|
|851   |    mul_10s_10s_18_1_1_U209                                          |hls_dummy_mul_10s_10s_18_1_1_4361                                                                                                                                         |     66|
|852   |    mul_10s_10s_18_1_1_U21                                           |hls_dummy_mul_10s_10s_18_1_1_4362                                                                                                                                         |    111|
|853   |    mul_10s_10s_18_1_1_U211                                          |hls_dummy_mul_10s_10s_18_1_1_4363                                                                                                                                         |     77|
|854   |    mul_10s_10s_18_1_1_U212                                          |hls_dummy_mul_10s_10s_18_1_1_4364                                                                                                                                         |    132|
|855   |    mul_10s_10s_18_1_1_U213                                          |hls_dummy_mul_10s_10s_18_1_1_4365                                                                                                                                         |    131|
|856   |    mul_10s_10s_18_1_1_U214                                          |hls_dummy_mul_10s_10s_18_1_1_4366                                                                                                                                         |     96|
|857   |    mul_10s_10s_18_1_1_U215                                          |hls_dummy_mul_10s_10s_18_1_1_4367                                                                                                                                         |     78|
|858   |    mul_10s_10s_18_1_1_U216                                          |hls_dummy_mul_10s_10s_18_1_1_4368                                                                                                                                         |     79|
|859   |    mul_10s_10s_18_1_1_U217                                          |hls_dummy_mul_10s_10s_18_1_1_4369                                                                                                                                         |    130|
|860   |    mul_10s_10s_18_1_1_U218                                          |hls_dummy_mul_10s_10s_18_1_1_4370                                                                                                                                         |    141|
|861   |    mul_10s_10s_18_1_1_U219                                          |hls_dummy_mul_10s_10s_18_1_1_4371                                                                                                                                         |    151|
|862   |    mul_10s_10s_18_1_1_U22                                           |hls_dummy_mul_10s_10s_18_1_1_4372                                                                                                                                         |    124|
|863   |    mul_10s_10s_18_1_1_U220                                          |hls_dummy_mul_10s_10s_18_1_1_4373                                                                                                                                         |     62|
|864   |    mul_10s_10s_18_1_1_U221                                          |hls_dummy_mul_10s_10s_18_1_1_4374                                                                                                                                         |    130|
|865   |    mul_10s_10s_18_1_1_U222                                          |hls_dummy_mul_10s_10s_18_1_1_4375                                                                                                                                         |     79|
|866   |    mul_10s_10s_18_1_1_U223                                          |hls_dummy_mul_10s_10s_18_1_1_4376                                                                                                                                         |    130|
|867   |    mul_10s_10s_18_1_1_U224                                          |hls_dummy_mul_10s_10s_18_1_1_4377                                                                                                                                         |    142|
|868   |    mul_10s_10s_18_1_1_U225                                          |hls_dummy_mul_10s_10s_18_1_1_4378                                                                                                                                         |     77|
|869   |    mul_10s_10s_18_1_1_U226                                          |hls_dummy_mul_10s_10s_18_1_1_4379                                                                                                                                         |     96|
|870   |    mul_10s_10s_18_1_1_U227                                          |hls_dummy_mul_10s_10s_18_1_1_4380                                                                                                                                         |     78|
|871   |    mul_10s_10s_18_1_1_U228                                          |hls_dummy_mul_10s_10s_18_1_1_4381                                                                                                                                         |     77|
|872   |    mul_10s_10s_18_1_1_U229                                          |hls_dummy_mul_10s_10s_18_1_1_4382                                                                                                                                         |     96|
|873   |    mul_10s_10s_18_1_1_U23                                           |hls_dummy_mul_10s_10s_18_1_1_4383                                                                                                                                         |    132|
|874   |    mul_10s_10s_18_1_1_U230                                          |hls_dummy_mul_10s_10s_18_1_1_4384                                                                                                                                         |     78|
|875   |    mul_10s_10s_18_1_1_U231                                          |hls_dummy_mul_10s_10s_18_1_1_4385                                                                                                                                         |    130|
|876   |    mul_10s_10s_18_1_1_U232                                          |hls_dummy_mul_10s_10s_18_1_1_4386                                                                                                                                         |     79|
|877   |    mul_10s_10s_18_1_1_U233                                          |hls_dummy_mul_10s_10s_18_1_1_4387                                                                                                                                         |    142|
|878   |    mul_10s_10s_18_1_1_U234                                          |hls_dummy_mul_10s_10s_18_1_1_4388                                                                                                                                         |     66|
|879   |    mul_10s_10s_18_1_1_U235                                          |hls_dummy_mul_10s_10s_18_1_1_4389                                                                                                                                         |     29|
|880   |    mul_10s_10s_18_1_1_U236                                          |hls_dummy_mul_10s_10s_18_1_1_4390                                                                                                                                         |     98|
|881   |    mul_10s_10s_18_1_1_U237                                          |hls_dummy_mul_10s_10s_18_1_1_4391                                                                                                                                         |    126|
|882   |    mul_10s_10s_18_1_1_U238                                          |hls_dummy_mul_10s_10s_18_1_1_4392                                                                                                                                         |    125|
|883   |    mul_10s_10s_18_1_1_U239                                          |hls_dummy_mul_10s_10s_18_1_1_4393                                                                                                                                         |    109|
|884   |    mul_10s_10s_18_1_1_U24                                           |hls_dummy_mul_10s_10s_18_1_1_4394                                                                                                                                         |    177|
|885   |    mul_10s_10s_18_1_1_U240                                          |hls_dummy_mul_10s_10s_18_1_1_4395                                                                                                                                         |     91|
|886   |    mul_10s_10s_18_1_1_U241                                          |hls_dummy_mul_10s_10s_18_1_1_4396                                                                                                                                         |     89|
|887   |    mul_10s_10s_18_1_1_U242                                          |hls_dummy_mul_10s_10s_18_1_1_4397                                                                                                                                         |    132|
|888   |    mul_10s_10s_18_1_1_U243                                          |hls_dummy_mul_10s_10s_18_1_1_4398                                                                                                                                         |    147|
|889   |    mul_10s_10s_18_1_1_U244                                          |hls_dummy_mul_10s_10s_18_1_1_4399                                                                                                                                         |    103|
|890   |    mul_10s_10s_18_1_1_U245                                          |hls_dummy_mul_10s_10s_18_1_1_4400                                                                                                                                         |     62|
|891   |    mul_10s_10s_18_1_1_U246                                          |hls_dummy_mul_10s_10s_18_1_1_4401                                                                                                                                         |     82|
|892   |    mul_10s_10s_18_1_1_U247                                          |hls_dummy_mul_10s_10s_18_1_1_4402                                                                                                                                         |     89|
|893   |    mul_10s_10s_18_1_1_U248                                          |hls_dummy_mul_10s_10s_18_1_1_4403                                                                                                                                         |    132|
|894   |    mul_10s_10s_18_1_1_U249                                          |hls_dummy_mul_10s_10s_18_1_1_4404                                                                                                                                         |    144|
|895   |    mul_10s_10s_18_1_1_U25                                           |hls_dummy_mul_10s_10s_18_1_1_4405                                                                                                                                         |    109|
|896   |    mul_10s_10s_18_1_1_U250                                          |hls_dummy_mul_10s_10s_18_1_1_4406                                                                                                                                         |     90|
|897   |    mul_10s_10s_18_1_1_U251                                          |hls_dummy_mul_10s_10s_18_1_1_4407                                                                                                                                         |    109|
|898   |    mul_10s_10s_18_1_1_U252                                          |hls_dummy_mul_10s_10s_18_1_1_4408                                                                                                                                         |     91|
|899   |    mul_10s_10s_18_1_1_U253                                          |hls_dummy_mul_10s_10s_18_1_1_4409                                                                                                                                         |     90|
|900   |    mul_10s_10s_18_1_1_U254                                          |hls_dummy_mul_10s_10s_18_1_1_4410                                                                                                                                         |    109|
|901   |    mul_10s_10s_18_1_1_U255                                          |hls_dummy_mul_10s_10s_18_1_1_4411                                                                                                                                         |     91|
|902   |    mul_10s_10s_18_1_1_U256                                          |hls_dummy_mul_10s_10s_18_1_1_4412                                                                                                                                         |    132|
|903   |    mul_10s_10s_18_1_1_U257                                          |hls_dummy_mul_10s_10s_18_1_1_4413                                                                                                                                         |     89|
|904   |    mul_10s_10s_18_1_1_U258                                          |hls_dummy_mul_10s_10s_18_1_1_4414                                                                                                                                         |    144|
|905   |    mul_10s_10s_18_1_1_U259                                          |hls_dummy_mul_10s_10s_18_1_1_4415                                                                                                                                         |     66|
|906   |    mul_10s_10s_18_1_1_U26                                           |hls_dummy_mul_10s_10s_18_1_1_4416                                                                                                                                         |    128|
|907   |    mul_10s_10s_18_1_1_U261                                          |hls_dummy_mul_10s_10s_18_1_1_4417                                                                                                                                         |     77|
|908   |    mul_10s_10s_18_1_1_U262                                          |hls_dummy_mul_10s_10s_18_1_1_4418                                                                                                                                         |     78|
|909   |    mul_10s_10s_18_1_1_U263                                          |hls_dummy_mul_10s_10s_18_1_1_4419                                                                                                                                         |    128|
|910   |    mul_10s_10s_18_1_1_U264                                          |hls_dummy_mul_10s_10s_18_1_1_4420                                                                                                                                         |    147|
|911   |    mul_10s_10s_18_1_1_U265                                          |hls_dummy_mul_10s_10s_18_1_1_4421                                                                                                                                         |    129|
|912   |    mul_10s_10s_18_1_1_U266                                          |hls_dummy_mul_10s_10s_18_1_1_4422                                                                                                                                         |     79|
|913   |    mul_10s_10s_18_1_1_U267                                          |hls_dummy_mul_10s_10s_18_1_1_4423                                                                                                                                         |    130|
|914   |    mul_10s_10s_18_1_1_U268                                          |hls_dummy_mul_10s_10s_18_1_1_4424                                                                                                                                         |    144|
|915   |    mul_10s_10s_18_1_1_U269                                          |hls_dummy_mul_10s_10s_18_1_1_4425                                                                                                                                         |    151|
|916   |    mul_10s_10s_18_1_1_U27                                           |hls_dummy_mul_10s_10s_18_1_1_4426                                                                                                                                         |    110|
|917   |    mul_10s_10s_18_1_1_U270                                          |hls_dummy_mul_10s_10s_18_1_1_4427                                                                                                                                         |     62|
|918   |    mul_10s_10s_18_1_1_U271                                          |hls_dummy_mul_10s_10s_18_1_1_4428                                                                                                                                         |    130|
|919   |    mul_10s_10s_18_1_1_U272                                          |hls_dummy_mul_10s_10s_18_1_1_4429                                                                                                                                         |     79|
|920   |    mul_10s_10s_18_1_1_U273                                          |hls_dummy_mul_10s_10s_18_1_1_4430                                                                                                                                         |    132|
|921   |    mul_10s_10s_18_1_1_U274                                          |hls_dummy_mul_10s_10s_18_1_1_4431                                                                                                                                         |    144|
|922   |    mul_10s_10s_18_1_1_U275                                          |hls_dummy_mul_10s_10s_18_1_1_4432                                                                                                                                         |     77|
|923   |    mul_10s_10s_18_1_1_U276                                          |hls_dummy_mul_10s_10s_18_1_1_4433                                                                                                                                         |     96|
|924   |    mul_10s_10s_18_1_1_U277                                          |hls_dummy_mul_10s_10s_18_1_1_4434                                                                                                                                         |     78|
|925   |    mul_10s_10s_18_1_1_U278                                          |hls_dummy_mul_10s_10s_18_1_1_4435                                                                                                                                         |     77|
|926   |    mul_10s_10s_18_1_1_U279                                          |hls_dummy_mul_10s_10s_18_1_1_4436                                                                                                                                         |     96|
|927   |    mul_10s_10s_18_1_1_U28                                           |hls_dummy_mul_10s_10s_18_1_1_4437                                                                                                                                         |    109|
|928   |    mul_10s_10s_18_1_1_U280                                          |hls_dummy_mul_10s_10s_18_1_1_4438                                                                                                                                         |     78|
|929   |    mul_10s_10s_18_1_1_U281                                          |hls_dummy_mul_10s_10s_18_1_1_4439                                                                                                                                         |    130|
|930   |    mul_10s_10s_18_1_1_U282                                          |hls_dummy_mul_10s_10s_18_1_1_4440                                                                                                                                         |     79|
|931   |    mul_10s_10s_18_1_1_U283                                          |hls_dummy_mul_10s_10s_18_1_1_4441                                                                                                                                         |    142|
|932   |    mul_10s_10s_18_1_1_U284                                          |hls_dummy_mul_10s_10s_18_1_1_4442                                                                                                                                         |     66|
|933   |    mul_10s_10s_18_1_1_U285                                          |hls_dummy_mul_10s_10s_18_1_1_4443                                                                                                                                         |     29|
|934   |    mul_10s_10s_18_1_1_U286                                          |hls_dummy_mul_10s_10s_18_1_1_4444                                                                                                                                         |     98|
|935   |    mul_10s_10s_18_1_1_U287                                          |hls_dummy_mul_10s_10s_18_1_1_4445                                                                                                                                         |     91|
|936   |    mul_10s_10s_18_1_1_U288                                          |hls_dummy_mul_10s_10s_18_1_1_4446                                                                                                                                         |     80|
|937   |    mul_10s_10s_18_1_1_U289                                          |hls_dummy_mul_10s_10s_18_1_1_4447                                                                                                                                         |     99|
|938   |    mul_10s_10s_18_1_1_U29                                           |hls_dummy_mul_10s_10s_18_1_1_4448                                                                                                                                         |    128|
|939   |    mul_10s_10s_18_1_1_U290                                          |hls_dummy_mul_10s_10s_18_1_1_4449                                                                                                                                         |     81|
|940   |    mul_10s_10s_18_1_1_U291                                          |hls_dummy_mul_10s_10s_18_1_1_4450                                                                                                                                         |     80|
|941   |    mul_10s_10s_18_1_1_U292                                          |hls_dummy_mul_10s_10s_18_1_1_4451                                                                                                                                         |     90|
|942   |    mul_10s_10s_18_1_1_U293                                          |hls_dummy_mul_10s_10s_18_1_1_4452                                                                                                                                         |    115|
|943   |    mul_10s_10s_18_1_1_U294                                          |hls_dummy_mul_10s_10s_18_1_1_4453                                                                                                                                         |    103|
|944   |    mul_10s_10s_18_1_1_U295                                          |hls_dummy_mul_10s_10s_18_1_1_4454                                                                                                                                         |     62|
|945   |    mul_10s_10s_18_1_1_U296                                          |hls_dummy_mul_10s_10s_18_1_1_4455                                                                                                                                         |     82|
|946   |    mul_10s_10s_18_1_1_U297                                          |hls_dummy_mul_10s_10s_18_1_1_4456                                                                                                                                         |     80|
|947   |    mul_10s_10s_18_1_1_U298                                          |hls_dummy_mul_10s_10s_18_1_1_4457                                                                                                                                         |    103|
|948   |    mul_10s_10s_18_1_1_U299                                          |hls_dummy_mul_10s_10s_18_1_1_4458                                                                                                                                         |    115|
|949   |    mul_10s_10s_18_1_1_U30                                           |hls_dummy_mul_10s_10s_18_1_1_4459                                                                                                                                         |    110|
|950   |    mul_10s_10s_18_1_1_U300                                          |hls_dummy_mul_10s_10s_18_1_1_4460                                                                                                                                         |     90|
|951   |    mul_10s_10s_18_1_1_U301                                          |hls_dummy_mul_10s_10s_18_1_1_4461                                                                                                                                         |    109|
|952   |    mul_10s_10s_18_1_1_U302                                          |hls_dummy_mul_10s_10s_18_1_1_4462                                                                                                                                         |     91|
|953   |    mul_10s_10s_18_1_1_U303                                          |hls_dummy_mul_10s_10s_18_1_1_4463                                                                                                                                         |     90|
|954   |    mul_10s_10s_18_1_1_U304                                          |hls_dummy_mul_10s_10s_18_1_1_4464                                                                                                                                         |    109|
|955   |    mul_10s_10s_18_1_1_U305                                          |hls_dummy_mul_10s_10s_18_1_1_4465                                                                                                                                         |     91|
|956   |    mul_10s_10s_18_1_1_U306                                          |hls_dummy_mul_10s_10s_18_1_1_4466                                                                                                                                         |    132|
|957   |    mul_10s_10s_18_1_1_U307                                          |hls_dummy_mul_10s_10s_18_1_1_4467                                                                                                                                         |     80|
|958   |    mul_10s_10s_18_1_1_U308                                          |hls_dummy_mul_10s_10s_18_1_1_4468                                                                                                                                         |    144|
|959   |    mul_10s_10s_18_1_1_U309                                          |hls_dummy_mul_10s_10s_18_1_1_4469                                                                                                                                         |     66|
|960   |    mul_10s_10s_18_1_1_U31                                           |hls_dummy_mul_10s_10s_18_1_1_4470                                                                                                                                         |    110|
|961   |    mul_10s_10s_18_1_1_U311                                          |hls_dummy_mul_10s_10s_18_1_1_4471                                                                                                                                         |     77|
|962   |    mul_10s_10s_18_1_1_U312                                          |hls_dummy_mul_10s_10s_18_1_1_4472                                                                                                                                         |     79|
|963   |    mul_10s_10s_18_1_1_U313                                          |hls_dummy_mul_10s_10s_18_1_1_4473                                                                                                                                         |     79|
|964   |    mul_10s_10s_18_1_1_U314                                          |hls_dummy_mul_10s_10s_18_1_1_4474                                                                                                                                         |    150|
|965   |    mul_10s_10s_18_1_1_U315                                          |hls_dummy_mul_10s_10s_18_1_1_4475                                                                                                                                         |     80|
|966   |    mul_10s_10s_18_1_1_U316                                          |hls_dummy_mul_10s_10s_18_1_1_4476                                                                                                                                         |     79|
|967   |    mul_10s_10s_18_1_1_U317                                          |hls_dummy_mul_10s_10s_18_1_1_4477                                                                                                                                         |    128|
|968   |    mul_10s_10s_18_1_1_U318                                          |hls_dummy_mul_10s_10s_18_1_1_4478                                                                                                                                         |     90|
|969   |    mul_10s_10s_18_1_1_U319                                          |hls_dummy_mul_10s_10s_18_1_1_4479                                                                                                                                         |    151|
|970   |    mul_10s_10s_18_1_1_U32                                           |hls_dummy_mul_10s_10s_18_1_1_4480                                                                                                                                         |    123|
|971   |    mul_10s_10s_18_1_1_U320                                          |hls_dummy_mul_10s_10s_18_1_1_4481                                                                                                                                         |     62|
|972   |    mul_10s_10s_18_1_1_U321                                          |hls_dummy_mul_10s_10s_18_1_1_4482                                                                                                                                         |     79|
|973   |    mul_10s_10s_18_1_1_U322                                          |hls_dummy_mul_10s_10s_18_1_1_4483                                                                                                                                         |     78|
|974   |    mul_10s_10s_18_1_1_U323                                          |hls_dummy_mul_10s_10s_18_1_1_4484                                                                                                                                         |    130|
|975   |    mul_10s_10s_18_1_1_U324                                          |hls_dummy_mul_10s_10s_18_1_1_4485                                                                                                                                         |    140|
|976   |    mul_10s_10s_18_1_1_U325                                          |hls_dummy_mul_10s_10s_18_1_1_4486                                                                                                                                         |     77|
|977   |    mul_10s_10s_18_1_1_U326                                          |hls_dummy_mul_10s_10s_18_1_1_4487                                                                                                                                         |     96|
|978   |    mul_10s_10s_18_1_1_U327                                          |hls_dummy_mul_10s_10s_18_1_1_4488                                                                                                                                         |     78|
|979   |    mul_10s_10s_18_1_1_U328                                          |hls_dummy_mul_10s_10s_18_1_1_4489                                                                                                                                         |     77|
|980   |    mul_10s_10s_18_1_1_U329                                          |hls_dummy_mul_10s_10s_18_1_1_4490                                                                                                                                         |     96|
|981   |    mul_10s_10s_18_1_1_U33                                           |hls_dummy_mul_10s_10s_18_1_1_4491                                                                                                                                         |    144|
|982   |    mul_10s_10s_18_1_1_U330                                          |hls_dummy_mul_10s_10s_18_1_1_4492                                                                                                                                         |     78|
|983   |    mul_10s_10s_18_1_1_U331                                          |hls_dummy_mul_10s_10s_18_1_1_4493                                                                                                                                         |    130|
|984   |    mul_10s_10s_18_1_1_U332                                          |hls_dummy_mul_10s_10s_18_1_1_4494                                                                                                                                         |     79|
|985   |    mul_10s_10s_18_1_1_U333                                          |hls_dummy_mul_10s_10s_18_1_1_4495                                                                                                                                         |    142|
|986   |    mul_10s_10s_18_1_1_U334                                          |hls_dummy_mul_10s_10s_18_1_1_4496                                                                                                                                         |     66|
|987   |    mul_10s_10s_18_1_1_U335                                          |hls_dummy_mul_10s_10s_18_1_1_4497                                                                                                                                         |     29|
|988   |    mul_10s_10s_18_1_1_U336                                          |hls_dummy_mul_10s_10s_18_1_1_4498                                                                                                                                         |     98|
|989   |    mul_10s_10s_18_1_1_U337                                          |hls_dummy_mul_10s_10s_18_1_1_4499                                                                                                                                         |     84|
|990   |    mul_10s_10s_18_1_1_U338                                          |hls_dummy_mul_10s_10s_18_1_1_4500                                                                                                                                         |     82|
|991   |    mul_10s_10s_18_1_1_U339                                          |hls_dummy_mul_10s_10s_18_1_1_4501                                                                                                                                         |    144|
|992   |    mul_10s_10s_18_1_1_U34                                           |hls_dummy_mul_10s_10s_18_1_1_4502                                                                                                                                         |     98|
|993   |    mul_10s_10s_18_1_1_U340                                          |hls_dummy_mul_10s_10s_18_1_1_4503                                                                                                                                         |     83|
|994   |    mul_10s_10s_18_1_1_U341                                          |hls_dummy_mul_10s_10s_18_1_1_4504                                                                                                                                         |     80|
|995   |    mul_10s_10s_18_1_1_U342                                          |hls_dummy_mul_10s_10s_18_1_1_4505                                                                                                                                         |    136|
|996   |    mul_10s_10s_18_1_1_U343                                          |hls_dummy_mul_10s_10s_18_1_1_4506                                                                                                                                         |     95|
|997   |    mul_10s_10s_18_1_1_U344                                          |hls_dummy_mul_10s_10s_18_1_1_4507                                                                                                                                         |    103|
|998   |    mul_10s_10s_18_1_1_U345                                          |hls_dummy_mul_10s_10s_18_1_1_4508                                                                                                                                         |     62|
|999   |    mul_10s_10s_18_1_1_U346                                          |hls_dummy_mul_10s_10s_18_1_1_4509                                                                                                                                         |     83|
|1000  |    mul_10s_10s_18_1_1_U347                                          |hls_dummy_mul_10s_10s_18_1_1_4510                                                                                                                                         |     79|
|1001  |    mul_10s_10s_18_1_1_U348                                          |hls_dummy_mul_10s_10s_18_1_1_4511                                                                                                                                         |    132|
|1002  |    mul_10s_10s_18_1_1_U349                                          |hls_dummy_mul_10s_10s_18_1_1_4512                                                                                                                                         |    148|
|1003  |    mul_10s_10s_18_1_1_U35                                           |hls_dummy_mul_10s_10s_18_1_1_4513                                                                                                                                         |     29|
|1004  |    mul_10s_10s_18_1_1_U350                                          |hls_dummy_mul_10s_10s_18_1_1_4514                                                                                                                                         |     90|
|1005  |    mul_10s_10s_18_1_1_U351                                          |hls_dummy_mul_10s_10s_18_1_1_4515                                                                                                                                         |    109|
|1006  |    mul_10s_10s_18_1_1_U352                                          |hls_dummy_mul_10s_10s_18_1_1_4516                                                                                                                                         |     91|
|1007  |    mul_10s_10s_18_1_1_U353                                          |hls_dummy_mul_10s_10s_18_1_1_4517                                                                                                                                         |     90|
|1008  |    mul_10s_10s_18_1_1_U354                                          |hls_dummy_mul_10s_10s_18_1_1_4518                                                                                                                                         |    109|
|1009  |    mul_10s_10s_18_1_1_U355                                          |hls_dummy_mul_10s_10s_18_1_1_4519                                                                                                                                         |     91|
|1010  |    mul_10s_10s_18_1_1_U356                                          |hls_dummy_mul_10s_10s_18_1_1_4520                                                                                                                                         |    132|
|1011  |    mul_10s_10s_18_1_1_U357                                          |hls_dummy_mul_10s_10s_18_1_1_4521                                                                                                                                         |     89|
|1012  |    mul_10s_10s_18_1_1_U358                                          |hls_dummy_mul_10s_10s_18_1_1_4522                                                                                                                                         |    144|
|1013  |    mul_10s_10s_18_1_1_U359                                          |hls_dummy_mul_10s_10s_18_1_1_4523                                                                                                                                         |     66|
|1014  |    mul_10s_10s_18_1_1_U36                                           |hls_dummy_mul_10s_10s_18_1_1_4524                                                                                                                                         |    133|
|1015  |    mul_10s_10s_18_1_1_U361                                          |hls_dummy_mul_10s_10s_18_1_1_4525                                                                                                                                         |    128|
|1016  |    mul_10s_10s_18_1_1_U362                                          |hls_dummy_mul_10s_10s_18_1_1_4526                                                                                                                                         |    129|
|1017  |    mul_10s_10s_18_1_1_U363                                          |hls_dummy_mul_10s_10s_18_1_1_4527                                                                                                                                         |    128|
|1018  |    mul_10s_10s_18_1_1_U364                                          |hls_dummy_mul_10s_10s_18_1_1_4528                                                                                                                                         |    147|
|1019  |    mul_10s_10s_18_1_1_U365                                          |hls_dummy_mul_10s_10s_18_1_1_4529                                                                                                                                         |    129|
|1020  |    mul_10s_10s_18_1_1_U366                                          |hls_dummy_mul_10s_10s_18_1_1_4530                                                                                                                                         |     79|
|1021  |    mul_10s_10s_18_1_1_U367                                          |hls_dummy_mul_10s_10s_18_1_1_4531                                                                                                                                         |     78|
|1022  |    mul_10s_10s_18_1_1_U368                                          |hls_dummy_mul_10s_10s_18_1_1_4532                                                                                                                                         |    140|
|1023  |    mul_10s_10s_18_1_1_U369                                          |hls_dummy_mul_10s_10s_18_1_1_4533                                                                                                                                         |    151|
|1024  |    mul_10s_10s_18_1_1_U37                                           |hls_dummy_mul_10s_10s_18_1_1_4534                                                                                                                                         |     90|
|1025  |    mul_10s_10s_18_1_1_U370                                          |hls_dummy_mul_10s_10s_18_1_1_4535                                                                                                                                         |     62|
|1026  |    mul_10s_10s_18_1_1_U371                                          |hls_dummy_mul_10s_10s_18_1_1_4536                                                                                                                                         |     79|
|1027  |    mul_10s_10s_18_1_1_U372                                          |hls_dummy_mul_10s_10s_18_1_1_4537                                                                                                                                         |     79|
|1028  |    mul_10s_10s_18_1_1_U373                                          |hls_dummy_mul_10s_10s_18_1_1_4538                                                                                                                                         |    132|
|1029  |    mul_10s_10s_18_1_1_U374                                          |hls_dummy_mul_10s_10s_18_1_1_4539                                                                                                                                         |    144|
|1030  |    mul_10s_10s_18_1_1_U375                                          |hls_dummy_mul_10s_10s_18_1_1_4540                                                                                                                                         |     77|
|1031  |    mul_10s_10s_18_1_1_U376                                          |hls_dummy_mul_10s_10s_18_1_1_4541                                                                                                                                         |     96|
|1032  |    mul_10s_10s_18_1_1_U377                                          |hls_dummy_mul_10s_10s_18_1_1_4542                                                                                                                                         |     78|
|1033  |    mul_10s_10s_18_1_1_U378                                          |hls_dummy_mul_10s_10s_18_1_1_4543                                                                                                                                         |     77|
|1034  |    mul_10s_10s_18_1_1_U379                                          |hls_dummy_mul_10s_10s_18_1_1_4544                                                                                                                                         |     96|
|1035  |    mul_10s_10s_18_1_1_U38                                           |hls_dummy_mul_10s_10s_18_1_1_4545                                                                                                                                         |     80|
|1036  |    mul_10s_10s_18_1_1_U380                                          |hls_dummy_mul_10s_10s_18_1_1_4546                                                                                                                                         |     78|
|1037  |    mul_10s_10s_18_1_1_U381                                          |hls_dummy_mul_10s_10s_18_1_1_4547                                                                                                                                         |    131|
|1038  |    mul_10s_10s_18_1_1_U382                                          |hls_dummy_mul_10s_10s_18_1_1_4548                                                                                                                                         |     79|
|1039  |    mul_10s_10s_18_1_1_U383                                          |hls_dummy_mul_10s_10s_18_1_1_4549                                                                                                                                         |    143|
|1040  |    mul_10s_10s_18_1_1_U384                                          |hls_dummy_mul_10s_10s_18_1_1_4550                                                                                                                                         |     66|
|1041  |    mul_10s_10s_18_1_1_U385                                          |hls_dummy_mul_10s_10s_18_1_1_4551                                                                                                                                         |     29|
|1042  |    mul_10s_10s_18_1_1_U386                                          |hls_dummy_mul_10s_10s_18_1_1_4552                                                                                                                                         |     88|
|1043  |    mul_10s_10s_18_1_1_U387                                          |hls_dummy_mul_10s_10s_18_1_1_4553                                                                                                                                         |     81|
|1044  |    mul_10s_10s_18_1_1_U388                                          |hls_dummy_mul_10s_10s_18_1_1_4554                                                                                                                                         |     80|
|1045  |    mul_10s_10s_18_1_1_U389                                          |hls_dummy_mul_10s_10s_18_1_1_4555                                                                                                                                         |     99|
|1046  |    mul_10s_10s_18_1_1_U39                                           |hls_dummy_mul_10s_10s_18_1_1_4556                                                                                                                                         |     99|
|1047  |    mul_10s_10s_18_1_1_U390                                          |hls_dummy_mul_10s_10s_18_1_1_4557                                                                                                                                         |     81|
|1048  |    mul_10s_10s_18_1_1_U391                                          |hls_dummy_mul_10s_10s_18_1_1_4558                                                                                                                                         |     81|
|1049  |    mul_10s_10s_18_1_1_U392                                          |hls_dummy_mul_10s_10s_18_1_1_4559                                                                                                                                         |     81|
|1050  |    mul_10s_10s_18_1_1_U393                                          |hls_dummy_mul_10s_10s_18_1_1_4560                                                                                                                                         |    148|
|1051  |    mul_10s_10s_18_1_1_U394                                          |hls_dummy_mul_10s_10s_18_1_1_4561                                                                                                                                         |    103|
|1052  |    mul_10s_10s_18_1_1_U395                                          |hls_dummy_mul_10s_10s_18_1_1_4562                                                                                                                                         |     62|
|1053  |    mul_10s_10s_18_1_1_U396                                          |hls_dummy_mul_10s_10s_18_1_1_4563                                                                                                                                         |     83|
|1054  |    mul_10s_10s_18_1_1_U397                                          |hls_dummy_mul_10s_10s_18_1_1_4564                                                                                                                                         |     80|
|1055  |    mul_10s_10s_18_1_1_U398                                          |hls_dummy_mul_10s_10s_18_1_1_4565                                                                                                                                         |    103|
|1056  |    mul_10s_10s_18_1_1_U399                                          |hls_dummy_mul_10s_10s_18_1_1_4566                                                                                                                                         |    115|
|1057  |    mul_10s_10s_18_1_1_U40                                           |hls_dummy_mul_10s_10s_18_1_1_4567                                                                                                                                         |     81|
|1058  |    mul_10s_10s_18_1_1_U400                                          |hls_dummy_mul_10s_10s_18_1_1_4568                                                                                                                                         |     90|
|1059  |    mul_10s_10s_18_1_1_U401                                          |hls_dummy_mul_10s_10s_18_1_1_4569                                                                                                                                         |    109|
|1060  |    mul_10s_10s_18_1_1_U402                                          |hls_dummy_mul_10s_10s_18_1_1_4570                                                                                                                                         |     91|
|1061  |    mul_10s_10s_18_1_1_U403                                          |hls_dummy_mul_10s_10s_18_1_1_4571                                                                                                                                         |     90|
|1062  |    mul_10s_10s_18_1_1_U404                                          |hls_dummy_mul_10s_10s_18_1_1_4572                                                                                                                                         |    109|
|1063  |    mul_10s_10s_18_1_1_U405                                          |hls_dummy_mul_10s_10s_18_1_1_4573                                                                                                                                         |     91|
|1064  |    mul_10s_10s_18_1_1_U406                                          |hls_dummy_mul_10s_10s_18_1_1_4574                                                                                                                                         |    130|
|1065  |    mul_10s_10s_18_1_1_U407                                          |hls_dummy_mul_10s_10s_18_1_1_4575                                                                                                                                         |     80|
|1066  |    mul_10s_10s_18_1_1_U408                                          |hls_dummy_mul_10s_10s_18_1_1_4576                                                                                                                                         |    142|
|1067  |    mul_10s_10s_18_1_1_U409                                          |hls_dummy_mul_10s_10s_18_1_1_4577                                                                                                                                         |     66|
|1068  |    mul_10s_10s_18_1_1_U41                                           |hls_dummy_mul_10s_10s_18_1_1_4578                                                                                                                                         |     79|
|1069  |    mul_10s_10s_18_1_1_U411                                          |hls_dummy_mul_10s_10s_18_1_1_4579                                                                                                                                         |    131|
|1070  |    mul_10s_10s_18_1_1_U412                                          |hls_dummy_mul_10s_10s_18_1_1_4580                                                                                                                                         |     78|
|1071  |    mul_10s_10s_18_1_1_U413                                          |hls_dummy_mul_10s_10s_18_1_1_4581                                                                                                                                         |     77|
|1072  |    mul_10s_10s_18_1_1_U414                                          |hls_dummy_mul_10s_10s_18_1_1_4582                                                                                                                                         |     96|
|1073  |    mul_10s_10s_18_1_1_U415                                          |hls_dummy_mul_10s_10s_18_1_1_4583                                                                                                                                         |     78|
|1074  |    mul_10s_10s_18_1_1_U416                                          |hls_dummy_mul_10s_10s_18_1_1_4584                                                                                                                                         |     79|
|1075  |    mul_10s_10s_18_1_1_U417                                          |hls_dummy_mul_10s_10s_18_1_1_4585                                                                                                                                         |    130|
|1076  |    mul_10s_10s_18_1_1_U418                                          |hls_dummy_mul_10s_10s_18_1_1_4586                                                                                                                                         |    140|
|1077  |    mul_10s_10s_18_1_1_U419                                          |hls_dummy_mul_10s_10s_18_1_1_4587                                                                                                                                         |    100|
|1078  |    mul_10s_10s_18_1_1_U42                                           |hls_dummy_mul_10s_10s_18_1_1_4588                                                                                                                                         |    132|
|1079  |    mul_10s_10s_18_1_1_U420                                          |hls_dummy_mul_10s_10s_18_1_1_4589                                                                                                                                         |     62|
|1080  |    mul_10s_10s_18_1_1_U421                                          |hls_dummy_mul_10s_10s_18_1_1_4590                                                                                                                                         |     79|
|1081  |    mul_10s_10s_18_1_1_U422                                          |hls_dummy_mul_10s_10s_18_1_1_4591                                                                                                                                         |     79|
|1082  |    mul_10s_10s_18_1_1_U423                                          |hls_dummy_mul_10s_10s_18_1_1_4592                                                                                                                                         |    131|
|1083  |    mul_10s_10s_18_1_1_U424                                          |hls_dummy_mul_10s_10s_18_1_1_4593                                                                                                                                         |    143|
|1084  |    mul_10s_10s_18_1_1_U425                                          |hls_dummy_mul_10s_10s_18_1_1_4594                                                                                                                                         |    131|
|1085  |    mul_10s_10s_18_1_1_U426                                          |hls_dummy_mul_10s_10s_18_1_1_4595                                                                                                                                         |    150|
|1086  |    mul_10s_10s_18_1_1_U427                                          |hls_dummy_mul_10s_10s_18_1_1_4596                                                                                                                                         |     78|
|1087  |    mul_10s_10s_18_1_1_U428                                          |hls_dummy_mul_10s_10s_18_1_1_4597                                                                                                                                         |     77|
|1088  |    mul_10s_10s_18_1_1_U429                                          |hls_dummy_mul_10s_10s_18_1_1_4598                                                                                                                                         |     96|
|1089  |    mul_10s_10s_18_1_1_U43                                           |hls_dummy_mul_10s_10s_18_1_1_4599                                                                                                                                         |    101|
|1090  |    mul_10s_10s_18_1_1_U430                                          |hls_dummy_mul_10s_10s_18_1_1_4600                                                                                                                                         |     78|
|1091  |    mul_10s_10s_18_1_1_U431                                          |hls_dummy_mul_10s_10s_18_1_1_4601                                                                                                                                         |    130|
|1092  |    mul_10s_10s_18_1_1_U432                                          |hls_dummy_mul_10s_10s_18_1_1_4602                                                                                                                                         |     78|
|1093  |    mul_10s_10s_18_1_1_U433                                          |hls_dummy_mul_10s_10s_18_1_1_4603                                                                                                                                         |    144|
|1094  |    mul_10s_10s_18_1_1_U434                                          |hls_dummy_mul_10s_10s_18_1_1_4604                                                                                                                                         |     66|
|1095  |    mul_10s_10s_18_1_1_U435                                          |hls_dummy_mul_10s_10s_18_1_1_4605                                                                                                                                         |     29|
|1096  |    mul_10s_10s_18_1_1_U436                                          |hls_dummy_mul_10s_10s_18_1_1_4606                                                                                                                                         |    133|
|1097  |    mul_10s_10s_18_1_1_U437                                          |hls_dummy_mul_10s_10s_18_1_1_4607                                                                                                                                         |     91|
|1098  |    mul_10s_10s_18_1_1_U438                                          |hls_dummy_mul_10s_10s_18_1_1_4608                                                                                                                                         |     90|
|1099  |    mul_10s_10s_18_1_1_U439                                          |hls_dummy_mul_10s_10s_18_1_1_4609                                                                                                                                         |    109|
|1100  |    mul_10s_10s_18_1_1_U44                                           |hls_dummy_mul_10s_10s_18_1_1_4610                                                                                                                                         |    104|
|1101  |    mul_10s_10s_18_1_1_U440                                          |hls_dummy_mul_10s_10s_18_1_1_4611                                                                                                                                         |     91|
|1102  |    mul_10s_10s_18_1_1_U441                                          |hls_dummy_mul_10s_10s_18_1_1_4612                                                                                                                                         |     89|
|1103  |    mul_10s_10s_18_1_1_U442                                          |hls_dummy_mul_10s_10s_18_1_1_4613                                                                                                                                         |    132|
|1104  |    mul_10s_10s_18_1_1_U443                                          |hls_dummy_mul_10s_10s_18_1_1_4614                                                                                                                                         |    148|
|1105  |    mul_10s_10s_18_1_1_U444                                          |hls_dummy_mul_10s_10s_18_1_1_4615                                                                                                                                         |    113|
|1106  |    mul_10s_10s_18_1_1_U445                                          |hls_dummy_mul_10s_10s_18_1_1_4616                                                                                                                                         |     62|
|1107  |    mul_10s_10s_18_1_1_U446                                          |hls_dummy_mul_10s_10s_18_1_1_4617                                                                                                                                         |     92|
|1108  |    mul_10s_10s_18_1_1_U447                                          |hls_dummy_mul_10s_10s_18_1_1_4618                                                                                                                                         |     89|
|1109  |    mul_10s_10s_18_1_1_U448                                          |hls_dummy_mul_10s_10s_18_1_1_4619                                                                                                                                         |    130|
|1110  |    mul_10s_10s_18_1_1_U449                                          |hls_dummy_mul_10s_10s_18_1_1_4620                                                                                                                                         |    142|
|1111  |    mul_10s_10s_18_1_1_U45                                           |hls_dummy_mul_10s_10s_18_1_1_4621                                                                                                                                         |     62|
|1112  |    mul_10s_10s_18_1_1_U450                                          |hls_dummy_mul_10s_10s_18_1_1_4622                                                                                                                                         |    125|
|1113  |    mul_10s_10s_18_1_1_U451                                          |hls_dummy_mul_10s_10s_18_1_1_4623                                                                                                                                         |    144|
|1114  |    mul_10s_10s_18_1_1_U452                                          |hls_dummy_mul_10s_10s_18_1_1_4624                                                                                                                                         |     91|
|1115  |    mul_10s_10s_18_1_1_U453                                          |hls_dummy_mul_10s_10s_18_1_1_4625                                                                                                                                         |     90|
|1116  |    mul_10s_10s_18_1_1_U454                                          |hls_dummy_mul_10s_10s_18_1_1_4626                                                                                                                                         |    109|
|1117  |    mul_10s_10s_18_1_1_U455                                          |hls_dummy_mul_10s_10s_18_1_1_4627                                                                                                                                         |     91|
|1118  |    mul_10s_10s_18_1_1_U456                                          |hls_dummy_mul_10s_10s_18_1_1_4628                                                                                                                                         |     90|
|1119  |    mul_10s_10s_18_1_1_U457                                          |hls_dummy_mul_10s_10s_18_1_1_4629                                                                                                                                         |     89|
|1120  |    mul_10s_10s_18_1_1_U458                                          |hls_dummy_mul_10s_10s_18_1_1_4630                                                                                                                                         |    115|
|1121  |    mul_10s_10s_18_1_1_U459                                          |hls_dummy_mul_10s_10s_18_1_1_4631                                                                                                                                         |     66|
|1122  |    mul_10s_10s_18_1_1_U46                                           |hls_dummy_mul_10s_10s_18_1_1_4632                                                                                                                                         |     83|
|1123  |    mul_10s_10s_18_1_1_U461                                          |hls_dummy_mul_10s_10s_18_1_1_4633                                                                                                                                         |     77|
|1124  |    mul_10s_10s_18_1_1_U462                                          |hls_dummy_mul_10s_10s_18_1_1_4634                                                                                                                                         |    129|
|1125  |    mul_10s_10s_18_1_1_U463                                          |hls_dummy_mul_10s_10s_18_1_1_4635                                                                                                                                         |     77|
|1126  |    mul_10s_10s_18_1_1_U464                                          |hls_dummy_mul_10s_10s_18_1_1_4636                                                                                                                                         |     96|
|1127  |    mul_10s_10s_18_1_1_U465                                          |hls_dummy_mul_10s_10s_18_1_1_4637                                                                                                                                         |     78|
|1128  |    mul_10s_10s_18_1_1_U466                                          |hls_dummy_mul_10s_10s_18_1_1_4638                                                                                                                                         |     78|
|1129  |    mul_10s_10s_18_1_1_U467                                          |hls_dummy_mul_10s_10s_18_1_1_4639                                                                                                                                         |    130|
|1130  |    mul_10s_10s_18_1_1_U468                                          |hls_dummy_mul_10s_10s_18_1_1_4640                                                                                                                                         |    140|
|1131  |    mul_10s_10s_18_1_1_U469                                          |hls_dummy_mul_10s_10s_18_1_1_4641                                                                                                                                         |    100|
|1132  |    mul_10s_10s_18_1_1_U47                                           |hls_dummy_mul_10s_10s_18_1_1_4642                                                                                                                                         |     79|
|1133  |    mul_10s_10s_18_1_1_U470                                          |hls_dummy_mul_10s_10s_18_1_1_4643                                                                                                                                         |     62|
|1134  |    mul_10s_10s_18_1_1_U471                                          |hls_dummy_mul_10s_10s_18_1_1_4644                                                                                                                                         |     77|
|1135  |    mul_10s_10s_18_1_1_U472                                          |hls_dummy_mul_10s_10s_18_1_1_4645                                                                                                                                         |     79|
|1136  |    mul_10s_10s_18_1_1_U473                                          |hls_dummy_mul_10s_10s_18_1_1_4646                                                                                                                                         |    128|
|1137  |    mul_10s_10s_18_1_1_U474                                          |hls_dummy_mul_10s_10s_18_1_1_4647                                                                                                                                         |    140|
|1138  |    mul_10s_10s_18_1_1_U475                                          |hls_dummy_mul_10s_10s_18_1_1_4648                                                                                                                                         |     75|
|1139  |    mul_10s_10s_18_1_1_U476                                          |hls_dummy_mul_10s_10s_18_1_1_4649                                                                                                                                         |     94|
|1140  |    mul_10s_10s_18_1_1_U477                                          |hls_dummy_mul_10s_10s_18_1_1_4650                                                                                                                                         |     76|
|1141  |    mul_10s_10s_18_1_1_U478                                          |hls_dummy_mul_10s_10s_18_1_1_4651                                                                                                                                         |     75|
|1142  |    mul_10s_10s_18_1_1_U479                                          |hls_dummy_mul_10s_10s_18_1_1_4652                                                                                                                                         |     94|
|1143  |    mul_10s_10s_18_1_1_U48                                           |hls_dummy_mul_10s_10s_18_1_1_4653                                                                                                                                         |    131|
|1144  |    mul_10s_10s_18_1_1_U480                                          |hls_dummy_mul_10s_10s_18_1_1_4654                                                                                                                                         |     76|
|1145  |    mul_10s_10s_18_1_1_U481                                          |hls_dummy_mul_10s_10s_18_1_1_4655                                                                                                                                         |    128|
|1146  |    mul_10s_10s_18_1_1_U482                                          |hls_dummy_mul_10s_10s_18_1_1_4656                                                                                                                                         |    131|
|1147  |    mul_10s_10s_18_1_1_U483                                          |hls_dummy_mul_10s_10s_18_1_1_4657                                                                                                                                         |     87|
|1148  |    mul_10s_10s_18_1_1_U484                                          |hls_dummy_mul_10s_10s_18_1_1_4658                                                                                                                                         |     66|
|1149  |    mul_10s_10s_18_1_1_U485                                          |hls_dummy_mul_10s_10s_18_1_1_4659                                                                                                                                         |     29|
|1150  |    mul_10s_10s_18_1_1_U486                                          |hls_dummy_mul_10s_10s_18_1_1_4660                                                                                                                                         |     89|
|1151  |    mul_10s_10s_18_1_1_U487                                          |hls_dummy_mul_10s_10s_18_1_1_4661                                                                                                                                         |     81|
|1152  |    mul_10s_10s_18_1_1_U488                                          |hls_dummy_mul_10s_10s_18_1_1_4662                                                                                                                                         |     90|
|1153  |    mul_10s_10s_18_1_1_U489                                          |hls_dummy_mul_10s_10s_18_1_1_4663                                                                                                                                         |    109|
|1154  |    mul_10s_10s_18_1_1_U49                                           |hls_dummy_mul_10s_10s_18_1_1_4664                                                                                                                                         |    146|
|1155  |    mul_10s_10s_18_1_1_U490                                          |hls_dummy_mul_10s_10s_18_1_1_4665                                                                                                                                         |     91|
|1156  |    mul_10s_10s_18_1_1_U491                                          |hls_dummy_mul_10s_10s_18_1_1_4666                                                                                                                                         |     79|
|1157  |    mul_10s_10s_18_1_1_U492                                          |hls_dummy_mul_10s_10s_18_1_1_4667                                                                                                                                         |    132|
|1158  |    mul_10s_10s_18_1_1_U493                                          |hls_dummy_mul_10s_10s_18_1_1_4668                                                                                                                                         |    148|
|1159  |    mul_10s_10s_18_1_1_U494                                          |hls_dummy_mul_10s_10s_18_1_1_4669                                                                                                                                         |    113|
|1160  |    mul_10s_10s_18_1_1_U495                                          |hls_dummy_mul_10s_10s_18_1_1_4670                                                                                                                                         |     62|
|1161  |    mul_10s_10s_18_1_1_U496                                          |hls_dummy_mul_10s_10s_18_1_1_4671                                                                                                                                         |     79|
|1162  |    mul_10s_10s_18_1_1_U497                                          |hls_dummy_mul_10s_10s_18_1_1_4672                                                                                                                                         |     89|
|1163  |    mul_10s_10s_18_1_1_U498                                          |hls_dummy_mul_10s_10s_18_1_1_4673                                                                                                                                         |    136|
|1164  |    mul_10s_10s_18_1_1_U499                                          |hls_dummy_mul_10s_10s_18_1_1_4674                                                                                                                                         |    148|
|1165  |    mul_10s_10s_18_1_1_U50                                           |hls_dummy_mul_10s_10s_18_1_1_4675                                                                                                                                         |     89|
|1166  |    mul_10s_10s_18_1_1_U500                                          |hls_dummy_mul_10s_10s_18_1_1_4676                                                                                                                                         |     77|
|1167  |    mul_10s_10s_18_1_1_U501                                          |hls_dummy_mul_10s_10s_18_1_1_4677                                                                                                                                         |     96|
|1168  |    mul_10s_10s_18_1_1_U502                                          |hls_dummy_mul_10s_10s_18_1_1_4678                                                                                                                                         |     78|
|1169  |    mul_10s_10s_18_1_1_U503                                          |hls_dummy_mul_10s_10s_18_1_1_4679                                                                                                                                         |     77|
|1170  |    mul_10s_10s_18_1_1_U504                                          |hls_dummy_mul_10s_10s_18_1_1_4680                                                                                                                                         |     96|
|1171  |    mul_10s_10s_18_1_1_U505                                          |hls_dummy_mul_10s_10s_18_1_1_4681                                                                                                                                         |     78|
|1172  |    mul_10s_10s_18_1_1_U506                                          |hls_dummy_mul_10s_10s_18_1_1_4682                                                                                                                                         |    136|
|1173  |    mul_10s_10s_18_1_1_U507                                          |hls_dummy_mul_10s_10s_18_1_1_4683                                                                                                                                         |    125|
|1174  |    mul_10s_10s_18_1_1_U508                                          |hls_dummy_mul_10s_10s_18_1_1_4684                                                                                                                                         |     89|
|1175  |    mul_10s_10s_18_1_1_U509                                          |hls_dummy_mul_10s_10s_18_1_1_4685                                                                                                                                         |     66|
|1176  |    mul_10s_10s_18_1_1_U51                                           |hls_dummy_mul_10s_10s_18_1_1_4686                                                                                                                                         |    108|
|1177  |    mul_10s_10s_18_1_1_U511                                          |hls_dummy_mul_10s_10s_18_1_1_4687                                                                                                                                         |     75|
|1178  |    mul_10s_10s_18_1_1_U512                                          |hls_dummy_mul_10s_10s_18_1_1_4688                                                                                                                                         |     76|
|1179  |    mul_10s_10s_18_1_1_U513                                          |hls_dummy_mul_10s_10s_18_1_1_4689                                                                                                                                         |     76|
|1180  |    mul_10s_10s_18_1_1_U514                                          |hls_dummy_mul_10s_10s_18_1_1_4690                                                                                                                                         |     95|
|1181  |    mul_10s_10s_18_1_1_U515                                          |hls_dummy_mul_10s_10s_18_1_1_4691                                                                                                                                         |     77|
|1182  |    mul_10s_10s_18_1_1_U516                                          |hls_dummy_mul_10s_10s_18_1_1_4692                                                                                                                                         |     82|
|1183  |    mul_10s_10s_18_1_1_U517                                          |hls_dummy_mul_10s_10s_18_1_1_4693                                                                                                                                         |    133|
|1184  |    mul_10s_10s_18_1_1_U518                                          |hls_dummy_mul_10s_10s_18_1_1_4694                                                                                                                                         |    145|
|1185  |    mul_10s_10s_18_1_1_U519                                          |hls_dummy_mul_10s_10s_18_1_1_4695                                                                                                                                         |     98|
|1186  |    mul_10s_10s_18_1_1_U52                                           |hls_dummy_mul_10s_10s_18_1_1_4696                                                                                                                                         |     90|
|1187  |    mul_10s_10s_18_1_1_U520                                          |hls_dummy_mul_10s_10s_18_1_1_4697                                                                                                                                         |     62|
|1188  |    mul_10s_10s_18_1_1_U521                                          |hls_dummy_mul_10s_10s_18_1_1_4698                                                                                                                                         |     79|
|1189  |    mul_10s_10s_18_1_1_U522                                          |hls_dummy_mul_10s_10s_18_1_1_4699                                                                                                                                         |     79|
|1190  |    mul_10s_10s_18_1_1_U523                                          |hls_dummy_mul_10s_10s_18_1_1_4700                                                                                                                                         |    130|
|1191  |    mul_10s_10s_18_1_1_U524                                          |hls_dummy_mul_10s_10s_18_1_1_4701                                                                                                                                         |    142|
|1192  |    mul_10s_10s_18_1_1_U525                                          |hls_dummy_mul_10s_10s_18_1_1_4702                                                                                                                                         |     77|
|1193  |    mul_10s_10s_18_1_1_U526                                          |hls_dummy_mul_10s_10s_18_1_1_4703                                                                                                                                         |     96|
|1194  |    mul_10s_10s_18_1_1_U527                                          |hls_dummy_mul_10s_10s_18_1_1_4704                                                                                                                                         |     78|
|1195  |    mul_10s_10s_18_1_1_U528                                          |hls_dummy_mul_10s_10s_18_1_1_4705                                                                                                                                         |     77|
|1196  |    mul_10s_10s_18_1_1_U529                                          |hls_dummy_mul_10s_10s_18_1_1_4706                                                                                                                                         |     96|
|1197  |    mul_10s_10s_18_1_1_U53                                           |hls_dummy_mul_10s_10s_18_1_1_4707                                                                                                                                         |     89|
|1198  |    mul_10s_10s_18_1_1_U530                                          |hls_dummy_mul_10s_10s_18_1_1_4708                                                                                                                                         |     78|
|1199  |    mul_10s_10s_18_1_1_U531                                          |hls_dummy_mul_10s_10s_18_1_1_4709                                                                                                                                         |    130|
|1200  |    mul_10s_10s_18_1_1_U532                                          |hls_dummy_mul_10s_10s_18_1_1_4710                                                                                                                                         |     79|
|1201  |    mul_10s_10s_18_1_1_U533                                          |hls_dummy_mul_10s_10s_18_1_1_4711                                                                                                                                         |    142|
|1202  |    mul_10s_10s_18_1_1_U534                                          |hls_dummy_mul_10s_10s_18_1_1_4712                                                                                                                                         |     66|
|1203  |    mul_10s_10s_18_1_1_U535                                          |hls_dummy_mul_10s_10s_18_1_1_4713                                                                                                                                         |     29|
|1204  |    mul_10s_10s_18_1_1_U536                                          |hls_dummy_mul_10s_10s_18_1_1_4714                                                                                                                                         |     85|
|1205  |    mul_10s_10s_18_1_1_U537                                          |hls_dummy_mul_10s_10s_18_1_1_4715                                                                                                                                         |     78|
|1206  |    mul_10s_10s_18_1_1_U538                                          |hls_dummy_mul_10s_10s_18_1_1_4716                                                                                                                                         |     76|
|1207  |    mul_10s_10s_18_1_1_U539                                          |hls_dummy_mul_10s_10s_18_1_1_4717                                                                                                                                         |     95|
|1208  |    mul_10s_10s_18_1_1_U54                                           |hls_dummy_mul_10s_10s_18_1_1_4718                                                                                                                                         |    108|
|1209  |    mul_10s_10s_18_1_1_U540                                          |hls_dummy_mul_10s_10s_18_1_1_4719                                                                                                                                         |     77|
|1210  |    mul_10s_10s_18_1_1_U541                                          |hls_dummy_mul_10s_10s_18_1_1_4720                                                                                                                                         |     77|
|1211  |    mul_10s_10s_18_1_1_U542                                          |hls_dummy_mul_10s_10s_18_1_1_4721                                                                                                                                         |    102|
|1212  |    mul_10s_10s_18_1_1_U543                                          |hls_dummy_mul_10s_10s_18_1_1_4722                                                                                                                                         |    114|
|1213  |    mul_10s_10s_18_1_1_U544                                          |hls_dummy_mul_10s_10s_18_1_1_4723                                                                                                                                         |    100|
|1214  |    mul_10s_10s_18_1_1_U545                                          |hls_dummy_mul_10s_10s_18_1_1_4724                                                                                                                                         |     62|
|1215  |    mul_10s_10s_18_1_1_U546                                          |hls_dummy_mul_10s_10s_18_1_1_4725                                                                                                                                         |     92|
|1216  |    mul_10s_10s_18_1_1_U547                                          |hls_dummy_mul_10s_10s_18_1_1_4726                                                                                                                                         |     78|
|1217  |    mul_10s_10s_18_1_1_U548                                          |hls_dummy_mul_10s_10s_18_1_1_4727                                                                                                                                         |    132|
|1218  |    mul_10s_10s_18_1_1_U549                                          |hls_dummy_mul_10s_10s_18_1_1_4728                                                                                                                                         |    144|
|1219  |    mul_10s_10s_18_1_1_U55                                           |hls_dummy_mul_10s_10s_18_1_1_4729                                                                                                                                         |     90|
|1220  |    mul_10s_10s_18_1_1_U550                                          |hls_dummy_mul_10s_10s_18_1_1_4730                                                                                                                                         |     90|
|1221  |    mul_10s_10s_18_1_1_U551                                          |hls_dummy_mul_10s_10s_18_1_1_4731                                                                                                                                         |    109|
|1222  |    mul_10s_10s_18_1_1_U552                                          |hls_dummy_mul_10s_10s_18_1_1_4732                                                                                                                                         |     91|
|1223  |    mul_10s_10s_18_1_1_U553                                          |hls_dummy_mul_10s_10s_18_1_1_4733                                                                                                                                         |     90|
|1224  |    mul_10s_10s_18_1_1_U554                                          |hls_dummy_mul_10s_10s_18_1_1_4734                                                                                                                                         |    109|
|1225  |    mul_10s_10s_18_1_1_U555                                          |hls_dummy_mul_10s_10s_18_1_1_4735                                                                                                                                         |     91|
|1226  |    mul_10s_10s_18_1_1_U556                                          |hls_dummy_mul_10s_10s_18_1_1_4736                                                                                                                                         |    132|
|1227  |    mul_10s_10s_18_1_1_U557                                          |hls_dummy_mul_10s_10s_18_1_1_4737                                                                                                                                         |     78|
|1228  |    mul_10s_10s_18_1_1_U558                                          |hls_dummy_mul_10s_10s_18_1_1_4738                                                                                                                                         |    144|
|1229  |    mul_10s_10s_18_1_1_U559                                          |hls_dummy_mul_10s_10s_18_1_1_4739                                                                                                                                         |     66|
|1230  |    mul_10s_10s_18_1_1_U56                                           |hls_dummy_mul_10s_10s_18_1_1_4740                                                                                                                                         |     89|
|1231  |    mul_10s_10s_18_1_1_U561                                          |hls_dummy_mul_10s_10s_18_1_1_4741                                                                                                                                         |     77|
|1232  |    mul_10s_10s_18_1_1_U562                                          |hls_dummy_mul_10s_10s_18_1_1_4742                                                                                                                                         |    129|
|1233  |    mul_10s_10s_18_1_1_U563                                          |hls_dummy_mul_10s_10s_18_1_1_4743                                                                                                                                         |     77|
|1234  |    mul_10s_10s_18_1_1_U564                                          |hls_dummy_mul_10s_10s_18_1_1_4744                                                                                                                                         |     96|
|1235  |    mul_10s_10s_18_1_1_U565                                          |hls_dummy_mul_10s_10s_18_1_1_4745                                                                                                                                         |     80|
|1236  |    mul_10s_10s_18_1_1_U566                                          |hls_dummy_mul_10s_10s_18_1_1_4746                                                                                                                                         |     83|
|1237  |    mul_10s_10s_18_1_1_U567                                          |hls_dummy_mul_10s_10s_18_1_1_4747                                                                                                                                         |    132|
|1238  |    mul_10s_10s_18_1_1_U568                                          |hls_dummy_mul_10s_10s_18_1_1_4748                                                                                                                                         |    142|
|1239  |    mul_10s_10s_18_1_1_U569                                          |hls_dummy_mul_10s_10s_18_1_1_4749                                                                                                                                         |    100|
|1240  |    mul_10s_10s_18_1_1_U57                                           |hls_dummy_mul_10s_10s_18_1_1_4750                                                                                                                                         |     83|
|1241  |    mul_10s_10s_18_1_1_U570                                          |hls_dummy_mul_10s_10s_18_1_1_4751                                                                                                                                         |     62|
|1242  |    mul_10s_10s_18_1_1_U571                                          |hls_dummy_mul_10s_10s_18_1_1_4752                                                                                                                                         |     79|
|1243  |    mul_10s_10s_18_1_1_U572                                          |hls_dummy_mul_10s_10s_18_1_1_4753                                                                                                                                         |     83|
|1244  |    mul_10s_10s_18_1_1_U573                                          |hls_dummy_mul_10s_10s_18_1_1_4754                                                                                                                                         |    132|
|1245  |    mul_10s_10s_18_1_1_U574                                          |hls_dummy_mul_10s_10s_18_1_1_4755                                                                                                                                         |    144|
|1246  |    mul_10s_10s_18_1_1_U575                                          |hls_dummy_mul_10s_10s_18_1_1_4756                                                                                                                                         |     77|
|1247  |    mul_10s_10s_18_1_1_U576                                          |hls_dummy_mul_10s_10s_18_1_1_4757                                                                                                                                         |     96|
|1248  |    mul_10s_10s_18_1_1_U577                                          |hls_dummy_mul_10s_10s_18_1_1_4758                                                                                                                                         |     78|
|1249  |    mul_10s_10s_18_1_1_U578                                          |hls_dummy_mul_10s_10s_18_1_1_4759                                                                                                                                         |     77|
|1250  |    mul_10s_10s_18_1_1_U579                                          |hls_dummy_mul_10s_10s_18_1_1_4760                                                                                                                                         |     96|
|1251  |    mul_10s_10s_18_1_1_U58                                           |hls_dummy_mul_10s_10s_18_1_1_4761                                                                                                                                         |    143|
|1252  |    mul_10s_10s_18_1_1_U580                                          |hls_dummy_mul_10s_10s_18_1_1_4762                                                                                                                                         |     78|
|1253  |    mul_10s_10s_18_1_1_U581                                          |hls_dummy_mul_10s_10s_18_1_1_4763                                                                                                                                         |    130|
|1254  |    mul_10s_10s_18_1_1_U582                                          |hls_dummy_mul_10s_10s_18_1_1_4764                                                                                                                                         |     83|
|1255  |    mul_10s_10s_18_1_1_U583                                          |hls_dummy_mul_10s_10s_18_1_1_4765                                                                                                                                         |    142|
|1256  |    mul_10s_10s_18_1_1_U584                                          |hls_dummy_mul_10s_10s_18_1_1_4766                                                                                                                                         |     66|
|1257  |    mul_10s_10s_18_1_1_U585                                          |hls_dummy_mul_10s_10s_18_1_1_4767                                                                                                                                         |     29|
|1258  |    mul_10s_10s_18_1_1_U586                                          |hls_dummy_mul_10s_10s_18_1_1_4768                                                                                                                                         |     89|
|1259  |    mul_10s_10s_18_1_1_U587                                          |hls_dummy_mul_10s_10s_18_1_1_4769                                                                                                                                         |     81|
|1260  |    mul_10s_10s_18_1_1_U588                                          |hls_dummy_mul_10s_10s_18_1_1_4770                                                                                                                                         |     90|
|1261  |    mul_10s_10s_18_1_1_U589                                          |hls_dummy_mul_10s_10s_18_1_1_4771                                                                                                                                         |    109|
|1262  |    mul_10s_10s_18_1_1_U59                                           |hls_dummy_mul_10s_10s_18_1_1_4772                                                                                                                                         |     66|
|1263  |    mul_10s_10s_18_1_1_U590                                          |hls_dummy_mul_10s_10s_18_1_1_4773                                                                                                                                         |     83|
|1264  |    mul_10s_10s_18_1_1_U591                                          |hls_dummy_mul_10s_10s_18_1_1_4774                                                                                                                                         |     77|
|1265  |    mul_10s_10s_18_1_1_U592                                          |hls_dummy_mul_10s_10s_18_1_1_4775                                                                                                                                         |    103|
|1266  |    mul_10s_10s_18_1_1_U593                                          |hls_dummy_mul_10s_10s_18_1_1_4776                                                                                                                                         |    102|
|1267  |    mul_10s_10s_18_1_1_U594                                          |hls_dummy_mul_10s_10s_18_1_1_4777                                                                                                                                         |    113|
|1268  |    mul_10s_10s_18_1_1_U595                                          |hls_dummy_mul_10s_10s_18_1_1_4778                                                                                                                                         |     62|
|1269  |    mul_10s_10s_18_1_1_U596                                          |hls_dummy_mul_10s_10s_18_1_1_4779                                                                                                                                         |     92|
|1270  |    mul_10s_10s_18_1_1_U597                                          |hls_dummy_mul_10s_10s_18_1_1_4780                                                                                                                                         |     72|
|1271  |    mul_10s_10s_18_1_1_U598                                          |hls_dummy_mul_10s_10s_18_1_1_4781                                                                                                                                         |    103|
|1272  |    mul_10s_10s_18_1_1_U599                                          |hls_dummy_mul_10s_10s_18_1_1_4782                                                                                                                                         |    115|
|1273  |    mul_10s_10s_18_1_1_U600                                          |hls_dummy_mul_10s_10s_18_1_1_4783                                                                                                                                         |     90|
|1274  |    mul_10s_10s_18_1_1_U601                                          |hls_dummy_mul_10s_10s_18_1_1_4784                                                                                                                                         |    109|
|1275  |    mul_10s_10s_18_1_1_U602                                          |hls_dummy_mul_10s_10s_18_1_1_4785                                                                                                                                         |     91|
|1276  |    mul_10s_10s_18_1_1_U603                                          |hls_dummy_mul_10s_10s_18_1_1_4786                                                                                                                                         |     90|
|1277  |    mul_10s_10s_18_1_1_U604                                          |hls_dummy_mul_10s_10s_18_1_1_4787                                                                                                                                         |    109|
|1278  |    mul_10s_10s_18_1_1_U605                                          |hls_dummy_mul_10s_10s_18_1_1_4788                                                                                                                                         |     91|
|1279  |    mul_10s_10s_18_1_1_U606                                          |hls_dummy_mul_10s_10s_18_1_1_4789                                                                                                                                         |    132|
|1280  |    mul_10s_10s_18_1_1_U607                                          |hls_dummy_mul_10s_10s_18_1_1_4790                                                                                                                                         |     72|
|1281  |    mul_10s_10s_18_1_1_U608                                          |hls_dummy_mul_10s_10s_18_1_1_4791                                                                                                                                         |    144|
|1282  |    mul_10s_10s_18_1_1_U609                                          |hls_dummy_mul_10s_10s_18_1_1_4792                                                                                                                                         |     66|
|1283  |    mul_10s_10s_18_1_1_U61                                           |hls_dummy_mul_10s_10s_18_1_1_4793                                                                                                                                         |    131|
|1284  |    mul_10s_10s_18_1_1_U611                                          |hls_dummy_mul_10s_10s_18_1_1_4794                                                                                                                                         |     77|
|1285  |    mul_10s_10s_18_1_1_U612                                          |hls_dummy_mul_10s_10s_18_1_1_4795                                                                                                                                         |     78|
|1286  |    mul_10s_10s_18_1_1_U613                                          |hls_dummy_mul_10s_10s_18_1_1_4796                                                                                                                                         |     77|
|1287  |    mul_10s_10s_18_1_1_U614                                          |hls_dummy_mul_10s_10s_18_1_1_4797                                                                                                                                         |    150|
|1288  |    mul_10s_10s_18_1_1_U615                                          |hls_dummy_mul_10s_10s_18_1_1_4798                                                                                                                                         |    132|
|1289  |    mul_10s_10s_18_1_1_U616                                          |hls_dummy_mul_10s_10s_18_1_1_4799                                                                                                                                         |    135|
|1290  |    mul_10s_10s_18_1_1_U617                                          |hls_dummy_mul_10s_10s_18_1_1_4800                                                                                                                                         |     78|
|1291  |    mul_10s_10s_18_1_1_U618                                          |hls_dummy_mul_10s_10s_18_1_1_4801                                                                                                                                         |     92|
|1292  |    mul_10s_10s_18_1_1_U619                                          |hls_dummy_mul_10s_10s_18_1_1_4802                                                                                                                                         |    100|
|1293  |    mul_10s_10s_18_1_1_U62                                           |hls_dummy_mul_10s_10s_18_1_1_4803                                                                                                                                         |     78|
|1294  |    mul_10s_10s_18_1_1_U620                                          |hls_dummy_mul_10s_10s_18_1_1_4804                                                                                                                                         |     62|
|1295  |    mul_10s_10s_18_1_1_U621                                          |hls_dummy_mul_10s_10s_18_1_1_4805                                                                                                                                         |     79|
|1296  |    mul_10s_10s_18_1_1_U622                                          |hls_dummy_mul_10s_10s_18_1_1_4806                                                                                                                                         |     74|
|1297  |    mul_10s_10s_18_1_1_U623                                          |hls_dummy_mul_10s_10s_18_1_1_4807                                                                                                                                         |    130|
|1298  |    mul_10s_10s_18_1_1_U624                                          |hls_dummy_mul_10s_10s_18_1_1_4808                                                                                                                                         |    144|
|1299  |    mul_10s_10s_18_1_1_U625                                          |hls_dummy_mul_10s_10s_18_1_1_4809                                                                                                                                         |     77|
|1300  |    mul_10s_10s_18_1_1_U626                                          |hls_dummy_mul_10s_10s_18_1_1_4810                                                                                                                                         |     96|
|1301  |    mul_10s_10s_18_1_1_U627                                          |hls_dummy_mul_10s_10s_18_1_1_4811                                                                                                                                         |     78|
|1302  |    mul_10s_10s_18_1_1_U628                                          |hls_dummy_mul_10s_10s_18_1_1_4812                                                                                                                                         |    131|
|1303  |    mul_10s_10s_18_1_1_U629                                          |hls_dummy_mul_10s_10s_18_1_1_4813                                                                                                                                         |    150|
|1304  |    mul_10s_10s_18_1_1_U63                                           |hls_dummy_mul_10s_10s_18_1_1_4814                                                                                                                                         |    131|
|1305  |    mul_10s_10s_18_1_1_U630                                          |hls_dummy_mul_10s_10s_18_1_1_4815                                                                                                                                         |     78|
|1306  |    mul_10s_10s_18_1_1_U631                                          |hls_dummy_mul_10s_10s_18_1_1_4816                                                                                                                                         |    131|
|1307  |    mul_10s_10s_18_1_1_U632                                          |hls_dummy_mul_10s_10s_18_1_1_4817                                                                                                                                         |     79|
|1308  |    mul_10s_10s_18_1_1_U633                                          |hls_dummy_mul_10s_10s_18_1_1_4818                                                                                                                                         |    143|
|1309  |    mul_10s_10s_18_1_1_U634                                          |hls_dummy_mul_10s_10s_18_1_1_4819                                                                                                                                         |     66|
|1310  |    mul_10s_10s_18_1_1_U635                                          |hls_dummy_mul_10s_10s_18_1_1_4820                                                                                                                                         |     29|
|1311  |    mul_10s_10s_18_1_1_U636                                          |hls_dummy_mul_10s_10s_18_1_1_4821                                                                                                                                         |     97|
|1312  |    mul_10s_10s_18_1_1_U637                                          |hls_dummy_mul_10s_10s_18_1_1_4822                                                                                                                                         |     90|
|1313  |    mul_10s_10s_18_1_1_U638                                          |hls_dummy_mul_10s_10s_18_1_1_4823                                                                                                                                         |     90|
|1314  |    mul_10s_10s_18_1_1_U639                                          |hls_dummy_mul_10s_10s_18_1_1_4824                                                                                                                                         |    144|
|1315  |    mul_10s_10s_18_1_1_U64                                           |hls_dummy_mul_10s_10s_18_1_1_4825                                                                                                                                         |    150|
|1316  |    mul_10s_10s_18_1_1_U640                                          |hls_dummy_mul_10s_10s_18_1_1_4826                                                                                                                                         |    126|
|1317  |    mul_10s_10s_18_1_1_U641                                          |hls_dummy_mul_10s_10s_18_1_1_4827                                                                                                                                         |     80|
|1318  |    mul_10s_10s_18_1_1_U642                                          |hls_dummy_mul_10s_10s_18_1_1_4828                                                                                                                                         |    132|
|1319  |    mul_10s_10s_18_1_1_U643                                          |hls_dummy_mul_10s_10s_18_1_1_4829                                                                                                                                         |    142|
|1320  |    mul_10s_10s_18_1_1_U644                                          |hls_dummy_mul_10s_10s_18_1_1_4830                                                                                                                                         |    113|
|1321  |    mul_10s_10s_18_1_1_U645                                          |hls_dummy_mul_10s_10s_18_1_1_4831                                                                                                                                         |     62|
|1322  |    mul_10s_10s_18_1_1_U646                                          |hls_dummy_mul_10s_10s_18_1_1_4832                                                                                                                                         |     92|
|1323  |    mul_10s_10s_18_1_1_U647                                          |hls_dummy_mul_10s_10s_18_1_1_4833                                                                                                                                         |     74|
|1324  |    mul_10s_10s_18_1_1_U648                                          |hls_dummy_mul_10s_10s_18_1_1_4834                                                                                                                                         |     90|
|1325  |    mul_10s_10s_18_1_1_U649                                          |hls_dummy_mul_10s_10s_18_1_1_4835                                                                                                                                         |    115|
|1326  |    mul_10s_10s_18_1_1_U65                                           |hls_dummy_mul_10s_10s_18_1_1_4836                                                                                                                                         |    132|
|1327  |    mul_10s_10s_18_1_1_U650                                          |hls_dummy_mul_10s_10s_18_1_1_4837                                                                                                                                         |     90|
|1328  |    mul_10s_10s_18_1_1_U651                                          |hls_dummy_mul_10s_10s_18_1_1_4838                                                                                                                                         |    109|
|1329  |    mul_10s_10s_18_1_1_U652                                          |hls_dummy_mul_10s_10s_18_1_1_4839                                                                                                                                         |     91|
|1330  |    mul_10s_10s_18_1_1_U653                                          |hls_dummy_mul_10s_10s_18_1_1_4840                                                                                                                                         |    125|
|1331  |    mul_10s_10s_18_1_1_U654                                          |hls_dummy_mul_10s_10s_18_1_1_4841                                                                                                                                         |    144|
|1332  |    mul_10s_10s_18_1_1_U655                                          |hls_dummy_mul_10s_10s_18_1_1_4842                                                                                                                                         |     91|
|1333  |    mul_10s_10s_18_1_1_U656                                          |hls_dummy_mul_10s_10s_18_1_1_4843                                                                                                                                         |    131|
|1334  |    mul_10s_10s_18_1_1_U657                                          |hls_dummy_mul_10s_10s_18_1_1_4844                                                                                                                                         |     79|
|1335  |    mul_10s_10s_18_1_1_U658                                          |hls_dummy_mul_10s_10s_18_1_1_4845                                                                                                                                         |    143|
|1336  |    mul_10s_10s_18_1_1_U659                                          |hls_dummy_mul_10s_10s_18_1_1_4846                                                                                                                                         |     66|
|1337  |    mul_10s_10s_18_1_1_U66                                           |hls_dummy_mul_10s_10s_18_1_1_4847                                                                                                                                         |     79|
|1338  |    mul_10s_10s_18_1_1_U661                                          |hls_dummy_mul_10s_10s_18_1_1_4848                                                                                                                                         |    128|
|1339  |    mul_10s_10s_18_1_1_U662                                          |hls_dummy_mul_10s_10s_18_1_1_4849                                                                                                                                         |    129|
|1340  |    mul_10s_10s_18_1_1_U663                                          |hls_dummy_mul_10s_10s_18_1_1_4850                                                                                                                                         |     77|
|1341  |    mul_10s_10s_18_1_1_U664                                          |hls_dummy_mul_10s_10s_18_1_1_4851                                                                                                                                         |     96|
|1342  |    mul_10s_10s_18_1_1_U665                                          |hls_dummy_mul_10s_10s_18_1_1_4852                                                                                                                                         |     78|
|1343  |    mul_10s_10s_18_1_1_U666                                          |hls_dummy_mul_10s_10s_18_1_1_4853                                                                                                                                         |     78|
|1344  |    mul_10s_10s_18_1_1_U667                                          |hls_dummy_mul_10s_10s_18_1_1_4854                                                                                                                                         |    130|
|1345  |    mul_10s_10s_18_1_1_U668                                          |hls_dummy_mul_10s_10s_18_1_1_4855                                                                                                                                         |    142|
|1346  |    mul_10s_10s_18_1_1_U669                                          |hls_dummy_mul_10s_10s_18_1_1_4856                                                                                                                                         |    100|
|1347  |    mul_10s_10s_18_1_1_U67                                           |hls_dummy_mul_10s_10s_18_1_1_4857                                                                                                                                         |    131|
|1348  |    mul_10s_10s_18_1_1_U670                                          |hls_dummy_mul_10s_10s_18_1_1_4858                                                                                                                                         |     62|
|1349  |    mul_10s_10s_18_1_1_U671                                          |hls_dummy_mul_10s_10s_18_1_1_4859                                                                                                                                         |    130|
|1350  |    mul_10s_10s_18_1_1_U672                                          |hls_dummy_mul_10s_10s_18_1_1_4860                                                                                                                                         |     82|
|1351  |    mul_10s_10s_18_1_1_U673                                          |hls_dummy_mul_10s_10s_18_1_1_4861                                                                                                                                         |    132|
|1352  |    mul_10s_10s_18_1_1_U674                                          |hls_dummy_mul_10s_10s_18_1_1_4862                                                                                                                                         |    142|
|1353  |    mul_10s_10s_18_1_1_U675                                          |hls_dummy_mul_10s_10s_18_1_1_4863                                                                                                                                         |     77|
|1354  |    mul_10s_10s_18_1_1_U676                                          |hls_dummy_mul_10s_10s_18_1_1_4864                                                                                                                                         |     96|
|1355  |    mul_10s_10s_18_1_1_U677                                          |hls_dummy_mul_10s_10s_18_1_1_4865                                                                                                                                         |     78|
|1356  |    mul_10s_10s_18_1_1_U678                                          |hls_dummy_mul_10s_10s_18_1_1_4866                                                                                                                                         |     77|
|1357  |    mul_10s_10s_18_1_1_U679                                          |hls_dummy_mul_10s_10s_18_1_1_4867                                                                                                                                         |     96|
|1358  |    mul_10s_10s_18_1_1_U68                                           |hls_dummy_mul_10s_10s_18_1_1_4868                                                                                                                                         |    141|
|1359  |    mul_10s_10s_18_1_1_U680                                          |hls_dummy_mul_10s_10s_18_1_1_4869                                                                                                                                         |     78|
|1360  |    mul_10s_10s_18_1_1_U681                                          |hls_dummy_mul_10s_10s_18_1_1_4870                                                                                                                                         |    130|
|1361  |    mul_10s_10s_18_1_1_U682                                          |hls_dummy_mul_10s_10s_18_1_1_4871                                                                                                                                         |     78|
|1362  |    mul_10s_10s_18_1_1_U683                                          |hls_dummy_mul_10s_10s_18_1_1_4872                                                                                                                                         |    142|
|1363  |    mul_10s_10s_18_1_1_U684                                          |hls_dummy_mul_10s_10s_18_1_1_4873                                                                                                                                         |     66|
|1364  |    mul_10s_10s_18_1_1_U685                                          |hls_dummy_mul_10s_10s_18_1_1_4874                                                                                                                                         |     29|
|1365  |    mul_10s_10s_18_1_1_U686                                          |hls_dummy_mul_10s_10s_18_1_1_4875                                                                                                                                         |     88|
|1366  |    mul_10s_10s_18_1_1_U687                                          |hls_dummy_mul_10s_10s_18_1_1_4876                                                                                                                                         |     81|
|1367  |    mul_10s_10s_18_1_1_U688                                          |hls_dummy_mul_10s_10s_18_1_1_4877                                                                                                                                         |     90|
|1368  |    mul_10s_10s_18_1_1_U689                                          |hls_dummy_mul_10s_10s_18_1_1_4878                                                                                                                                         |    109|
|1369  |    mul_10s_10s_18_1_1_U69                                           |hls_dummy_mul_10s_10s_18_1_1_4879                                                                                                                                         |    100|
|1370  |    mul_10s_10s_18_1_1_U690                                          |hls_dummy_mul_10s_10s_18_1_1_4880                                                                                                                                         |     91|
|1371  |    mul_10s_10s_18_1_1_U691                                          |hls_dummy_mul_10s_10s_18_1_1_4881                                                                                                                                         |     79|
|1372  |    mul_10s_10s_18_1_1_U692                                          |hls_dummy_mul_10s_10s_18_1_1_4882                                                                                                                                         |    132|
|1373  |    mul_10s_10s_18_1_1_U693                                          |hls_dummy_mul_10s_10s_18_1_1_4883                                                                                                                                         |    144|
|1374  |    mul_10s_10s_18_1_1_U694                                          |hls_dummy_mul_10s_10s_18_1_1_4884                                                                                                                                         |    113|
|1375  |    mul_10s_10s_18_1_1_U695                                          |hls_dummy_mul_10s_10s_18_1_1_4885                                                                                                                                         |     62|
|1376  |    mul_10s_10s_18_1_1_U696                                          |hls_dummy_mul_10s_10s_18_1_1_4886                                                                                                                                         |     82|
|1377  |    mul_10s_10s_18_1_1_U697                                          |hls_dummy_mul_10s_10s_18_1_1_4887                                                                                                                                         |     83|
|1378  |    mul_10s_10s_18_1_1_U698                                          |hls_dummy_mul_10s_10s_18_1_1_4888                                                                                                                                         |    103|
|1379  |    mul_10s_10s_18_1_1_U699                                          |hls_dummy_mul_10s_10s_18_1_1_4889                                                                                                                                         |    102|
|1380  |    mul_10s_10s_18_1_1_U70                                           |hls_dummy_mul_10s_10s_18_1_1_4890                                                                                                                                         |     62|
|1381  |    mul_10s_10s_18_1_1_U700                                          |hls_dummy_mul_10s_10s_18_1_1_4891                                                                                                                                         |     90|
|1382  |    mul_10s_10s_18_1_1_U701                                          |hls_dummy_mul_10s_10s_18_1_1_4892                                                                                                                                         |    109|
|1383  |    mul_10s_10s_18_1_1_U702                                          |hls_dummy_mul_10s_10s_18_1_1_4893                                                                                                                                         |     91|
|1384  |    mul_10s_10s_18_1_1_U703                                          |hls_dummy_mul_10s_10s_18_1_1_4894                                                                                                                                         |     90|
|1385  |    mul_10s_10s_18_1_1_U704                                          |hls_dummy_mul_10s_10s_18_1_1_4895                                                                                                                                         |    109|
|1386  |    mul_10s_10s_18_1_1_U705                                          |hls_dummy_mul_10s_10s_18_1_1_4896                                                                                                                                         |     91|
|1387  |    mul_10s_10s_18_1_1_U706                                          |hls_dummy_mul_10s_10s_18_1_1_4897                                                                                                                                         |    132|
|1388  |    mul_10s_10s_18_1_1_U707                                          |hls_dummy_mul_10s_10s_18_1_1_4898                                                                                                                                         |     79|
|1389  |    mul_10s_10s_18_1_1_U708                                          |hls_dummy_mul_10s_10s_18_1_1_4899                                                                                                                                         |    144|
|1390  |    mul_10s_10s_18_1_1_U709                                          |hls_dummy_mul_10s_10s_18_1_1_4900                                                                                                                                         |     66|
|1391  |    mul_10s_10s_18_1_1_U71                                           |hls_dummy_mul_10s_10s_18_1_1_4901                                                                                                                                         |     79|
|1392  |    mul_10s_10s_18_1_1_U711                                          |hls_dummy_mul_10s_10s_18_1_1_4902                                                                                                                                         |     78|
|1393  |    mul_10s_10s_18_1_1_U712                                          |hls_dummy_mul_10s_10s_18_1_1_4903                                                                                                                                         |     79|
|1394  |    mul_10s_10s_18_1_1_U713                                          |hls_dummy_mul_10s_10s_18_1_1_4904                                                                                                                                         |     77|
|1395  |    mul_10s_10s_18_1_1_U714                                          |hls_dummy_mul_10s_10s_18_1_1_4905                                                                                                                                         |     96|
|1396  |    mul_10s_10s_18_1_1_U715                                          |hls_dummy_mul_10s_10s_18_1_1_4906                                                                                                                                         |     78|
|1397  |    mul_10s_10s_18_1_1_U716                                          |hls_dummy_mul_10s_10s_18_1_1_4907                                                                                                                                         |     79|
|1398  |    mul_10s_10s_18_1_1_U717                                          |hls_dummy_mul_10s_10s_18_1_1_4908                                                                                                                                         |     76|
|1399  |    mul_10s_10s_18_1_1_U718                                          |hls_dummy_mul_10s_10s_18_1_1_4909                                                                                                                                         |     94|
|1400  |    mul_10s_10s_18_1_1_U719                                          |hls_dummy_mul_10s_10s_18_1_1_4910                                                                                                                                         |    151|
|1401  |    mul_10s_10s_18_1_1_U72                                           |hls_dummy_mul_10s_10s_18_1_1_4911                                                                                                                                         |     79|
|1402  |    mul_10s_10s_18_1_1_U720                                          |hls_dummy_mul_10s_10s_18_1_1_4912                                                                                                                                         |     62|
|1403  |    mul_10s_10s_18_1_1_U721                                          |hls_dummy_mul_10s_10s_18_1_1_4913                                                                                                                                         |    130|
|1404  |    mul_10s_10s_18_1_1_U722                                          |hls_dummy_mul_10s_10s_18_1_1_4914                                                                                                                                         |     82|
|1405  |    mul_10s_10s_18_1_1_U723                                          |hls_dummy_mul_10s_10s_18_1_1_4915                                                                                                                                         |    130|
|1406  |    mul_10s_10s_18_1_1_U724                                          |hls_dummy_mul_10s_10s_18_1_1_4916                                                                                                                                         |    141|
|1407  |    mul_10s_10s_18_1_1_U725                                          |hls_dummy_mul_10s_10s_18_1_1_4917                                                                                                                                         |     77|
|1408  |    mul_10s_10s_18_1_1_U726                                          |hls_dummy_mul_10s_10s_18_1_1_4918                                                                                                                                         |     96|
|1409  |    mul_10s_10s_18_1_1_U727                                          |hls_dummy_mul_10s_10s_18_1_1_4919                                                                                                                                         |     78|
|1410  |    mul_10s_10s_18_1_1_U728                                          |hls_dummy_mul_10s_10s_18_1_1_4920                                                                                                                                         |     77|
|1411  |    mul_10s_10s_18_1_1_U729                                          |hls_dummy_mul_10s_10s_18_1_1_4921                                                                                                                                         |     96|
|1412  |    mul_10s_10s_18_1_1_U73                                           |hls_dummy_mul_10s_10s_18_1_1_4922                                                                                                                                         |    131|
|1413  |    mul_10s_10s_18_1_1_U730                                          |hls_dummy_mul_10s_10s_18_1_1_4923                                                                                                                                         |     78|
|1414  |    mul_10s_10s_18_1_1_U731                                          |hls_dummy_mul_10s_10s_18_1_1_4924                                                                                                                                         |    131|
|1415  |    mul_10s_10s_18_1_1_U732                                          |hls_dummy_mul_10s_10s_18_1_1_4925                                                                                                                                         |     78|
|1416  |    mul_10s_10s_18_1_1_U733                                          |hls_dummy_mul_10s_10s_18_1_1_4926                                                                                                                                         |    143|
|1417  |    mul_10s_10s_18_1_1_U734                                          |hls_dummy_mul_10s_10s_18_1_1_4927                                                                                                                                         |     66|
|1418  |    mul_10s_10s_18_1_1_U735                                          |hls_dummy_mul_10s_10s_18_1_1_4928                                                                                                                                         |     29|
|1419  |    mul_10s_10s_18_1_1_U736                                          |hls_dummy_mul_10s_10s_18_1_1_4929                                                                                                                                         |     91|
|1420  |    mul_10s_10s_18_1_1_U737                                          |hls_dummy_mul_10s_10s_18_1_1_4930                                                                                                                                         |     84|
|1421  |    mul_10s_10s_18_1_1_U738                                          |hls_dummy_mul_10s_10s_18_1_1_4931                                                                                                                                         |     89|
|1422  |    mul_10s_10s_18_1_1_U739                                          |hls_dummy_mul_10s_10s_18_1_1_4932                                                                                                                                         |    108|
|1423  |    mul_10s_10s_18_1_1_U74                                           |hls_dummy_mul_10s_10s_18_1_1_4933                                                                                                                                         |    141|
|1424  |    mul_10s_10s_18_1_1_U740                                          |hls_dummy_mul_10s_10s_18_1_1_4934                                                                                                                                         |     90|
|1425  |    mul_10s_10s_18_1_1_U741                                          |hls_dummy_mul_10s_10s_18_1_1_4935                                                                                                                                         |     91|
|1426  |    mul_10s_10s_18_1_1_U742                                          |hls_dummy_mul_10s_10s_18_1_1_4936                                                                                                                                         |    140|
|1427  |    mul_10s_10s_18_1_1_U743                                          |hls_dummy_mul_10s_10s_18_1_1_4937                                                                                                                                         |    142|
|1428  |    mul_10s_10s_18_1_1_U744                                          |hls_dummy_mul_10s_10s_18_1_1_4938                                                                                                                                         |    103|
|1429  |    mul_10s_10s_18_1_1_U745                                          |hls_dummy_mul_10s_10s_18_1_1_4939                                                                                                                                         |     62|
|1430  |    mul_10s_10s_18_1_1_U746                                          |hls_dummy_mul_10s_10s_18_1_1_4940                                                                                                                                         |     82|
|1431  |    mul_10s_10s_18_1_1_U747                                          |hls_dummy_mul_10s_10s_18_1_1_4941                                                                                                                                         |     83|
|1432  |    mul_10s_10s_18_1_1_U748                                          |hls_dummy_mul_10s_10s_18_1_1_4942                                                                                                                                         |    131|
|1433  |    mul_10s_10s_18_1_1_U749                                          |hls_dummy_mul_10s_10s_18_1_1_4943                                                                                                                                         |    146|
|1434  |    mul_10s_10s_18_1_1_U75                                           |hls_dummy_mul_10s_10s_18_1_1_4944                                                                                                                                         |     77|
|1435  |    mul_10s_10s_18_1_1_U750                                          |hls_dummy_mul_10s_10s_18_1_1_4945                                                                                                                                         |     90|
|1436  |    mul_10s_10s_18_1_1_U751                                          |hls_dummy_mul_10s_10s_18_1_1_4946                                                                                                                                         |    109|
|1437  |    mul_10s_10s_18_1_1_U752                                          |hls_dummy_mul_10s_10s_18_1_1_4947                                                                                                                                         |     91|
|1438  |    mul_10s_10s_18_1_1_U753                                          |hls_dummy_mul_10s_10s_18_1_1_4948                                                                                                                                         |     90|
|1439  |    mul_10s_10s_18_1_1_U754                                          |hls_dummy_mul_10s_10s_18_1_1_4949                                                                                                                                         |    109|
|1440  |    mul_10s_10s_18_1_1_U755                                          |hls_dummy_mul_10s_10s_18_1_1_4950                                                                                                                                         |     91|
|1441  |    mul_10s_10s_18_1_1_U756                                          |hls_dummy_mul_10s_10s_18_1_1_4951                                                                                                                                         |    130|
|1442  |    mul_10s_10s_18_1_1_U757                                          |hls_dummy_mul_10s_10s_18_1_1_4952                                                                                                                                         |     89|
|1443  |    mul_10s_10s_18_1_1_U758                                          |hls_dummy_mul_10s_10s_18_1_1_4953                                                                                                                                         |    142|
|1444  |    mul_10s_10s_18_1_1_U759                                          |hls_dummy_mul_10s_10s_18_1_1_4954                                                                                                                                         |     66|
|1445  |    mul_10s_10s_18_1_1_U76                                           |hls_dummy_mul_10s_10s_18_1_1_4955                                                                                                                                         |     96|
|1446  |    mul_10s_10s_18_1_1_U761                                          |hls_dummy_mul_10s_10s_18_1_1_4956                                                                                                                                         |    131|
|1447  |    mul_10s_10s_18_1_1_U762                                          |hls_dummy_mul_10s_10s_18_1_1_4957                                                                                                                                         |    132|
|1448  |    mul_10s_10s_18_1_1_U763                                          |hls_dummy_mul_10s_10s_18_1_1_4958                                                                                                                                         |    131|
|1449  |    mul_10s_10s_18_1_1_U764                                          |hls_dummy_mul_10s_10s_18_1_1_4959                                                                                                                                         |    150|
|1450  |    mul_10s_10s_18_1_1_U765                                          |hls_dummy_mul_10s_10s_18_1_1_4960                                                                                                                                         |    132|
|1451  |    mul_10s_10s_18_1_1_U766                                          |hls_dummy_mul_10s_10s_18_1_1_4961                                                                                                                                         |     79|
|1452  |    mul_10s_10s_18_1_1_U767                                          |hls_dummy_mul_10s_10s_18_1_1_4962                                                                                                                                         |    128|
|1453  |    mul_10s_10s_18_1_1_U768                                          |hls_dummy_mul_10s_10s_18_1_1_4963                                                                                                                                         |    140|
|1454  |    mul_10s_10s_18_1_1_U769                                          |hls_dummy_mul_10s_10s_18_1_1_4964                                                                                                                                         |    100|
|1455  |    mul_10s_10s_18_1_1_U77                                           |hls_dummy_mul_10s_10s_18_1_1_4965                                                                                                                                         |     78|
|1456  |    mul_10s_10s_18_1_1_U770                                          |hls_dummy_mul_10s_10s_18_1_1_4966                                                                                                                                         |     62|
|1457  |    mul_10s_10s_18_1_1_U771                                          |hls_dummy_mul_10s_10s_18_1_1_4967                                                                                                                                         |     79|
|1458  |    mul_10s_10s_18_1_1_U772                                          |hls_dummy_mul_10s_10s_18_1_1_4968                                                                                                                                         |     79|
|1459  |    mul_10s_10s_18_1_1_U773                                          |hls_dummy_mul_10s_10s_18_1_1_4969                                                                                                                                         |    128|
|1460  |    mul_10s_10s_18_1_1_U774                                          |hls_dummy_mul_10s_10s_18_1_1_4970                                                                                                                                         |    142|
|1461  |    mul_10s_10s_18_1_1_U775                                          |hls_dummy_mul_10s_10s_18_1_1_4971                                                                                                                                         |    131|
|1462  |    mul_10s_10s_18_1_1_U776                                          |hls_dummy_mul_10s_10s_18_1_1_4972                                                                                                                                         |     96|
|1463  |    mul_10s_10s_18_1_1_U777                                          |hls_dummy_mul_10s_10s_18_1_1_4973                                                                                                                                         |     78|
|1464  |    mul_10s_10s_18_1_1_U778                                          |hls_dummy_mul_10s_10s_18_1_1_4974                                                                                                                                         |    131|
|1465  |    mul_10s_10s_18_1_1_U779                                          |hls_dummy_mul_10s_10s_18_1_1_4975                                                                                                                                         |    150|
|1466  |    mul_10s_10s_18_1_1_U78                                           |hls_dummy_mul_10s_10s_18_1_1_4976                                                                                                                                         |     77|
|1467  |    mul_10s_10s_18_1_1_U780                                          |hls_dummy_mul_10s_10s_18_1_1_4977                                                                                                                                         |     78|
|1468  |    mul_10s_10s_18_1_1_U781                                          |hls_dummy_mul_10s_10s_18_1_1_4978                                                                                                                                         |    130|
|1469  |    mul_10s_10s_18_1_1_U782                                          |hls_dummy_mul_10s_10s_18_1_1_4979                                                                                                                                         |     79|
|1470  |    mul_10s_10s_18_1_1_U783                                          |hls_dummy_mul_10s_10s_18_1_1_4980                                                                                                                                         |    142|
|1471  |    mul_10s_10s_18_1_1_U784                                          |hls_dummy_mul_10s_10s_18_1_1_4981                                                                                                                                         |     66|
|1472  |    mul_10s_10s_18_1_1_U785                                          |hls_dummy_mul_10s_10s_18_1_1_4982                                                                                                                                         |     29|
|1473  |    mul_10s_10s_18_1_1_U786                                          |hls_dummy_mul_10s_10s_18_1_1_4983                                                                                                                                         |    133|
|1474  |    mul_10s_10s_18_1_1_U787                                          |hls_dummy_mul_10s_10s_18_1_1_4984                                                                                                                                         |    126|
|1475  |    mul_10s_10s_18_1_1_U788                                          |hls_dummy_mul_10s_10s_18_1_1_4985                                                                                                                                         |    125|
|1476  |    mul_10s_10s_18_1_1_U789                                          |hls_dummy_mul_10s_10s_18_1_1_4986                                                                                                                                         |    144|
|1477  |    mul_10s_10s_18_1_1_U79                                           |hls_dummy_mul_10s_10s_18_1_1_4987                                                                                                                                         |     96|
|1478  |    mul_10s_10s_18_1_1_U790                                          |hls_dummy_mul_10s_10s_18_1_1_4988                                                                                                                                         |    126|
|1479  |    mul_10s_10s_18_1_1_U791                                          |hls_dummy_mul_10s_10s_18_1_1_4989                                                                                                                                         |     78|
|1480  |    mul_10s_10s_18_1_1_U792                                          |hls_dummy_mul_10s_10s_18_1_1_4990                                                                                                                                         |    136|
|1481  |    mul_10s_10s_18_1_1_U793                                          |hls_dummy_mul_10s_10s_18_1_1_4991                                                                                                                                         |    148|
|1482  |    mul_10s_10s_18_1_1_U794                                          |hls_dummy_mul_10s_10s_18_1_1_4992                                                                                                                                         |    113|
|1483  |    mul_10s_10s_18_1_1_U795                                          |hls_dummy_mul_10s_10s_18_1_1_4993                                                                                                                                         |     62|
|1484  |    mul_10s_10s_18_1_1_U796                                          |hls_dummy_mul_10s_10s_18_1_1_4994                                                                                                                                         |     92|
|1485  |    mul_10s_10s_18_1_1_U797                                          |hls_dummy_mul_10s_10s_18_1_1_4995                                                                                                                                         |     78|
|1486  |    mul_10s_10s_18_1_1_U798                                          |hls_dummy_mul_10s_10s_18_1_1_4996                                                                                                                                         |    136|
|1487  |    mul_10s_10s_18_1_1_U799                                          |hls_dummy_mul_10s_10s_18_1_1_4997                                                                                                                                         |    144|
|1488  |    mul_10s_10s_18_1_1_U80                                           |hls_dummy_mul_10s_10s_18_1_1_4998                                                                                                                                         |     78|
|1489  |    mul_10s_10s_18_1_1_U800                                          |hls_dummy_mul_10s_10s_18_1_1_4999                                                                                                                                         |    125|
|1490  |    mul_10s_10s_18_1_1_U801                                          |hls_dummy_mul_10s_10s_18_1_1_5000                                                                                                                                         |    109|
|1491  |    mul_10s_10s_18_1_1_U802                                          |hls_dummy_mul_10s_10s_18_1_1_5001                                                                                                                                         |     91|
|1492  |    mul_10s_10s_18_1_1_U803                                          |hls_dummy_mul_10s_10s_18_1_1_5002                                                                                                                                         |    125|
|1493  |    mul_10s_10s_18_1_1_U804                                          |hls_dummy_mul_10s_10s_18_1_1_5003                                                                                                                                         |    144|
|1494  |    mul_10s_10s_18_1_1_U805                                          |hls_dummy_mul_10s_10s_18_1_1_5004                                                                                                                                         |     91|
|1495  |    mul_10s_10s_18_1_1_U806                                          |hls_dummy_mul_10s_10s_18_1_1_5005                                                                                                                                         |    132|
|1496  |    mul_10s_10s_18_1_1_U807                                          |hls_dummy_mul_10s_10s_18_1_1_5006                                                                                                                                         |     89|
|1497  |    mul_10s_10s_18_1_1_U808                                          |hls_dummy_mul_10s_10s_18_1_1_5007                                                                                                                                         |    144|
|1498  |    mul_10s_10s_18_1_1_U809                                          |hls_dummy_mul_10s_10s_18_1_1_5008                                                                                                                                         |     66|
|1499  |    mul_10s_10s_18_1_1_U81                                           |hls_dummy_mul_10s_10s_18_1_1_5009                                                                                                                                         |    131|
|1500  |    mul_10s_10s_18_1_1_U811                                          |hls_dummy_mul_10s_10s_18_1_1_5010                                                                                                                                         |    131|
|1501  |    mul_10s_10s_18_1_1_U812                                          |hls_dummy_mul_10s_10s_18_1_1_5011                                                                                                                                         |    132|
|1502  |    mul_10s_10s_18_1_1_U813                                          |hls_dummy_mul_10s_10s_18_1_1_5012                                                                                                                                         |     77|
|1503  |    mul_10s_10s_18_1_1_U814                                          |hls_dummy_mul_10s_10s_18_1_1_5013                                                                                                                                         |     96|
|1504  |    mul_10s_10s_18_1_1_U815                                          |hls_dummy_mul_10s_10s_18_1_1_5014                                                                                                                                         |     78|
|1505  |    mul_10s_10s_18_1_1_U816                                          |hls_dummy_mul_10s_10s_18_1_1_5015                                                                                                                                         |     79|
|1506  |    mul_10s_10s_18_1_1_U817                                          |hls_dummy_mul_10s_10s_18_1_1_5016                                                                                                                                         |    128|
|1507  |    mul_10s_10s_18_1_1_U818                                          |hls_dummy_mul_10s_10s_18_1_1_5017                                                                                                                                         |    140|
|1508  |    mul_10s_10s_18_1_1_U819                                          |hls_dummy_mul_10s_10s_18_1_1_5018                                                                                                                                         |    100|
|1509  |    mul_10s_10s_18_1_1_U82                                           |hls_dummy_mul_10s_10s_18_1_1_5019                                                                                                                                         |     78|
|1510  |    mul_10s_10s_18_1_1_U820                                          |hls_dummy_mul_10s_10s_18_1_1_5020                                                                                                                                         |     62|
|1511  |    mul_10s_10s_18_1_1_U821                                          |hls_dummy_mul_10s_10s_18_1_1_5021                                                                                                                                         |     79|
|1512  |    mul_10s_10s_18_1_1_U822                                          |hls_dummy_mul_10s_10s_18_1_1_5022                                                                                                                                         |     79|
|1513  |    mul_10s_10s_18_1_1_U823                                          |hls_dummy_mul_10s_10s_18_1_1_5023                                                                                                                                         |    128|
|1514  |    mul_10s_10s_18_1_1_U824                                          |hls_dummy_mul_10s_10s_18_1_1_5024                                                                                                                                         |    142|
|1515  |    mul_10s_10s_18_1_1_U825                                          |hls_dummy_mul_10s_10s_18_1_1_5025                                                                                                                                         |    131|
|1516  |    mul_10s_10s_18_1_1_U826                                          |hls_dummy_mul_10s_10s_18_1_1_5026                                                                                                                                         |     96|
|1517  |    mul_10s_10s_18_1_1_U827                                          |hls_dummy_mul_10s_10s_18_1_1_5027                                                                                                                                         |     78|
|1518  |    mul_10s_10s_18_1_1_U828                                          |hls_dummy_mul_10s_10s_18_1_1_5028                                                                                                                                         |    131|
|1519  |    mul_10s_10s_18_1_1_U829                                          |hls_dummy_mul_10s_10s_18_1_1_5029                                                                                                                                         |    150|
|1520  |    mul_10s_10s_18_1_1_U83                                           |hls_dummy_mul_10s_10s_18_1_1_5030                                                                                                                                         |    143|
|1521  |    mul_10s_10s_18_1_1_U830                                          |hls_dummy_mul_10s_10s_18_1_1_5031                                                                                                                                         |     78|
|1522  |    mul_10s_10s_18_1_1_U831                                          |hls_dummy_mul_10s_10s_18_1_1_5032                                                                                                                                         |    130|
|1523  |    mul_10s_10s_18_1_1_U832                                          |hls_dummy_mul_10s_10s_18_1_1_5033                                                                                                                                         |     79|
|1524  |    mul_10s_10s_18_1_1_U833                                          |hls_dummy_mul_10s_10s_18_1_1_5034                                                                                                                                         |     90|
|1525  |    mul_10s_10s_18_1_1_U834                                          |hls_dummy_mul_10s_10s_18_1_1_5035                                                                                                                                         |     66|
|1526  |    mul_10s_10s_18_1_1_U835                                          |hls_dummy_mul_10s_10s_18_1_1_5036                                                                                                                                         |     29|
|1527  |    mul_10s_10s_18_1_1_U836                                          |hls_dummy_mul_10s_10s_18_1_1_5037                                                                                                                                         |    133|
|1528  |    mul_10s_10s_18_1_1_U837                                          |hls_dummy_mul_10s_10s_18_1_1_5038                                                                                                                                         |    126|
|1529  |    mul_10s_10s_18_1_1_U838                                          |hls_dummy_mul_10s_10s_18_1_1_5039                                                                                                                                         |     90|
|1530  |    mul_10s_10s_18_1_1_U839                                          |hls_dummy_mul_10s_10s_18_1_1_5040                                                                                                                                         |    109|
|1531  |    mul_10s_10s_18_1_1_U84                                           |hls_dummy_mul_10s_10s_18_1_1_5041                                                                                                                                         |     66|
|1532  |    mul_10s_10s_18_1_1_U840                                          |hls_dummy_mul_10s_10s_18_1_1_5042                                                                                                                                         |     91|
|1533  |    mul_10s_10s_18_1_1_U841                                          |hls_dummy_mul_10s_10s_18_1_1_5043                                                                                                                                         |     78|
|1534  |    mul_10s_10s_18_1_1_U842                                          |hls_dummy_mul_10s_10s_18_1_1_5044                                                                                                                                         |    136|
|1535  |    mul_10s_10s_18_1_1_U843                                          |hls_dummy_mul_10s_10s_18_1_1_5045                                                                                                                                         |    148|
|1536  |    mul_10s_10s_18_1_1_U844                                          |hls_dummy_mul_10s_10s_18_1_1_5046                                                                                                                                         |    113|
|1537  |    mul_10s_10s_18_1_1_U845                                          |hls_dummy_mul_10s_10s_18_1_1_5047                                                                                                                                         |     62|
|1538  |    mul_10s_10s_18_1_1_U846                                          |hls_dummy_mul_10s_10s_18_1_1_5048                                                                                                                                         |     92|
|1539  |    mul_10s_10s_18_1_1_U847                                          |hls_dummy_mul_10s_10s_18_1_1_5049                                                                                                                                         |     78|
|1540  |    mul_10s_10s_18_1_1_U848                                          |hls_dummy_mul_10s_10s_18_1_1_5050                                                                                                                                         |    136|
|1541  |    mul_10s_10s_18_1_1_U849                                          |hls_dummy_mul_10s_10s_18_1_1_5051                                                                                                                                         |    144|
|1542  |    mul_10s_10s_18_1_1_U85                                           |hls_dummy_mul_10s_10s_18_1_1_5052                                                                                                                                         |     29|
|1543  |    mul_10s_10s_18_1_1_U850                                          |hls_dummy_mul_10s_10s_18_1_1_5053                                                                                                                                         |    125|
|1544  |    mul_10s_10s_18_1_1_U851                                          |hls_dummy_mul_10s_10s_18_1_1_5054                                                                                                                                         |    109|
|1545  |    mul_10s_10s_18_1_1_U852                                          |hls_dummy_mul_10s_10s_18_1_1_5055                                                                                                                                         |     91|
|1546  |    mul_10s_10s_18_1_1_U853                                          |hls_dummy_mul_10s_10s_18_1_1_5056                                                                                                                                         |    125|
|1547  |    mul_10s_10s_18_1_1_U854                                          |hls_dummy_mul_10s_10s_18_1_1_5057                                                                                                                                         |    144|
|1548  |    mul_10s_10s_18_1_1_U855                                          |hls_dummy_mul_10s_10s_18_1_1_5058                                                                                                                                         |     91|
|1549  |    mul_10s_10s_18_1_1_U856                                          |hls_dummy_mul_10s_10s_18_1_1_5059                                                                                                                                         |    132|
|1550  |    mul_10s_10s_18_1_1_U857                                          |hls_dummy_mul_10s_10s_18_1_1_5060                                                                                                                                         |     90|
|1551  |    mul_10s_10s_18_1_1_U858                                          |hls_dummy_mul_10s_10s_18_1_1_5061                                                                                                                                         |    101|
|1552  |    mul_10s_10s_18_1_1_U859                                          |hls_dummy_mul_10s_10s_18_1_1_5062                                                                                                                                         |     66|
|1553  |    mul_10s_10s_18_1_1_U86                                           |hls_dummy_mul_10s_10s_18_1_1_5063                                                                                                                                         |    133|
|1554  |    mul_10s_10s_18_1_1_U861                                          |hls_dummy_mul_10s_10s_18_1_1_5064                                                                                                                                         |    131|
|1555  |    mul_10s_10s_18_1_1_U862                                          |hls_dummy_mul_10s_10s_18_1_1_5065                                                                                                                                         |    132|
|1556  |    mul_10s_10s_18_1_1_U863                                          |hls_dummy_mul_10s_10s_18_1_1_5066                                                                                                                                         |    131|
|1557  |    mul_10s_10s_18_1_1_U864                                          |hls_dummy_mul_10s_10s_18_1_1_5067                                                                                                                                         |    150|
|1558  |    mul_10s_10s_18_1_1_U865                                          |hls_dummy_mul_10s_10s_18_1_1_5068                                                                                                                                         |    132|
|1559  |    mul_10s_10s_18_1_1_U866                                          |hls_dummy_mul_10s_10s_18_1_1_5069                                                                                                                                         |     79|
|1560  |    mul_10s_10s_18_1_1_U867                                          |hls_dummy_mul_10s_10s_18_1_1_5070                                                                                                                                         |    132|
|1561  |    mul_10s_10s_18_1_1_U868                                          |hls_dummy_mul_10s_10s_18_1_1_5071                                                                                                                                         |    144|
|1562  |    mul_10s_10s_18_1_1_U869                                          |hls_dummy_mul_10s_10s_18_1_1_5072                                                                                                                                         |    151|
|1563  |    mul_10s_10s_18_1_1_U87                                           |hls_dummy_mul_10s_10s_18_1_1_5073                                                                                                                                         |     91|
|1564  |    mul_10s_10s_18_1_1_U870                                          |hls_dummy_mul_10s_10s_18_1_1_5074                                                                                                                                         |     62|
|1565  |    mul_10s_10s_18_1_1_U871                                          |hls_dummy_mul_10s_10s_18_1_1_5075                                                                                                                                         |    130|
|1566  |    mul_10s_10s_18_1_1_U872                                          |hls_dummy_mul_10s_10s_18_1_1_5076                                                                                                                                         |     79|
|1567  |    mul_10s_10s_18_1_1_U873                                          |hls_dummy_mul_10s_10s_18_1_1_5077                                                                                                                                         |    128|
|1568  |    mul_10s_10s_18_1_1_U874                                          |hls_dummy_mul_10s_10s_18_1_1_5078                                                                                                                                         |    142|
|1569  |    mul_10s_10s_18_1_1_U875                                          |hls_dummy_mul_10s_10s_18_1_1_5079                                                                                                                                         |    131|
|1570  |    mul_10s_10s_18_1_1_U876                                          |hls_dummy_mul_10s_10s_18_1_1_5080                                                                                                                                         |     96|
|1571  |    mul_10s_10s_18_1_1_U877                                          |hls_dummy_mul_10s_10s_18_1_1_5081                                                                                                                                         |     78|
|1572  |    mul_10s_10s_18_1_1_U878                                          |hls_dummy_mul_10s_10s_18_1_1_5082                                                                                                                                         |    131|
|1573  |    mul_10s_10s_18_1_1_U879                                          |hls_dummy_mul_10s_10s_18_1_1_5083                                                                                                                                         |    150|
|1574  |    mul_10s_10s_18_1_1_U88                                           |hls_dummy_mul_10s_10s_18_1_1_5084                                                                                                                                         |    125|
|1575  |    mul_10s_10s_18_1_1_U880                                          |hls_dummy_mul_10s_10s_18_1_1_5085                                                                                                                                         |     78|
|1576  |    mul_10s_10s_18_1_1_U881                                          |hls_dummy_mul_10s_10s_18_1_1_5086                                                                                                                                         |    130|
|1577  |    mul_10s_10s_18_1_1_U882                                          |hls_dummy_mul_10s_10s_18_1_1_5087                                                                                                                                         |     79|
|1578  |    mul_10s_10s_18_1_1_U883                                          |hls_dummy_mul_10s_10s_18_1_1_5088                                                                                                                                         |    140|
|1579  |    mul_10s_10s_18_1_1_U884                                          |hls_dummy_mul_10s_10s_18_1_1_5089                                                                                                                                         |     66|
|1580  |    mul_10s_10s_18_1_1_U885                                          |hls_dummy_mul_10s_10s_18_1_1_5090                                                                                                                                         |     29|
|1581  |    mul_10s_10s_18_1_1_U886                                          |hls_dummy_mul_10s_10s_18_1_1_5091                                                                                                                                         |    133|
|1582  |    mul_10s_10s_18_1_1_U887                                          |hls_dummy_mul_10s_10s_18_1_1_5092                                                                                                                                         |    126|
|1583  |    mul_10s_10s_18_1_1_U888                                          |hls_dummy_mul_10s_10s_18_1_1_5093                                                                                                                                         |    125|
|1584  |    mul_10s_10s_18_1_1_U889                                          |hls_dummy_mul_10s_10s_18_1_1_5094                                                                                                                                         |    144|
|1585  |    mul_10s_10s_18_1_1_U89                                           |hls_dummy_mul_10s_10s_18_1_1_5095                                                                                                                                         |    144|
|1586  |    mul_10s_10s_18_1_1_U890                                          |hls_dummy_mul_10s_10s_18_1_1_5096                                                                                                                                         |    126|
|1587  |    mul_10s_10s_18_1_1_U891                                          |hls_dummy_mul_10s_10s_18_1_1_5097                                                                                                                                         |     78|
|1588  |    mul_10s_10s_18_1_1_U892                                          |hls_dummy_mul_10s_10s_18_1_1_5098                                                                                                                                         |    103|
|1589  |    mul_10s_10s_18_1_1_U893                                          |hls_dummy_mul_10s_10s_18_1_1_5099                                                                                                                                         |    115|
|1590  |    mul_10s_10s_18_1_1_U894                                          |hls_dummy_mul_10s_10s_18_1_1_5100                                                                                                                                         |    103|
|1591  |    mul_10s_10s_18_1_1_U895                                          |hls_dummy_mul_10s_10s_18_1_1_5101                                                                                                                                         |     62|
|1592  |    mul_10s_10s_18_1_1_U896                                          |hls_dummy_mul_10s_10s_18_1_1_5102                                                                                                                                         |     82|
|1593  |    mul_10s_10s_18_1_1_U897                                          |hls_dummy_mul_10s_10s_18_1_1_5103                                                                                                                                         |     78|
|1594  |    mul_10s_10s_18_1_1_U898                                          |hls_dummy_mul_10s_10s_18_1_1_5104                                                                                                                                         |    136|
|1595  |    mul_10s_10s_18_1_1_U899                                          |hls_dummy_mul_10s_10s_18_1_1_5105                                                                                                                                         |    144|
|1596  |    mul_10s_10s_18_1_1_U90                                           |hls_dummy_mul_10s_10s_18_1_1_5106                                                                                                                                         |    126|
|1597  |    mul_10s_10s_18_1_1_U900                                          |hls_dummy_mul_10s_10s_18_1_1_5107                                                                                                                                         |    125|
|1598  |    mul_10s_10s_18_1_1_U901                                          |hls_dummy_mul_10s_10s_18_1_1_5108                                                                                                                                         |    109|
|1599  |    mul_10s_10s_18_1_1_U902                                          |hls_dummy_mul_10s_10s_18_1_1_5109                                                                                                                                         |     91|
|1600  |    mul_10s_10s_18_1_1_U903                                          |hls_dummy_mul_10s_10s_18_1_1_5110                                                                                                                                         |    125|
|1601  |    mul_10s_10s_18_1_1_U904                                          |hls_dummy_mul_10s_10s_18_1_1_5111                                                                                                                                         |    144|
|1602  |    mul_10s_10s_18_1_1_U905                                          |hls_dummy_mul_10s_10s_18_1_1_5112                                                                                                                                         |     91|
|1603  |    mul_10s_10s_18_1_1_U906                                          |hls_dummy_mul_10s_10s_18_1_1_5113                                                                                                                                         |    132|
|1604  |    mul_10s_10s_18_1_1_U907                                          |hls_dummy_mul_10s_10s_18_1_1_5114                                                                                                                                         |     89|
|1605  |    mul_10s_10s_18_1_1_U908                                          |hls_dummy_mul_10s_10s_18_1_1_5115                                                                                                                                         |    148|
|1606  |    mul_10s_10s_18_1_1_U909                                          |hls_dummy_mul_10s_10s_18_1_1_5116                                                                                                                                         |     66|
|1607  |    mul_10s_10s_18_1_1_U91                                           |hls_dummy_mul_10s_10s_18_1_1_5117                                                                                                                                         |     78|
|1608  |    mul_10s_10s_18_1_1_U911                                          |hls_dummy_mul_10s_10s_18_1_1_5118                                                                                                                                         |    128|
|1609  |    mul_10s_10s_18_1_1_U912                                          |hls_dummy_mul_10s_10s_18_1_1_5119                                                                                                                                         |    129|
|1610  |    mul_10s_10s_18_1_1_U913                                          |hls_dummy_mul_10s_10s_18_1_1_5120                                                                                                                                         |    131|
|1611  |    mul_10s_10s_18_1_1_U914                                          |hls_dummy_mul_10s_10s_18_1_1_5121                                                                                                                                         |    150|
|1612  |    mul_10s_10s_18_1_1_U915                                          |hls_dummy_mul_10s_10s_18_1_1_5122                                                                                                                                         |    132|
|1613  |    mul_10s_10s_18_1_1_U916                                          |hls_dummy_mul_10s_10s_18_1_1_5123                                                                                                                                         |     79|
|1614  |    mul_10s_10s_18_1_1_U917                                          |hls_dummy_mul_10s_10s_18_1_1_5124                                                                                                                                         |     77|
|1615  |    mul_10s_10s_18_1_1_U918                                          |hls_dummy_mul_10s_10s_18_1_1_5125                                                                                                                                         |    144|
|1616  |    mul_10s_10s_18_1_1_U919                                          |hls_dummy_mul_10s_10s_18_1_1_5126                                                                                                                                         |    100|
|1617  |    mul_10s_10s_18_1_1_U92                                           |hls_dummy_mul_10s_10s_18_1_1_5127                                                                                                                                         |    130|
|1618  |    mul_10s_10s_18_1_1_U920                                          |hls_dummy_mul_10s_10s_18_1_1_5128                                                                                                                                         |     62|
|1619  |    mul_10s_10s_18_1_1_U921                                          |hls_dummy_mul_10s_10s_18_1_1_5129                                                                                                                                         |     79|
|1620  |    mul_10s_10s_18_1_1_U922                                          |hls_dummy_mul_10s_10s_18_1_1_5130                                                                                                                                         |     80|
|1621  |    mul_10s_10s_18_1_1_U923                                          |hls_dummy_mul_10s_10s_18_1_1_5131                                                                                                                                         |    130|
|1622  |    mul_10s_10s_18_1_1_U924                                          |hls_dummy_mul_10s_10s_18_1_1_5132                                                                                                                                         |    141|
|1623  |    mul_10s_10s_18_1_1_U925                                          |hls_dummy_mul_10s_10s_18_1_1_5133                                                                                                                                         |     77|
|1624  |    mul_10s_10s_18_1_1_U926                                          |hls_dummy_mul_10s_10s_18_1_1_5134                                                                                                                                         |     96|
|1625  |    mul_10s_10s_18_1_1_U927                                          |hls_dummy_mul_10s_10s_18_1_1_5135                                                                                                                                         |     78|
|1626  |    mul_10s_10s_18_1_1_U928                                          |hls_dummy_mul_10s_10s_18_1_1_5136                                                                                                                                         |     77|
|1627  |    mul_10s_10s_18_1_1_U929                                          |hls_dummy_mul_10s_10s_18_1_1_5137                                                                                                                                         |     96|
|1628  |    mul_10s_10s_18_1_1_U93                                           |hls_dummy_mul_10s_10s_18_1_1_5138                                                                                                                                         |    146|
|1629  |    mul_10s_10s_18_1_1_U930                                          |hls_dummy_mul_10s_10s_18_1_1_5139                                                                                                                                         |     78|
|1630  |    mul_10s_10s_18_1_1_U931                                          |hls_dummy_mul_10s_10s_18_1_1_5140                                                                                                                                         |    130|
|1631  |    mul_10s_10s_18_1_1_U932                                          |hls_dummy_mul_10s_10s_18_1_1_5141                                                                                                                                         |     78|
|1632  |    mul_10s_10s_18_1_1_U933                                          |hls_dummy_mul_10s_10s_18_1_1_5142                                                                                                                                         |    141|
|1633  |    mul_10s_10s_18_1_1_U934                                          |hls_dummy_mul_10s_10s_18_1_1_5143                                                                                                                                         |     66|
|1634  |    mul_10s_10s_18_1_1_U935                                          |hls_dummy_mul_10s_10s_18_1_1_5144                                                                                                                                         |     29|
|1635  |    mul_10s_10s_18_1_1_U936                                          |hls_dummy_mul_10s_10s_18_1_1_5145                                                                                                                                         |     88|
|1636  |    mul_10s_10s_18_1_1_U937                                          |hls_dummy_mul_10s_10s_18_1_1_5146                                                                                                                                         |     81|
|1637  |    mul_10s_10s_18_1_1_U938                                          |hls_dummy_mul_10s_10s_18_1_1_5147                                                                                                                                         |    124|
|1638  |    mul_10s_10s_18_1_1_U939                                          |hls_dummy_mul_10s_10s_18_1_1_5148                                                                                                                                         |    143|
|1639  |    mul_10s_10s_18_1_1_U94                                           |hls_dummy_mul_10s_10s_18_1_1_5149                                                                                                                                         |    113|
|1640  |    mul_10s_10s_18_1_1_U940                                          |hls_dummy_mul_10s_10s_18_1_1_5150                                                                                                                                         |    125|
|1641  |    mul_10s_10s_18_1_1_U941                                          |hls_dummy_mul_10s_10s_18_1_1_5151                                                                                                                                         |     89|
|1642  |    mul_10s_10s_18_1_1_U942                                          |hls_dummy_mul_10s_10s_18_1_1_5152                                                                                                                                         |     81|
|1643  |    mul_10s_10s_18_1_1_U943                                          |hls_dummy_mul_10s_10s_18_1_1_5153                                                                                                                                         |    115|
|1644  |    mul_10s_10s_18_1_1_U944                                          |hls_dummy_mul_10s_10s_18_1_1_5154                                                                                                                                         |    113|
|1645  |    mul_10s_10s_18_1_1_U945                                          |hls_dummy_mul_10s_10s_18_1_1_5155                                                                                                                                         |     62|
|1646  |    mul_10s_10s_18_1_1_U946                                          |hls_dummy_mul_10s_10s_18_1_1_5156                                                                                                                                         |     92|
|1647  |    mul_10s_10s_18_1_1_U947                                          |hls_dummy_mul_10s_10s_18_1_1_5157                                                                                                                                         |     78|
|1648  |    mul_10s_10s_18_1_1_U948                                          |hls_dummy_mul_10s_10s_18_1_1_5158                                                                                                                                         |    131|
|1649  |    mul_10s_10s_18_1_1_U949                                          |hls_dummy_mul_10s_10s_18_1_1_5159                                                                                                                                         |    146|
|1650  |    mul_10s_10s_18_1_1_U95                                           |hls_dummy_mul_10s_10s_18_1_1_5160                                                                                                                                         |     62|
|1651  |    mul_10s_10s_18_1_1_U950                                          |hls_dummy_mul_10s_10s_18_1_1_5161                                                                                                                                         |     90|
|1652  |    mul_10s_10s_18_1_1_U951                                          |hls_dummy_mul_10s_10s_18_1_1_5162                                                                                                                                         |    109|
|1653  |    mul_10s_10s_18_1_1_U952                                          |hls_dummy_mul_10s_10s_18_1_1_5163                                                                                                                                         |     91|
|1654  |    mul_10s_10s_18_1_1_U953                                          |hls_dummy_mul_10s_10s_18_1_1_5164                                                                                                                                         |     90|
|1655  |    mul_10s_10s_18_1_1_U954                                          |hls_dummy_mul_10s_10s_18_1_1_5165                                                                                                                                         |    109|
|1656  |    mul_10s_10s_18_1_1_U955                                          |hls_dummy_mul_10s_10s_18_1_1_5166                                                                                                                                         |     91|
|1657  |    mul_10s_10s_18_1_1_U956                                          |hls_dummy_mul_10s_10s_18_1_1_5167                                                                                                                                         |    131|
|1658  |    mul_10s_10s_18_1_1_U957                                          |hls_dummy_mul_10s_10s_18_1_1_5168                                                                                                                                         |     79|
|1659  |    mul_10s_10s_18_1_1_U958                                          |hls_dummy_mul_10s_10s_18_1_1_5169                                                                                                                                         |    146|
|1660  |    mul_10s_10s_18_1_1_U959                                          |hls_dummy_mul_10s_10s_18_1_1_5170                                                                                                                                         |     66|
|1661  |    mul_10s_10s_18_1_1_U96                                           |hls_dummy_mul_10s_10s_18_1_1_5171                                                                                                                                         |     92|
|1662  |    mul_10s_10s_18_1_1_U961                                          |hls_dummy_mul_10s_10s_18_1_1_5172                                                                                                                                         |     77|
|1663  |    mul_10s_10s_18_1_1_U962                                          |hls_dummy_mul_10s_10s_18_1_1_5173                                                                                                                                         |     78|
|1664  |    mul_10s_10s_18_1_1_U963                                          |hls_dummy_mul_10s_10s_18_1_1_5174                                                                                                                                         |     77|
|1665  |    mul_10s_10s_18_1_1_U964                                          |hls_dummy_mul_10s_10s_18_1_1_5175                                                                                                                                         |     96|
|1666  |    mul_10s_10s_18_1_1_U965                                          |hls_dummy_mul_10s_10s_18_1_1_5176                                                                                                                                         |     78|
|1667  |    mul_10s_10s_18_1_1_U966                                          |hls_dummy_mul_10s_10s_18_1_1_5177                                                                                                                                         |     79|
|1668  |    mul_10s_10s_18_1_1_U967                                          |hls_dummy_mul_10s_10s_18_1_1_5178                                                                                                                                         |    130|
|1669  |    mul_10s_10s_18_1_1_U968                                          |hls_dummy_mul_10s_10s_18_1_1_5179                                                                                                                                         |    142|
|1670  |    mul_10s_10s_18_1_1_U969                                          |hls_dummy_mul_10s_10s_18_1_1_5180                                                                                                                                         |    100|
|1671  |    mul_10s_10s_18_1_1_U97                                           |hls_dummy_mul_10s_10s_18_1_1_5181                                                                                                                                         |     78|
|1672  |    mul_10s_10s_18_1_1_U970                                          |hls_dummy_mul_10s_10s_18_1_1_5182                                                                                                                                         |     62|
|1673  |    mul_10s_10s_18_1_1_U971                                          |hls_dummy_mul_10s_10s_18_1_1_5183                                                                                                                                         |     79|
|1674  |    mul_10s_10s_18_1_1_U972                                          |hls_dummy_mul_10s_10s_18_1_1_5184                                                                                                                                         |     79|
|1675  |    mul_10s_10s_18_1_1_U973                                          |hls_dummy_mul_10s_10s_18_1_1_5185                                                                                                                                         |    130|
|1676  |    mul_10s_10s_18_1_1_U974                                          |hls_dummy_mul_10s_10s_18_1_1_5186                                                                                                                                         |    142|
|1677  |    mul_10s_10s_18_1_1_U975                                          |hls_dummy_mul_10s_10s_18_1_1_5187                                                                                                                                         |     77|
|1678  |    mul_10s_10s_18_1_1_U976                                          |hls_dummy_mul_10s_10s_18_1_1_5188                                                                                                                                         |     96|
|1679  |    mul_10s_10s_18_1_1_U977                                          |hls_dummy_mul_10s_10s_18_1_1_5189                                                                                                                                         |     78|
|1680  |    mul_10s_10s_18_1_1_U978                                          |hls_dummy_mul_10s_10s_18_1_1_5190                                                                                                                                         |     77|
|1681  |    mul_10s_10s_18_1_1_U979                                          |hls_dummy_mul_10s_10s_18_1_1_5191                                                                                                                                         |     96|
|1682  |    mul_10s_10s_18_1_1_U98                                           |hls_dummy_mul_10s_10s_18_1_1_5192                                                                                                                                         |    130|
|1683  |    mul_10s_10s_18_1_1_U980                                          |hls_dummy_mul_10s_10s_18_1_1_5193                                                                                                                                         |     78|
|1684  |    mul_10s_10s_18_1_1_U981                                          |hls_dummy_mul_10s_10s_18_1_1_5194                                                                                                                                         |    131|
|1685  |    mul_10s_10s_18_1_1_U982                                          |hls_dummy_mul_10s_10s_18_1_1_5195                                                                                                                                         |     79|
|1686  |    mul_10s_10s_18_1_1_U983                                          |hls_dummy_mul_10s_10s_18_1_1_5196                                                                                                                                         |    141|
|1687  |    mul_10s_10s_18_1_1_U984                                          |hls_dummy_mul_10s_10s_18_1_1_5197                                                                                                                                         |     66|
|1688  |    mul_10s_10s_18_1_1_U985                                          |hls_dummy_mul_10s_10s_18_1_1_5198                                                                                                                                         |     29|
|1689  |    mul_10s_10s_18_1_1_U986                                          |hls_dummy_mul_10s_10s_18_1_1_5199                                                                                                                                         |     98|
|1690  |    mul_10s_10s_18_1_1_U987                                          |hls_dummy_mul_10s_10s_18_1_1_5200                                                                                                                                         |     91|
|1691  |    mul_10s_10s_18_1_1_U988                                          |hls_dummy_mul_10s_10s_18_1_1_5201                                                                                                                                         |     90|
|1692  |    mul_10s_10s_18_1_1_U989                                          |hls_dummy_mul_10s_10s_18_1_1_5202                                                                                                                                         |    109|
|1693  |    mul_10s_10s_18_1_1_U99                                           |hls_dummy_mul_10s_10s_18_1_1_5203                                                                                                                                         |    146|
|1694  |    mul_10s_10s_18_1_1_U990                                          |hls_dummy_mul_10s_10s_18_1_1_5204                                                                                                                                         |     91|
|1695  |    mul_10s_10s_18_1_1_U991                                          |hls_dummy_mul_10s_10s_18_1_1_5205                                                                                                                                         |     78|
|1696  |    mul_10s_10s_18_1_1_U992                                          |hls_dummy_mul_10s_10s_18_1_1_5206                                                                                                                                         |    132|
|1697  |    mul_10s_10s_18_1_1_U993                                          |hls_dummy_mul_10s_10s_18_1_1_5207                                                                                                                                         |    144|
|1698  |    mul_10s_10s_18_1_1_U994                                          |hls_dummy_mul_10s_10s_18_1_1_5208                                                                                                                                         |    113|
|1699  |    mul_10s_10s_18_1_1_U995                                          |hls_dummy_mul_10s_10s_18_1_1_5209                                                                                                                                         |     62|
|1700  |    mul_10s_10s_18_1_1_U996                                          |hls_dummy_mul_10s_10s_18_1_1_5210                                                                                                                                         |     92|
|1701  |    mul_10s_10s_18_1_1_U997                                          |hls_dummy_mul_10s_10s_18_1_1_5211                                                                                                                                         |     78|
|1702  |    mul_10s_10s_18_1_1_U998                                          |hls_dummy_mul_10s_10s_18_1_1_5212                                                                                                                                         |    132|
|1703  |    mul_10s_10s_18_1_1_U999                                          |hls_dummy_mul_10s_10s_18_1_1_5213                                                                                                                                         |    144|
|1704  |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_s                                                                                                | 155182|
|1705  |    mac_muladd_10s_10s_18ns_18_1_1_U2638                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1                                                                                                                                  |     41|
|1706  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3964                                                                                                                     |     41|
|1707  |    mac_muladd_10s_10s_18ns_18_1_1_U2639                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_223                                                                                                                              |     24|
|1708  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3963                                                                                                                     |     24|
|1709  |    mac_muladd_10s_10s_18ns_18_1_1_U2640                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_224                                                                                                                              |     21|
|1710  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3962                                                                                                                     |     21|
|1711  |    mac_muladd_10s_10s_18ns_18_1_1_U2641                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_225                                                                                                                              |     40|
|1712  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3961                                                                                                                     |     40|
|1713  |    mac_muladd_10s_10s_18ns_18_1_1_U2642                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_226                                                                                                                              |     22|
|1714  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3960                                                                                                                     |     22|
|1715  |    mac_muladd_10s_10s_18ns_18_1_1_U2643                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_227                                                                                                                              |     35|
|1716  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3959                                                                                                                     |     35|
|1717  |    mac_muladd_10s_10s_18ns_18_1_1_U2644                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_228                                                                                                                              |     51|
|1718  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3958                                                                                                                     |     51|
|1719  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__87   |      8|
|1720  |    mac_muladd_10s_10s_18ns_18_1_1_U2645                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_229                                                                                                                              |     35|
|1721  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3957                                                                                                                     |     35|
|1722  |    mac_muladd_10s_10s_18ns_18_1_1_U2646                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_230                                                                                                                              |     25|
|1723  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3956                                                                                                                     |     25|
|1724  |    mac_muladd_10s_10s_18ns_18_1_1_U2647                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_231                                                                                                                              |     33|
|1725  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3955                                                                                                                     |     33|
|1726  |    mac_muladd_10s_10s_18ns_18_1_1_U2648                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_232                                                                                                                              |     73|
|1727  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3954                                                                                                                     |     73|
|1728  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__11   |      8|
|1729  |    mac_muladd_10s_10s_18ns_18_1_1_U2649                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_233                                                                                                                              |     67|
|1730  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3953                                                                                                                     |     67|
|1731  |    mac_muladd_10s_10s_18ns_18_1_1_U2650                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_234                                                                                                                              |     35|
|1732  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3952                                                                                                                     |     35|
|1733  |    mac_muladd_10s_10s_18ns_18_1_1_U2651                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_235                                                                                                                              |     35|
|1734  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3951                                                                                                                     |     35|
|1735  |    mac_muladd_10s_10s_18ns_18_1_1_U2652                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_236                                                                                                                              |     30|
|1736  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3950                                                                                                                     |     30|
|1737  |    mac_muladd_10s_10s_18ns_18_1_1_U2653                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_237                                                                                                                              |     49|
|1738  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3949                                                                                                                     |     49|
|1739  |    mac_muladd_10s_10s_18ns_18_1_1_U2654                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_238                                                                                                                              |     29|
|1740  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3948                                                                                                                     |     29|
|1741  |    mac_muladd_10s_10s_18ns_18_1_1_U2655                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_239                                                                                                                              |     22|
|1742  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3947                                                                                                                     |     22|
|1743  |    mac_muladd_10s_10s_18ns_18_1_1_U2656                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_240                                                                                                                              |     41|
|1744  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3946                                                                                                                     |     41|
|1745  |    mac_muladd_10s_10s_18ns_18_1_1_U2657                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_241                                                                                                                              |     23|
|1746  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3945                                                                                                                     |     23|
|1747  |    mac_muladd_10s_10s_18ns_18_1_1_U2658                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_242                                                                                                                              |     46|
|1748  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3944                                                                                                                     |     46|
|1749  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__47   |      8|
|1750  |    mac_muladd_10s_10s_18ns_18_1_1_U2659                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_243                                                                                                                              |     62|
|1751  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3943                                                                                                                     |     62|
|1752  |    mac_muladd_10s_10s_18ns_18_1_1_U2660                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_244                                                                                                                              |     34|
|1753  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3942                                                                                                                     |     34|
|1754  |    mac_muladd_10s_10s_18ns_18_1_1_U2661                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_245                                                                                                                              |     21|
|1755  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3941                                                                                                                     |     21|
|1756  |    mac_muladd_10s_10s_18ns_18_1_1_U2663                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_246                                                                                                                              |     36|
|1757  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3940                                                                                                                     |     36|
|1758  |    mac_muladd_10s_10s_18ns_18_1_1_U2664                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_247                                                                                                                              |     31|
|1759  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3939                                                                                                                     |     31|
|1760  |    mac_muladd_10s_10s_18ns_18_1_1_U2665                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_248                                                                                                                              |     22|
|1761  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3938                                                                                                                     |     22|
|1762  |    mac_muladd_10s_10s_18ns_18_1_1_U2666                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_249                                                                                                                              |     41|
|1763  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3937                                                                                                                     |     41|
|1764  |    mac_muladd_10s_10s_18ns_18_1_1_U2667                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_250                                                                                                                              |     23|
|1765  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3936                                                                                                                     |     23|
|1766  |    mac_muladd_10s_10s_18ns_18_1_1_U2668                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_251                                                                                                                              |     27|
|1767  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3935                                                                                                                     |     27|
|1768  |    mac_muladd_10s_10s_18ns_18_1_1_U2669                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_252                                                                                                                              |     57|
|1769  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3934                                                                                                                     |     57|
|1770  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__162  |      8|
|1771  |    mac_muladd_10s_10s_18ns_18_1_1_U2670                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_253                                                                                                                              |     27|
|1772  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3933                                                                                                                     |     27|
|1773  |    mac_muladd_10s_10s_18ns_18_1_1_U2671                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_254                                                                                                                              |     32|
|1774  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3932                                                                                                                     |     32|
|1775  |    mac_muladd_10s_10s_18ns_18_1_1_U2672                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_255                                                                                                                              |     34|
|1776  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3931                                                                                                                     |     34|
|1777  |    mac_muladd_10s_10s_18ns_18_1_1_U2673                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_256                                                                                                                              |     72|
|1778  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3930                                                                                                                     |     72|
|1779  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__19   |      8|
|1780  |    mac_muladd_10s_10s_18ns_18_1_1_U2674                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_257                                                                                                                              |     74|
|1781  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3929                                                                                                                     |     74|
|1782  |    mac_muladd_10s_10s_18ns_18_1_1_U2675                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_258                                                                                                                              |     26|
|1783  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3928                                                                                                                     |     26|
|1784  |    mac_muladd_10s_10s_18ns_18_1_1_U2676                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_259                                                                                                                              |     27|
|1785  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3927                                                                                                                     |     27|
|1786  |    mac_muladd_10s_10s_18ns_18_1_1_U2677                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_260                                                                                                                              |     31|
|1787  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3926                                                                                                                     |     31|
|1788  |    mac_muladd_10s_10s_18ns_18_1_1_U2678                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_261                                                                                                                              |     50|
|1789  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3925                                                                                                                     |     50|
|1790  |    mac_muladd_10s_10s_18ns_18_1_1_U2679                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_262                                                                                                                              |     36|
|1791  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3924                                                                                                                     |     36|
|1792  |    mac_muladd_10s_10s_18ns_18_1_1_U2680                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_263                                                                                                                              |     39|
|1793  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3923                                                                                                                     |     39|
|1794  |    mac_muladd_10s_10s_18ns_18_1_1_U2681                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_264                                                                                                                              |     58|
|1795  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3922                                                                                                                     |     58|
|1796  |    mac_muladd_10s_10s_18ns_18_1_1_U2682                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_265                                                                                                                              |     40|
|1797  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3921                                                                                                                     |     40|
|1798  |    mac_muladd_10s_10s_18ns_18_1_1_U2683                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_266                                                                                                                              |     44|
|1799  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3920                                                                                                                     |     44|
|1800  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__121  |      8|
|1801  |    mac_muladd_10s_10s_18ns_18_1_1_U2684                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_267                                                                                                                              |     53|
|1802  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3919                                                                                                                     |     53|
|1803  |    mac_muladd_10s_10s_18ns_18_1_1_U2685                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_268                                                                                                                              |     25|
|1804  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3918                                                                                                                     |     25|
|1805  |    mac_muladd_10s_10s_18ns_18_1_1_U2686                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_269                                                                                                                              |     22|
|1806  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3917                                                                                                                     |     22|
|1807  |    mac_muladd_10s_10s_18ns_18_1_1_U2688                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_270                                                                                                                              |     22|
|1808  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3916                                                                                                                     |     22|
|1809  |    mac_muladd_10s_10s_18ns_18_1_1_U2689                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_271                                                                                                                              |     23|
|1810  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3915                                                                                                                     |     23|
|1811  |    mac_muladd_10s_10s_18ns_18_1_1_U2690                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_272                                                                                                                              |     21|
|1812  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3914                                                                                                                     |     21|
|1813  |    mac_muladd_10s_10s_18ns_18_1_1_U2691                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_273                                                                                                                              |     40|
|1814  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3913                                                                                                                     |     40|
|1815  |    mac_muladd_10s_10s_18ns_18_1_1_U2692                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_274                                                                                                                              |     22|
|1816  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3912                                                                                                                     |     22|
|1817  |    mac_muladd_10s_10s_18ns_18_1_1_U2693                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_275                                                                                                                              |     35|
|1818  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3911                                                                                                                     |     35|
|1819  |    mac_muladd_10s_10s_18ns_18_1_1_U2694                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_276                                                                                                                              |     52|
|1820  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3910                                                                                                                     |     52|
|1821  |    mac_muladd_10s_10s_18ns_18_1_1_U2695                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_277                                                                                                                              |     26|
|1822  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3909                                                                                                                     |     26|
|1823  |    mac_muladd_10s_10s_18ns_18_1_1_U2696                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_278                                                                                                                              |     33|
|1824  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3908                                                                                                                     |     33|
|1825  |    mac_muladd_10s_10s_18ns_18_1_1_U2697                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_279                                                                                                                              |     33|
|1826  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3907                                                                                                                     |     33|
|1827  |    mac_muladd_10s_10s_18ns_18_1_1_U2698                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_280                                                                                                                              |     73|
|1828  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3906                                                                                                                     |     73|
|1829  |    mac_muladd_10s_10s_18ns_18_1_1_U2699                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_281                                                                                                                              |     76|
|1830  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3905                                                                                                                     |     76|
|1831  |    mac_muladd_10s_10s_18ns_18_1_1_U2700                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_282                                                                                                                              |     26|
|1832  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3904                                                                                                                     |     26|
|1833  |    mac_muladd_10s_10s_18ns_18_1_1_U2701                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_283                                                                                                                              |     26|
|1834  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3903                                                                                                                     |     26|
|1835  |    mac_muladd_10s_10s_18ns_18_1_1_U2702                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_284                                                                                                                              |     37|
|1836  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3902                                                                                                                     |     37|
|1837  |    mac_muladd_10s_10s_18ns_18_1_1_U2703                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_285                                                                                                                              |     41|
|1838  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3901                                                                                                                     |     41|
|1839  |    mac_muladd_10s_10s_18ns_18_1_1_U2704                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_286                                                                                                                              |     38|
|1840  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3900                                                                                                                     |     38|
|1841  |    mac_muladd_10s_10s_18ns_18_1_1_U2705                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_287                                                                                                                              |     24|
|1842  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3899                                                                                                                     |     24|
|1843  |    mac_muladd_10s_10s_18ns_18_1_1_U2706                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_288                                                                                                                              |     43|
|1844  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3898                                                                                                                     |     43|
|1845  |    mac_muladd_10s_10s_18ns_18_1_1_U2707                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_289                                                                                                                              |     25|
|1846  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3897                                                                                                                     |     25|
|1847  |    mac_muladd_10s_10s_18ns_18_1_1_U2708                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_290                                                                                                                              |     26|
|1848  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3896                                                                                                                     |     26|
|1849  |    mac_muladd_10s_10s_18ns_18_1_1_U2709                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_291                                                                                                                              |     48|
|1850  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3895                                                                                                                     |     48|
|1851  |    mac_muladd_10s_10s_18ns_18_1_1_U2710                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_292                                                                                                                              |     32|
|1852  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3894                                                                                                                     |     32|
|1853  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__79   |      8|
|1854  |    mac_muladd_10s_10s_18ns_18_1_1_U2711                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_293                                                                                                                              |     21|
|1855  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3893                                                                                                                     |     21|
|1856  |    mac_muladd_10s_10s_18ns_18_1_1_U2713                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_294                                                                                                                              |     39|
|1857  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3892                                                                                                                     |     39|
|1858  |    mac_muladd_10s_10s_18ns_18_1_1_U2714                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_295                                                                                                                              |     40|
|1859  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3891                                                                                                                     |     40|
|1860  |    mac_muladd_10s_10s_18ns_18_1_1_U2715                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_296                                                                                                                              |     22|
|1861  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3890                                                                                                                     |     22|
|1862  |    mac_muladd_10s_10s_18ns_18_1_1_U2716                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_297                                                                                                                              |     41|
|1863  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3889                                                                                                                     |     41|
|1864  |    mac_muladd_10s_10s_18ns_18_1_1_U2717                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_298                                                                                                                              |     23|
|1865  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3888                                                                                                                     |     23|
|1866  |    mac_muladd_10s_10s_18ns_18_1_1_U2718                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_299                                                                                                                              |     27|
|1867  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3887                                                                                                                     |     27|
|1868  |    mac_muladd_10s_10s_18ns_18_1_1_U2719                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_300                                                                                                                              |     52|
|1869  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3886                                                                                                                     |     52|
|1870  |    mac_muladd_10s_10s_18ns_18_1_1_U2720                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_301                                                                                                                              |     27|
|1871  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3885                                                                                                                     |     27|
|1872  |    mac_muladd_10s_10s_18ns_18_1_1_U2721                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_302                                                                                                                              |     36|
|1873  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3884                                                                                                                     |     36|
|1874  |    mac_muladd_10s_10s_18ns_18_1_1_U2722                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_303                                                                                                                              |     34|
|1875  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3883                                                                                                                     |     34|
|1876  |    mac_muladd_10s_10s_18ns_18_1_1_U2723                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_304                                                                                                                              |     74|
|1877  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3882                                                                                                                     |     74|
|1878  |    mac_muladd_10s_10s_18ns_18_1_1_U2724                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_305                                                                                                                              |     68|
|1879  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3881                                                                                                                     |     68|
|1880  |    mac_muladd_10s_10s_18ns_18_1_1_U2725                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_306                                                                                                                              |     42|
|1881  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3880                                                                                                                     |     42|
|1882  |    mac_muladd_10s_10s_18ns_18_1_1_U2726                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_307                                                                                                                              |     26|
|1883  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3879                                                                                                                     |     26|
|1884  |    mac_muladd_10s_10s_18ns_18_1_1_U2727                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_308                                                                                                                              |     28|
|1885  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3878                                                                                                                     |     28|
|1886  |    mac_muladd_10s_10s_18ns_18_1_1_U2728                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_309                                                                                                                              |     58|
|1887  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3877                                                                                                                     |     58|
|1888  |    mac_muladd_10s_10s_18ns_18_1_1_U2729                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_310                                                                                                                              |     29|
|1889  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3876                                                                                                                     |     29|
|1890  |    mac_muladd_10s_10s_18ns_18_1_1_U2730                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_311                                                                                                                              |     30|
|1891  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3875                                                                                                                     |     30|
|1892  |    mac_muladd_10s_10s_18ns_18_1_1_U2731                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_312                                                                                                                              |     49|
|1893  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3874                                                                                                                     |     49|
|1894  |    mac_muladd_10s_10s_18ns_18_1_1_U2732                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_313                                                                                                                              |     31|
|1895  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3873                                                                                                                     |     31|
|1896  |    mac_muladd_10s_10s_18ns_18_1_1_U2733                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_314                                                                                                                              |     42|
|1897  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3872                                                                                                                     |     42|
|1898  |    mac_muladd_10s_10s_18ns_18_1_1_U2734                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_315                                                                                                                              |     64|
|1899  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3871                                                                                                                     |     64|
|1900  |    mac_muladd_10s_10s_18ns_18_1_1_U2735                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_316                                                                                                                              |     32|
|1901  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3870                                                                                                                     |     32|
|1902  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__156  |      8|
|1903  |    mac_muladd_10s_10s_18ns_18_1_1_U2736                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_317                                                                                                                              |     22|
|1904  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3869                                                                                                                     |     22|
|1905  |    mac_muladd_10s_10s_18ns_18_1_1_U2738                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_318                                                                                                                              |     31|
|1906  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3868                                                                                                                     |     31|
|1907  |    mac_muladd_10s_10s_18ns_18_1_1_U2739                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_319                                                                                                                              |     31|
|1908  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3867                                                                                                                     |     31|
|1909  |    mac_muladd_10s_10s_18ns_18_1_1_U2740                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_320                                                                                                                              |     21|
|1910  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3866                                                                                                                     |     21|
|1911  |    mac_muladd_10s_10s_18ns_18_1_1_U2741                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_321                                                                                                                              |     40|
|1912  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3865                                                                                                                     |     40|
|1913  |    mac_muladd_10s_10s_18ns_18_1_1_U2742                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_322                                                                                                                              |     22|
|1914  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3864                                                                                                                     |     22|
|1915  |    mac_muladd_10s_10s_18ns_18_1_1_U2743                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_323                                                                                                                              |     47|
|1916  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3863                                                                                                                     |     47|
|1917  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__134  |      8|
|1918  |    mac_muladd_10s_10s_18ns_18_1_1_U2744                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_324                                                                                                                              |     53|
|1919  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3862                                                                                                                     |     53|
|1920  |    mac_muladd_10s_10s_18ns_18_1_1_U2745                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_325                                                                                                                              |     26|
|1921  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3861                                                                                                                     |     26|
|1922  |    mac_muladd_10s_10s_18ns_18_1_1_U2746                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_326                                                                                                                              |     25|
|1923  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3860                                                                                                                     |     25|
|1924  |    mac_muladd_10s_10s_18ns_18_1_1_U2747                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_327                                                                                                                              |     39|
|1925  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3859                                                                                                                     |     39|
|1926  |    mac_muladd_10s_10s_18ns_18_1_1_U2748                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_328                                                                                                                              |     74|
|1927  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3858                                                                                                                     |     74|
|1928  |    mac_muladd_10s_10s_18ns_18_1_1_U2749                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_329                                                                                                                              |     67|
|1929  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3857                                                                                                                     |     67|
|1930  |    mac_muladd_10s_10s_18ns_18_1_1_U2750                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_330                                                                                                                              |     33|
|1931  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3856                                                                                                                     |     33|
|1932  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__26   |      8|
|1933  |    mac_muladd_10s_10s_18ns_18_1_1_U2751                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_331                                                                                                                              |     35|
|1934  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3855                                                                                                                     |     35|
|1935  |    mac_muladd_10s_10s_18ns_18_1_1_U2752                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_332                                                                                                                              |     41|
|1936  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3854                                                                                                                     |     41|
|1937  |    mac_muladd_10s_10s_18ns_18_1_1_U2753                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_333                                                                                                                              |     49|
|1938  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3853                                                                                                                     |     49|
|1939  |    mac_muladd_10s_10s_18ns_18_1_1_U2754                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_334                                                                                                                              |     42|
|1940  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3852                                                                                                                     |     42|
|1941  |    mac_muladd_10s_10s_18ns_18_1_1_U2755                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_335                                                                                                                              |     36|
|1942  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3851                                                                                                                     |     36|
|1943  |    mac_muladd_10s_10s_18ns_18_1_1_U2756                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_336                                                                                                                              |     42|
|1944  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3850                                                                                                                     |     42|
|1945  |    mac_muladd_10s_10s_18ns_18_1_1_U2757                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_337                                                                                                                              |     37|
|1946  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3849                                                                                                                     |     37|
|1947  |    mac_muladd_10s_10s_18ns_18_1_1_U2758                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_338                                                                                                                              |     26|
|1948  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3848                                                                                                                     |     26|
|1949  |    mac_muladd_10s_10s_18ns_18_1_1_U2759                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_339                                                                                                                              |     48|
|1950  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3847                                                                                                                     |     48|
|1951  |    mac_muladd_10s_10s_18ns_18_1_1_U2760                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_340                                                                                                                              |     26|
|1952  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3846                                                                                                                     |     26|
|1953  |    mac_muladd_10s_10s_18ns_18_1_1_U2761                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_341                                                                                                                              |     27|
|1954  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3845                                                                                                                     |     27|
|1955  |    mac_muladd_10s_10s_18ns_18_1_1_U2763                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_342                                                                                                                              |     32|
|1956  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3844                                                                                                                     |     32|
|1957  |    mac_muladd_10s_10s_18ns_18_1_1_U2764                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_343                                                                                                                              |     33|
|1958  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3843                                                                                                                     |     33|
|1959  |    mac_muladd_10s_10s_18ns_18_1_1_U2765                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_344                                                                                                                              |     22|
|1960  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3842                                                                                                                     |     22|
|1961  |    mac_muladd_10s_10s_18ns_18_1_1_U2766                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_345                                                                                                                              |     41|
|1962  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3841                                                                                                                     |     41|
|1963  |    mac_muladd_10s_10s_18ns_18_1_1_U2767                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_346                                                                                                                              |     23|
|1964  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3840                                                                                                                     |     23|
|1965  |    mac_muladd_10s_10s_18ns_18_1_1_U2768                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_347                                                                                                                              |     38|
|1966  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3839                                                                                                                     |     38|
|1967  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__72   |      8|
|1968  |    mac_muladd_10s_10s_18ns_18_1_1_U2769                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_348                                                                                                                              |     53|
|1969  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3838                                                                                                                     |     53|
|1970  |    mac_muladd_10s_10s_18ns_18_1_1_U2770                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_349                                                                                                                              |     27|
|1971  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3837                                                                                                                     |     27|
|1972  |    mac_muladd_10s_10s_18ns_18_1_1_U2771                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_350                                                                                                                              |     25|
|1973  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3836                                                                                                                     |     25|
|1974  |    mac_muladd_10s_10s_18ns_18_1_1_U2772                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_351                                                                                                                              |     46|
|1975  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3835                                                                                                                     |     46|
|1976  |    mac_muladd_10s_10s_18ns_18_1_1_U2773                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_352                                                                                                                              |     74|
|1977  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3834                                                                                                                     |     74|
|1978  |    mac_muladd_10s_10s_18ns_18_1_1_U2774                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_353                                                                                                                              |     68|
|1979  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3833                                                                                                                     |     68|
|1980  |    mac_muladd_10s_10s_18ns_18_1_1_U2775                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_354                                                                                                                              |     34|
|1981  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3832                                                                                                                     |     34|
|1982  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__106  |      8|
|1983  |    mac_muladd_10s_10s_18ns_18_1_1_U2776                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_355                                                                                                                              |     34|
|1984  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3831                                                                                                                     |     34|
|1985  |    mac_muladd_10s_10s_18ns_18_1_1_U2777                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_356                                                                                                                              |     33|
|1986  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3830                                                                                                                     |     33|
|1987  |    mac_muladd_10s_10s_18ns_18_1_1_U2778                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_357                                                                                                                              |     51|
|1988  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3829                                                                                                                     |     51|
|1989  |    mac_muladd_10s_10s_18ns_18_1_1_U2779                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_358                                                                                                                              |     34|
|1990  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3828                                                                                                                     |     34|
|1991  |    mac_muladd_10s_10s_18ns_18_1_1_U2780                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_359                                                                                                                              |     29|
|1992  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3827                                                                                                                     |     29|
|1993  |    mac_muladd_10s_10s_18ns_18_1_1_U2781                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_360                                                                                                                              |     49|
|1994  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3826                                                                                                                     |     49|
|1995  |    mac_muladd_10s_10s_18ns_18_1_1_U2782                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_361                                                                                                                              |     30|
|1996  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3825                                                                                                                     |     30|
|1997  |    mac_muladd_10s_10s_18ns_18_1_1_U2783                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_362                                                                                                                              |     27|
|1998  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3824                                                                                                                     |     27|
|1999  |    mac_muladd_10s_10s_18ns_18_1_1_U2784                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_363                                                                                                                              |     49|
|2000  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3823                                                                                                                     |     49|
|2001  |    mac_muladd_10s_10s_18ns_18_1_1_U2785                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_364                                                                                                                              |     28|
|2002  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3822                                                                                                                     |     28|
|2003  |    mac_muladd_10s_10s_18ns_18_1_1_U2786                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_365                                                                                                                              |     34|
|2004  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3821                                                                                                                     |     34|
|2005  |    mac_muladd_10s_10s_18ns_18_1_1_U2788                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_366                                                                                                                              |     41|
|2006  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3820                                                                                                                     |     41|
|2007  |    mac_muladd_10s_10s_18ns_18_1_1_U2789                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_367                                                                                                                              |     42|
|2008  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3819                                                                                                                     |     42|
|2009  |    mac_muladd_10s_10s_18ns_18_1_1_U2790                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_368                                                                                                                              |     21|
|2010  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3818                                                                                                                     |     21|
|2011  |    mac_muladd_10s_10s_18ns_18_1_1_U2791                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_369                                                                                                                              |     40|
|2012  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3817                                                                                                                     |     40|
|2013  |    mac_muladd_10s_10s_18ns_18_1_1_U2792                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_370                                                                                                                              |     22|
|2014  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3816                                                                                                                     |     22|
|2015  |    mac_muladd_10s_10s_18ns_18_1_1_U2793                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_371                                                                                                                              |     35|
|2016  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3815                                                                                                                     |     35|
|2017  |    mac_muladd_10s_10s_18ns_18_1_1_U2794                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_372                                                                                                                              |     57|
|2018  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3814                                                                                                                     |     57|
|2019  |    mac_muladd_10s_10s_18ns_18_1_1_U2795                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_373                                                                                                                              |     41|
|2020  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3813                                                                                                                     |     41|
|2021  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__56   |      8|
|2022  |    mac_muladd_10s_10s_18ns_18_1_1_U2796                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_374                                                                                                                              |     25|
|2023  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3812                                                                                                                     |     25|
|2024  |    mac_muladd_10s_10s_18ns_18_1_1_U2797                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_375                                                                                                                              |     35|
|2025  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3811                                                                                                                     |     35|
|2026  |    mac_muladd_10s_10s_18ns_18_1_1_U2798                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_376                                                                                                                              |     78|
|2027  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3810                                                                                                                     |     78|
|2028  |    mac_muladd_10s_10s_18ns_18_1_1_U2799                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_377                                                                                                                              |     67|
|2029  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3809                                                                                                                     |     67|
|2030  |    mac_muladd_10s_10s_18ns_18_1_1_U2800                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_378                                                                                                                              |     26|
|2031  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3808                                                                                                                     |     26|
|2032  |    mac_muladd_10s_10s_18ns_18_1_1_U2801                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_379                                                                                                                              |     35|
|2033  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3807                                                                                                                     |     35|
|2034  |    mac_muladd_10s_10s_18ns_18_1_1_U2802                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_380                                                                                                                              |     27|
|2035  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3806                                                                                                                     |     27|
|2036  |    mac_muladd_10s_10s_18ns_18_1_1_U2803                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_381                                                                                                                              |     46|
|2037  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3805                                                                                                                     |     46|
|2038  |    mac_muladd_10s_10s_18ns_18_1_1_U2804                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_382                                                                                                                              |     24|
|2039  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3804                                                                                                                     |     24|
|2040  |    mac_muladd_10s_10s_18ns_18_1_1_U2805                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_383                                                                                                                              |     30|
|2041  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3803                                                                                                                     |     30|
|2042  |    mac_muladd_10s_10s_18ns_18_1_1_U2806                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_384                                                                                                                              |     40|
|2043  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3802                                                                                                                     |     40|
|2044  |    mac_muladd_10s_10s_18ns_18_1_1_U2807                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_385                                                                                                                              |     31|
|2045  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3801                                                                                                                     |     31|
|2046  |    mac_muladd_10s_10s_18ns_18_1_1_U2808                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_386                                                                                                                              |     26|
|2047  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3800                                                                                                                     |     26|
|2048  |    mac_muladd_10s_10s_18ns_18_1_1_U2809                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_387                                                                                                                              |     48|
|2049  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3799                                                                                                                     |     48|
|2050  |    mac_muladd_10s_10s_18ns_18_1_1_U2810                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_388                                                                                                                              |     34|
|2051  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3798                                                                                                                     |     34|
|2052  |    mac_muladd_10s_10s_18ns_18_1_1_U2811                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_389                                                                                                                              |     21|
|2053  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3797                                                                                                                     |     21|
|2054  |    mac_muladd_10s_10s_18ns_18_1_1_U2813                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_390                                                                                                                              |     32|
|2055  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3796                                                                                                                     |     32|
|2056  |    mac_muladd_10s_10s_18ns_18_1_1_U2814                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_391                                                                                                                              |     33|
|2057  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3795                                                                                                                     |     33|
|2058  |    mac_muladd_10s_10s_18ns_18_1_1_U2815                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_392                                                                                                                              |     22|
|2059  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3794                                                                                                                     |     22|
|2060  |    mac_muladd_10s_10s_18ns_18_1_1_U2816                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_393                                                                                                                              |     41|
|2061  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3793                                                                                                                     |     41|
|2062  |    mac_muladd_10s_10s_18ns_18_1_1_U2817                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_394                                                                                                                              |     23|
|2063  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3792                                                                                                                     |     23|
|2064  |    mac_muladd_10s_10s_18ns_18_1_1_U2818                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_395                                                                                                                              |     27|
|2065  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3791                                                                                                                     |     27|
|2066  |    mac_muladd_10s_10s_18ns_18_1_1_U2819                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_396                                                                                                                              |     51|
|2067  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3790                                                                                                                     |     51|
|2068  |    mac_muladd_10s_10s_18ns_18_1_1_U2820                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_397                                                                                                                              |     42|
|2069  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3789                                                                                                                     |     42|
|2070  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__85   |      8|
|2071  |    mac_muladd_10s_10s_18ns_18_1_1_U2821                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_398                                                                                                                              |     32|
|2072  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3788                                                                                                                     |     32|
|2073  |    mac_muladd_10s_10s_18ns_18_1_1_U2822                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_399                                                                                                                              |     42|
|2074  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3787                                                                                                                     |     42|
|2075  |    mac_muladd_10s_10s_18ns_18_1_1_U2823                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_400                                                                                                                              |     71|
|2076  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3786                                                                                                                     |     71|
|2077  |    mac_muladd_10s_10s_18ns_18_1_1_U2824                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_401                                                                                                                              |     74|
|2078  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3785                                                                                                                     |     74|
|2079  |    mac_muladd_10s_10s_18ns_18_1_1_U2825                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_402                                                                                                                              |     33|
|2080  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3784                                                                                                                     |     33|
|2081  |    mac_muladd_10s_10s_18ns_18_1_1_U2826                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_403                                                                                                                              |     27|
|2082  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3783                                                                                                                     |     27|
|2083  |    mac_muladd_10s_10s_18ns_18_1_1_U2827                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_404                                                                                                                              |     34|
|2084  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3782                                                                                                                     |     34|
|2085  |    mac_muladd_10s_10s_18ns_18_1_1_U2828                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_405                                                                                                                              |     53|
|2086  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3781                                                                                                                     |     53|
|2087  |    mac_muladd_10s_10s_18ns_18_1_1_U2829                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_406                                                                                                                              |     37|
|2088  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3780                                                                                                                     |     37|
|2089  |    mac_muladd_10s_10s_18ns_18_1_1_U2830                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_407                                                                                                                              |     32|
|2090  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3779                                                                                                                     |     32|
|2091  |    mac_muladd_10s_10s_18ns_18_1_1_U2831                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_408                                                                                                                              |     41|
|2092  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3778                                                                                                                     |     41|
|2093  |    mac_muladd_10s_10s_18ns_18_1_1_U2832                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_409                                                                                                                              |     33|
|2094  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3777                                                                                                                     |     33|
|2095  |    mac_muladd_10s_10s_18ns_18_1_1_U2833                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_410                                                                                                                              |     27|
|2096  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3776                                                                                                                     |     27|
|2097  |    mac_muladd_10s_10s_18ns_18_1_1_U2834                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_411                                                                                                                              |     55|
|2098  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3775                                                                                                                     |     55|
|2099  |    mac_muladd_10s_10s_18ns_18_1_1_U2835                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_412                                                                                                                              |     25|
|2100  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3774                                                                                                                     |     25|
|2101  |    mac_muladd_10s_10s_18ns_18_1_1_U2836                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_413                                                                                                                              |     22|
|2102  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3773                                                                                                                     |     22|
|2103  |    mac_muladd_10s_10s_18ns_18_1_1_U2838                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_414                                                                                                                              |     21|
|2104  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3772                                                                                                                     |     21|
|2105  |    mac_muladd_10s_10s_18ns_18_1_1_U2839                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_415                                                                                                                              |     22|
|2106  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3771                                                                                                                     |     22|
|2107  |    mac_muladd_10s_10s_18ns_18_1_1_U2840                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_416                                                                                                                              |     21|
|2108  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3770                                                                                                                     |     21|
|2109  |    mac_muladd_10s_10s_18ns_18_1_1_U2841                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_417                                                                                                                              |     40|
|2110  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3769                                                                                                                     |     40|
|2111  |    mac_muladd_10s_10s_18ns_18_1_1_U2842                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_418                                                                                                                              |     22|
|2112  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3768                                                                                                                     |     22|
|2113  |    mac_muladd_10s_10s_18ns_18_1_1_U2843                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_419                                                                                                                              |     26|
|2114  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3767                                                                                                                     |     26|
|2115  |    mac_muladd_10s_10s_18ns_18_1_1_U2844                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_420                                                                                                                              |     51|
|2116  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3766                                                                                                                     |     51|
|2117  |    mac_muladd_10s_10s_18ns_18_1_1_U2845                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_421                                                                                                                              |     33|
|2118  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3765                                                                                                                     |     33|
|2119  |    mac_muladd_10s_10s_18ns_18_1_1_U2846                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_422                                                                                                                              |     32|
|2120  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3764                                                                                                                     |     32|
|2121  |    mac_muladd_10s_10s_18ns_18_1_1_U2847                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_423                                                                                                                              |     33|
|2122  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3763                                                                                                                     |     33|
|2123  |    mac_muladd_10s_10s_18ns_18_1_1_U2848                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_424                                                                                                                              |     74|
|2124  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3762                                                                                                                     |     74|
|2125  |    mac_muladd_10s_10s_18ns_18_1_1_U2849                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_425                                                                                                                              |     74|
|2126  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3761                                                                                                                     |     74|
|2127  |    mac_muladd_10s_10s_18ns_18_1_1_U2850                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_426                                                                                                                              |     35|
|2128  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3760                                                                                                                     |     35|
|2129  |    mac_muladd_10s_10s_18ns_18_1_1_U2851                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_427                                                                                                                              |     42|
|2130  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3759                                                                                                                     |     42|
|2131  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__151  |      8|
|2132  |    mac_muladd_10s_10s_18ns_18_1_1_U2852                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_428                                                                                                                              |     21|
|2133  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3758                                                                                                                     |     21|
|2134  |    mac_muladd_10s_10s_18ns_18_1_1_U2853                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_429                                                                                                                              |     46|
|2135  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3757                                                                                                                     |     46|
|2136  |    mac_muladd_10s_10s_18ns_18_1_1_U2854                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_430                                                                                                                              |     22|
|2137  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3756                                                                                                                     |     22|
|2138  |    mac_muladd_10s_10s_18ns_18_1_1_U2855                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_431                                                                                                                              |     30|
|2139  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3755                                                                                                                     |     30|
|2140  |    mac_muladd_10s_10s_18ns_18_1_1_U2856                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_432                                                                                                                              |     40|
|2141  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3754                                                                                                                     |     40|
|2142  |    mac_muladd_10s_10s_18ns_18_1_1_U2857                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_433                                                                                                                              |     31|
|2143  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3753                                                                                                                     |     31|
|2144  |    mac_muladd_10s_10s_18ns_18_1_1_U2858                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_434                                                                                                                              |     26|
|2145  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3752                                                                                                                     |     26|
|2146  |    mac_muladd_10s_10s_18ns_18_1_1_U2859                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_435                                                                                                                              |     56|
|2147  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3751                                                                                                                     |     56|
|2148  |    mac_muladd_10s_10s_18ns_18_1_1_U2860                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_436                                                                                                                              |     25|
|2149  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3750                                                                                                                     |     25|
|2150  |    mac_muladd_10s_10s_18ns_18_1_1_U2861                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_437                                                                                                                              |     23|
|2151  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3749                                                                                                                     |     23|
|2152  |    mac_muladd_10s_10s_18ns_18_1_1_U2863                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_438                                                                                                                              |     22|
|2153  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3748                                                                                                                     |     22|
|2154  |    mac_muladd_10s_10s_18ns_18_1_1_U2864                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_439                                                                                                                              |     23|
|2155  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3747                                                                                                                     |     23|
|2156  |    mac_muladd_10s_10s_18ns_18_1_1_U2865                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_440                                                                                                                              |     22|
|2157  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3746                                                                                                                     |     22|
|2158  |    mac_muladd_10s_10s_18ns_18_1_1_U2866                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_441                                                                                                                              |     41|
|2159  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3745                                                                                                                     |     41|
|2160  |    mac_muladd_10s_10s_18ns_18_1_1_U2867                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_442                                                                                                                              |     23|
|2161  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3744                                                                                                                     |     23|
|2162  |    mac_muladd_10s_10s_18ns_18_1_1_U2868                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_443                                                                                                                              |     33|
|2163  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3743                                                                                                                     |     33|
|2164  |    mac_muladd_10s_10s_18ns_18_1_1_U2869                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_444                                                                                                                              |     52|
|2165  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3742                                                                                                                     |     52|
|2166  |    mac_muladd_10s_10s_18ns_18_1_1_U2870                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_445                                                                                                                              |     34|
|2167  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3741                                                                                                                     |     34|
|2168  |    mac_muladd_10s_10s_18ns_18_1_1_U2871                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_446                                                                                                                              |     33|
|2169  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3740                                                                                                                     |     33|
|2170  |    mac_muladd_10s_10s_18ns_18_1_1_U2872                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_447                                                                                                                              |     34|
|2171  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3739                                                                                                                     |     34|
|2172  |    mac_muladd_10s_10s_18ns_18_1_1_U2873                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_448                                                                                                                              |     73|
|2173  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3738                                                                                                                     |     73|
|2174  |    mac_muladd_10s_10s_18ns_18_1_1_U2874                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_449                                                                                                                              |     75|
|2175  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3737                                                                                                                     |     75|
|2176  |    mac_muladd_10s_10s_18ns_18_1_1_U2875                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_450                                                                                                                              |     34|
|2177  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3736                                                                                                                     |     34|
|2178  |    mac_muladd_10s_10s_18ns_18_1_1_U2876                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_451                                                                                                                              |     42|
|2179  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3735                                                                                                                     |     42|
|2180  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__67   |      8|
|2181  |    mac_muladd_10s_10s_18ns_18_1_1_U2877                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_452                                                                                                                              |     22|
|2182  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3734                                                                                                                     |     22|
|2183  |    mac_muladd_10s_10s_18ns_18_1_1_U2878                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_453                                                                                                                              |     53|
|2184  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3733                                                                                                                     |     53|
|2185  |    mac_muladd_10s_10s_18ns_18_1_1_U2879                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_454                                                                                                                              |     23|
|2186  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3732                                                                                                                     |     23|
|2187  |    mac_muladd_10s_10s_18ns_18_1_1_U2880                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_455                                                                                                                              |     32|
|2188  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3731                                                                                                                     |     32|
|2189  |    mac_muladd_10s_10s_18ns_18_1_1_U2881                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_456                                                                                                                              |     41|
|2190  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3730                                                                                                                     |     41|
|2191  |    mac_muladd_10s_10s_18ns_18_1_1_U2882                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_457                                                                                                                              |     33|
|2192  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3729                                                                                                                     |     33|
|2193  |    mac_muladd_10s_10s_18ns_18_1_1_U2883                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_458                                                                                                                              |     33|
|2194  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3728                                                                                                                     |     33|
|2195  |    mac_muladd_10s_10s_18ns_18_1_1_U2884                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_459                                                                                                                              |     58|
|2196  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3727                                                                                                                     |     58|
|2197  |    mac_muladd_10s_10s_18ns_18_1_1_U2885                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_460                                                                                                                              |     26|
|2198  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3726                                                                                                                     |     26|
|2199  |    mac_muladd_10s_10s_18ns_18_1_1_U2886                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_461                                                                                                                              |     30|
|2200  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3725                                                                                                                     |     30|
|2201  |    mac_muladd_10s_10s_18ns_18_1_1_U2888                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_462                                                                                                                              |     40|
|2202  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3724                                                                                                                     |     40|
|2203  |    mac_muladd_10s_10s_18ns_18_1_1_U2889                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_463                                                                                                                              |     30|
|2204  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3723                                                                                                                     |     30|
|2205  |    mac_muladd_10s_10s_18ns_18_1_1_U2890                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_464                                                                                                                              |     21|
|2206  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3722                                                                                                                     |     21|
|2207  |    mac_muladd_10s_10s_18ns_18_1_1_U2891                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_465                                                                                                                              |     40|
|2208  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3721                                                                                                                     |     40|
|2209  |    mac_muladd_10s_10s_18ns_18_1_1_U2892                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_466                                                                                                                              |     22|
|2210  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3720                                                                                                                     |     22|
|2211  |    mac_muladd_10s_10s_18ns_18_1_1_U2893                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_467                                                                                                                              |     42|
|2212  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3719                                                                                                                     |     42|
|2213  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__130  |      8|
|2214  |    mac_muladd_10s_10s_18ns_18_1_1_U2894                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_468                                                                                                                              |     44|
|2215  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3718                                                                                                                     |     44|
|2216  |    mac_muladd_10s_10s_18ns_18_1_1_U2895                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_469                                                                                                                              |     25|
|2217  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3717                                                                                                                     |     25|
|2218  |    mac_muladd_10s_10s_18ns_18_1_1_U2896                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_470                                                                                                                              |     34|
|2219  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3716                                                                                                                     |     34|
|2220  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__68   |      8|
|2221  |    mac_muladd_10s_10s_18ns_18_1_1_U2897                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_471                                                                                                                              |     33|
|2222  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3715                                                                                                                     |     33|
|2223  |    mac_muladd_10s_10s_18ns_18_1_1_U2898                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_472                                                                                                                              |     81|
|2224  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3714                                                                                                                     |     81|
|2225  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__115  |      8|
|2226  |    mac_muladd_10s_10s_18ns_18_1_1_U2899                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_473                                                                                                                              |     67|
|2227  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3713                                                                                                                     |     67|
|2228  |    mac_muladd_10s_10s_18ns_18_1_1_U2900                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_474                                                                                                                              |     26|
|2229  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3712                                                                                                                     |     26|
|2230  |    mac_muladd_10s_10s_18ns_18_1_1_U2901                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_475                                                                                                                              |     26|
|2231  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3711                                                                                                                     |     26|
|2232  |    mac_muladd_10s_10s_18ns_18_1_1_U2902                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_476                                                                                                                              |     21|
|2233  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3710                                                                                                                     |     21|
|2234  |    mac_muladd_10s_10s_18ns_18_1_1_U2903                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_477                                                                                                                              |     46|
|2235  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3709                                                                                                                     |     46|
|2236  |    mac_muladd_10s_10s_18ns_18_1_1_U2904                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_478                                                                                                                              |     22|
|2237  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3708                                                                                                                     |     22|
|2238  |    mac_muladd_10s_10s_18ns_18_1_1_U2905                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_479                                                                                                                              |     37|
|2239  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3707                                                                                                                     |     37|
|2240  |    mac_muladd_10s_10s_18ns_18_1_1_U2906                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_480                                                                                                                              |     56|
|2241  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3706                                                                                                                     |     56|
|2242  |    mac_muladd_10s_10s_18ns_18_1_1_U2907                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_481                                                                                                                              |     38|
|2243  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3705                                                                                                                     |     38|
|2244  |    mac_muladd_10s_10s_18ns_18_1_1_U2908                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_482                                                                                                                              |     39|
|2245  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3704                                                                                                                     |     39|
|2246  |    mac_muladd_10s_10s_18ns_18_1_1_U2909                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_483                                                                                                                              |     48|
|2247  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3703                                                                                                                     |     48|
|2248  |    mac_muladd_10s_10s_18ns_18_1_1_U2910                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_484                                                                                                                              |     32|
|2249  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3702                                                                                                                     |     32|
|2250  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__62   |      8|
|2251  |    mac_muladd_10s_10s_18ns_18_1_1_U2911                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_485                                                                                                                              |     27|
|2252  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3701                                                                                                                     |     27|
|2253  |    mac_muladd_10s_10s_18ns_18_1_1_U2913                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_486                                                                                                                              |     39|
|2254  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3700                                                                                                                     |     39|
|2255  |    mac_muladd_10s_10s_18ns_18_1_1_U2914                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_487                                                                                                                              |     32|
|2256  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3699                                                                                                                     |     32|
|2257  |    mac_muladd_10s_10s_18ns_18_1_1_U2915                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_488                                                                                                                              |     22|
|2258  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3698                                                                                                                     |     22|
|2259  |    mac_muladd_10s_10s_18ns_18_1_1_U2916                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_489                                                                                                                              |     41|
|2260  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3697                                                                                                                     |     41|
|2261  |    mac_muladd_10s_10s_18ns_18_1_1_U2917                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_490                                                                                                                              |     23|
|2262  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3696                                                                                                                     |     23|
|2263  |    mac_muladd_10s_10s_18ns_18_1_1_U2918                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_491                                                                                                                              |     34|
|2264  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3695                                                                                                                     |     34|
|2265  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__152  |      8|
|2266  |    mac_muladd_10s_10s_18ns_18_1_1_U2919                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_492                                                                                                                              |     45|
|2267  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3694                                                                                                                     |     45|
|2268  |    mac_muladd_10s_10s_18ns_18_1_1_U2920                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_493                                                                                                                              |     28|
|2269  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3693                                                                                                                     |     28|
|2270  |    mac_muladd_10s_10s_18ns_18_1_1_U2921                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_494                                                                                                                              |     35|
|2271  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3692                                                                                                                     |     35|
|2272  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__53   |      8|
|2273  |    mac_muladd_10s_10s_18ns_18_1_1_U2922                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_495                                                                                                                              |     34|
|2274  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3691                                                                                                                     |     34|
|2275  |    mac_muladd_10s_10s_18ns_18_1_1_U2923                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_496                                                                                                                              |     72|
|2276  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3690                                                                                                                     |     72|
|2277  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__16   |      8|
|2278  |    mac_muladd_10s_10s_18ns_18_1_1_U2924                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_497                                                                                                                              |     67|
|2279  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3689                                                                                                                     |     67|
|2280  |    mac_muladd_10s_10s_18ns_18_1_1_U2925                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_498                                                                                                                              |     26|
|2281  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3688                                                                                                                     |     26|
|2282  |    mac_muladd_10s_10s_18ns_18_1_1_U2926                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_499                                                                                                                              |     26|
|2283  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3687                                                                                                                     |     26|
|2284  |    mac_muladd_10s_10s_18ns_18_1_1_U2927                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_500                                                                                                                              |     22|
|2285  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3686                                                                                                                     |     22|
|2286  |    mac_muladd_10s_10s_18ns_18_1_1_U2928                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_501                                                                                                                              |     53|
|2287  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3685                                                                                                                     |     53|
|2288  |    mac_muladd_10s_10s_18ns_18_1_1_U2929                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_502                                                                                                                              |     23|
|2289  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3684                                                                                                                     |     23|
|2290  |    mac_muladd_10s_10s_18ns_18_1_1_U2930                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_503                                                                                                                              |     28|
|2291  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3683                                                                                                                     |     28|
|2292  |    mac_muladd_10s_10s_18ns_18_1_1_U2931                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_504                                                                                                                              |     47|
|2293  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3682                                                                                                                     |     47|
|2294  |    mac_muladd_10s_10s_18ns_18_1_1_U2932                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_505                                                                                                                              |     29|
|2295  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3681                                                                                                                     |     29|
|2296  |    mac_muladd_10s_10s_18ns_18_1_1_U2933                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_506                                                                                                                              |     33|
|2297  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3680                                                                                                                     |     33|
|2298  |    mac_muladd_10s_10s_18ns_18_1_1_U2934                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_507                                                                                                                              |     48|
|2299  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3679                                                                                                                     |     48|
|2300  |    mac_muladd_10s_10s_18ns_18_1_1_U2935                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_508                                                                                                                              |     34|
|2301  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3678                                                                                                                     |     34|
|2302  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__140  |      8|
|2303  |    mac_muladd_10s_10s_18ns_18_1_1_U2936                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_509                                                                                                                              |     34|
|2304  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3677                                                                                                                     |     34|
|2305  |    mac_muladd_10s_10s_18ns_18_1_1_U2938                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_510                                                                                                                              |     21|
|2306  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3676                                                                                                                     |     21|
|2307  |    mac_muladd_10s_10s_18ns_18_1_1_U2939                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_511                                                                                                                              |     22|
|2308  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3675                                                                                                                     |     22|
|2309  |    mac_muladd_10s_10s_18ns_18_1_1_U2940                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_512                                                                                                                              |     22|
|2310  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3674                                                                                                                     |     22|
|2311  |    mac_muladd_10s_10s_18ns_18_1_1_U2941                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_513                                                                                                                              |     40|
|2312  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3673                                                                                                                     |     40|
|2313  |    mac_muladd_10s_10s_18ns_18_1_1_U2942                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_514                                                                                                                              |     30|
|2314  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3672                                                                                                                     |     30|
|2315  |    mac_muladd_10s_10s_18ns_18_1_1_U2943                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_515                                                                                                                              |     33|
|2316  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3671                                                                                                                     |     33|
|2317  |    mac_muladd_10s_10s_18ns_18_1_1_U2944                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_516                                                                                                                              |     50|
|2318  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3670                                                                                                                     |     50|
|2319  |    mac_muladd_10s_10s_18ns_18_1_1_U2945                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_517                                                                                                                              |     32|
|2320  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3669                                                                                                                     |     32|
|2321  |    mac_muladd_10s_10s_18ns_18_1_1_U2946                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_518                                                                                                                              |     34|
|2322  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3668                                                                                                                     |     34|
|2323  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__13   |      8|
|2324  |    mac_muladd_10s_10s_18ns_18_1_1_U2947                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_519                                                                                                                              |     33|
|2325  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3667                                                                                                                     |     33|
|2326  |    mac_muladd_10s_10s_18ns_18_1_1_U2948                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_520                                                                                                                              |     73|
|2327  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3666                                                                                                                     |     73|
|2328  |    mac_muladd_10s_10s_18ns_18_1_1_U2949                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_521                                                                                                                              |     73|
|2329  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3665                                                                                                                     |     73|
|2330  |    mac_muladd_10s_10s_18ns_18_1_1_U2950                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_522                                                                                                                              |     34|
|2331  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3664                                                                                                                     |     34|
|2332  |    mac_muladd_10s_10s_18ns_18_1_1_U2951                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_523                                                                                                                              |     25|
|2333  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3663                                                                                                                     |     25|
|2334  |    mac_muladd_10s_10s_18ns_18_1_1_U2952                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_524                                                                                                                              |     21|
|2335  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3662                                                                                                                     |     21|
|2336  |    mac_muladd_10s_10s_18ns_18_1_1_U2953                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_525                                                                                                                              |     40|
|2337  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3661                                                                                                                     |     40|
|2338  |    mac_muladd_10s_10s_18ns_18_1_1_U2954                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_526                                                                                                                              |     26|
|2339  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3660                                                                                                                     |     26|
|2340  |    mac_muladd_10s_10s_18ns_18_1_1_U2955                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_527                                                                                                                              |     23|
|2341  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3659                                                                                                                     |     23|
|2342  |    mac_muladd_10s_10s_18ns_18_1_1_U2956                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_528                                                                                                                              |     41|
|2343  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3658                                                                                                                     |     41|
|2344  |    mac_muladd_10s_10s_18ns_18_1_1_U2957                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_529                                                                                                                              |     23|
|2345  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3657                                                                                                                     |     23|
|2346  |    mac_muladd_10s_10s_18ns_18_1_1_U2958                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_530                                                                                                                              |     26|
|2347  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3656                                                                                                                     |     26|
|2348  |    mac_muladd_10s_10s_18ns_18_1_1_U2959                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_531                                                                                                                              |     57|
|2349  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3655                                                                                                                     |     57|
|2350  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__112  |      8|
|2351  |    mac_muladd_10s_10s_18ns_18_1_1_U2960                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_532                                                                                                                              |     24|
|2352  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3654                                                                                                                     |     24|
|2353  |    mac_muladd_10s_10s_18ns_18_1_1_U2961                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_533                                                                                                                              |     23|
|2354  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3653                                                                                                                     |     23|
|2355  |    mac_muladd_10s_10s_18ns_18_1_1_U2963                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_534                                                                                                                              |     22|
|2356  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3652                                                                                                                     |     22|
|2357  |    mac_muladd_10s_10s_18ns_18_1_1_U2964                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_535                                                                                                                              |     23|
|2358  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3651                                                                                                                     |     23|
|2359  |    mac_muladd_10s_10s_18ns_18_1_1_U2965                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_536                                                                                                                              |     39|
|2360  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3650                                                                                                                     |     39|
|2361  |    mac_muladd_10s_10s_18ns_18_1_1_U2966                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_537                                                                                                                              |     41|
|2362  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3649                                                                                                                     |     41|
|2363  |    mac_muladd_10s_10s_18ns_18_1_1_U2967                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_538                                                                                                                              |     34|
|2364  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3648                                                                                                                     |     34|
|2365  |    mac_muladd_10s_10s_18ns_18_1_1_U2968                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_539                                                                                                                              |     37|
|2366  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3647                                                                                                                     |     37|
|2367  |    mac_muladd_10s_10s_18ns_18_1_1_U2969                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_540                                                                                                                              |     63|
|2368  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3646                                                                                                                     |     63|
|2369  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__147  |      8|
|2370  |    mac_muladd_10s_10s_18ns_18_1_1_U2970                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_541                                                                                                                              |     45|
|2371  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3645                                                                                                                     |     45|
|2372  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__148  |      8|
|2373  |    mac_muladd_10s_10s_18ns_18_1_1_U2971                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_542                                                                                                                              |     36|
|2374  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3644                                                                                                                     |     36|
|2375  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__96   |      8|
|2376  |    mac_muladd_10s_10s_18ns_18_1_1_U2972                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_543                                                                                                                              |     34|
|2377  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3643                                                                                                                     |     34|
|2378  |    mac_muladd_10s_10s_18ns_18_1_1_U2973                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_544                                                                                                                              |     83|
|2379  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3642                                                                                                                     |     83|
|2380  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__133  |      8|
|2381  |    mac_muladd_10s_10s_18ns_18_1_1_U2974                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_545                                                                                                                              |     86|
|2382  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3641                                                                                                                     |     86|
|2383  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__30   |      8|
|2384  |    mac_muladd_10s_10s_18ns_18_1_1_U2975                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_546                                                                                                                              |     43|
|2385  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3640                                                                                                                     |     43|
|2386  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__153  |      8|
|2387  |    mac_muladd_10s_10s_18ns_18_1_1_U2976                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_547                                                                                                                              |     28|
|2388  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3639                                                                                                                     |     28|
|2389  |    mac_muladd_10s_10s_18ns_18_1_1_U2977                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_548                                                                                                                              |     22|
|2390  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3638                                                                                                                     |     22|
|2391  |    mac_muladd_10s_10s_18ns_18_1_1_U2978                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_549                                                                                                                              |     41|
|2392  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3637                                                                                                                     |     41|
|2393  |    mac_muladd_10s_10s_18ns_18_1_1_U2979                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_550                                                                                                                              |     31|
|2394  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3636                                                                                                                     |     31|
|2395  |    mac_muladd_10s_10s_18ns_18_1_1_U2980                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_551                                                                                                                              |     31|
|2396  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3635                                                                                                                     |     31|
|2397  |    mac_muladd_10s_10s_18ns_18_1_1_U2981                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_552                                                                                                                              |     59|
|2398  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3634                                                                                                                     |     59|
|2399  |    mac_muladd_10s_10s_18ns_18_1_1_U2982                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_553                                                                                                                              |     41|
|2400  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3633                                                                                                                     |     41|
|2401  |    mac_muladd_10s_10s_18ns_18_1_1_U2983                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_554                                                                                                                              |     38|
|2402  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3632                                                                                                                     |     38|
|2403  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__159  |      8|
|2404  |    mac_muladd_10s_10s_18ns_18_1_1_U2984                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_555                                                                                                                              |     57|
|2405  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3631                                                                                                                     |     57|
|2406  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__99   |      8|
|2407  |    mac_muladd_10s_10s_18ns_18_1_1_U2985                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_556                                                                                                                              |     27|
|2408  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3630                                                                                                                     |     27|
|2409  |    mac_muladd_10s_10s_18ns_18_1_1_U2986                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_557                                                                                                                              |     32|
|2410  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3629                                                                                                                     |     32|
|2411  |    mac_muladd_10s_10s_18ns_18_1_1_U2988                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_558                                                                                                                              |     23|
|2412  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3628                                                                                                                     |     23|
|2413  |    mac_muladd_10s_10s_18ns_18_1_1_U2989                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_559                                                                                                                              |     42|
|2414  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3627                                                                                                                     |     42|
|2415  |    mac_muladd_10s_10s_18ns_18_1_1_U2990                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_560                                                                                                                              |     23|
|2416  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3626                                                                                                                     |     23|
|2417  |    mac_muladd_10s_10s_18ns_18_1_1_U2991                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_561                                                                                                                              |     42|
|2418  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3625                                                                                                                     |     42|
|2419  |    mac_muladd_10s_10s_18ns_18_1_1_U2992                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_562                                                                                                                              |     42|
|2420  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3624                                                                                                                     |     42|
|2421  |    mac_muladd_10s_10s_18ns_18_1_1_U2993                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_563                                                                                                                              |     35|
|2422  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3623                                                                                                                     |     35|
|2423  |    mac_muladd_10s_10s_18ns_18_1_1_U2994                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_564                                                                                                                              |     53|
|2424  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3622                                                                                                                     |     53|
|2425  |    mac_muladd_10s_10s_18ns_18_1_1_U2995                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_565                                                                                                                              |     45|
|2426  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3621                                                                                                                     |     45|
|2427  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__34   |      8|
|2428  |    mac_muladd_10s_10s_18ns_18_1_1_U2996                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_566                                                                                                                              |     25|
|2429  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3620                                                                                                                     |     25|
|2430  |    mac_muladd_10s_10s_18ns_18_1_1_U2997                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_567                                                                                                                              |     39|
|2431  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3619                                                                                                                     |     39|
|2432  |    mac_muladd_10s_10s_18ns_18_1_1_U2998                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_568                                                                                                                              |     74|
|2433  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3618                                                                                                                     |     74|
|2434  |    mac_muladd_10s_10s_18ns_18_1_1_U2999                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_569                                                                                                                              |     76|
|2435  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3617                                                                                                                     |     76|
|2436  |    mac_muladd_10s_10s_18ns_18_1_1_U3000                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_570                                                                                                                              |     35|
|2437  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3616                                                                                                                     |     35|
|2438  |    mac_muladd_10s_10s_18ns_18_1_1_U3001                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_571                                                                                                                              |     40|
|2439  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3615                                                                                                                     |     40|
|2440  |    mac_muladd_10s_10s_18ns_18_1_1_U3002                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_572                                                                                                                              |     27|
|2441  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3614                                                                                                                     |     27|
|2442  |    mac_muladd_10s_10s_18ns_18_1_1_U3003                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_573                                                                                                                              |     46|
|2443  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3613                                                                                                                     |     46|
|2444  |    mac_muladd_10s_10s_18ns_18_1_1_U3004                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_574                                                                                                                              |     28|
|2445  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3612                                                                                                                     |     28|
|2446  |    mac_muladd_10s_10s_18ns_18_1_1_U3005                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_575                                                                                                                              |     25|
|2447  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3611                                                                                                                     |     25|
|2448  |    mac_muladd_10s_10s_18ns_18_1_1_U3006                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_576                                                                                                                              |     44|
|2449  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3610                                                                                                                     |     44|
|2450  |    mac_muladd_10s_10s_18ns_18_1_1_U3007                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_577                                                                                                                              |     26|
|2451  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3609                                                                                                                     |     26|
|2452  |    mac_muladd_10s_10s_18ns_18_1_1_U3008                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_578                                                                                                                              |     32|
|2453  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3608                                                                                                                     |     32|
|2454  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__10   |      8|
|2455  |    mac_muladd_10s_10s_18ns_18_1_1_U3009                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_579                                                                                                                              |     48|
|2456  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3607                                                                                                                     |     48|
|2457  |    mac_muladd_10s_10s_18ns_18_1_1_U3010                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_580                                                                                                                              |     31|
|2458  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3606                                                                                                                     |     31|
|2459  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__116  |      8|
|2460  |    mac_muladd_10s_10s_18ns_18_1_1_U3011                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_581                                                                                                                              |     27|
|2461  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3605                                                                                                                     |     27|
|2462  |    mac_muladd_10s_10s_18ns_18_1_1_U3013                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_582                                                                                                                              |     30|
|2463  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3604                                                                                                                     |     30|
|2464  |    mac_muladd_10s_10s_18ns_18_1_1_U3014                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_583                                                                                                                              |     33|
|2465  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3603                                                                                                                     |     33|
|2466  |    mac_muladd_10s_10s_18ns_18_1_1_U3015                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_584                                                                                                                              |     30|
|2467  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3602                                                                                                                     |     30|
|2468  |    mac_muladd_10s_10s_18ns_18_1_1_U3016                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_585                                                                                                                              |     57|
|2469  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3601                                                                                                                     |     57|
|2470  |    mac_muladd_10s_10s_18ns_18_1_1_U3017                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_586                                                                                                                              |     34|
|2471  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3600                                                                                                                     |     34|
|2472  |    mac_muladd_10s_10s_18ns_18_1_1_U3018                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_587                                                                                                                              |     27|
|2473  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3599                                                                                                                     |     27|
|2474  |    mac_muladd_10s_10s_18ns_18_1_1_U3019                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_588                                                                                                                              |     44|
|2475  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3598                                                                                                                     |     44|
|2476  |    mac_muladd_10s_10s_18ns_18_1_1_U3020                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_589                                                                                                                              |     41|
|2477  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3597                                                                                                                     |     41|
|2478  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__29   |      8|
|2479  |    mac_muladd_10s_10s_18ns_18_1_1_U3021                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_590                                                                                                                              |     31|
|2480  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3596                                                                                                                     |     31|
|2481  |    mac_muladd_10s_10s_18ns_18_1_1_U3022                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_591                                                                                                                              |     46|
|2482  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3595                                                                                                                     |     46|
|2483  |    mac_muladd_10s_10s_18ns_18_1_1_U3023                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_592                                                                                                                              |     66|
|2484  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3594                                                                                                                     |     66|
|2485  |    mac_muladd_10s_10s_18ns_18_1_1_U3024                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_593                                                                                                                              |     68|
|2486  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3593                                                                                                                     |     68|
|2487  |    mac_muladd_10s_10s_18ns_18_1_1_U3025                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_594                                                                                                                              |     26|
|2488  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3592                                                                                                                     |     26|
|2489  |    mac_muladd_10s_10s_18ns_18_1_1_U3026                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_595                                                                                                                              |     30|
|2490  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3591                                                                                                                     |     30|
|2491  |    mac_muladd_10s_10s_18ns_18_1_1_U3027                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_596                                                                                                                              |     36|
|2492  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3590                                                                                                                     |     36|
|2493  |    mac_muladd_10s_10s_18ns_18_1_1_U3028                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_597                                                                                                                              |     55|
|2494  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3589                                                                                                                     |     55|
|2495  |    mac_muladd_10s_10s_18ns_18_1_1_U3029                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_598                                                                                                                              |     43|
|2496  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3588                                                                                                                     |     43|
|2497  |    mac_muladd_10s_10s_18ns_18_1_1_U3030                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_599                                                                                                                              |     30|
|2498  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3587                                                                                                                     |     30|
|2499  |    mac_muladd_10s_10s_18ns_18_1_1_U3031                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_600                                                                                                                              |     49|
|2500  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3586                                                                                                                     |     49|
|2501  |    mac_muladd_10s_10s_18ns_18_1_1_U3032                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_601                                                                                                                              |     31|
|2502  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3585                                                                                                                     |     31|
|2503  |    mac_muladd_10s_10s_18ns_18_1_1_U3033                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_602                                                                                                                              |     35|
|2504  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3584                                                                                                                     |     35|
|2505  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__89   |      8|
|2506  |    mac_muladd_10s_10s_18ns_18_1_1_U3034                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_603                                                                                                                              |     55|
|2507  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3583                                                                                                                     |     55|
|2508  |    mac_muladd_10s_10s_18ns_18_1_1_U3035                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_604                                                                                                                              |     34|
|2509  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3582                                                                                                                     |     34|
|2510  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__103  |      8|
|2511  |    mac_muladd_10s_10s_18ns_18_1_1_U3036                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_605                                                                                                                              |     36|
|2512  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3581                                                                                                                     |     36|
|2513  |    mac_muladd_10s_10s_18ns_18_1_1_U3038                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_606                                                                                                                              |     21|
|2514  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3580                                                                                                                     |     21|
|2515  |    mac_muladd_10s_10s_18ns_18_1_1_U3039                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_607                                                                                                                              |     28|
|2516  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3579                                                                                                                     |     28|
|2517  |    mac_muladd_10s_10s_18ns_18_1_1_U3040                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_608                                                                                                                              |     21|
|2518  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3578                                                                                                                     |     21|
|2519  |    mac_muladd_10s_10s_18ns_18_1_1_U3041                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_609                                                                                                                              |     40|
|2520  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3577                                                                                                                     |     40|
|2521  |    mac_muladd_10s_10s_18ns_18_1_1_U3042                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_610                                                                                                                              |     30|
|2522  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3576                                                                                                                     |     30|
|2523  |    mac_muladd_10s_10s_18ns_18_1_1_U3043                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_611                                                                                                                              |     35|
|2524  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3575                                                                                                                     |     35|
|2525  |    mac_muladd_10s_10s_18ns_18_1_1_U3044                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_612                                                                                                                              |     53|
|2526  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3574                                                                                                                     |     53|
|2527  |    mac_muladd_10s_10s_18ns_18_1_1_U3045                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_613                                                                                                                              |     33|
|2528  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3573                                                                                                                     |     33|
|2529  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__143  |      8|
|2530  |    mac_muladd_10s_10s_18ns_18_1_1_U3046                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_614                                                                                                                              |     25|
|2531  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3572                                                                                                                     |     25|
|2532  |    mac_muladd_10s_10s_18ns_18_1_1_U3047                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_615                                                                                                                              |     39|
|2533  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3571                                                                                                                     |     39|
|2534  |    mac_muladd_10s_10s_18ns_18_1_1_U3048                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_616                                                                                                                              |     65|
|2535  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3570                                                                                                                     |     65|
|2536  |    mac_muladd_10s_10s_18ns_18_1_1_U3049                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_617                                                                                                                              |     76|
|2537  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3569                                                                                                                     |     76|
|2538  |    mac_muladd_10s_10s_18ns_18_1_1_U3050                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_618                                                                                                                              |     35|
|2539  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3568                                                                                                                     |     35|
|2540  |    mac_muladd_10s_10s_18ns_18_1_1_U3051                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_619                                                                                                                              |     35|
|2541  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3567                                                                                                                     |     35|
|2542  |    mac_muladd_10s_10s_18ns_18_1_1_U3052                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_620                                                                                                                              |     32|
|2543  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3566                                                                                                                     |     32|
|2544  |    mac_muladd_10s_10s_18ns_18_1_1_U3053                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_621                                                                                                                              |     50|
|2545  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3565                                                                                                                     |     50|
|2546  |    mac_muladd_10s_10s_18ns_18_1_1_U3054                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_622                                                                                                                              |     27|
|2547  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3564                                                                                                                     |     27|
|2548  |    mac_muladd_10s_10s_18ns_18_1_1_U3055                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_623                                                                                                                              |     25|
|2549  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3563                                                                                                                     |     25|
|2550  |    mac_muladd_10s_10s_18ns_18_1_1_U3056                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_624                                                                                                                              |     44|
|2551  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3562                                                                                                                     |     44|
|2552  |    mac_muladd_10s_10s_18ns_18_1_1_U3057                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_625                                                                                                                              |     26|
|2553  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3561                                                                                                                     |     26|
|2554  |    mac_muladd_10s_10s_18ns_18_1_1_U3058                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_626                                                                                                                              |     33|
|2555  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3560                                                                                                                     |     33|
|2556  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__54   |      8|
|2557  |    mac_muladd_10s_10s_18ns_18_1_1_U3059                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_627                                                                                                                              |     57|
|2558  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3559                                                                                                                     |     57|
|2559  |    mac_muladd_10s_10s_18ns_18_1_1_U3060                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_628                                                                                                                              |     27|
|2560  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3558                                                                                                                     |     27|
|2561  |    mac_muladd_10s_10s_18ns_18_1_1_U3061                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_629                                                                                                                              |     27|
|2562  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3557                                                                                                                     |     27|
|2563  |    mac_muladd_10s_10s_18ns_18_1_1_U3063                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_630                                                                                                                              |     22|
|2564  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3556                                                                                                                     |     22|
|2565  |    mac_muladd_10s_10s_18ns_18_1_1_U3064                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_631                                                                                                                              |     34|
|2566  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3555                                                                                                                     |     34|
|2567  |    mac_muladd_10s_10s_18ns_18_1_1_U3065                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_632                                                                                                                              |     22|
|2568  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3554                                                                                                                     |     22|
|2569  |    mac_muladd_10s_10s_18ns_18_1_1_U3066                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_633                                                                                                                              |     41|
|2570  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3553                                                                                                                     |     41|
|2571  |    mac_muladd_10s_10s_18ns_18_1_1_U3067                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_634                                                                                                                              |     34|
|2572  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3552                                                                                                                     |     34|
|2573  |    mac_muladd_10s_10s_18ns_18_1_1_U3068                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_635                                                                                                                              |     27|
|2574  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3551                                                                                                                     |     27|
|2575  |    mac_muladd_10s_10s_18ns_18_1_1_U3069                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_636                                                                                                                              |     45|
|2576  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3550                                                                                                                     |     45|
|2577  |    mac_muladd_10s_10s_18ns_18_1_1_U3070                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_637                                                                                                                              |     33|
|2578  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3549                                                                                                                     |     33|
|2579  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__136  |      8|
|2580  |    mac_muladd_10s_10s_18ns_18_1_1_U3071                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_638                                                                                                                              |     39|
|2581  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3548                                                                                                                     |     39|
|2582  |    mac_muladd_10s_10s_18ns_18_1_1_U3072                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_639                                                                                                                              |     50|
|2583  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3547                                                                                                                     |     50|
|2584  |    mac_muladd_10s_10s_18ns_18_1_1_U3073                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_640                                                                                                                              |     72|
|2585  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3546                                                                                                                     |     72|
|2586  |    mac_muladd_10s_10s_18ns_18_1_1_U3074                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_641                                                                                                                              |     68|
|2587  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3545                                                                                                                     |     68|
|2588  |    mac_muladd_10s_10s_18ns_18_1_1_U3075                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_642                                                                                                                              |     27|
|2589  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3544                                                                                                                     |     27|
|2590  |    mac_muladd_10s_10s_18ns_18_1_1_U3076                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_643                                                                                                                              |     26|
|2591  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3543                                                                                                                     |     26|
|2592  |    mac_muladd_10s_10s_18ns_18_1_1_U3077                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_644                                                                                                                              |     32|
|2593  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3542                                                                                                                     |     32|
|2594  |    mac_muladd_10s_10s_18ns_18_1_1_U3078                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_645                                                                                                                              |     52|
|2595  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3541                                                                                                                     |     52|
|2596  |    mac_muladd_10s_10s_18ns_18_1_1_U3079                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_646                                                                                                                              |     37|
|2597  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3540                                                                                                                     |     37|
|2598  |    mac_muladd_10s_10s_18ns_18_1_1_U3080                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_647                                                                                                                              |     30|
|2599  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3539                                                                                                                     |     30|
|2600  |    mac_muladd_10s_10s_18ns_18_1_1_U3081                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_648                                                                                                                              |     49|
|2601  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3538                                                                                                                     |     49|
|2602  |    mac_muladd_10s_10s_18ns_18_1_1_U3082                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_649                                                                                                                              |     31|
|2603  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3537                                                                                                                     |     31|
|2604  |    mac_muladd_10s_10s_18ns_18_1_1_U3083                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_650                                                                                                                              |     34|
|2605  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3536                                                                                                                     |     34|
|2606  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__117  |      8|
|2607  |    mac_muladd_10s_10s_18ns_18_1_1_U3084                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_651                                                                                                                              |     48|
|2608  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3535                                                                                                                     |     48|
|2609  |    mac_muladd_10s_10s_18ns_18_1_1_U3085                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_652                                                                                                                              |     29|
|2610  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3534                                                                                                                     |     29|
|2611  |    mac_muladd_10s_10s_18ns_18_1_1_U3086                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_653                                                                                                                              |     36|
|2612  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3533                                                                                                                     |     36|
|2613  |    mac_muladd_10s_10s_18ns_18_1_1_U3088                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_654                                                                                                                              |     27|
|2614  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3532                                                                                                                     |     27|
|2615  |    mac_muladd_10s_10s_18ns_18_1_1_U3089                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_655                                                                                                                              |     28|
|2616  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3531                                                                                                                     |     28|
|2617  |    mac_muladd_10s_10s_18ns_18_1_1_U3090                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_656                                                                                                                              |     21|
|2618  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3530                                                                                                                     |     21|
|2619  |    mac_muladd_10s_10s_18ns_18_1_1_U3091                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_657                                                                                                                              |     46|
|2620  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3529                                                                                                                     |     46|
|2621  |    mac_muladd_10s_10s_18ns_18_1_1_U3092                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_658                                                                                                                              |     28|
|2622  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3528                                                                                                                     |     28|
|2623  |    mac_muladd_10s_10s_18ns_18_1_1_U3093                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_659                                                                                                                              |     34|
|2624  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3527                                                                                                                     |     34|
|2625  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__58   |      8|
|2626  |    mac_muladd_10s_10s_18ns_18_1_1_U3094                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_660                                                                                                                              |     52|
|2627  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3526                                                                                                                     |     52|
|2628  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__108  |      8|
|2629  |    mac_muladd_10s_10s_18ns_18_1_1_U3095                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_661                                                                                                                              |     35|
|2630  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3525                                                                                                                     |     35|
|2631  |    mac_muladd_10s_10s_18ns_18_1_1_U3096                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_662                                                                                                                              |     32|
|2632  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3524                                                                                                                     |     32|
|2633  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__33   |      8|
|2634  |    mac_muladd_10s_10s_18ns_18_1_1_U3097                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_663                                                                                                                              |     39|
|2635  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3523                                                                                                                     |     39|
|2636  |    mac_muladd_10s_10s_18ns_18_1_1_U3098                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_664                                                                                                                              |     75|
|2637  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3522                                                                                                                     |     75|
|2638  |    mac_muladd_10s_10s_18ns_18_1_1_U3099                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_665                                                                                                                              |     67|
|2639  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3521                                                                                                                     |     67|
|2640  |    mac_muladd_10s_10s_18ns_18_1_1_U3100                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_666                                                                                                                              |     34|
|2641  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3520                                                                                                                     |     34|
|2642  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__90   |      8|
|2643  |    mac_muladd_10s_10s_18ns_18_1_1_U3101                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_667                                                                                                                              |     36|
|2644  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3519                                                                                                                     |     36|
|2645  |    mac_muladd_10s_10s_18ns_18_1_1_U3102                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_668                                                                                                                              |     27|
|2646  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3518                                                                                                                     |     27|
|2647  |    mac_muladd_10s_10s_18ns_18_1_1_U3103                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_669                                                                                                                              |     45|
|2648  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3517                                                                                                                     |     45|
|2649  |    mac_muladd_10s_10s_18ns_18_1_1_U3104                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_670                                                                                                                              |     27|
|2650  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3516                                                                                                                     |     27|
|2651  |    mac_muladd_10s_10s_18ns_18_1_1_U3105                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_671                                                                                                                              |     24|
|2652  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3515                                                                                                                     |     24|
|2653  |    mac_muladd_10s_10s_18ns_18_1_1_U3106                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_672                                                                                                                              |     43|
|2654  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3514                                                                                                                     |     43|
|2655  |    mac_muladd_10s_10s_18ns_18_1_1_U3107                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_673                                                                                                                              |     25|
|2656  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3513                                                                                                                     |     25|
|2657  |    mac_muladd_10s_10s_18ns_18_1_1_U3108                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_674                                                                                                                              |     25|
|2658  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3512                                                                                                                     |     25|
|2659  |    mac_muladd_10s_10s_18ns_18_1_1_U3109                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_675                                                                                                                              |     48|
|2660  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3511                                                                                                                     |     48|
|2661  |    mac_muladd_10s_10s_18ns_18_1_1_U3110                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_676                                                                                                                              |     25|
|2662  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3510                                                                                                                     |     25|
|2663  |    mac_muladd_10s_10s_18ns_18_1_1_U3111                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_677                                                                                                                              |     41|
|2664  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3509                                                                                                                     |     41|
|2665  |    mac_muladd_10s_10s_18ns_18_1_1_U3113                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_678                                                                                                                              |     37|
|2666  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3508                                                                                                                     |     37|
|2667  |    mac_muladd_10s_10s_18ns_18_1_1_U3114                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_679                                                                                                                              |     38|
|2668  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3507                                                                                                                     |     38|
|2669  |    mac_muladd_10s_10s_18ns_18_1_1_U3115                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_680                                                                                                                              |     22|
|2670  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3506                                                                                                                     |     22|
|2671  |    mac_muladd_10s_10s_18ns_18_1_1_U3116                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_681                                                                                                                              |     56|
|2672  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3505                                                                                                                     |     56|
|2673  |    mac_muladd_10s_10s_18ns_18_1_1_U3117                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_682                                                                                                                              |     38|
|2674  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3504                                                                                                                     |     38|
|2675  |    mac_muladd_10s_10s_18ns_18_1_1_U3118                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_683                                                                                                                              |     36|
|2676  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3503                                                                                                                     |     36|
|2677  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__7    |      8|
|2678  |    mac_muladd_10s_10s_18ns_18_1_1_U3119                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_684                                                                                                                              |     54|
|2679  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3502                                                                                                                     |     54|
|2680  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__95   |      8|
|2681  |    mac_muladd_10s_10s_18ns_18_1_1_U3120                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_685                                                                                                                              |     34|
|2682  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3501                                                                                                                     |     34|
|2683  |    mac_muladd_10s_10s_18ns_18_1_1_U3121                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_686                                                                                                                              |     45|
|2684  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3500                                                                                                                     |     45|
|2685  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__157  |      8|
|2686  |    mac_muladd_10s_10s_18ns_18_1_1_U3122                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_687                                                                                                                              |     50|
|2687  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3499                                                                                                                     |     50|
|2688  |    mac_muladd_10s_10s_18ns_18_1_1_U3123                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_688                                                                                                                              |     73|
|2689  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3498                                                                                                                     |     73|
|2690  |    mac_muladd_10s_10s_18ns_18_1_1_U3124                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_689                                                                                                                              |     69|
|2691  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3497                                                                                                                     |     69|
|2692  |    mac_muladd_10s_10s_18ns_18_1_1_U3125                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_690                                                                                                                              |     35|
|2693  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3496                                                                                                                     |     35|
|2694  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__69   |      8|
|2695  |    mac_muladd_10s_10s_18ns_18_1_1_U3126                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_691                                                                                                                              |     36|
|2696  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3495                                                                                                                     |     36|
|2697  |    mac_muladd_10s_10s_18ns_18_1_1_U3127                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_692                                                                                                                              |     37|
|2698  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3494                                                                                                                     |     37|
|2699  |    mac_muladd_10s_10s_18ns_18_1_1_U3128                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_693                                                                                                                              |     50|
|2700  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3493                                                                                                                     |     50|
|2701  |    mac_muladd_10s_10s_18ns_18_1_1_U3129                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_694                                                                                                                              |     35|
|2702  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3492                                                                                                                     |     35|
|2703  |    mac_muladd_10s_10s_18ns_18_1_1_U3130                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_695                                                                                                                              |     30|
|2704  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3491                                                                                                                     |     30|
|2705  |    mac_muladd_10s_10s_18ns_18_1_1_U3131                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_696                                                                                                                              |     49|
|2706  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3490                                                                                                                     |     49|
|2707  |    mac_muladd_10s_10s_18ns_18_1_1_U3132                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_697                                                                                                                              |     31|
|2708  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3489                                                                                                                     |     31|
|2709  |    mac_muladd_10s_10s_18ns_18_1_1_U3133                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_698                                                                                                                              |     28|
|2710  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3488                                                                                                                     |     28|
|2711  |    mac_muladd_10s_10s_18ns_18_1_1_U3134                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_699                                                                                                                              |     50|
|2712  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3487                                                                                                                     |     50|
|2713  |    mac_muladd_10s_10s_18ns_18_1_1_U3135                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_700                                                                                                                              |     27|
|2714  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3486                                                                                                                     |     27|
|2715  |    mac_muladd_10s_10s_18ns_18_1_1_U3136                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_701                                                                                                                              |     36|
|2716  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3485                                                                                                                     |     36|
|2717  |    mac_muladd_10s_10s_18ns_18_1_1_U3138                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_702                                                                                                                              |     21|
|2718  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3484                                                                                                                     |     21|
|2719  |    mac_muladd_10s_10s_18ns_18_1_1_U3139                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_703                                                                                                                              |     22|
|2720  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3483                                                                                                                     |     22|
|2721  |    mac_muladd_10s_10s_18ns_18_1_1_U3140                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_704                                                                                                                              |     21|
|2722  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3482                                                                                                                     |     21|
|2723  |    mac_muladd_10s_10s_18ns_18_1_1_U3141                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_705                                                                                                                              |     51|
|2724  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3481                                                                                                                     |     51|
|2725  |    mac_muladd_10s_10s_18ns_18_1_1_U3142                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_706                                                                                                                              |     22|
|2726  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3480                                                                                                                     |     22|
|2727  |    mac_muladd_10s_10s_18ns_18_1_1_U3143                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_707                                                                                                                              |     25|
|2728  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3479                                                                                                                     |     25|
|2729  |    mac_muladd_10s_10s_18ns_18_1_1_U3144                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_708                                                                                                                              |     60|
|2730  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3478                                                                                                                     |     60|
|2731  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__163  |      8|
|2732  |    mac_muladd_10s_10s_18ns_18_1_1_U3145                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_709                                                                                                                              |     25|
|2733  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3477                                                                                                                     |     25|
|2734  |    mac_muladd_10s_10s_18ns_18_1_1_U3146                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_710                                                                                                                              |     25|
|2735  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3476                                                                                                                     |     25|
|2736  |    mac_muladd_10s_10s_18ns_18_1_1_U3147                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_711                                                                                                                              |     45|
|2737  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3475                                                                                                                     |     45|
|2738  |    mac_muladd_10s_10s_18ns_18_1_1_U3148                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_712                                                                                                                              |     73|
|2739  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3474                                                                                                                     |     73|
|2740  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__91   |      8|
|2741  |    mac_muladd_10s_10s_18ns_18_1_1_U3149                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_713                                                                                                                              |     74|
|2742  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3473                                                                                                                     |     74|
|2743  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__8    |      8|
|2744  |    mac_muladd_10s_10s_18ns_18_1_1_U3150                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_714                                                                                                                              |     25|
|2745  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3472                                                                                                                     |     25|
|2746  |    mac_muladd_10s_10s_18ns_18_1_1_U3151                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_715                                                                                                                              |     26|
|2747  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3471                                                                                                                     |     26|
|2748  |    mac_muladd_10s_10s_18ns_18_1_1_U3152                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_716                                                                                                                              |     27|
|2749  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3470                                                                                                                     |     27|
|2750  |    mac_muladd_10s_10s_18ns_18_1_1_U3153                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_717                                                                                                                              |     46|
|2751  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3469                                                                                                                     |     46|
|2752  |    mac_muladd_10s_10s_18ns_18_1_1_U3154                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_718                                                                                                                              |     29|
|2753  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3468                                                                                                                     |     29|
|2754  |    mac_muladd_10s_10s_18ns_18_1_1_U3155                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_719                                                                                                                              |     25|
|2755  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3467                                                                                                                     |     25|
|2756  |    mac_muladd_10s_10s_18ns_18_1_1_U3156                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_720                                                                                                                              |     44|
|2757  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3466                                                                                                                     |     44|
|2758  |    mac_muladd_10s_10s_18ns_18_1_1_U3157                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_721                                                                                                                              |     26|
|2759  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3465                                                                                                                     |     26|
|2760  |    mac_muladd_10s_10s_18ns_18_1_1_U3158                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_722                                                                                                                              |     25|
|2761  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3464                                                                                                                     |     25|
|2762  |    mac_muladd_10s_10s_18ns_18_1_1_U3159                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_723                                                                                                                              |     48|
|2763  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3463                                                                                                                     |     48|
|2764  |    mac_muladd_10s_10s_18ns_18_1_1_U3160                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_724                                                                                                                              |     32|
|2765  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3462                                                                                                                     |     32|
|2766  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__39   |      8|
|2767  |    mac_muladd_10s_10s_18ns_18_1_1_U3161                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_725                                                                                                                              |     21|
|2768  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3461                                                                                                                     |     21|
|2769  |    mac_muladd_10s_10s_18ns_18_1_1_U3163                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_726                                                                                                                              |     22|
|2770  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3460                                                                                                                     |     22|
|2771  |    mac_muladd_10s_10s_18ns_18_1_1_U3164                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_727                                                                                                                              |     23|
|2772  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3459                                                                                                                     |     23|
|2773  |    mac_muladd_10s_10s_18ns_18_1_1_U3165                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_728                                                                                                                              |     22|
|2774  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3458                                                                                                                     |     22|
|2775  |    mac_muladd_10s_10s_18ns_18_1_1_U3166                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_729                                                                                                                              |     50|
|2776  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3457                                                                                                                     |     50|
|2777  |    mac_muladd_10s_10s_18ns_18_1_1_U3167                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_730                                                                                                                              |     23|
|2778  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3456                                                                                                                     |     23|
|2779  |    mac_muladd_10s_10s_18ns_18_1_1_U3168                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_731                                                                                                                              |     28|
|2780  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3455                                                                                                                     |     28|
|2781  |    mac_muladd_10s_10s_18ns_18_1_1_U3169                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_732                                                                                                                              |     52|
|2782  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3454                                                                                                                     |     52|
|2783  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__158  |      8|
|2784  |    mac_muladd_10s_10s_18ns_18_1_1_U3170                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_733                                                                                                                              |     28|
|2785  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3453                                                                                                                     |     28|
|2786  |    mac_muladd_10s_10s_18ns_18_1_1_U3171                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_734                                                                                                                              |     29|
|2787  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3452                                                                                                                     |     29|
|2788  |    mac_muladd_10s_10s_18ns_18_1_1_U3172                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_735                                                                                                                              |     42|
|2789  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3451                                                                                                                     |     42|
|2790  |    mac_muladd_10s_10s_18ns_18_1_1_U3173                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_736                                                                                                                              |     72|
|2791  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3450                                                                                                                     |     72|
|2792  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__27   |      8|
|2793  |    mac_muladd_10s_10s_18ns_18_1_1_U3174                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_737                                                                                                                              |     81|
|2794  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3449                                                                                                                     |     81|
|2795  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__86   |      8|
|2796  |    mac_muladd_10s_10s_18ns_18_1_1_U3175                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_738                                                                                                                              |     28|
|2797  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3448                                                                                                                     |     28|
|2798  |    mac_muladd_10s_10s_18ns_18_1_1_U3176                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_739                                                                                                                              |     30|
|2799  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3447                                                                                                                     |     30|
|2800  |    mac_muladd_10s_10s_18ns_18_1_1_U3177                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_740                                                                                                                              |     35|
|2801  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3446                                                                                                                     |     35|
|2802  |    mac_muladd_10s_10s_18ns_18_1_1_U3178                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_741                                                                                                                              |     56|
|2803  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3445                                                                                                                     |     56|
|2804  |    mac_muladd_10s_10s_18ns_18_1_1_U3179                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_742                                                                                                                              |     38|
|2805  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3444                                                                                                                     |     38|
|2806  |    mac_muladd_10s_10s_18ns_18_1_1_U3180                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_743                                                                                                                              |     30|
|2807  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3443                                                                                                                     |     30|
|2808  |    mac_muladd_10s_10s_18ns_18_1_1_U3181                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_744                                                                                                                              |     49|
|2809  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3442                                                                                                                     |     49|
|2810  |    mac_muladd_10s_10s_18ns_18_1_1_U3182                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_745                                                                                                                              |     31|
|2811  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3441                                                                                                                     |     31|
|2812  |    mac_muladd_10s_10s_18ns_18_1_1_U3183                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_746                                                                                                                              |     28|
|2813  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3440                                                                                                                     |     28|
|2814  |    mac_muladd_10s_10s_18ns_18_1_1_U3184                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_747                                                                                                                              |     48|
|2815  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3439                                                                                                                     |     48|
|2816  |    mac_muladd_10s_10s_18ns_18_1_1_U3185                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_748                                                                                                                              |     38|
|2817  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3438                                                                                                                     |     38|
|2818  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__1    |      8|
|2819  |    mac_muladd_10s_10s_18ns_18_1_1_U3186                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_749                                                                                                                              |     22|
|2820  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3437                                                                                                                     |     22|
|2821  |    mac_muladd_10s_10s_18ns_18_1_1_U3188                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_750                                                                                                                              |     23|
|2822  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3436                                                                                                                     |     23|
|2823  |    mac_muladd_10s_10s_18ns_18_1_1_U3189                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_751                                                                                                                              |     42|
|2824  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3435                                                                                                                     |     42|
|2825  |    mac_muladd_10s_10s_18ns_18_1_1_U3190                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_752                                                                                                                              |     23|
|2826  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3434                                                                                                                     |     23|
|2827  |    mac_muladd_10s_10s_18ns_18_1_1_U3191                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_753                                                                                                                              |     42|
|2828  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3433                                                                                                                     |     42|
|2829  |    mac_muladd_10s_10s_18ns_18_1_1_U3192                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_754                                                                                                                              |     42|
|2830  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3432                                                                                                                     |     42|
|2831  |    mac_muladd_10s_10s_18ns_18_1_1_U3193                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_755                                                                                                                              |     26|
|2832  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3431                                                                                                                     |     26|
|2833  |    mac_muladd_10s_10s_18ns_18_1_1_U3194                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_756                                                                                                                              |     53|
|2834  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3430                                                                                                                     |     53|
|2835  |    mac_muladd_10s_10s_18ns_18_1_1_U3195                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_757                                                                                                                              |     26|
|2836  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3429                                                                                                                     |     26|
|2837  |    mac_muladd_10s_10s_18ns_18_1_1_U3196                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_758                                                                                                                              |     32|
|2838  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3428                                                                                                                     |     32|
|2839  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__2    |      8|
|2840  |    mac_muladd_10s_10s_18ns_18_1_1_U3197                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_759                                                                                                                              |     42|
|2841  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3427                                                                                                                     |     42|
|2842  |    mac_muladd_10s_10s_18ns_18_1_1_U3198                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_760                                                                                                                              |     74|
|2843  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3426                                                                                                                     |     74|
|2844  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__64   |      8|
|2845  |    mac_muladd_10s_10s_18ns_18_1_1_U3199                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_761                                                                                                                              |     75|
|2846  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3425                                                                                                                     |     75|
|2847  |    mac_muladd_10s_10s_18ns_18_1_1_U3200                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_762                                                                                                                              |     26|
|2848  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3424                                                                                                                     |     26|
|2849  |    mac_muladd_10s_10s_18ns_18_1_1_U3201                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_763                                                                                                                              |     26|
|2850  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3423                                                                                                                     |     26|
|2851  |    mac_muladd_10s_10s_18ns_18_1_1_U3202                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_764                                                                                                                              |     27|
|2852  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3422                                                                                                                     |     27|
|2853  |    mac_muladd_10s_10s_18ns_18_1_1_U3203                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_765                                                                                                                              |     46|
|2854  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3421                                                                                                                     |     46|
|2855  |    mac_muladd_10s_10s_18ns_18_1_1_U3204                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_766                                                                                                                              |     26|
|2856  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3420                                                                                                                     |     26|
|2857  |    mac_muladd_10s_10s_18ns_18_1_1_U3205                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_767                                                                                                                              |     25|
|2858  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3419                                                                                                                     |     25|
|2859  |    mac_muladd_10s_10s_18ns_18_1_1_U3206                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_768                                                                                                                              |     44|
|2860  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3418                                                                                                                     |     44|
|2861  |    mac_muladd_10s_10s_18ns_18_1_1_U3207                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_769                                                                                                                              |     26|
|2862  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3417                                                                                                                     |     26|
|2863  |    mac_muladd_10s_10s_18ns_18_1_1_U3208                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_770                                                                                                                              |     26|
|2864  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3416                                                                                                                     |     26|
|2865  |    mac_muladd_10s_10s_18ns_18_1_1_U3209                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_771                                                                                                                              |     48|
|2866  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3415                                                                                                                     |     48|
|2867  |    mac_muladd_10s_10s_18ns_18_1_1_U3210                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_772                                                                                                                              |     25|
|2868  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3414                                                                                                                     |     25|
|2869  |    mac_muladd_10s_10s_18ns_18_1_1_U3211                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_773                                                                                                                              |     21|
|2870  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3413                                                                                                                     |     21|
|2871  |    mac_muladd_10s_10s_18ns_18_1_1_U3213                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_774                                                                                                                              |     30|
|2872  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3412                                                                                                                     |     30|
|2873  |    mac_muladd_10s_10s_18ns_18_1_1_U3214                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_775                                                                                                                              |     37|
|2874  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3411                                                                                                                     |     37|
|2875  |    mac_muladd_10s_10s_18ns_18_1_1_U3215                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_776                                                                                                                              |     30|
|2876  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3410                                                                                                                     |     30|
|2877  |    mac_muladd_10s_10s_18ns_18_1_1_U3216                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_777                                                                                                                              |     57|
|2878  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3409                                                                                                                     |     57|
|2879  |    mac_muladd_10s_10s_18ns_18_1_1_U3217                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_778                                                                                                                              |     34|
|2880  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3408                                                                                                                     |     34|
|2881  |    mac_muladd_10s_10s_18ns_18_1_1_U3218                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_779                                                                                                                              |     27|
|2882  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3407                                                                                                                     |     27|
|2883  |    mac_muladd_10s_10s_18ns_18_1_1_U3219                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_780                                                                                                                              |     51|
|2884  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3406                                                                                                                     |     51|
|2885  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__41   |      8|
|2886  |    mac_muladd_10s_10s_18ns_18_1_1_U3220                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_781                                                                                                                              |     26|
|2887  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3405                                                                                                                     |     26|
|2888  |    mac_muladd_10s_10s_18ns_18_1_1_U3221                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_782                                                                                                                              |     34|
|2889  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3404                                                                                                                     |     34|
|2890  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__84   |      8|
|2891  |    mac_muladd_10s_10s_18ns_18_1_1_U3222                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_783                                                                                                                              |     44|
|2892  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3403                                                                                                                     |     44|
|2893  |    mac_muladd_10s_10s_18ns_18_1_1_U3223                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_784                                                                                                                              |     65|
|2894  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3402                                                                                                                     |     65|
|2895  |    mac_muladd_10s_10s_18ns_18_1_1_U3224                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_785                                                                                                                              |     76|
|2896  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3401                                                                                                                     |     76|
|2897  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__66   |      8|
|2898  |    mac_muladd_10s_10s_18ns_18_1_1_U3225                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_786                                                                                                                              |     37|
|2899  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3400                                                                                                                     |     37|
|2900  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__127  |      8|
|2901  |    mac_muladd_10s_10s_18ns_18_1_1_U3226                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_787                                                                                                                              |     35|
|2902  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3399                                                                                                                     |     35|
|2903  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__24   |      8|
|2904  |    mac_muladd_10s_10s_18ns_18_1_1_U3227                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_788                                                                                                                              |     35|
|2905  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3398                                                                                                                     |     35|
|2906  |    mac_muladd_10s_10s_18ns_18_1_1_U3228                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_789                                                                                                                              |     56|
|2907  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3397                                                                                                                     |     56|
|2908  |    mac_muladd_10s_10s_18ns_18_1_1_U3229                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_790                                                                                                                              |     34|
|2909  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3396                                                                                                                     |     34|
|2910  |    mac_muladd_10s_10s_18ns_18_1_1_U3230                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_791                                                                                                                              |     30|
|2911  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3395                                                                                                                     |     30|
|2912  |    mac_muladd_10s_10s_18ns_18_1_1_U3231                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_792                                                                                                                              |     49|
|2913  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3394                                                                                                                     |     49|
|2914  |    mac_muladd_10s_10s_18ns_18_1_1_U3232                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_793                                                                                                                              |     31|
|2915  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3393                                                                                                                     |     31|
|2916  |    mac_muladd_10s_10s_18ns_18_1_1_U3233                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_794                                                                                                                              |     27|
|2917  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3392                                                                                                                     |     27|
|2918  |    mac_muladd_10s_10s_18ns_18_1_1_U3234                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_795                                                                                                                              |     55|
|2919  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3391                                                                                                                     |     55|
|2920  |    mac_muladd_10s_10s_18ns_18_1_1_U3235                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_796                                                                                                                              |     36|
|2921  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3390                                                                                                                     |     36|
|2922  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__57   |      8|
|2923  |    mac_muladd_10s_10s_18ns_18_1_1_U3236                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_797                                                                                                                              |     22|
|2924  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3389                                                                                                                     |     22|
|2925  |    mac_muladd_10s_10s_18ns_18_1_1_U3238                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_798                                                                                                                              |     30|
|2926  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3388                                                                                                                     |     30|
|2927  |    mac_muladd_10s_10s_18ns_18_1_1_U3239                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_799                                                                                                                              |     22|
|2928  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3387                                                                                                                     |     22|
|2929  |    mac_muladd_10s_10s_18ns_18_1_1_U3240                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_800                                                                                                                              |     21|
|2930  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3386                                                                                                                     |     21|
|2931  |    mac_muladd_10s_10s_18ns_18_1_1_U3241                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_801                                                                                                                              |     46|
|2932  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3385                                                                                                                     |     46|
|2933  |    mac_muladd_10s_10s_18ns_18_1_1_U3242                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_802                                                                                                                              |     28|
|2934  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3384                                                                                                                     |     28|
|2935  |    mac_muladd_10s_10s_18ns_18_1_1_U3243                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_803                                                                                                                              |     33|
|2936  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3383                                                                                                                     |     33|
|2937  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__25   |      8|
|2938  |    mac_muladd_10s_10s_18ns_18_1_1_U3244                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_804                                                                                                                              |     52|
|2939  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3382                                                                                                                     |     52|
|2940  |    mac_muladd_10s_10s_18ns_18_1_1_U3245                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_805                                                                                                                              |     34|
|2941  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3381                                                                                                                     |     34|
|2942  |    mac_muladd_10s_10s_18ns_18_1_1_U3246                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_806                                                                                                                              |     24|
|2943  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3380                                                                                                                     |     24|
|2944  |    mac_muladd_10s_10s_18ns_18_1_1_U3247                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_807                                                                                                                              |     33|
|2945  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3379                                                                                                                     |     33|
|2946  |    mac_muladd_10s_10s_18ns_18_1_1_U3248                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_808                                                                                                                              |     72|
|2947  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3378                                                                                                                     |     72|
|2948  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__132  |      8|
|2949  |    mac_muladd_10s_10s_18ns_18_1_1_U3249                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_809                                                                                                                              |     75|
|2950  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3377                                                                                                                     |     75|
|2951  |    mac_muladd_10s_10s_18ns_18_1_1_U3250                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_810                                                                                                                              |     25|
|2952  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3376                                                                                                                     |     25|
|2953  |    mac_muladd_10s_10s_18ns_18_1_1_U3251                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_811                                                                                                                              |     25|
|2954  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3375                                                                                                                     |     25|
|2955  |    mac_muladd_10s_10s_18ns_18_1_1_U3252                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_812                                                                                                                              |     36|
|2956  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3374                                                                                                                     |     36|
|2957  |    mac_muladd_10s_10s_18ns_18_1_1_U3253                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_813                                                                                                                              |     60|
|2958  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3373                                                                                                                     |     60|
|2959  |    mac_muladd_10s_10s_18ns_18_1_1_U3254                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_814                                                                                                                              |     37|
|2960  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3372                                                                                                                     |     37|
|2961  |    mac_muladd_10s_10s_18ns_18_1_1_U3255                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_815                                                                                                                              |     36|
|2962  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3371                                                                                                                     |     36|
|2963  |    mac_muladd_10s_10s_18ns_18_1_1_U3256                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_816                                                                                                                              |     60|
|2964  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3370                                                                                                                     |     60|
|2965  |    mac_muladd_10s_10s_18ns_18_1_1_U3257                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_817                                                                                                                              |     42|
|2966  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3369                                                                                                                     |     42|
|2967  |    mac_muladd_10s_10s_18ns_18_1_1_U3258                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_818                                                                                                                              |     26|
|2968  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3368                                                                                                                     |     26|
|2969  |    mac_muladd_10s_10s_18ns_18_1_1_U3259                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_819                                                                                                                              |     48|
|2970  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3367                                                                                                                     |     48|
|2971  |    mac_muladd_10s_10s_18ns_18_1_1_U3260                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_820                                                                                                                              |     34|
|2972  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3366                                                                                                                     |     34|
|2973  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__74   |      8|
|2974  |    mac_muladd_10s_10s_18ns_18_1_1_U3261                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_821                                                                                                                              |     30|
|2975  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3365                                                                                                                     |     30|
|2976  |    mac_muladd_10s_10s_18ns_18_1_1_U3263                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_822                                                                                                                              |     34|
|2977  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3364                                                                                                                     |     34|
|2978  |    mac_muladd_10s_10s_18ns_18_1_1_U3264                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_823                                                                                                                              |     23|
|2979  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3363                                                                                                                     |     23|
|2980  |    mac_muladd_10s_10s_18ns_18_1_1_U3265                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_824                                                                                                                              |     22|
|2981  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3362                                                                                                                     |     22|
|2982  |    mac_muladd_10s_10s_18ns_18_1_1_U3266                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_825                                                                                                                              |     55|
|2983  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3361                                                                                                                     |     55|
|2984  |    mac_muladd_10s_10s_18ns_18_1_1_U3267                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_826                                                                                                                              |     37|
|2985  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3360                                                                                                                     |     37|
|2986  |    mac_muladd_10s_10s_18ns_18_1_1_U3268                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_827                                                                                                                              |     33|
|2987  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3359                                                                                                                     |     33|
|2988  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__60   |      8|
|2989  |    mac_muladd_10s_10s_18ns_18_1_1_U3269                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_828                                                                                                                              |     46|
|2990  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3358                                                                                                                     |     46|
|2991  |    mac_muladd_10s_10s_18ns_18_1_1_U3270                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_829                                                                                                                              |     36|
|2992  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3357                                                                                                                     |     36|
|2993  |    mac_muladd_10s_10s_18ns_18_1_1_U3271                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_830                                                                                                                              |     27|
|2994  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3356                                                                                                                     |     27|
|2995  |    mac_muladd_10s_10s_18ns_18_1_1_U3272                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_831                                                                                                                              |     34|
|2996  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3355                                                                                                                     |     34|
|2997  |    mac_muladd_10s_10s_18ns_18_1_1_U3273                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_832                                                                                                                              |     74|
|2998  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3354                                                                                                                     |     74|
|2999  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__49   |      8|
|3000  |    mac_muladd_10s_10s_18ns_18_1_1_U3274                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_833                                                                                                                              |     77|
|3001  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3353                                                                                                                     |     77|
|3002  |    mac_muladd_10s_10s_18ns_18_1_1_U3275                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_834                                                                                                                              |     43|
|3003  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3352                                                                                                                     |     43|
|3004  |    mac_muladd_10s_10s_18ns_18_1_1_U3276                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_835                                                                                                                              |     28|
|3005  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3351                                                                                                                     |     28|
|3006  |    mac_muladd_10s_10s_18ns_18_1_1_U3277                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_836                                                                                                                              |     29|
|3007  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3350                                                                                                                     |     29|
|3008  |    mac_muladd_10s_10s_18ns_18_1_1_U3278                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_837                                                                                                                              |     52|
|3009  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3349                                                                                                                     |     52|
|3010  |    mac_muladd_10s_10s_18ns_18_1_1_U3279                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_838                                                                                                                              |     30|
|3011  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3348                                                                                                                     |     30|
|3012  |    mac_muladd_10s_10s_18ns_18_1_1_U3280                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_839                                                                                                                              |     29|
|3013  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3347                                                                                                                     |     29|
|3014  |    mac_muladd_10s_10s_18ns_18_1_1_U3281                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_840                                                                                                                              |     52|
|3015  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3346                                                                                                                     |     52|
|3016  |    mac_muladd_10s_10s_18ns_18_1_1_U3282                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_841                                                                                                                              |     34|
|3017  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3345                                                                                                                     |     34|
|3018  |    mac_muladd_10s_10s_18ns_18_1_1_U3283                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_842                                                                                                                              |     41|
|3019  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3344                                                                                                                     |     41|
|3020  |    mac_muladd_10s_10s_18ns_18_1_1_U3284                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_843                                                                                                                              |     63|
|3021  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3343                                                                                                                     |     63|
|3022  |    mac_muladd_10s_10s_18ns_18_1_1_U3285                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_844                                                                                                                              |     35|
|3023  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3342                                                                                                                     |     35|
|3024  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__63   |      8|
|3025  |    mac_muladd_10s_10s_18ns_18_1_1_U3286                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_845                                                                                                                              |     32|
|3026  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3341                                                                                                                     |     32|
|3027  |    mac_muladd_10s_10s_18ns_18_1_1_U3288                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_846                                                                                                                              |     21|
|3028  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3340                                                                                                                     |     21|
|3029  |    mac_muladd_10s_10s_18ns_18_1_1_U3289                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_847                                                                                                                              |     28|
|3030  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3339                                                                                                                     |     28|
|3031  |    mac_muladd_10s_10s_18ns_18_1_1_U3290                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_848                                                                                                                              |     41|
|3032  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3338                                                                                                                     |     41|
|3033  |    mac_muladd_10s_10s_18ns_18_1_1_U3291                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_849                                                                                                                              |     46|
|3034  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3337                                                                                                                     |     46|
|3035  |    mac_muladd_10s_10s_18ns_18_1_1_U3292                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_850                                                                                                                              |     42|
|3036  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3336                                                                                                                     |     42|
|3037  |    mac_muladd_10s_10s_18ns_18_1_1_U3293                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_851                                                                                                                              |     25|
|3038  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3335                                                                                                                     |     25|
|3039  |    mac_muladd_10s_10s_18ns_18_1_1_U3294                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_852                                                                                                                              |     60|
|3040  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3334                                                                                                                     |     60|
|3041  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel       |      8|
|3042  |    mac_muladd_10s_10s_18ns_18_1_1_U3295                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_853                                                                                                                              |     26|
|3043  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3333                                                                                                                     |     26|
|3044  |    mac_muladd_10s_10s_18ns_18_1_1_U3296                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_854                                                                                                                              |     24|
|3045  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3332                                                                                                                     |     24|
|3046  |    mac_muladd_10s_10s_18ns_18_1_1_U3297                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_855                                                                                                                              |     36|
|3047  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3331                                                                                                                     |     36|
|3048  |    mac_muladd_10s_10s_18ns_18_1_1_U3298                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_856                                                                                                                              |     64|
|3049  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3330                                                                                                                     |     64|
|3050  |    mac_muladd_10s_10s_18ns_18_1_1_U3299                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_857                                                                                                                              |     75|
|3051  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3329                                                                                                                     |     75|
|3052  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__75   |      8|
|3053  |    mac_muladd_10s_10s_18ns_18_1_1_U3300                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_858                                                                                                                              |     27|
|3054  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3328                                                                                                                     |     27|
|3055  |    mac_muladd_10s_10s_18ns_18_1_1_U3301                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_859                                                                                                                              |     26|
|3056  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3327                                                                                                                     |     26|
|3057  |    mac_muladd_10s_10s_18ns_18_1_1_U3302                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_860                                                                                                                              |     27|
|3058  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3326                                                                                                                     |     27|
|3059  |    mac_muladd_10s_10s_18ns_18_1_1_U3303                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_861                                                                                                                              |     46|
|3060  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3325                                                                                                                     |     46|
|3061  |    mac_muladd_10s_10s_18ns_18_1_1_U3304                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_862                                                                                                                              |     26|
|3062  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3324                                                                                                                     |     26|
|3063  |    mac_muladd_10s_10s_18ns_18_1_1_U3305                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_863                                                                                                                              |     22|
|3064  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3323                                                                                                                     |     22|
|3065  |    mac_muladd_10s_10s_18ns_18_1_1_U3306                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_864                                                                                                                              |     41|
|3066  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3322                                                                                                                     |     41|
|3067  |    mac_muladd_10s_10s_18ns_18_1_1_U3307                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_865                                                                                                                              |     23|
|3068  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3321                                                                                                                     |     23|
|3069  |    mac_muladd_10s_10s_18ns_18_1_1_U3308                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_866                                                                                                                              |     25|
|3070  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3320                                                                                                                     |     25|
|3071  |    mac_muladd_10s_10s_18ns_18_1_1_U3309                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_867                                                                                                                              |     69|
|3072  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3319                                                                                                                     |     69|
|3073  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__48   |      8|
|3074  |    mac_muladd_10s_10s_18ns_18_1_1_U3310                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_868                                                                                                                              |     34|
|3075  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3318                                                                                                                     |     34|
|3076  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__123  |      8|
|3077  |    mac_muladd_10s_10s_18ns_18_1_1_U3311                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_869                                                                                                                              |     27|
|3078  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3317                                                                                                                     |     27|
|3079  |    mac_muladd_10s_10s_18ns_18_1_1_U3313                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_870                                                                                                                              |     22|
|3080  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3316                                                                                                                     |     22|
|3081  |    mac_muladd_10s_10s_18ns_18_1_1_U3314                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_871                                                                                                                              |     37|
|3082  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3315                                                                                                                     |     37|
|3083  |    mac_muladd_10s_10s_18ns_18_1_1_U3315                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_872                                                                                                                              |     33|
|3084  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3314                                                                                                                     |     33|
|3085  |    mac_muladd_10s_10s_18ns_18_1_1_U3316                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_873                                                                                                                              |     55|
|3086  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3313                                                                                                                     |     55|
|3087  |    mac_muladd_10s_10s_18ns_18_1_1_U3317                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_874                                                                                                                              |     34|
|3088  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3312                                                                                                                     |     34|
|3089  |    mac_muladd_10s_10s_18ns_18_1_1_U3318                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_875                                                                                                                              |     28|
|3090  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3311                                                                                                                     |     28|
|3091  |    mac_muladd_10s_10s_18ns_18_1_1_U3319                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_876                                                                                                                              |     51|
|3092  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3310                                                                                                                     |     51|
|3093  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__80   |      8|
|3094  |    mac_muladd_10s_10s_18ns_18_1_1_U3320                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_877                                                                                                                              |     26|
|3095  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3309                                                                                                                     |     26|
|3096  |    mac_muladd_10s_10s_18ns_18_1_1_U3321                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_878                                                                                                                              |     27|
|3097  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3308                                                                                                                     |     27|
|3098  |    mac_muladd_10s_10s_18ns_18_1_1_U3322                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_879                                                                                                                              |     42|
|3099  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3307                                                                                                                     |     42|
|3100  |    mac_muladd_10s_10s_18ns_18_1_1_U3323                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_880                                                                                                                              |     67|
|3101  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3306                                                                                                                     |     67|
|3102  |    mac_muladd_10s_10s_18ns_18_1_1_U3324                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_881                                                                                                                              |     78|
|3103  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3305                                                                                                                     |     78|
|3104  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__71   |      8|
|3105  |    mac_muladd_10s_10s_18ns_18_1_1_U3325                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_882                                                                                                                              |     26|
|3106  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3304                                                                                                                     |     26|
|3107  |    mac_muladd_10s_10s_18ns_18_1_1_U3326                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_883                                                                                                                              |     26|
|3108  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3303                                                                                                                     |     26|
|3109  |    mac_muladd_10s_10s_18ns_18_1_1_U3327                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_884                                                                                                                              |     36|
|3110  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3302                                                                                                                     |     36|
|3111  |    mac_muladd_10s_10s_18ns_18_1_1_U3328                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_885                                                                                                                              |     55|
|3112  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3301                                                                                                                     |     55|
|3113  |    mac_muladd_10s_10s_18ns_18_1_1_U3329                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_886                                                                                                                              |     36|
|3114  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3300                                                                                                                     |     36|
|3115  |    mac_muladd_10s_10s_18ns_18_1_1_U3330                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_887                                                                                                                              |     40|
|3116  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3299                                                                                                                     |     40|
|3117  |    mac_muladd_10s_10s_18ns_18_1_1_U3331                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_888                                                                                                                              |     58|
|3118  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3298                                                                                                                     |     58|
|3119  |    mac_muladd_10s_10s_18ns_18_1_1_U3332                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_889                                                                                                                              |     41|
|3120  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3297                                                                                                                     |     41|
|3121  |    mac_muladd_10s_10s_18ns_18_1_1_U3333                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_890                                                                                                                              |     28|
|3122  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3296                                                                                                                     |     28|
|3123  |    mac_muladd_10s_10s_18ns_18_1_1_U3334                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_891                                                                                                                              |     60|
|3124  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3295                                                                                                                     |     60|
|3125  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__98   |      8|
|3126  |    mac_muladd_10s_10s_18ns_18_1_1_U3335                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_892                                                                                                                              |     35|
|3127  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3294                                                                                                                     |     35|
|3128  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__139  |      8|
|3129  |    mac_muladd_10s_10s_18ns_18_1_1_U3336                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_893                                                                                                                              |     36|
|3130  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3293                                                                                                                     |     36|
|3131  |    mac_muladd_10s_10s_18ns_18_1_1_U3338                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_894                                                                                                                              |     21|
|3132  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3292                                                                                                                     |     21|
|3133  |    mac_muladd_10s_10s_18ns_18_1_1_U3339                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_895                                                                                                                              |     22|
|3134  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3291                                                                                                                     |     22|
|3135  |    mac_muladd_10s_10s_18ns_18_1_1_U3340                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_896                                                                                                                              |     22|
|3136  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3290                                                                                                                     |     22|
|3137  |    mac_muladd_10s_10s_18ns_18_1_1_U3341                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_897                                                                                                                              |     40|
|3138  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3289                                                                                                                     |     40|
|3139  |    mac_muladd_10s_10s_18ns_18_1_1_U3342                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_898                                                                                                                              |     23|
|3140  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3288                                                                                                                     |     23|
|3141  |    mac_muladd_10s_10s_18ns_18_1_1_U3343                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_899                                                                                                                              |     25|
|3142  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3287                                                                                                                     |     25|
|3143  |    mac_muladd_10s_10s_18ns_18_1_1_U3344                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_900                                                                                                                              |     60|
|3144  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3286                                                                                                                     |     60|
|3145  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__128  |      8|
|3146  |    mac_muladd_10s_10s_18ns_18_1_1_U3345                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_901                                                                                                                              |     32|
|3147  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3285                                                                                                                     |     32|
|3148  |    mac_muladd_10s_10s_18ns_18_1_1_U3346                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_902                                                                                                                              |     24|
|3149  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3284                                                                                                                     |     24|
|3150  |    mac_muladd_10s_10s_18ns_18_1_1_U3347                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_903                                                                                                                              |     40|
|3151  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3283                                                                                                                     |     40|
|3152  |    mac_muladd_10s_10s_18ns_18_1_1_U3348                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_904                                                                                                                              |     65|
|3153  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3282                                                                                                                     |     65|
|3154  |    mac_muladd_10s_10s_18ns_18_1_1_U3349                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_905                                                                                                                              |     77|
|3155  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3281                                                                                                                     |     77|
|3156  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__46   |      8|
|3157  |    mac_muladd_10s_10s_18ns_18_1_1_U3350                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_906                                                                                                                              |     42|
|3158  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3280                                                                                                                     |     42|
|3159  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__142  |      8|
|3160  |    mac_muladd_10s_10s_18ns_18_1_1_U3351                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_907                                                                                                                              |     42|
|3161  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3279                                                                                                                     |     42|
|3162  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__65   |      8|
|3163  |    mac_muladd_10s_10s_18ns_18_1_1_U3352                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_908                                                                                                                              |     21|
|3164  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3278                                                                                                                     |     21|
|3165  |    mac_muladd_10s_10s_18ns_18_1_1_U3353                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_909                                                                                                                              |     46|
|3166  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3277                                                                                                                     |     46|
|3167  |    mac_muladd_10s_10s_18ns_18_1_1_U3354                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_910                                                                                                                              |     25|
|3168  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3276                                                                                                                     |     25|
|3169  |    mac_muladd_10s_10s_18ns_18_1_1_U3355                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_911                                                                                                                              |     37|
|3170  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3275                                                                                                                     |     37|
|3171  |    mac_muladd_10s_10s_18ns_18_1_1_U3356                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_912                                                                                                                              |     56|
|3172  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3274                                                                                                                     |     56|
|3173  |    mac_muladd_10s_10s_18ns_18_1_1_U3357                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_913                                                                                                                              |     38|
|3174  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3273                                                                                                                     |     38|
|3175  |    mac_muladd_10s_10s_18ns_18_1_1_U3358                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_914                                                                                                                              |     25|
|3176  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3272                                                                                                                     |     25|
|3177  |    mac_muladd_10s_10s_18ns_18_1_1_U3359                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_915                                                                                                                              |     55|
|3178  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3271                                                                                                                     |     55|
|3179  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__119  |      8|
|3180  |    mac_muladd_10s_10s_18ns_18_1_1_U3360                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_916                                                                                                                              |     31|
|3181  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3270                                                                                                                     |     31|
|3182  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__44   |      8|
|3183  |    mac_muladd_10s_10s_18ns_18_1_1_U3361                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_917                                                                                                                              |     41|
|3184  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3269                                                                                                                     |     41|
|3185  |    mac_muladd_10s_10s_18ns_18_1_1_U3363                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_918                                                                                                                              |     22|
|3186  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3268                                                                                                                     |     22|
|3187  |    mac_muladd_10s_10s_18ns_18_1_1_U3364                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_919                                                                                                                              |     23|
|3188  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3267                                                                                                                     |     23|
|3189  |    mac_muladd_10s_10s_18ns_18_1_1_U3365                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_920                                                                                                                              |     39|
|3190  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3266                                                                                                                     |     39|
|3191  |    mac_muladd_10s_10s_18ns_18_1_1_U3366                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_921                                                                                                                              |     41|
|3192  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3265                                                                                                                     |     41|
|3193  |    mac_muladd_10s_10s_18ns_18_1_1_U3367                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_922                                                                                                                              |     40|
|3194  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3264                                                                                                                     |     40|
|3195  |    mac_muladd_10s_10s_18ns_18_1_1_U3368                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_923                                                                                                                              |     28|
|3196  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3263                                                                                                                     |     28|
|3197  |    mac_muladd_10s_10s_18ns_18_1_1_U3369                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_924                                                                                                                              |     51|
|3198  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3262                                                                                                                     |     51|
|3199  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__113  |      8|
|3200  |    mac_muladd_10s_10s_18ns_18_1_1_U3370                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_925                                                                                                                              |     40|
|3201  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3261                                                                                                                     |     40|
|3202  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__141  |      8|
|3203  |    mac_muladd_10s_10s_18ns_18_1_1_U3371                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_926                                                                                                                              |     27|
|3204  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3260                                                                                                                     |     27|
|3205  |    mac_muladd_10s_10s_18ns_18_1_1_U3372                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_927                                                                                                                              |     49|
|3206  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3259                                                                                                                     |     49|
|3207  |    mac_muladd_10s_10s_18ns_18_1_1_U3373                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_928                                                                                                                              |     69|
|3208  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3258                                                                                                                     |     69|
|3209  |    mac_muladd_10s_10s_18ns_18_1_1_U3374                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_929                                                                                                                              |     77|
|3210  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3257                                                                                                                     |     77|
|3211  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__135  |      8|
|3212  |    mac_muladd_10s_10s_18ns_18_1_1_U3375                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_930                                                                                                                              |     33|
|3213  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3256                                                                                                                     |     33|
|3214  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__28   |      8|
|3215  |    mac_muladd_10s_10s_18ns_18_1_1_U3376                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_931                                                                                                                              |     34|
|3216  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3255                                                                                                                     |     34|
|3217  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__31   |      8|
|3218  |    mac_muladd_10s_10s_18ns_18_1_1_U3377                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_932                                                                                                                              |     22|
|3219  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3254                                                                                                                     |     22|
|3220  |    mac_muladd_10s_10s_18ns_18_1_1_U3378                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_933                                                                                                                              |     56|
|3221  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3253                                                                                                                     |     56|
|3222  |    mac_muladd_10s_10s_18ns_18_1_1_U3379                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_934                                                                                                                              |     40|
|3223  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3252                                                                                                                     |     40|
|3224  |    mac_muladd_10s_10s_18ns_18_1_1_U3380                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_935                                                                                                                              |     28|
|3225  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3251                                                                                                                     |     28|
|3226  |    mac_muladd_10s_10s_18ns_18_1_1_U3381                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_936                                                                                                                              |     47|
|3227  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3250                                                                                                                     |     47|
|3228  |    mac_muladd_10s_10s_18ns_18_1_1_U3382                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_937                                                                                                                              |     29|
|3229  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3249                                                                                                                     |     29|
|3230  |    mac_muladd_10s_10s_18ns_18_1_1_U3383                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_938                                                                                                                              |     28|
|3231  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3248                                                                                                                     |     28|
|3232  |    mac_muladd_10s_10s_18ns_18_1_1_U3384                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_939                                                                                                                              |     54|
|3233  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3247                                                                                                                     |     54|
|3234  |    mac_muladd_10s_10s_18ns_18_1_1_U3385                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_940                                                                                                                              |     33|
|3235  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3246                                                                                                                     |     33|
|3236  |    mac_muladd_10s_10s_18ns_18_1_1_U3386                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_941                                                                                                                              |     32|
|3237  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3245                                                                                                                     |     32|
|3238  |    mac_muladd_10s_10s_18ns_18_1_1_U3388                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_942                                                                                                                              |     21|
|3239  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3244                                                                                                                     |     21|
|3240  |    mac_muladd_10s_10s_18ns_18_1_1_U3389                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_943                                                                                                                              |     22|
|3241  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3243                                                                                                                     |     22|
|3242  |    mac_muladd_10s_10s_18ns_18_1_1_U3390                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_944                                                                                                                              |     21|
|3243  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3242                                                                                                                     |     21|
|3244  |    mac_muladd_10s_10s_18ns_18_1_1_U3391                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_945                                                                                                                              |     40|
|3245  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3241                                                                                                                     |     40|
|3246  |    mac_muladd_10s_10s_18ns_18_1_1_U3392                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_946                                                                                                                              |     37|
|3247  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3240                                                                                                                     |     37|
|3248  |    mac_muladd_10s_10s_18ns_18_1_1_U3393                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_947                                                                                                                              |     27|
|3249  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3239                                                                                                                     |     27|
|3250  |    mac_muladd_10s_10s_18ns_18_1_1_U3394                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_948                                                                                                                              |     53|
|3251  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3238                                                                                                                     |     53|
|3252  |    mac_muladd_10s_10s_18ns_18_1_1_U3395                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_949                                                                                                                              |     31|
|3253  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3237                                                                                                                     |     31|
|3254  |    mac_muladd_10s_10s_18ns_18_1_1_U3396                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_950                                                                                                                              |     30|
|3255  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3236                                                                                                                     |     30|
|3256  |    mac_muladd_10s_10s_18ns_18_1_1_U3397                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_951                                                                                                                              |     35|
|3257  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3235                                                                                                                     |     35|
|3258  |    mac_muladd_10s_10s_18ns_18_1_1_U3398                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_952                                                                                                                              |     65|
|3259  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3234                                                                                                                     |     65|
|3260  |    mac_muladd_10s_10s_18ns_18_1_1_U3399                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_953                                                                                                                              |     76|
|3261  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3233                                                                                                                     |     76|
|3262  |    mac_muladd_10s_10s_18ns_18_1_1_U3400                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_954                                                                                                                              |     31|
|3263  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3232                                                                                                                     |     31|
|3264  |    mac_muladd_10s_10s_18ns_18_1_1_U3401                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_955                                                                                                                              |     33|
|3265  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3231                                                                                                                     |     33|
|3266  |    mac_muladd_10s_10s_18ns_18_1_1_U3402                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_956                                                                                                                              |     21|
|3267  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3230                                                                                                                     |     21|
|3268  |    mac_muladd_10s_10s_18ns_18_1_1_U3403                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_957                                                                                                                              |     40|
|3269  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3229                                                                                                                     |     40|
|3270  |    mac_muladd_10s_10s_18ns_18_1_1_U3404                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_958                                                                                                                              |     28|
|3271  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3228                                                                                                                     |     28|
|3272  |    mac_muladd_10s_10s_18ns_18_1_1_U3405                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_959                                                                                                                              |     37|
|3273  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3227                                                                                                                     |     37|
|3274  |    mac_muladd_10s_10s_18ns_18_1_1_U3406                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_960                                                                                                                              |     60|
|3275  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3226                                                                                                                     |     60|
|3276  |    mac_muladd_10s_10s_18ns_18_1_1_U3407                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_961                                                                                                                              |     42|
|3277  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3225                                                                                                                     |     42|
|3278  |    mac_muladd_10s_10s_18ns_18_1_1_U3408                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_962                                                                                                                              |     26|
|3279  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3224                                                                                                                     |     26|
|3280  |    mac_muladd_10s_10s_18ns_18_1_1_U3409                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_963                                                                                                                              |     55|
|3281  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3223                                                                                                                     |     55|
|3282  |    mac_muladd_10s_10s_18ns_18_1_1_U3410                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_964                                                                                                                              |     25|
|3283  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3222                                                                                                                     |     25|
|3284  |    mac_muladd_10s_10s_18ns_18_1_1_U3411                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_965                                                                                                                              |     30|
|3285  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3221                                                                                                                     |     30|
|3286  |    mac_muladd_10s_10s_18ns_18_1_1_U3413                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_966                                                                                                                              |     22|
|3287  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3220                                                                                                                     |     22|
|3288  |    mac_muladd_10s_10s_18ns_18_1_1_U3414                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_967                                                                                                                              |     23|
|3289  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3219                                                                                                                     |     23|
|3290  |    mac_muladd_10s_10s_18ns_18_1_1_U3415                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_968                                                                                                                              |     22|
|3291  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3218                                                                                                                     |     22|
|3292  |    mac_muladd_10s_10s_18ns_18_1_1_U3416                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_969                                                                                                                              |     41|
|3293  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3217                                                                                                                     |     41|
|3294  |    mac_muladd_10s_10s_18ns_18_1_1_U3417                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_970                                                                                                                              |     30|
|3295  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3216                                                                                                                     |     30|
|3296  |    mac_muladd_10s_10s_18ns_18_1_1_U3418                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_971                                                                                                                              |     29|
|3297  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3215                                                                                                                     |     29|
|3298  |    mac_muladd_10s_10s_18ns_18_1_1_U3419                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_972                                                                                                                              |     45|
|3299  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3214                                                                                                                     |     45|
|3300  |    mac_muladd_10s_10s_18ns_18_1_1_U3420                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_973                                                                                                                              |     35|
|3301  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3213                                                                                                                     |     35|
|3302  |    mac_muladd_10s_10s_18ns_18_1_1_U3421                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_974                                                                                                                              |     34|
|3303  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3212                                                                                                                     |     34|
|3304  |    mac_muladd_10s_10s_18ns_18_1_1_U3422                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_975                                                                                                                              |     50|
|3305  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3211                                                                                                                     |     50|
|3306  |    mac_muladd_10s_10s_18ns_18_1_1_U3423                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_976                                                                                                                              |     66|
|3307  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3210                                                                                                                     |     66|
|3308  |    mac_muladd_10s_10s_18ns_18_1_1_U3424                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_977                                                                                                                              |     75|
|3309  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3209                                                                                                                     |     75|
|3310  |    mac_muladd_10s_10s_18ns_18_1_1_U3425                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_978                                                                                                                              |     35|
|3311  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3208                                                                                                                     |     35|
|3312  |    mac_muladd_10s_10s_18ns_18_1_1_U3426                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_979                                                                                                                              |     35|
|3313  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3207                                                                                                                     |     35|
|3314  |    mac_muladd_10s_10s_18ns_18_1_1_U3427                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_980                                                                                                                              |     22|
|3315  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3206                                                                                                                     |     22|
|3316  |    mac_muladd_10s_10s_18ns_18_1_1_U3428                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_981                                                                                                                              |     41|
|3317  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3205                                                                                                                     |     41|
|3318  |    mac_muladd_10s_10s_18ns_18_1_1_U3429                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_982                                                                                                                              |     39|
|3319  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3204                                                                                                                     |     39|
|3320  |    mac_muladd_10s_10s_18ns_18_1_1_U3430                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_983                                                                                                                              |     28|
|3321  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3203                                                                                                                     |     28|
|3322  |    mac_muladd_10s_10s_18ns_18_1_1_U3431                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_984                                                                                                                              |     52|
|3323  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3202                                                                                                                     |     52|
|3324  |    mac_muladd_10s_10s_18ns_18_1_1_U3432                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_985                                                                                                                              |     34|
|3325  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3201                                                                                                                     |     34|
|3326  |    mac_muladd_10s_10s_18ns_18_1_1_U3433                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_986                                                                                                                              |     32|
|3327  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3200                                                                                                                     |     32|
|3328  |    mac_muladd_10s_10s_18ns_18_1_1_U3434                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_987                                                                                                                              |     56|
|3329  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3199                                                                                                                     |     56|
|3330  |    mac_muladd_10s_10s_18ns_18_1_1_U3435                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_988                                                                                                                              |     26|
|3331  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3198                                                                                                                     |     26|
|3332  |    mac_muladd_10s_10s_18ns_18_1_1_U3436                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_989                                                                                                                              |     32|
|3333  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3197                                                                                                                     |     32|
|3334  |    mac_muladd_10s_10s_18ns_18_1_1_U3438                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_990                                                                                                                              |     21|
|3335  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3196                                                                                                                     |     21|
|3336  |    mac_muladd_10s_10s_18ns_18_1_1_U3439                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_991                                                                                                                              |     28|
|3337  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3195                                                                                                                     |     28|
|3338  |    mac_muladd_10s_10s_18ns_18_1_1_U3440                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_992                                                                                                                              |     21|
|3339  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3194                                                                                                                     |     21|
|3340  |    mac_muladd_10s_10s_18ns_18_1_1_U3441                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_993                                                                                                                              |     40|
|3341  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3193                                                                                                                     |     40|
|3342  |    mac_muladd_10s_10s_18ns_18_1_1_U3442                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_994                                                                                                                              |     22|
|3343  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3192                                                                                                                     |     22|
|3344  |    mac_muladd_10s_10s_18ns_18_1_1_U3443                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_995                                                                                                                              |     32|
|3345  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3191                                                                                                                     |     32|
|3346  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__94   |      8|
|3347  |    mac_muladd_10s_10s_18ns_18_1_1_U3444                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_996                                                                                                                              |     63|
|3348  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3190                                                                                                                     |     63|
|3349  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__120  |      8|
|3350  |    mac_muladd_10s_10s_18ns_18_1_1_U3445                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_997                                                                                                                              |     26|
|3351  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3189                                                                                                                     |     26|
|3352  |    mac_muladd_10s_10s_18ns_18_1_1_U3446                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_998                                                                                                                              |     25|
|3353  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3188                                                                                                                     |     25|
|3354  |    mac_muladd_10s_10s_18ns_18_1_1_U3447                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_999                                                                                                                              |     37|
|3355  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3187                                                                                                                     |     37|
|3356  |    mac_muladd_10s_10s_18ns_18_1_1_U3448                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1000                                                                                                                             |     65|
|3357  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3186                                                                                                                     |     65|
|3358  |    mac_muladd_10s_10s_18ns_18_1_1_U3449                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1001                                                                                                                             |     67|
|3359  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3185                                                                                                                     |     67|
|3360  |    mac_muladd_10s_10s_18ns_18_1_1_U3450                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1002                                                                                                                             |     33|
|3361  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3184                                                                                                                     |     33|
|3362  |    mac_muladd_10s_10s_18ns_18_1_1_U3451                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1003                                                                                                                             |     33|
|3363  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3183                                                                                                                     |     33|
|3364  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__22   |      8|
|3365  |    mac_muladd_10s_10s_18ns_18_1_1_U3452                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1004                                                                                                                             |     27|
|3366  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3182                                                                                                                     |     27|
|3367  |    mac_muladd_10s_10s_18ns_18_1_1_U3453                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1005                                                                                                                             |     40|
|3368  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3181                                                                                                                     |     40|
|3369  |    mac_muladd_10s_10s_18ns_18_1_1_U3454                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1006                                                                                                                             |     29|
|3370  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3180                                                                                                                     |     29|
|3371  |    mac_muladd_10s_10s_18ns_18_1_1_U3455                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1007                                                                                                                             |     37|
|3372  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3179                                                                                                                     |     37|
|3373  |    mac_muladd_10s_10s_18ns_18_1_1_U3456                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1008                                                                                                                             |     56|
|3374  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3178                                                                                                                     |     56|
|3375  |    mac_muladd_10s_10s_18ns_18_1_1_U3457                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1009                                                                                                                             |     38|
|3376  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3177                                                                                                                     |     38|
|3377  |    mac_muladd_10s_10s_18ns_18_1_1_U3458                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1010                                                                                                                             |     33|
|3378  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3176                                                                                                                     |     33|
|3379  |    mac_muladd_10s_10s_18ns_18_1_1_U3459                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1011                                                                                                                             |     53|
|3380  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3175                                                                                                                     |     53|
|3381  |    mac_muladd_10s_10s_18ns_18_1_1_U3460                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1012                                                                                                                             |     32|
|3382  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3174                                                                                                                     |     32|
|3383  |    mac_muladd_10s_10s_18ns_18_1_1_U3461                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1013                                                                                                                             |     21|
|3384  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3173                                                                                                                     |     21|
|3385  |    mac_muladd_10s_10s_18ns_18_1_1_U3463                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1014                                                                                                                             |     22|
|3386  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3172                                                                                                                     |     22|
|3387  |    mac_muladd_10s_10s_18ns_18_1_1_U3464                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1015                                                                                                                             |     36|
|3388  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3171                                                                                                                     |     36|
|3389  |    mac_muladd_10s_10s_18ns_18_1_1_U3465                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1016                                                                                                                             |     22|
|3390  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3170                                                                                                                     |     22|
|3391  |    mac_muladd_10s_10s_18ns_18_1_1_U3466                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1017                                                                                                                             |     41|
|3392  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3169                                                                                                                     |     41|
|3393  |    mac_muladd_10s_10s_18ns_18_1_1_U3467                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1018                                                                                                                             |     23|
|3394  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3168                                                                                                                     |     23|
|3395  |    mac_muladd_10s_10s_18ns_18_1_1_U3468                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1019                                                                                                                             |     35|
|3396  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3167                                                                                                                     |     35|
|3397  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__82   |      8|
|3398  |    mac_muladd_10s_10s_18ns_18_1_1_U3469                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1020                                                                                                                             |     59|
|3399  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3166                                                                                                                     |     59|
|3400  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__37   |      8|
|3401  |    mac_muladd_10s_10s_18ns_18_1_1_U3470                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1021                                                                                                                             |     32|
|3402  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3165                                                                                                                     |     32|
|3403  |    mac_muladd_10s_10s_18ns_18_1_1_U3471                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1022                                                                                                                             |     32|
|3404  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3164                                                                                                                     |     32|
|3405  |    mac_muladd_10s_10s_18ns_18_1_1_U3472                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1023                                                                                                                             |     42|
|3406  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3163                                                                                                                     |     42|
|3407  |    mac_muladd_10s_10s_18ns_18_1_1_U3473                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1024                                                                                                                             |     71|
|3408  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3162                                                                                                                     |     71|
|3409  |    mac_muladd_10s_10s_18ns_18_1_1_U3474                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1025                                                                                                                             |     74|
|3410  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3161                                                                                                                     |     74|
|3411  |    mac_muladd_10s_10s_18ns_18_1_1_U3475                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1026                                                                                                                             |     35|
|3412  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3160                                                                                                                     |     35|
|3413  |    mac_muladd_10s_10s_18ns_18_1_1_U3476                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1027                                                                                                                             |     47|
|3414  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3159                                                                                                                     |     47|
|3415  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__154  |      8|
|3416  |    mac_muladd_10s_10s_18ns_18_1_1_U3477                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1028                                                                                                                             |     35|
|3417  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3158                                                                                                                     |     35|
|3418  |    mac_muladd_10s_10s_18ns_18_1_1_U3478                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1029                                                                                                                             |     41|
|3419  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3157                                                                                                                     |     41|
|3420  |    mac_muladd_10s_10s_18ns_18_1_1_U3479                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1030                                                                                                                             |     37|
|3421  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3156                                                                                                                     |     37|
|3422  |    mac_muladd_10s_10s_18ns_18_1_1_U3480                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1031                                                                                                                             |     28|
|3423  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3155                                                                                                                     |     28|
|3424  |    mac_muladd_10s_10s_18ns_18_1_1_U3481                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1032                                                                                                                             |     47|
|3425  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3154                                                                                                                     |     47|
|3426  |    mac_muladd_10s_10s_18ns_18_1_1_U3482                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1033                                                                                                                             |     29|
|3427  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3153                                                                                                                     |     29|
|3428  |    mac_muladd_10s_10s_18ns_18_1_1_U3483                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1034                                                                                                                             |     34|
|3429  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3152                                                                                                                     |     34|
|3430  |    mac_muladd_10s_10s_18ns_18_1_1_U3484                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1035                                                                                                                             |     57|
|3431  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3151                                                                                                                     |     57|
|3432  |    mac_muladd_10s_10s_18ns_18_1_1_U3485                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1036                                                                                                                             |     33|
|3433  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3150                                                                                                                     |     33|
|3434  |    mac_muladd_10s_10s_18ns_18_1_1_U3486                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1037                                                                                                                             |     22|
|3435  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3149                                                                                                                     |     22|
|3436  |    mac_muladd_10s_10s_18ns_18_1_1_U3488                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1038                                                                                                                             |     21|
|3437  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3148                                                                                                                     |     21|
|3438  |    mac_muladd_10s_10s_18ns_18_1_1_U3489                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1039                                                                                                                             |     22|
|3439  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3147                                                                                                                     |     22|
|3440  |    mac_muladd_10s_10s_18ns_18_1_1_U3490                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1040                                                                                                                             |     21|
|3441  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3146                                                                                                                     |     21|
|3442  |    mac_muladd_10s_10s_18ns_18_1_1_U3491                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1041                                                                                                                             |     40|
|3443  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3145                                                                                                                     |     40|
|3444  |    mac_muladd_10s_10s_18ns_18_1_1_U3492                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1042                                                                                                                             |     37|
|3445  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3144                                                                                                                     |     37|
|3446  |    mac_muladd_10s_10s_18ns_18_1_1_U3493                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1043                                                                                                                             |     27|
|3447  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3143                                                                                                                     |     27|
|3448  |    mac_muladd_10s_10s_18ns_18_1_1_U3494                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1044                                                                                                                             |     46|
|3449  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3142                                                                                                                     |     46|
|3450  |    mac_muladd_10s_10s_18ns_18_1_1_U3495                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1045                                                                                                                             |     31|
|3451  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3141                                                                                                                     |     31|
|3452  |    mac_muladd_10s_10s_18ns_18_1_1_U3496                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1046                                                                                                                             |     30|
|3453  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3140                                                                                                                     |     30|
|3454  |    mac_muladd_10s_10s_18ns_18_1_1_U3497                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1047                                                                                                                             |     33|
|3455  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3139                                                                                                                     |     33|
|3456  |    mac_muladd_10s_10s_18ns_18_1_1_U3498                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1048                                                                                                                             |     65|
|3457  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3138                                                                                                                     |     65|
|3458  |    mac_muladd_10s_10s_18ns_18_1_1_U3499                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1049                                                                                                                             |     74|
|3459  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3137                                                                                                                     |     74|
|3460  |    mac_muladd_10s_10s_18ns_18_1_1_U3500                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1050                                                                                                                             |     33|
|3461  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3136                                                                                                                     |     33|
|3462  |    mac_muladd_10s_10s_18ns_18_1_1_U3501                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1051                                                                                                                             |     33|
|3463  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3135                                                                                                                     |     33|
|3464  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__59   |      8|
|3465  |    mac_muladd_10s_10s_18ns_18_1_1_U3502                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1052                                                                                                                             |     21|
|3466  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3134                                                                                                                     |     21|
|3467  |    mac_muladd_10s_10s_18ns_18_1_1_U3503                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1053                                                                                                                             |     41|
|3468  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3133                                                                                                                     |     41|
|3469  |    mac_muladd_10s_10s_18ns_18_1_1_U3504                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1054                                                                                                                             |     23|
|3470  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3132                                                                                                                     |     23|
|3471  |    mac_muladd_10s_10s_18ns_18_1_1_U3505                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1055                                                                                                                             |     36|
|3472  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3131                                                                                                                     |     36|
|3473  |    mac_muladd_10s_10s_18ns_18_1_1_U3506                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1056                                                                                                                             |     60|
|3474  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3130                                                                                                                     |     60|
|3475  |    mac_muladd_10s_10s_18ns_18_1_1_U3507                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1057                                                                                                                             |     42|
|3476  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3129                                                                                                                     |     42|
|3477  |    mac_muladd_10s_10s_18ns_18_1_1_U3508                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1058                                                                                                                             |     28|
|3478  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3128                                                                                                                     |     28|
|3479  |    mac_muladd_10s_10s_18ns_18_1_1_U3509                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1059                                                                                                                             |     57|
|3480  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3127                                                                                                                     |     57|
|3481  |    mac_muladd_10s_10s_18ns_18_1_1_U3510                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1060                                                                                                                             |     25|
|3482  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3126                                                                                                                     |     25|
|3483  |    mac_muladd_10s_10s_18ns_18_1_1_U3511                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1061                                                                                                                             |     25|
|3484  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3125                                                                                                                     |     25|
|3485  |    mac_muladd_10s_10s_18ns_18_1_1_U3513                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1062                                                                                                                             |     22|
|3486  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3124                                                                                                                     |     22|
|3487  |    mac_muladd_10s_10s_18ns_18_1_1_U3514                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1063                                                                                                                             |     23|
|3488  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3123                                                                                                                     |     23|
|3489  |    mac_muladd_10s_10s_18ns_18_1_1_U3515                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1064                                                                                                                             |     22|
|3490  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3122                                                                                                                     |     22|
|3491  |    mac_muladd_10s_10s_18ns_18_1_1_U3516                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1065                                                                                                                             |     41|
|3492  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3121                                                                                                                     |     41|
|3493  |    mac_muladd_10s_10s_18ns_18_1_1_U3517                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1066                                                                                                                             |     30|
|3494  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3120                                                                                                                     |     30|
|3495  |    mac_muladd_10s_10s_18ns_18_1_1_U3518                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1067                                                                                                                             |     26|
|3496  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3119                                                                                                                     |     26|
|3497  |    mac_muladd_10s_10s_18ns_18_1_1_U3519                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1068                                                                                                                             |     47|
|3498  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3118                                                                                                                     |     47|
|3499  |    mac_muladd_10s_10s_18ns_18_1_1_U3520                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1069                                                                                                                             |     35|
|3500  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3117                                                                                                                     |     35|
|3501  |    mac_muladd_10s_10s_18ns_18_1_1_U3521                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1070                                                                                                                             |     34|
|3502  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3116                                                                                                                     |     34|
|3503  |    mac_muladd_10s_10s_18ns_18_1_1_U3522                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1071                                                                                                                             |     34|
|3504  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3115                                                                                                                     |     34|
|3505  |    mac_muladd_10s_10s_18ns_18_1_1_U3523                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1072                                                                                                                             |     66|
|3506  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3114                                                                                                                     |     66|
|3507  |    mac_muladd_10s_10s_18ns_18_1_1_U3524                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1073                                                                                                                             |     76|
|3508  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3113                                                                                                                     |     76|
|3509  |    mac_muladd_10s_10s_18ns_18_1_1_U3525                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1074                                                                                                                             |     34|
|3510  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3112                                                                                                                     |     34|
|3511  |    mac_muladd_10s_10s_18ns_18_1_1_U3526                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1075                                                                                                                             |     40|
|3512  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3111                                                                                                                     |     40|
|3513  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__111  |      8|
|3514  |    mac_muladd_10s_10s_18ns_18_1_1_U3527                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1076                                                                                                                             |     22|
|3515  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3110                                                                                                                     |     22|
|3516  |    mac_muladd_10s_10s_18ns_18_1_1_U3528                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1077                                                                                                                             |     49|
|3517  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3109                                                                                                                     |     49|
|3518  |    mac_muladd_10s_10s_18ns_18_1_1_U3529                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1078                                                                                                                             |     40|
|3519  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3108                                                                                                                     |     40|
|3520  |    mac_muladd_10s_10s_18ns_18_1_1_U3530                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1079                                                                                                                             |     29|
|3521  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3107                                                                                                                     |     29|
|3522  |    mac_muladd_10s_10s_18ns_18_1_1_U3531                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1080                                                                                                                             |     52|
|3523  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3106                                                                                                                     |     52|
|3524  |    mac_muladd_10s_10s_18ns_18_1_1_U3532                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1081                                                                                                                             |     34|
|3525  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3105                                                                                                                     |     34|
|3526  |    mac_muladd_10s_10s_18ns_18_1_1_U3533                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1082                                                                                                                             |     29|
|3527  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3104                                                                                                                     |     29|
|3528  |    mac_muladd_10s_10s_18ns_18_1_1_U3534                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1083                                                                                                                             |     56|
|3529  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3103                                                                                                                     |     56|
|3530  |    mac_muladd_10s_10s_18ns_18_1_1_U3535                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1084                                                                                                                             |     26|
|3531  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3102                                                                                                                     |     26|
|3532  |    mac_muladd_10s_10s_18ns_18_1_1_U3536                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1085                                                                                                                             |     30|
|3533  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3101                                                                                                                     |     30|
|3534  |    mac_muladd_10s_10s_18ns_18_1_1_U3538                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1086                                                                                                                             |     30|
|3535  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3100                                                                                                                     |     30|
|3536  |    mac_muladd_10s_10s_18ns_18_1_1_U3539                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1087                                                                                                                             |     26|
|3537  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3099                                                                                                                     |     26|
|3538  |    mac_muladd_10s_10s_18ns_18_1_1_U3540                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1088                                                                                                                             |     21|
|3539  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3098                                                                                                                     |     21|
|3540  |    mac_muladd_10s_10s_18ns_18_1_1_U3541                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1089                                                                                                                             |     40|
|3541  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3097                                                                                                                     |     40|
|3542  |    mac_muladd_10s_10s_18ns_18_1_1_U3542                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1090                                                                                                                             |     22|
|3543  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3096                                                                                                                     |     22|
|3544  |    mac_muladd_10s_10s_18ns_18_1_1_U3543                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1091                                                                                                                             |     33|
|3545  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3095                                                                                                                     |     33|
|3546  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__125  |      8|
|3547  |    mac_muladd_10s_10s_18ns_18_1_1_U3544                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1092                                                                                                                             |     51|
|3548  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3094                                                                                                                     |     51|
|3549  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__138  |      8|
|3550  |    mac_muladd_10s_10s_18ns_18_1_1_U3545                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1093                                                                                                                             |     28|
|3551  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3093                                                                                                                     |     28|
|3552  |    mac_muladd_10s_10s_18ns_18_1_1_U3546                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1094                                                                                                                             |     27|
|3553  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3092                                                                                                                     |     27|
|3554  |    mac_muladd_10s_10s_18ns_18_1_1_U3547                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1095                                                                                                                             |     37|
|3555  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3091                                                                                                                     |     37|
|3556  |    mac_muladd_10s_10s_18ns_18_1_1_U3548                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1096                                                                                                                             |     67|
|3557  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3090                                                                                                                     |     67|
|3558  |    mac_muladd_10s_10s_18ns_18_1_1_U3549                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1097                                                                                                                             |     69|
|3559  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3089                                                                                                                     |     69|
|3560  |    mac_muladd_10s_10s_18ns_18_1_1_U3550                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1098                                                                                                                             |     33|
|3561  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3088                                                                                                                     |     33|
|3562  |    mac_muladd_10s_10s_18ns_18_1_1_U3551                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1099                                                                                                                             |     33|
|3563  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3087                                                                                                                     |     33|
|3564  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__61   |      8|
|3565  |    mac_muladd_10s_10s_18ns_18_1_1_U3552                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1100                                                                                                                             |     21|
|3566  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3086                                                                                                                     |     21|
|3567  |    mac_muladd_10s_10s_18ns_18_1_1_U3553                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1101                                                                                                                             |     40|
|3568  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3085                                                                                                                     |     40|
|3569  |    mac_muladd_10s_10s_18ns_18_1_1_U3554                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1102                                                                                                                             |     22|
|3570  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3084                                                                                                                     |     22|
|3571  |    mac_muladd_10s_10s_18ns_18_1_1_U3555                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1103                                                                                                                             |     21|
|3572  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3083                                                                                                                     |     21|
|3573  |    mac_muladd_10s_10s_18ns_18_1_1_U3556                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1104                                                                                                                             |     43|
|3574  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3082                                                                                                                     |     43|
|3575  |    mac_muladd_10s_10s_18ns_18_1_1_U3557                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1105                                                                                                                             |     25|
|3576  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3081                                                                                                                     |     25|
|3577  |    mac_muladd_10s_10s_18ns_18_1_1_U3558                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1106                                                                                                                             |     41|
|3578  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3080                                                                                                                     |     41|
|3579  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__131  |      8|
|3580  |    mac_muladd_10s_10s_18ns_18_1_1_U3559                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1107                                                                                                                             |     55|
|3581  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3079                                                                                                                     |     55|
|3582  |    mac_muladd_10s_10s_18ns_18_1_1_U3560                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1108                                                                                                                             |     32|
|3583  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3078                                                                                                                     |     32|
|3584  |    mac_muladd_10s_10s_18ns_18_1_1_U3561                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1109                                                                                                                             |     21|
|3585  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3077                                                                                                                     |     21|
|3586  |    mac_muladd_10s_10s_18ns_18_1_1_U3563                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1110                                                                                                                             |     32|
|3587  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3076                                                                                                                     |     32|
|3588  |    mac_muladd_10s_10s_18ns_18_1_1_U3564                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1111                                                                                                                             |     28|
|3589  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3075                                                                                                                     |     28|
|3590  |    mac_muladd_10s_10s_18ns_18_1_1_U3565                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1112                                                                                                                             |     22|
|3591  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3074                                                                                                                     |     22|
|3592  |    mac_muladd_10s_10s_18ns_18_1_1_U3566                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1113                                                                                                                             |     41|
|3593  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3073                                                                                                                     |     41|
|3594  |    mac_muladd_10s_10s_18ns_18_1_1_U3567                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1114                                                                                                                             |     23|
|3595  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3072                                                                                                                     |     23|
|3596  |    mac_muladd_10s_10s_18ns_18_1_1_U3568                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1115                                                                                                                             |     33|
|3597  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3071                                                                                                                     |     33|
|3598  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__104  |      8|
|3599  |    mac_muladd_10s_10s_18ns_18_1_1_U3569                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1116                                                                                                                             |     56|
|3600  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3070                                                                                                                     |     56|
|3601  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__145  |      8|
|3602  |    mac_muladd_10s_10s_18ns_18_1_1_U3570                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1117                                                                                                                             |     28|
|3603  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3069                                                                                                                     |     28|
|3604  |    mac_muladd_10s_10s_18ns_18_1_1_U3571                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1118                                                                                                                             |     28|
|3605  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3068                                                                                                                     |     28|
|3606  |    mac_muladd_10s_10s_18ns_18_1_1_U3572                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1119                                                                                                                             |     39|
|3607  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3067                                                                                                                     |     39|
|3608  |    mac_muladd_10s_10s_18ns_18_1_1_U3573                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1120                                                                                                                             |     68|
|3609  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3066                                                                                                                     |     68|
|3610  |    mac_muladd_10s_10s_18ns_18_1_1_U3574                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1121                                                                                                                             |     70|
|3611  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3065                                                                                                                     |     70|
|3612  |    mac_muladd_10s_10s_18ns_18_1_1_U3575                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1122                                                                                                                             |     35|
|3613  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3064                                                                                                                     |     35|
|3614  |    mac_muladd_10s_10s_18ns_18_1_1_U3576                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1123                                                                                                                             |     48|
|3615  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3063                                                                                                                     |     48|
|3616  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__77   |      8|
|3617  |    mac_muladd_10s_10s_18ns_18_1_1_U3577                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1124                                                                                                                             |     22|
|3618  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3062                                                                                                                     |     22|
|3619  |    mac_muladd_10s_10s_18ns_18_1_1_U3578                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1125                                                                                                                             |     41|
|3620  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3061                                                                                                                     |     41|
|3621  |    mac_muladd_10s_10s_18ns_18_1_1_U3579                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1126                                                                                                                             |     23|
|3622  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3060                                                                                                                     |     23|
|3623  |    mac_muladd_10s_10s_18ns_18_1_1_U3580                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1127                                                                                                                             |     22|
|3624  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3059                                                                                                                     |     22|
|3625  |    mac_muladd_10s_10s_18ns_18_1_1_U3581                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1128                                                                                                                             |     49|
|3626  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3058                                                                                                                     |     49|
|3627  |    mac_muladd_10s_10s_18ns_18_1_1_U3582                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1129                                                                                                                             |     31|
|3628  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3057                                                                                                                     |     31|
|3629  |    mac_muladd_10s_10s_18ns_18_1_1_U3583                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1130                                                                                                                             |     44|
|3630  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3056                                                                                                                     |     44|
|3631  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__70   |      8|
|3632  |    mac_muladd_10s_10s_18ns_18_1_1_U3584                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1131                                                                                                                             |     57|
|3633  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3055                                                                                                                     |     57|
|3634  |    mac_muladd_10s_10s_18ns_18_1_1_U3585                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1132                                                                                                                             |     34|
|3635  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3054                                                                                                                     |     34|
|3636  |    mac_muladd_10s_10s_18ns_18_1_1_U3586                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1133                                                                                                                             |     22|
|3637  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3053                                                                                                                     |     22|
|3638  |    mac_muladd_10s_10s_18ns_18_1_1_U3588                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1134                                                                                                                             |     31|
|3639  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3052                                                                                                                     |     31|
|3640  |    mac_muladd_10s_10s_18ns_18_1_1_U3589                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1135                                                                                                                             |     26|
|3641  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3051                                                                                                                     |     26|
|3642  |    mac_muladd_10s_10s_18ns_18_1_1_U3590                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1136                                                                                                                             |     27|
|3643  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3050                                                                                                                     |     27|
|3644  |    mac_muladd_10s_10s_18ns_18_1_1_U3591                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1137                                                                                                                             |     46|
|3645  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3049                                                                                                                     |     46|
|3646  |    mac_muladd_10s_10s_18ns_18_1_1_U3592                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1138                                                                                                                             |     28|
|3647  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3048                                                                                                                     |     28|
|3648  |    mac_muladd_10s_10s_18ns_18_1_1_U3593                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1139                                                                                                                             |     32|
|3649  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3047                                                                                                                     |     32|
|3650  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__97   |      8|
|3651  |    mac_muladd_10s_10s_18ns_18_1_1_U3594                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1140                                                                                                                             |     51|
|3652  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3046                                                                                                                     |     51|
|3653  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__4    |      8|
|3654  |    mac_muladd_10s_10s_18ns_18_1_1_U3595                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1141                                                                                                                             |     28|
|3655  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3045                                                                                                                     |     28|
|3656  |    mac_muladd_10s_10s_18ns_18_1_1_U3596                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1142                                                                                                                             |     27|
|3657  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3044                                                                                                                     |     27|
|3658  |    mac_muladd_10s_10s_18ns_18_1_1_U3597                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1143                                                                                                                             |     37|
|3659  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3043                                                                                                                     |     37|
|3660  |    mac_muladd_10s_10s_18ns_18_1_1_U3598                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1144                                                                                                                             |     67|
|3661  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3042                                                                                                                     |     67|
|3662  |    mac_muladd_10s_10s_18ns_18_1_1_U3599                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1145                                                                                                                             |     69|
|3663  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3041                                                                                                                     |     69|
|3664  |    mac_muladd_10s_10s_18ns_18_1_1_U3600                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1146                                                                                                                             |     33|
|3665  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3040                                                                                                                     |     33|
|3666  |    mac_muladd_10s_10s_18ns_18_1_1_U3601                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1147                                                                                                                             |     47|
|3667  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3039                                                                                                                     |     47|
|3668  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__107  |      8|
|3669  |    mac_muladd_10s_10s_18ns_18_1_1_U3602                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1148                                                                                                                             |     21|
|3670  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3038                                                                                                                     |     21|
|3671  |    mac_muladd_10s_10s_18ns_18_1_1_U3603                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1149                                                                                                                             |     40|
|3672  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3037                                                                                                                     |     40|
|3673  |    mac_muladd_10s_10s_18ns_18_1_1_U3604                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1150                                                                                                                             |     22|
|3674  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3036                                                                                                                     |     22|
|3675  |    mac_muladd_10s_10s_18ns_18_1_1_U3605                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1151                                                                                                                             |     21|
|3676  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3035                                                                                                                     |     21|
|3677  |    mac_muladd_10s_10s_18ns_18_1_1_U3606                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1152                                                                                                                             |     44|
|3678  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3034                                                                                                                     |     44|
|3679  |    mac_muladd_10s_10s_18ns_18_1_1_U3607                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1153                                                                                                                             |     25|
|3680  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3033                                                                                                                     |     25|
|3681  |    mac_muladd_10s_10s_18ns_18_1_1_U3608                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1154                                                                                                                             |     33|
|3682  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3032                                                                                                                     |     33|
|3683  |    mac_muladd_10s_10s_18ns_18_1_1_U3609                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1155                                                                                                                             |     55|
|3684  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3031                                                                                                                     |     55|
|3685  |    mac_muladd_10s_10s_18ns_18_1_1_U3610                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1156                                                                                                                             |     34|
|3686  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3030                                                                                                                     |     34|
|3687  |    mac_muladd_10s_10s_18ns_18_1_1_U3611                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1157                                                                                                                             |     21|
|3688  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3029                                                                                                                     |     21|
|3689  |    mac_muladd_10s_10s_18ns_18_1_1_U3613                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1158                                                                                                                             |     31|
|3690  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3028                                                                                                                     |     31|
|3691  |    mac_muladd_10s_10s_18ns_18_1_1_U3614                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1159                                                                                                                             |     28|
|3692  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3027                                                                                                                     |     28|
|3693  |    mac_muladd_10s_10s_18ns_18_1_1_U3615                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1160                                                                                                                             |     35|
|3694  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3026                                                                                                                     |     35|
|3695  |    mac_muladd_10s_10s_18ns_18_1_1_U3616                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1161                                                                                                                             |     53|
|3696  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3025                                                                                                                     |     53|
|3697  |    mac_muladd_10s_10s_18ns_18_1_1_U3617                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1162                                                                                                                             |     35|
|3698  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3024                                                                                                                     |     35|
|3699  |    mac_muladd_10s_10s_18ns_18_1_1_U3618                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1163                                                                                                                             |     35|
|3700  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3023                                                                                                                     |     35|
|3701  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__114  |      8|
|3702  |    mac_muladd_10s_10s_18ns_18_1_1_U3619                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1164                                                                                                                             |     66|
|3703  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3022                                                                                                                     |     66|
|3704  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__93   |      8|
|3705  |    mac_muladd_10s_10s_18ns_18_1_1_U3620                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1165                                                                                                                             |     28|
|3706  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3021                                                                                                                     |     28|
|3707  |    mac_muladd_10s_10s_18ns_18_1_1_U3621                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1166                                                                                                                             |     28|
|3708  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3020                                                                                                                     |     28|
|3709  |    mac_muladd_10s_10s_18ns_18_1_1_U3622                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1167                                                                                                                             |     39|
|3710  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3019                                                                                                                     |     39|
|3711  |    mac_muladd_10s_10s_18ns_18_1_1_U3623                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1168                                                                                                                             |     68|
|3712  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3018                                                                                                                     |     68|
|3713  |    mac_muladd_10s_10s_18ns_18_1_1_U3624                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1169                                                                                                                             |     70|
|3714  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3017                                                                                                                     |     70|
|3715  |    mac_muladd_10s_10s_18ns_18_1_1_U3625                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1170                                                                                                                             |     35|
|3716  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3016                                                                                                                     |     35|
|3717  |    mac_muladd_10s_10s_18ns_18_1_1_U3626                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1171                                                                                                                             |     41|
|3718  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3015                                                                                                                     |     41|
|3719  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__122  |      8|
|3720  |    mac_muladd_10s_10s_18ns_18_1_1_U3627                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1172                                                                                                                             |     22|
|3721  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3014                                                                                                                     |     22|
|3722  |    mac_muladd_10s_10s_18ns_18_1_1_U3628                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1173                                                                                                                             |     41|
|3723  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3013                                                                                                                     |     41|
|3724  |    mac_muladd_10s_10s_18ns_18_1_1_U3629                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1174                                                                                                                             |     23|
|3725  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3012                                                                                                                     |     23|
|3726  |    mac_muladd_10s_10s_18ns_18_1_1_U3630                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1175                                                                                                                             |     22|
|3727  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3011                                                                                                                     |     22|
|3728  |    mac_muladd_10s_10s_18ns_18_1_1_U3631                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1176                                                                                                                             |     46|
|3729  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3010                                                                                                                     |     46|
|3730  |    mac_muladd_10s_10s_18ns_18_1_1_U3632                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1177                                                                                                                             |     31|
|3731  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3009                                                                                                                     |     31|
|3732  |    mac_muladd_10s_10s_18ns_18_1_1_U3633                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1178                                                                                                                             |     35|
|3733  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3008                                                                                                                     |     35|
|3734  |    mac_muladd_10s_10s_18ns_18_1_1_U3634                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1179                                                                                                                             |     57|
|3735  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3007                                                                                                                     |     57|
|3736  |    mac_muladd_10s_10s_18ns_18_1_1_U3635                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1180                                                                                                                             |     33|
|3737  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3006                                                                                                                     |     33|
|3738  |    mac_muladd_10s_10s_18ns_18_1_1_U3636                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1181                                                                                                                             |     22|
|3739  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3005                                                                                                                     |     22|
|3740  |    mac_muladd_10s_10s_18ns_18_1_1_U3638                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1182                                                                                                                             |     31|
|3741  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3004                                                                                                                     |     31|
|3742  |    mac_muladd_10s_10s_18ns_18_1_1_U3639                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1183                                                                                                                             |     26|
|3743  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3003                                                                                                                     |     26|
|3744  |    mac_muladd_10s_10s_18ns_18_1_1_U3640                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1184                                                                                                                             |     21|
|3745  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3002                                                                                                                     |     21|
|3746  |    mac_muladd_10s_10s_18ns_18_1_1_U3641                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1185                                                                                                                             |     40|
|3747  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3001                                                                                                                     |     40|
|3748  |    mac_muladd_10s_10s_18ns_18_1_1_U3642                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1186                                                                                                                             |     22|
|3749  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3000                                                                                                                     |     22|
|3750  |    mac_muladd_10s_10s_18ns_18_1_1_U3643                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1187                                                                                                                             |     32|
|3751  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2999                                                                                                                     |     32|
|3752  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__144  |      8|
|3753  |    mac_muladd_10s_10s_18ns_18_1_1_U3644                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1188                                                                                                                             |     50|
|3754  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2998                                                                                                                     |     50|
|3755  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__20   |      8|
|3756  |    mac_muladd_10s_10s_18ns_18_1_1_U3645                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1189                                                                                                                             |     28|
|3757  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2997                                                                                                                     |     28|
|3758  |    mac_muladd_10s_10s_18ns_18_1_1_U3646                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1190                                                                                                                             |     27|
|3759  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2996                                                                                                                     |     27|
|3760  |    mac_muladd_10s_10s_18ns_18_1_1_U3647                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1191                                                                                                                             |     37|
|3761  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2995                                                                                                                     |     37|
|3762  |    mac_muladd_10s_10s_18ns_18_1_1_U3648                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1192                                                                                                                             |     67|
|3763  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2994                                                                                                                     |     67|
|3764  |    mac_muladd_10s_10s_18ns_18_1_1_U3649                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1193                                                                                                                             |     69|
|3765  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2993                                                                                                                     |     69|
|3766  |    mac_muladd_10s_10s_18ns_18_1_1_U3650                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1194                                                                                                                             |     33|
|3767  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2992                                                                                                                     |     33|
|3768  |    mac_muladd_10s_10s_18ns_18_1_1_U3651                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1195                                                                                                                             |     33|
|3769  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2991                                                                                                                     |     33|
|3770  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__15   |      8|
|3771  |    mac_muladd_10s_10s_18ns_18_1_1_U3652                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1196                                                                                                                             |     21|
|3772  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2990                                                                                                                     |     21|
|3773  |    mac_muladd_10s_10s_18ns_18_1_1_U3653                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1197                                                                                                                             |     40|
|3774  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2989                                                                                                                     |     40|
|3775  |    mac_muladd_10s_10s_18ns_18_1_1_U3654                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1198                                                                                                                             |     22|
|3776  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2988                                                                                                                     |     22|
|3777  |    mac_muladd_10s_10s_18ns_18_1_1_U3655                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1199                                                                                                                             |     21|
|3778  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2987                                                                                                                     |     21|
|3779  |    mac_muladd_10s_10s_18ns_18_1_1_U3656                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1200                                                                                                                             |     44|
|3780  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2986                                                                                                                     |     44|
|3781  |    mac_muladd_10s_10s_18ns_18_1_1_U3657                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1201                                                                                                                             |     26|
|3782  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2985                                                                                                                     |     26|
|3783  |    mac_muladd_10s_10s_18ns_18_1_1_U3658                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1202                                                                                                                             |     32|
|3784  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2984                                                                                                                     |     32|
|3785  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__102  |      8|
|3786  |    mac_muladd_10s_10s_18ns_18_1_1_U3659                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1203                                                                                                                             |     57|
|3787  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2983                                                                                                                     |     57|
|3788  |    mac_muladd_10s_10s_18ns_18_1_1_U3660                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1204                                                                                                                             |     32|
|3789  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2982                                                                                                                     |     32|
|3790  |    mac_muladd_10s_10s_18ns_18_1_1_U3661                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1205                                                                                                                             |     21|
|3791  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2981                                                                                                                     |     21|
|3792  |    mac_muladd_10s_10s_18ns_18_1_1_U3663                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1206                                                                                                                             |     31|
|3793  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2980                                                                                                                     |     31|
|3794  |    mac_muladd_10s_10s_18ns_18_1_1_U3664                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1207                                                                                                                             |     28|
|3795  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2979                                                                                                                     |     28|
|3796  |    mac_muladd_10s_10s_18ns_18_1_1_U3665                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1208                                                                                                                             |     22|
|3797  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2978                                                                                                                     |     22|
|3798  |    mac_muladd_10s_10s_18ns_18_1_1_U3666                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1209                                                                                                                             |     41|
|3799  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2977                                                                                                                     |     41|
|3800  |    mac_muladd_10s_10s_18ns_18_1_1_U3667                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1210                                                                                                                             |     23|
|3801  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2976                                                                                                                     |     23|
|3802  |    mac_muladd_10s_10s_18ns_18_1_1_U3668                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1211                                                                                                                             |     35|
|3803  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2975                                                                                                                     |     35|
|3804  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__42   |      8|
|3805  |    mac_muladd_10s_10s_18ns_18_1_1_U3669                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1212                                                                                                                             |     68|
|3806  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2974                                                                                                                     |     68|
|3807  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__18   |      8|
|3808  |    mac_muladd_10s_10s_18ns_18_1_1_U3670                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1213                                                                                                                             |     28|
|3809  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2973                                                                                                                     |     28|
|3810  |    mac_muladd_10s_10s_18ns_18_1_1_U3671                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1214                                                                                                                             |     28|
|3811  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2972                                                                                                                     |     28|
|3812  |    mac_muladd_10s_10s_18ns_18_1_1_U3672                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1215                                                                                                                             |     39|
|3813  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2971                                                                                                                     |     39|
|3814  |    mac_muladd_10s_10s_18ns_18_1_1_U3673                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1216                                                                                                                             |     68|
|3815  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2970                                                                                                                     |     68|
|3816  |    mac_muladd_10s_10s_18ns_18_1_1_U3674                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1217                                                                                                                             |     70|
|3817  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2969                                                                                                                     |     70|
|3818  |    mac_muladd_10s_10s_18ns_18_1_1_U3675                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1218                                                                                                                             |     35|
|3819  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2968                                                                                                                     |     35|
|3820  |    mac_muladd_10s_10s_18ns_18_1_1_U3676                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1219                                                                                                                             |     48|
|3821  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2967                                                                                                                     |     48|
|3822  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__124  |      8|
|3823  |    mac_muladd_10s_10s_18ns_18_1_1_U3677                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1220                                                                                                                             |     22|
|3824  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2966                                                                                                                     |     22|
|3825  |    mac_muladd_10s_10s_18ns_18_1_1_U3678                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1221                                                                                                                             |     41|
|3826  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2965                                                                                                                     |     41|
|3827  |    mac_muladd_10s_10s_18ns_18_1_1_U3679                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1222                                                                                                                             |     23|
|3828  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2964                                                                                                                     |     23|
|3829  |    mac_muladd_10s_10s_18ns_18_1_1_U3680                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1223                                                                                                                             |     22|
|3830  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2963                                                                                                                     |     22|
|3831  |    mac_muladd_10s_10s_18ns_18_1_1_U3681                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1224                                                                                                                             |     46|
|3832  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2962                                                                                                                     |     46|
|3833  |    mac_muladd_10s_10s_18ns_18_1_1_U3682                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1225                                                                                                                             |     28|
|3834  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2961                                                                                                                     |     28|
|3835  |    mac_muladd_10s_10s_18ns_18_1_1_U3683                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1226                                                                                                                             |     50|
|3836  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2960                                                                                                                     |     50|
|3837  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__55   |      8|
|3838  |    mac_muladd_10s_10s_18ns_18_1_1_U3684                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1227                                                                                                                             |     56|
|3839  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2959                                                                                                                     |     56|
|3840  |    mac_muladd_10s_10s_18ns_18_1_1_U3685                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1228                                                                                                                             |     34|
|3841  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2958                                                                                                                     |     34|
|3842  |    mac_muladd_10s_10s_18ns_18_1_1_U3686                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1229                                                                                                                             |     22|
|3843  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2957                                                                                                                     |     22|
|3844  |    mac_muladd_10s_10s_18ns_18_1_1_U3688                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1230                                                                                                                             |     22|
|3845  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2956                                                                                                                     |     22|
|3846  |    mac_muladd_10s_10s_18ns_18_1_1_U3689                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1231                                                                                                                             |     23|
|3847  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2955                                                                                                                     |     23|
|3848  |    mac_muladd_10s_10s_18ns_18_1_1_U3690                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1232                                                                                                                             |     21|
|3849  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2954                                                                                                                     |     21|
|3850  |    mac_muladd_10s_10s_18ns_18_1_1_U3691                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1233                                                                                                                             |     40|
|3851  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2953                                                                                                                     |     40|
|3852  |    mac_muladd_10s_10s_18ns_18_1_1_U3692                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1234                                                                                                                             |     30|
|3853  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2952                                                                                                                     |     30|
|3854  |    mac_muladd_10s_10s_18ns_18_1_1_U3693                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1235                                                                                                                             |     46|
|3855  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2951                                                                                                                     |     46|
|3856  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__51   |      8|
|3857  |    mac_muladd_10s_10s_18ns_18_1_1_U3694                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1236                                                                                                                             |     46|
|3858  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2950                                                                                                                     |     46|
|3859  |    mac_muladd_10s_10s_18ns_18_1_1_U3695                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1237                                                                                                                             |     33|
|3860  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2949                                                                                                                     |     33|
|3861  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__126  |      8|
|3862  |    mac_muladd_10s_10s_18ns_18_1_1_U3696                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1238                                                                                                                             |     32|
|3863  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2948                                                                                                                     |     32|
|3864  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__43   |      8|
|3865  |    mac_muladd_10s_10s_18ns_18_1_1_U3697                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1239                                                                                                                             |     33|
|3866  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2947                                                                                                                     |     33|
|3867  |    mac_muladd_10s_10s_18ns_18_1_1_U3698                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1240                                                                                                                             |     72|
|3868  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2946                                                                                                                     |     72|
|3869  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__118  |      8|
|3870  |    mac_muladd_10s_10s_18ns_18_1_1_U3699                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1241                                                                                                                             |     76|
|3871  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2945                                                                                                                     |     76|
|3872  |    mac_muladd_10s_10s_18ns_18_1_1_U3700                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1242                                                                                                                             |     27|
|3873  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2944                                                                                                                     |     27|
|3874  |    mac_muladd_10s_10s_18ns_18_1_1_U3701                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1243                                                                                                                             |     42|
|3875  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2943                                                                                                                     |     42|
|3876  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__40   |      8|
|3877  |    mac_muladd_10s_10s_18ns_18_1_1_U3702                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1244                                                                                                                             |     29|
|3878  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2942                                                                                                                     |     29|
|3879  |    mac_muladd_10s_10s_18ns_18_1_1_U3703                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1245                                                                                                                             |     48|
|3880  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2941                                                                                                                     |     48|
|3881  |    mac_muladd_10s_10s_18ns_18_1_1_U3704                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1246                                                                                                                             |     30|
|3882  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2940                                                                                                                     |     30|
|3883  |    mac_muladd_10s_10s_18ns_18_1_1_U3705                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1247                                                                                                                             |     25|
|3884  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2939                                                                                                                     |     25|
|3885  |    mac_muladd_10s_10s_18ns_18_1_1_U3706                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1248                                                                                                                             |     46|
|3886  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2938                                                                                                                     |     46|
|3887  |    mac_muladd_10s_10s_18ns_18_1_1_U3707                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1249                                                                                                                             |     42|
|3888  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2937                                                                                                                     |     42|
|3889  |    mac_muladd_10s_10s_18ns_18_1_1_U3708                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1250                                                                                                                             |     26|
|3890  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2936                                                                                                                     |     26|
|3891  |    mac_muladd_10s_10s_18ns_18_1_1_U3709                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1251                                                                                                                             |     64|
|3892  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2935                                                                                                                     |     64|
|3893  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__150  |      8|
|3894  |    mac_muladd_10s_10s_18ns_18_1_1_U3710                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1252                                                                                                                             |     25|
|3895  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2934                                                                                                                     |     25|
|3896  |    mac_muladd_10s_10s_18ns_18_1_1_U3711                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1253                                                                                                                             |     29|
|3897  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2933                                                                                                                     |     29|
|3898  |    mac_muladd_10s_10s_18ns_18_1_1_U3713                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1254                                                                                                                             |     39|
|3899  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2932                                                                                                                     |     39|
|3900  |    mac_muladd_10s_10s_18ns_18_1_1_U3714                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1255                                                                                                                             |     41|
|3901  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2931                                                                                                                     |     41|
|3902  |    mac_muladd_10s_10s_18ns_18_1_1_U3715                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1256                                                                                                                             |     22|
|3903  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2930                                                                                                                     |     22|
|3904  |    mac_muladd_10s_10s_18ns_18_1_1_U3716                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1257                                                                                                                             |     41|
|3905  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2929                                                                                                                     |     41|
|3906  |    mac_muladd_10s_10s_18ns_18_1_1_U3717                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1258                                                                                                                             |     34|
|3907  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2928                                                                                                                     |     34|
|3908  |    mac_muladd_10s_10s_18ns_18_1_1_U3718                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1259                                                                                                                             |     41|
|3909  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2927                                                                                                                     |     41|
|3910  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__35   |      8|
|3911  |    mac_muladd_10s_10s_18ns_18_1_1_U3719                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1260                                                                                                                             |     47|
|3912  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2926                                                                                                                     |     47|
|3913  |    mac_muladd_10s_10s_18ns_18_1_1_U3720                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1261                                                                                                                             |     34|
|3914  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2925                                                                                                                     |     34|
|3915  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__109  |      8|
|3916  |    mac_muladd_10s_10s_18ns_18_1_1_U3721                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1262                                                                                                                             |     33|
|3917  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2924                                                                                                                     |     33|
|3918  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__100  |      8|
|3919  |    mac_muladd_10s_10s_18ns_18_1_1_U3722                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1263                                                                                                                             |     34|
|3920  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2923                                                                                                                     |     34|
|3921  |    mac_muladd_10s_10s_18ns_18_1_1_U3723                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1264                                                                                                                             |     73|
|3922  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2922                                                                                                                     |     73|
|3923  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__92   |      8|
|3924  |    mac_muladd_10s_10s_18ns_18_1_1_U3724                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1265                                                                                                                             |     75|
|3925  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2921                                                                                                                     |     75|
|3926  |    mac_muladd_10s_10s_18ns_18_1_1_U3725                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1266                                                                                                                             |     29|
|3927  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2920                                                                                                                     |     29|
|3928  |    mac_muladd_10s_10s_18ns_18_1_1_U3726                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1267                                                                                                                             |     34|
|3929  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2919                                                                                                                     |     34|
|3930  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__146  |      8|
|3931  |    mac_muladd_10s_10s_18ns_18_1_1_U3727                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1268                                                                                                                             |     31|
|3932  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2918                                                                                                                     |     31|
|3933  |    mac_muladd_10s_10s_18ns_18_1_1_U3728                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1269                                                                                                                             |     52|
|3934  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2917                                                                                                                     |     52|
|3935  |    mac_muladd_10s_10s_18ns_18_1_1_U3729                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1270                                                                                                                             |     34|
|3936  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2916                                                                                                                     |     34|
|3937  |    mac_muladd_10s_10s_18ns_18_1_1_U3730                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1271                                                                                                                             |     29|
|3938  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2915                                                                                                                     |     29|
|3939  |    mac_muladd_10s_10s_18ns_18_1_1_U3731                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1272                                                                                                                             |     55|
|3940  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2914                                                                                                                     |     55|
|3941  |    mac_muladd_10s_10s_18ns_18_1_1_U3732                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1273                                                                                                                             |     33|
|3942  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2913                                                                                                                     |     33|
|3943  |    mac_muladd_10s_10s_18ns_18_1_1_U3733                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1274                                                                                                                             |     42|
|3944  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2912                                                                                                                     |     42|
|3945  |    mac_muladd_10s_10s_18ns_18_1_1_U3734                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1275                                                                                                                             |     55|
|3946  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2911                                                                                                                     |     55|
|3947  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__50   |      8|
|3948  |    mac_muladd_10s_10s_18ns_18_1_1_U3735                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1276                                                                                                                             |     25|
|3949  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2910                                                                                                                     |     25|
|3950  |    mac_muladd_10s_10s_18ns_18_1_1_U3736                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1277                                                                                                                             |     33|
|3951  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2909                                                                                                                     |     33|
|3952  |    mac_muladd_10s_10s_18ns_18_1_1_U3738                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1278                                                                                                                             |     22|
|3953  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2908                                                                                                                     |     22|
|3954  |    mac_muladd_10s_10s_18ns_18_1_1_U3739                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1279                                                                                                                             |     23|
|3955  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2907                                                                                                                     |     23|
|3956  |    mac_muladd_10s_10s_18ns_18_1_1_U3740                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1280                                                                                                                             |     21|
|3957  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2906                                                                                                                     |     21|
|3958  |    mac_muladd_10s_10s_18ns_18_1_1_U3741                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1281                                                                                                                             |     48|
|3959  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2905                                                                                                                     |     48|
|3960  |    mac_muladd_10s_10s_18ns_18_1_1_U3742                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1282                                                                                                                             |     30|
|3961  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2904                                                                                                                     |     30|
|3962  |    mac_muladd_10s_10s_18ns_18_1_1_U3743                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1283                                                                                                                             |     33|
|3963  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2903                                                                                                                     |     33|
|3964  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__161  |      8|
|3965  |    mac_muladd_10s_10s_18ns_18_1_1_U3744                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1284                                                                                                                             |     53|
|3966  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2902                                                                                                                     |     53|
|3967  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__21   |      8|
|3968  |    mac_muladd_10s_10s_18ns_18_1_1_U3745                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1285                                                                                                                             |     35|
|3969  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2901                                                                                                                     |     35|
|3970  |    mac_muladd_10s_10s_18ns_18_1_1_U3746                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1286                                                                                                                             |     40|
|3971  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2900                                                                                                                     |     40|
|3972  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__160  |      8|
|3973  |    mac_muladd_10s_10s_18ns_18_1_1_U3747                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1287                                                                                                                             |     35|
|3974  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2899                                                                                                                     |     35|
|3975  |    mac_muladd_10s_10s_18ns_18_1_1_U3748                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1288                                                                                                                             |     66|
|3976  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2898                                                                                                                     |     66|
|3977  |    mac_muladd_10s_10s_18ns_18_1_1_U3749                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1289                                                                                                                             |     76|
|3978  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2897                                                                                                                     |     76|
|3979  |    mac_muladd_10s_10s_18ns_18_1_1_U3750                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1290                                                                                                                             |     27|
|3980  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2896                                                                                                                     |     27|
|3981  |    mac_muladd_10s_10s_18ns_18_1_1_U3751                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1291                                                                                                                             |     26|
|3982  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2895                                                                                                                     |     26|
|3983  |    mac_muladd_10s_10s_18ns_18_1_1_U3752                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1292                                                                                                                             |     27|
|3984  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2894                                                                                                                     |     27|
|3985  |    mac_muladd_10s_10s_18ns_18_1_1_U3753                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1293                                                                                                                             |     46|
|3986  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2893                                                                                                                     |     46|
|3987  |    mac_muladd_10s_10s_18ns_18_1_1_U3754                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1294                                                                                                                             |     28|
|3988  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2892                                                                                                                     |     28|
|3989  |    mac_muladd_10s_10s_18ns_18_1_1_U3755                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1295                                                                                                                             |     27|
|3990  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2891                                                                                                                     |     27|
|3991  |    mac_muladd_10s_10s_18ns_18_1_1_U3756                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1296                                                                                                                             |     46|
|3992  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2890                                                                                                                     |     46|
|3993  |    mac_muladd_10s_10s_18ns_18_1_1_U3757                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1297                                                                                                                             |     28|
|3994  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2889                                                                                                                     |     28|
|3995  |    mac_muladd_10s_10s_18ns_18_1_1_U3758                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1298                                                                                                                             |     39|
|3996  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2888                                                                                                                     |     39|
|3997  |    mac_muladd_10s_10s_18ns_18_1_1_U3759                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1299                                                                                                                             |     48|
|3998  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2887                                                                                                                     |     48|
|3999  |    mac_muladd_10s_10s_18ns_18_1_1_U3760                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1300                                                                                                                             |     26|
|4000  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2886                                                                                                                     |     26|
|4001  |    mac_muladd_10s_10s_18ns_18_1_1_U3761                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1301                                                                                                                             |     41|
|4002  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2885                                                                                                                     |     41|
|4003  |    mac_muladd_10s_10s_18ns_18_1_1_U3763                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1302                                                                                                                             |     39|
|4004  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2884                                                                                                                     |     39|
|4005  |    mac_muladd_10s_10s_18ns_18_1_1_U3764                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1303                                                                                                                             |     41|
|4006  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2883                                                                                                                     |     41|
|4007  |    mac_muladd_10s_10s_18ns_18_1_1_U3765                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1304                                                                                                                             |     22|
|4008  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2882                                                                                                                     |     22|
|4009  |    mac_muladd_10s_10s_18ns_18_1_1_U3766                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1305                                                                                                                             |     52|
|4010  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2881                                                                                                                     |     52|
|4011  |    mac_muladd_10s_10s_18ns_18_1_1_U3767                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1306                                                                                                                             |     34|
|4012  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2880                                                                                                                     |     34|
|4013  |    mac_muladd_10s_10s_18ns_18_1_1_U3768                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1307                                                                                                                             |     33|
|4014  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2879                                                                                                                     |     33|
|4015  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__81   |      8|
|4016  |    mac_muladd_10s_10s_18ns_18_1_1_U3769                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1308                                                                                                                             |     55|
|4017  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2878                                                                                                                     |     55|
|4018  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__129  |      8|
|4019  |    mac_muladd_10s_10s_18ns_18_1_1_U3770                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1309                                                                                                                             |     36|
|4020  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2877                                                                                                                     |     36|
|4021  |    mac_muladd_10s_10s_18ns_18_1_1_U3771                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1310                                                                                                                             |     42|
|4022  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2876                                                                                                                     |     42|
|4023  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__155  |      8|
|4024  |    mac_muladd_10s_10s_18ns_18_1_1_U3772                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1311                                                                                                                             |     42|
|4025  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2875                                                                                                                     |     42|
|4026  |    mac_muladd_10s_10s_18ns_18_1_1_U3773                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1312                                                                                                                             |     66|
|4027  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2874                                                                                                                     |     66|
|4028  |    mac_muladd_10s_10s_18ns_18_1_1_U3774                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1313                                                                                                                             |     77|
|4029  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2873                                                                                                                     |     77|
|4030  |    mac_muladd_10s_10s_18ns_18_1_1_U3775                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1314                                                                                                                             |     26|
|4031  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2872                                                                                                                     |     26|
|4032  |    mac_muladd_10s_10s_18ns_18_1_1_U3776                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1315                                                                                                                             |     41|
|4033  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2871                                                                                                                     |     41|
|4034  |    mac_muladd_10s_10s_18ns_18_1_1_U3777                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1316                                                                                                                             |     36|
|4035  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2870                                                                                                                     |     36|
|4036  |    mac_muladd_10s_10s_18ns_18_1_1_U3778                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1317                                                                                                                             |     55|
|4037  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2869                                                                                                                     |     55|
|4038  |    mac_muladd_10s_10s_18ns_18_1_1_U3779                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1318                                                                                                                             |     37|
|4039  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2868                                                                                                                     |     37|
|4040  |    mac_muladd_10s_10s_18ns_18_1_1_U3780                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1319                                                                                                                             |     37|
|4041  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2867                                                                                                                     |     37|
|4042  |    mac_muladd_10s_10s_18ns_18_1_1_U3781                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1320                                                                                                                             |     55|
|4043  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2866                                                                                                                     |     55|
|4044  |    mac_muladd_10s_10s_18ns_18_1_1_U3782                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1321                                                                                                                             |     37|
|4045  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2865                                                                                                                     |     37|
|4046  |    mac_muladd_10s_10s_18ns_18_1_1_U3783                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1322                                                                                                                             |     39|
|4047  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2864                                                                                                                     |     39|
|4048  |    mac_muladd_10s_10s_18ns_18_1_1_U3784                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1323                                                                                                                             |     49|
|4049  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2863                                                                                                                     |     49|
|4050  |    mac_muladd_10s_10s_18ns_18_1_1_U3785                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1324                                                                                                                             |     26|
|4051  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2862                                                                                                                     |     26|
|4052  |    mac_muladd_10s_10s_18ns_18_1_1_U3786                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1325                                                                                                                             |     32|
|4053  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2861                                                                                                                     |     32|
|4054  |    mac_muladd_10s_10s_18ns_18_1_1_U3788                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1326                                                                                                                             |     27|
|4055  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2860                                                                                                                     |     27|
|4056  |    mac_muladd_10s_10s_18ns_18_1_1_U3789                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1327                                                                                                                             |     22|
|4057  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2859                                                                                                                     |     22|
|4058  |    mac_muladd_10s_10s_18ns_18_1_1_U3790                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1328                                                                                                                             |     21|
|4059  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2858                                                                                                                     |     21|
|4060  |    mac_muladd_10s_10s_18ns_18_1_1_U3791                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1329                                                                                                                             |     40|
|4061  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2857                                                                                                                     |     40|
|4062  |    mac_muladd_10s_10s_18ns_18_1_1_U3792                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1330                                                                                                                             |     22|
|4063  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2856                                                                                                                     |     22|
|4064  |    mac_muladd_10s_10s_18ns_18_1_1_U3793                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1331                                                                                                                             |     33|
|4065  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2855                                                                                                                     |     33|
|4066  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__83   |      8|
|4067  |    mac_muladd_10s_10s_18ns_18_1_1_U3794                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1332                                                                                                                             |     61|
|4068  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2854                                                                                                                     |     61|
|4069  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__3    |      8|
|4070  |    mac_muladd_10s_10s_18ns_18_1_1_U3795                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1333                                                                                                                             |     33|
|4071  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2853                                                                                                                     |     33|
|4072  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__88   |      8|
|4073  |    mac_muladd_10s_10s_18ns_18_1_1_U3796                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1334                                                                                                                             |     34|
|4074  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2852                                                                                                                     |     34|
|4075  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__78   |      8|
|4076  |    mac_muladd_10s_10s_18ns_18_1_1_U3797                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1335                                                                                                                             |     35|
|4077  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2851                                                                                                                     |     35|
|4078  |    mac_muladd_10s_10s_18ns_18_1_1_U3798                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1336                                                                                                                             |     66|
|4079  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2850                                                                                                                     |     66|
|4080  |    mac_muladd_10s_10s_18ns_18_1_1_U3799                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1337                                                                                                                             |     76|
|4081  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2849                                                                                                                     |     76|
|4082  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__32   |      8|
|4083  |    mac_muladd_10s_10s_18ns_18_1_1_U3800                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1338                                                                                                                             |     35|
|4084  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2848                                                                                                                     |     35|
|4085  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__6    |      8|
|4086  |    mac_muladd_10s_10s_18ns_18_1_1_U3801                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1339                                                                                                                             |     35|
|4087  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2847                                                                                                                     |     35|
|4088  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__36   |      8|
|4089  |    mac_muladd_10s_10s_18ns_18_1_1_U3802                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1340                                                                                                                             |     30|
|4090  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2846                                                                                                                     |     30|
|4091  |    mac_muladd_10s_10s_18ns_18_1_1_U3803                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1341                                                                                                                             |     49|
|4092  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2845                                                                                                                     |     49|
|4093  |    mac_muladd_10s_10s_18ns_18_1_1_U3804                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1342                                                                                                                             |     31|
|4094  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2844                                                                                                                     |     31|
|4095  |    mac_muladd_10s_10s_18ns_18_1_1_U3805                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1343                                                                                                                             |     23|
|4096  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2843                                                                                                                     |     23|
|4097  |    mac_muladd_10s_10s_18ns_18_1_1_U3806                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1344                                                                                                                             |     46|
|4098  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2842                                                                                                                     |     46|
|4099  |    mac_muladd_10s_10s_18ns_18_1_1_U3807                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1345                                                                                                                             |     28|
|4100  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2841                                                                                                                     |     28|
|4101  |    mac_muladd_10s_10s_18ns_18_1_1_U3808                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1346                                                                                                                             |     39|
|4102  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2840                                                                                                                     |     39|
|4103  |    mac_muladd_10s_10s_18ns_18_1_1_U3809                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1347                                                                                                                             |     54|
|4104  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2839                                                                                                                     |     54|
|4105  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__110  |      8|
|4106  |    mac_muladd_10s_10s_18ns_18_1_1_U3810                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1348                                                                                                                             |     32|
|4107  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2838                                                                                                                     |     32|
|4108  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__5    |      8|
|4109  |    mac_muladd_10s_10s_18ns_18_1_1_U3811                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1349                                                                                                                             |     41|
|4110  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2837                                                                                                                     |     41|
|4111  |    mac_muladd_10s_10s_18ns_18_1_1_U3813                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1350                                                                                                                             |     33|
|4112  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2836                                                                                                                     |     33|
|4113  |    mac_muladd_10s_10s_18ns_18_1_1_U3814                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1351                                                                                                                             |     23|
|4114  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2835                                                                                                                     |     23|
|4115  |    mac_muladd_10s_10s_18ns_18_1_1_U3815                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1352                                                                                                                             |     22|
|4116  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2834                                                                                                                     |     22|
|4117  |    mac_muladd_10s_10s_18ns_18_1_1_U3816                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1353                                                                                                                             |     41|
|4118  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2833                                                                                                                     |     41|
|4119  |    mac_muladd_10s_10s_18ns_18_1_1_U3817                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1354                                                                                                                             |     23|
|4120  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2832                                                                                                                     |     23|
|4121  |    mac_muladd_10s_10s_18ns_18_1_1_U3818                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1355                                                                                                                             |     40|
|4122  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2831                                                                                                                     |     40|
|4123  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__9    |      8|
|4124  |    mac_muladd_10s_10s_18ns_18_1_1_U3819                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1356                                                                                                                             |     61|
|4125  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2830                                                                                                                     |     61|
|4126  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__164  |      8|
|4127  |    mac_muladd_10s_10s_18ns_18_1_1_U3820                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1357                                                                                                                             |     33|
|4128  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2829                                                                                                                     |     33|
|4129  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__73   |      8|
|4130  |    mac_muladd_10s_10s_18ns_18_1_1_U3821                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1358                                                                                                                             |     34|
|4131  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2828                                                                                                                     |     34|
|4132  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__14   |      8|
|4133  |    mac_muladd_10s_10s_18ns_18_1_1_U3822                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1359                                                                                                                             |     42|
|4134  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2827                                                                                                                     |     42|
|4135  |    mac_muladd_10s_10s_18ns_18_1_1_U3823                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1360                                                                                                                             |     65|
|4136  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2826                                                                                                                     |     65|
|4137  |    mac_muladd_10s_10s_18ns_18_1_1_U3824                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1361                                                                                                                             |     77|
|4138  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2825                                                                                                                     |     77|
|4139  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__17   |      8|
|4140  |    mac_muladd_10s_10s_18ns_18_1_1_U3825                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1362                                                                                                                             |     36|
|4141  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2824                                                                                                                     |     36|
|4142  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__105  |      8|
|4143  |    mac_muladd_10s_10s_18ns_18_1_1_U3826                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1363                                                                                                                             |     36|
|4144  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2823                                                                                                                     |     36|
|4145  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__12   |      8|
|4146  |    mac_muladd_10s_10s_18ns_18_1_1_U3827                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1364                                                                                                                             |     31|
|4147  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2822                                                                                                                     |     31|
|4148  |    mac_muladd_10s_10s_18ns_18_1_1_U3828                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1365                                                                                                                             |     49|
|4149  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2821                                                                                                                     |     49|
|4150  |    mac_muladd_10s_10s_18ns_18_1_1_U3829                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1366                                                                                                                             |     33|
|4151  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2820                                                                                                                     |     33|
|4152  |    mac_muladd_10s_10s_18ns_18_1_1_U3830                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1367                                                                                                                             |     36|
|4153  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2819                                                                                                                     |     36|
|4154  |    mac_muladd_10s_10s_18ns_18_1_1_U3831                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1368                                                                                                                             |     54|
|4155  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2818                                                                                                                     |     54|
|4156  |    mac_muladd_10s_10s_18ns_18_1_1_U3832                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1369                                                                                                                             |     36|
|4157  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2817                                                                                                                     |     36|
|4158  |    mac_muladd_10s_10s_18ns_18_1_1_U3833                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1370                                                                                                                             |     38|
|4159  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2816                                                                                                                     |     38|
|4160  |    mac_muladd_10s_10s_18ns_18_1_1_U3834                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1371                                                                                                                             |     57|
|4161  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2815                                                                                                                     |     57|
|4162  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__23   |      8|
|4163  |    mac_muladd_10s_10s_18ns_18_1_1_U3835                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1372                                                                                                                             |     38|
|4164  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2814                                                                                                                     |     38|
|4165  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__52   |      8|
|4166  |    mac_muladd_10s_10s_18ns_18_1_1_U3836                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1373                                                                                                                             |     32|
|4167  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2813                                                                                                                     |     32|
|4168  |    mac_muladd_10s_10s_18ns_18_1_1_U3838                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1374                                                                                                                             |     21|
|4169  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2812                                                                                                                     |     21|
|4170  |    mac_muladd_10s_10s_18ns_18_1_1_U3839                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1375                                                                                                                             |     22|
|4171  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2811                                                                                                                     |     22|
|4172  |    mac_muladd_10s_10s_18ns_18_1_1_U3840                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1376                                                                                                                             |     21|
|4173  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2810                                                                                                                     |     21|
|4174  |    mac_muladd_10s_10s_18ns_18_1_1_U3841                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1377                                                                                                                             |     46|
|4175  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2809                                                                                                                     |     46|
|4176  |    mac_muladd_10s_10s_18ns_18_1_1_U3842                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1378                                                                                                                             |     26|
|4177  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2808                                                                                                                     |     26|
|4178  |    mac_muladd_10s_10s_18ns_18_1_1_U3843                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1379                                                                                                                             |     26|
|4179  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2807                                                                                                                     |     26|
|4180  |    mac_muladd_10s_10s_18ns_18_1_1_U3844                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1380                                                                                                                             |     46|
|4181  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2806                                                                                                                     |     46|
|4182  |    mac_muladd_10s_10s_18ns_18_1_1_U3845                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1381                                                                                                                             |     33|
|4183  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2805                                                                                                                     |     33|
|4184  |    mac_muladd_10s_10s_18ns_18_1_1_U3846                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1382                                                                                                                             |     32|
|4185  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2804                                                                                                                     |     32|
|4186  |    mac_muladd_10s_10s_18ns_18_1_1_U3847                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1383                                                                                                                             |     33|
|4187  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2803                                                                                                                     |     33|
|4188  |    mac_muladd_10s_10s_18ns_18_1_1_U3848                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1384                                                                                                                             |     71|
|4189  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2802                                                                                                                     |     71|
|4190  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__38   |      8|
|4191  |    mac_muladd_10s_10s_18ns_18_1_1_U3849                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1385                                                                                                                             |     73|
|4192  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2801                                                                                                                     |     73|
|4193  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__45   |      8|
|4194  |    mac_muladd_10s_10s_18ns_18_1_1_U3850                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1386                                                                                                                             |     33|
|4195  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2800                                                                                                                     |     33|
|4196  |    mac_muladd_10s_10s_18ns_18_1_1_U3851                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1387                                                                                                                             |     33|
|4197  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2799                                                                                                                     |     33|
|4198  |    mac_muladd_10s_10s_18ns_18_1_1_U3852                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1388                                                                                                                             |     21|
|4199  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2798                                                                                                                     |     21|
|4200  |    mac_muladd_10s_10s_18ns_18_1_1_U3853                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1389                                                                                                                             |     40|
|4201  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2797                                                                                                                     |     40|
|4202  |    mac_muladd_10s_10s_18ns_18_1_1_U3854                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1390                                                                                                                             |     30|
|4203  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2796                                                                                                                     |     30|
|4204  |    mac_muladd_10s_10s_18ns_18_1_1_U3855                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1391                                                                                                                             |     24|
|4205  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2795                                                                                                                     |     24|
|4206  |    mac_muladd_10s_10s_18ns_18_1_1_U3856                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1392                                                                                                                             |     46|
|4207  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2794                                                                                                                     |     46|
|4208  |    mac_muladd_10s_10s_18ns_18_1_1_U3857                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1393                                                                                                                             |     42|
|4209  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2793                                                                                                                     |     42|
|4210  |    mac_muladd_10s_10s_18ns_18_1_1_U3858                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1394                                                                                                                             |     46|
|4211  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2792                                                                                                                     |     46|
|4212  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__149  |      8|
|4213  |    mac_muladd_10s_10s_18ns_18_1_1_U3859                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1395                                                                                                                             |     48|
|4214  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2791                                                                                                                     |     48|
|4215  |    mac_muladd_10s_10s_18ns_18_1_1_U3860                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1396                                                                                                                             |     32|
|4216  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2790                                                                                                                     |     32|
|4217  |    mac_muladd_10s_10s_18ns_18_1_1_U3861                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1397                                                                                                                             |     21|
|4218  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2789                                                                                                                     |     21|
|4219  |    mac_muladd_10s_10s_18ns_18_1_1_U3863                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1398                                                                                                                             |     22|
|4220  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2788                                                                                                                     |     22|
|4221  |    mac_muladd_10s_10s_18ns_18_1_1_U3864                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1399                                                                                                                             |     23|
|4222  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2787                                                                                                                     |     23|
|4223  |    mac_muladd_10s_10s_18ns_18_1_1_U3865                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1400                                                                                                                             |     22|
|4224  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2786                                                                                                                     |     22|
|4225  |    mac_muladd_10s_10s_18ns_18_1_1_U3866                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1401                                                                                                                             |     54|
|4226  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2785                                                                                                                     |     54|
|4227  |    mac_muladd_10s_10s_18ns_18_1_1_U3867                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1402                                                                                                                             |     28|
|4228  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2784                                                                                                                     |     28|
|4229  |    mac_muladd_10s_10s_18ns_18_1_1_U3868                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1403                                                                                                                             |     27|
|4230  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2783                                                                                                                     |     27|
|4231  |    mac_muladd_10s_10s_18ns_18_1_1_U3869                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1404                                                                                                                             |     47|
|4232  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2782                                                                                                                     |     47|
|4233  |    mac_muladd_10s_10s_18ns_18_1_1_U3870                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1405                                                                                                                             |     34|
|4234  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2781                                                                                                                     |     34|
|4235  |    mac_muladd_10s_10s_18ns_18_1_1_U3871                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1406                                                                                                                             |     33|
|4236  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2780                                                                                                                     |     33|
|4237  |    mac_muladd_10s_10s_18ns_18_1_1_U3872                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1407                                                                                                                             |     34|
|4238  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2779                                                                                                                     |     34|
|4239  |    mac_muladd_10s_10s_18ns_18_1_1_U3873                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1408                                                                                                                             |     74|
|4240  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2778                                                                                                                     |     74|
|4241  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__101  |      8|
|4242  |    mac_muladd_10s_10s_18ns_18_1_1_U3874                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1409                                                                                                                             |     76|
|4243  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2777                                                                                                                     |     76|
|4244  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__137  |      8|
|4245  |    mac_muladd_10s_10s_18ns_18_1_1_U3875                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1410                                                                                                                             |     34|
|4246  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2776                                                                                                                     |     34|
|4247  |    mac_muladd_10s_10s_18ns_18_1_1_U3876                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1411                                                                                                                             |     35|
|4248  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2775                                                                                                                     |     35|
|4249  |    mac_muladd_10s_10s_18ns_18_1_1_U3877                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1412                                                                                                                             |     22|
|4250  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2774                                                                                                                     |     22|
|4251  |    mac_muladd_10s_10s_18ns_18_1_1_U3878                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1413                                                                                                                             |     41|
|4252  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2773                                                                                                                     |     41|
|4253  |    mac_muladd_10s_10s_18ns_18_1_1_U3879                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1414                                                                                                                             |     32|
|4254  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2772                                                                                                                     |     32|
|4255  |    mac_muladd_10s_10s_18ns_18_1_1_U3880                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1415                                                                                                                             |     27|
|4256  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2771                                                                                                                     |     27|
|4257  |    mac_muladd_10s_10s_18ns_18_1_1_U3881                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1416                                                                                                                             |     53|
|4258  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2770                                                                                                                     |     53|
|4259  |    mac_muladd_10s_10s_18ns_18_1_1_U3882                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1417                                                                                                                             |     33|
|4260  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2769                                                                                                                     |     33|
|4261  |    mac_muladd_10s_10s_18ns_18_1_1_U3883                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1418                                                                                                                             |     39|
|4262  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2768                                                                                                                     |     39|
|4263  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__76   |      8|
|4264  |    mac_muladd_10s_10s_18ns_18_1_1_U3884                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1419                                                                                                                             |     55|
|4265  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2767                                                                                                                     |     55|
|4266  |    mac_muladd_10s_10s_18ns_18_1_1_U3885                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1420                                                                                                                             |     34|
|4267  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2766                                                                                                                     |     34|
|4268  |    mac_muladd_10s_10s_18ns_18_1_1_U3886                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_1421                                                                                                                             |     22|
|4269  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1                                                                                                                          |     22|
|4270  |    mac_muladd_10s_8ns_18ns_18_1_1_U2662                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1                                                                                                                                  |     20|
|4271  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_2765                                                                                                                     |     20|
|4272  |    mac_muladd_10s_8ns_18ns_18_1_1_U2712                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_1422                                                                                                                             |     20|
|4273  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_2764                                                                                                                     |     20|
|4274  |    mac_muladd_10s_8ns_18ns_18_1_1_U2762                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_1423                                                                                                                             |     20|
|4275  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_2763                                                                                                                     |     20|
|4276  |    mac_muladd_10s_8ns_18ns_18_1_1_U2812                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_1424                                                                                                                             |     20|
|4277  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_2762                                                                                                                     |     20|
|4278  |    mac_muladd_10s_8ns_18ns_18_1_1_U2862                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_1425                                                                                                                             |     20|
|4279  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_2761                                                                                                                     |     20|
|4280  |    mac_muladd_10s_8ns_18ns_18_1_1_U2912                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_1426                                                                                                                             |     20|
|4281  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_2760                                                                                                                     |     20|
|4282  |    mac_muladd_10s_8ns_18ns_18_1_1_U2962                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_1427                                                                                                                             |     20|
|4283  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_2759                                                                                                                     |     20|
|4284  |    mac_muladd_10s_8ns_18ns_18_1_1_U3012                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_1428                                                                                                                             |     20|
|4285  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_2758                                                                                                                     |     20|
|4286  |    mac_muladd_10s_8ns_18ns_18_1_1_U3062                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_1429                                                                                                                             |     20|
|4287  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_2757                                                                                                                     |     20|
|4288  |    mac_muladd_10s_8ns_18ns_18_1_1_U3112                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_1430                                                                                                                             |     20|
|4289  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_2756                                                                                                                     |     20|
|4290  |    mac_muladd_10s_8ns_18ns_18_1_1_U3162                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_1431                                                                                                                             |     20|
|4291  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_2755                                                                                                                     |     20|
|4292  |    mac_muladd_10s_8ns_18ns_18_1_1_U3212                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_1432                                                                                                                             |     20|
|4293  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_2754                                                                                                                     |     20|
|4294  |    mac_muladd_10s_8ns_18ns_18_1_1_U3262                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_1433                                                                                                                             |     20|
|4295  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_2753                                                                                                                     |     20|
|4296  |    mac_muladd_10s_8ns_18ns_18_1_1_U3312                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_1434                                                                                                                             |     20|
|4297  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_2752                                                                                                                     |     20|
|4298  |    mac_muladd_10s_8ns_18ns_18_1_1_U3362                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_1435                                                                                                                             |     20|
|4299  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_2751                                                                                                                     |     20|
|4300  |    mac_muladd_10s_8ns_18ns_18_1_1_U3412                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_1436                                                                                                                             |     20|
|4301  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_2750                                                                                                                     |     20|
|4302  |    mac_muladd_10s_8ns_18ns_18_1_1_U3462                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_1437                                                                                                                             |     20|
|4303  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_2749                                                                                                                     |     20|
|4304  |    mac_muladd_10s_8ns_18ns_18_1_1_U3512                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_1438                                                                                                                             |     20|
|4305  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_2748                                                                                                                     |     20|
|4306  |    mac_muladd_10s_8ns_18ns_18_1_1_U3562                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_1439                                                                                                                             |     20|
|4307  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_2747                                                                                                                     |     20|
|4308  |    mac_muladd_10s_8ns_18ns_18_1_1_U3612                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_1440                                                                                                                             |     20|
|4309  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_2746                                                                                                                     |     20|
|4310  |    mac_muladd_10s_8ns_18ns_18_1_1_U3662                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_1441                                                                                                                             |     20|
|4311  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_2745                                                                                                                     |     20|
|4312  |    mac_muladd_10s_8ns_18ns_18_1_1_U3712                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_1442                                                                                                                             |     20|
|4313  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_2744                                                                                                                     |     20|
|4314  |    mac_muladd_10s_8ns_18ns_18_1_1_U3762                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_1443                                                                                                                             |     20|
|4315  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_2743                                                                                                                     |     20|
|4316  |    mac_muladd_10s_8ns_18ns_18_1_1_U3812                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_1444                                                                                                                             |     20|
|4317  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_2742                                                                                                                     |     20|
|4318  |    mac_muladd_10s_8ns_18ns_18_1_1_U3862                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_1445                                                                                                                             |     20|
|4319  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2                                                                                                                          |     20|
|4320  |    mac_muladd_10s_9ns_18ns_18_1_1_U2637                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1                                                                                                                                  |     20|
|4321  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_2741                                                                                                                     |     20|
|4322  |    mac_muladd_10s_9ns_18ns_18_1_1_U2687                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_1446                                                                                                                             |     20|
|4323  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_2740                                                                                                                     |     20|
|4324  |    mac_muladd_10s_9ns_18ns_18_1_1_U2737                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_1447                                                                                                                             |     20|
|4325  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_2739                                                                                                                     |     20|
|4326  |    mac_muladd_10s_9ns_18ns_18_1_1_U2787                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_1448                                                                                                                             |     20|
|4327  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_2738                                                                                                                     |     20|
|4328  |    mac_muladd_10s_9ns_18ns_18_1_1_U2837                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_1449                                                                                                                             |     20|
|4329  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_2737                                                                                                                     |     20|
|4330  |    mac_muladd_10s_9ns_18ns_18_1_1_U2887                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_1450                                                                                                                             |     20|
|4331  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_2736                                                                                                                     |     20|
|4332  |    mac_muladd_10s_9ns_18ns_18_1_1_U2937                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_1451                                                                                                                             |     20|
|4333  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_2735                                                                                                                     |     20|
|4334  |    mac_muladd_10s_9ns_18ns_18_1_1_U2987                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_1452                                                                                                                             |     20|
|4335  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_2734                                                                                                                     |     20|
|4336  |    mac_muladd_10s_9ns_18ns_18_1_1_U3037                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_1453                                                                                                                             |     20|
|4337  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_2733                                                                                                                     |     20|
|4338  |    mac_muladd_10s_9ns_18ns_18_1_1_U3087                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_1454                                                                                                                             |     20|
|4339  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_2732                                                                                                                     |     20|
|4340  |    mac_muladd_10s_9ns_18ns_18_1_1_U3137                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_1455                                                                                                                             |     20|
|4341  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_2731                                                                                                                     |     20|
|4342  |    mac_muladd_10s_9ns_18ns_18_1_1_U3187                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_1456                                                                                                                             |     20|
|4343  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_2730                                                                                                                     |     20|
|4344  |    mac_muladd_10s_9ns_18ns_18_1_1_U3237                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_1457                                                                                                                             |     20|
|4345  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_2729                                                                                                                     |     20|
|4346  |    mac_muladd_10s_9ns_18ns_18_1_1_U3287                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_1458                                                                                                                             |     20|
|4347  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_2728                                                                                                                     |     20|
|4348  |    mac_muladd_10s_9ns_18ns_18_1_1_U3337                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_1459                                                                                                                             |     20|
|4349  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_2727                                                                                                                     |     20|
|4350  |    mac_muladd_10s_9ns_18ns_18_1_1_U3387                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_1460                                                                                                                             |     20|
|4351  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_2726                                                                                                                     |     20|
|4352  |    mac_muladd_10s_9ns_18ns_18_1_1_U3437                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_1461                                                                                                                             |     20|
|4353  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_2725                                                                                                                     |     20|
|4354  |    mac_muladd_10s_9ns_18ns_18_1_1_U3487                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_1462                                                                                                                             |     20|
|4355  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_2724                                                                                                                     |     20|
|4356  |    mac_muladd_10s_9ns_18ns_18_1_1_U3537                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_1463                                                                                                                             |     20|
|4357  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_2723                                                                                                                     |     20|
|4358  |    mac_muladd_10s_9ns_18ns_18_1_1_U3587                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_1464                                                                                                                             |     20|
|4359  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_2722                                                                                                                     |     20|
|4360  |    mac_muladd_10s_9ns_18ns_18_1_1_U3637                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_1465                                                                                                                             |     20|
|4361  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_2721                                                                                                                     |     20|
|4362  |    mac_muladd_10s_9ns_18ns_18_1_1_U3687                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_1466                                                                                                                             |     20|
|4363  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_2720                                                                                                                     |     20|
|4364  |    mac_muladd_10s_9ns_18ns_18_1_1_U3737                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_1467                                                                                                                             |     20|
|4365  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_2719                                                                                                                     |     20|
|4366  |    mac_muladd_10s_9ns_18ns_18_1_1_U3787                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_1468                                                                                                                             |     20|
|4367  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_2718                                                                                                                     |     20|
|4368  |    mac_muladd_10s_9ns_18ns_18_1_1_U3837                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_1469                                                                                                                             |     20|
|4369  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0                                                                                                                          |     20|
|4370  |    mul_10s_10s_18_1_1_U1388                                         |hls_dummy_mul_10s_10s_18_1_1                                                                                                                                              |    116|
|4371  |    mul_10s_10s_18_1_1_U1389                                         |hls_dummy_mul_10s_10s_18_1_1_1470                                                                                                                                         |     69|
|4372  |    mul_10s_10s_18_1_1_U1390                                         |hls_dummy_mul_10s_10s_18_1_1_1471                                                                                                                                         |     69|
|4373  |    mul_10s_10s_18_1_1_U1391                                         |hls_dummy_mul_10s_10s_18_1_1_1472                                                                                                                                         |     69|
|4374  |    mul_10s_10s_18_1_1_U1392                                         |hls_dummy_mul_10s_10s_18_1_1_1473                                                                                                                                         |     69|
|4375  |    mul_10s_10s_18_1_1_U1393                                         |hls_dummy_mul_10s_10s_18_1_1_1474                                                                                                                                         |    122|
|4376  |    mul_10s_10s_18_1_1_U1394                                         |hls_dummy_mul_10s_10s_18_1_1_1475                                                                                                                                         |     69|
|4377  |    mul_10s_10s_18_1_1_U1395                                         |hls_dummy_mul_10s_10s_18_1_1_1476                                                                                                                                         |    122|
|4378  |    mul_10s_10s_18_1_1_U1396                                         |hls_dummy_mul_10s_10s_18_1_1_1477                                                                                                                                         |     69|
|4379  |    mul_10s_10s_18_1_1_U1397                                         |hls_dummy_mul_10s_10s_18_1_1_1478                                                                                                                                         |     69|
|4380  |    mul_10s_10s_18_1_1_U1398                                         |hls_dummy_mul_10s_10s_18_1_1_1479                                                                                                                                         |     69|
|4381  |    mul_10s_10s_18_1_1_U1399                                         |hls_dummy_mul_10s_10s_18_1_1_1480                                                                                                                                         |     69|
|4382  |    mul_10s_10s_18_1_1_U1400                                         |hls_dummy_mul_10s_10s_18_1_1_1481                                                                                                                                         |    122|
|4383  |    mul_10s_10s_18_1_1_U1401                                         |hls_dummy_mul_10s_10s_18_1_1_1482                                                                                                                                         |    122|
|4384  |    mul_10s_10s_18_1_1_U1402                                         |hls_dummy_mul_10s_10s_18_1_1_1483                                                                                                                                         |     69|
|4385  |    mul_10s_10s_18_1_1_U1403                                         |hls_dummy_mul_10s_10s_18_1_1_1484                                                                                                                                         |     69|
|4386  |    mul_10s_10s_18_1_1_U1404                                         |hls_dummy_mul_10s_10s_18_1_1_1485                                                                                                                                         |     90|
|4387  |    mul_10s_10s_18_1_1_U1405                                         |hls_dummy_mul_10s_10s_18_1_1_1486                                                                                                                                         |     72|
|4388  |    mul_10s_10s_18_1_1_U1406                                         |hls_dummy_mul_10s_10s_18_1_1_1487                                                                                                                                         |     72|
|4389  |    mul_10s_10s_18_1_1_U1407                                         |hls_dummy_mul_10s_10s_18_1_1_1488                                                                                                                                         |     72|
|4390  |    mul_10s_10s_18_1_1_U1408                                         |hls_dummy_mul_10s_10s_18_1_1_1489                                                                                                                                         |    116|
|4391  |    mul_10s_10s_18_1_1_U1409                                         |hls_dummy_mul_10s_10s_18_1_1_1490                                                                                                                                         |    116|
|4392  |    mul_10s_10s_18_1_1_U1410                                         |hls_dummy_mul_10s_10s_18_1_1_1491                                                                                                                                         |    122|
|4393  |    mul_10s_10s_18_1_1_U1411                                         |hls_dummy_mul_10s_10s_18_1_1_1492                                                                                                                                         |     69|
|4394  |    mul_10s_10s_18_1_1_U1412                                         |hls_dummy_mul_10s_10s_18_1_1_1493                                                                                                                                         |      7|
|4395  |    mul_10s_10s_18_1_1_U1413                                         |hls_dummy_mul_10s_10s_18_1_1_1494                                                                                                                                         |    116|
|4396  |    mul_10s_10s_18_1_1_U1414                                         |hls_dummy_mul_10s_10s_18_1_1_1495                                                                                                                                         |     69|
|4397  |    mul_10s_10s_18_1_1_U1415                                         |hls_dummy_mul_10s_10s_18_1_1_1496                                                                                                                                         |     73|
|4398  |    mul_10s_10s_18_1_1_U1416                                         |hls_dummy_mul_10s_10s_18_1_1_1497                                                                                                                                         |     73|
|4399  |    mul_10s_10s_18_1_1_U1417                                         |hls_dummy_mul_10s_10s_18_1_1_1498                                                                                                                                         |     72|
|4400  |    mul_10s_10s_18_1_1_U1418                                         |hls_dummy_mul_10s_10s_18_1_1_1499                                                                                                                                         |     75|
|4401  |    mul_10s_10s_18_1_1_U1419                                         |hls_dummy_mul_10s_10s_18_1_1_1500                                                                                                                                         |     69|
|4402  |    mul_10s_10s_18_1_1_U1420                                         |hls_dummy_mul_10s_10s_18_1_1_1501                                                                                                                                         |     75|
|4403  |    mul_10s_10s_18_1_1_U1421                                         |hls_dummy_mul_10s_10s_18_1_1_1502                                                                                                                                         |     69|
|4404  |    mul_10s_10s_18_1_1_U1422                                         |hls_dummy_mul_10s_10s_18_1_1_1503                                                                                                                                         |     73|
|4405  |    mul_10s_10s_18_1_1_U1423                                         |hls_dummy_mul_10s_10s_18_1_1_1504                                                                                                                                         |     78|
|4406  |    mul_10s_10s_18_1_1_U1424                                         |hls_dummy_mul_10s_10s_18_1_1_1505                                                                                                                                         |     69|
|4407  |    mul_10s_10s_18_1_1_U1425                                         |hls_dummy_mul_10s_10s_18_1_1_1506                                                                                                                                         |     75|
|4408  |    mul_10s_10s_18_1_1_U1426                                         |hls_dummy_mul_10s_10s_18_1_1_1507                                                                                                                                         |     75|
|4409  |    mul_10s_10s_18_1_1_U1427                                         |hls_dummy_mul_10s_10s_18_1_1_1508                                                                                                                                         |     73|
|4410  |    mul_10s_10s_18_1_1_U1428                                         |hls_dummy_mul_10s_10s_18_1_1_1509                                                                                                                                         |     73|
|4411  |    mul_10s_10s_18_1_1_U1429                                         |hls_dummy_mul_10s_10s_18_1_1_1510                                                                                                                                         |     91|
|4412  |    mul_10s_10s_18_1_1_U1430                                         |hls_dummy_mul_10s_10s_18_1_1_1511                                                                                                                                         |    102|
|4413  |    mul_10s_10s_18_1_1_U1431                                         |hls_dummy_mul_10s_10s_18_1_1_1512                                                                                                                                         |    102|
|4414  |    mul_10s_10s_18_1_1_U1432                                         |hls_dummy_mul_10s_10s_18_1_1_1513                                                                                                                                         |    102|
|4415  |    mul_10s_10s_18_1_1_U1433                                         |hls_dummy_mul_10s_10s_18_1_1_1514                                                                                                                                         |    120|
|4416  |    mul_10s_10s_18_1_1_U1434                                         |hls_dummy_mul_10s_10s_18_1_1_1515                                                                                                                                         |    120|
|4417  |    mul_10s_10s_18_1_1_U1435                                         |hls_dummy_mul_10s_10s_18_1_1_1516                                                                                                                                         |     75|
|4418  |    mul_10s_10s_18_1_1_U1436                                         |hls_dummy_mul_10s_10s_18_1_1_1517                                                                                                                                         |     73|
|4419  |    mul_10s_10s_18_1_1_U1438                                         |hls_dummy_mul_10s_10s_18_1_1_1518                                                                                                                                         |     72|
|4420  |    mul_10s_10s_18_1_1_U1439                                         |hls_dummy_mul_10s_10s_18_1_1_1519                                                                                                                                         |     72|
|4421  |    mul_10s_10s_18_1_1_U1440                                         |hls_dummy_mul_10s_10s_18_1_1_1520                                                                                                                                         |     69|
|4422  |    mul_10s_10s_18_1_1_U1441                                         |hls_dummy_mul_10s_10s_18_1_1_1521                                                                                                                                         |     69|
|4423  |    mul_10s_10s_18_1_1_U1442                                         |hls_dummy_mul_10s_10s_18_1_1_1522                                                                                                                                         |     69|
|4424  |    mul_10s_10s_18_1_1_U1443                                         |hls_dummy_mul_10s_10s_18_1_1_1523                                                                                                                                         |    122|
|4425  |    mul_10s_10s_18_1_1_U1444                                         |hls_dummy_mul_10s_10s_18_1_1_1524                                                                                                                                         |     95|
|4426  |    mul_10s_10s_18_1_1_U1445                                         |hls_dummy_mul_10s_10s_18_1_1_1525                                                                                                                                         |     69|
|4427  |    mul_10s_10s_18_1_1_U1446                                         |hls_dummy_mul_10s_10s_18_1_1_1526                                                                                                                                         |     95|
|4428  |    mul_10s_10s_18_1_1_U1447                                         |hls_dummy_mul_10s_10s_18_1_1_1527                                                                                                                                         |     69|
|4429  |    mul_10s_10s_18_1_1_U1448                                         |hls_dummy_mul_10s_10s_18_1_1_1528                                                                                                                                         |     95|
|4430  |    mul_10s_10s_18_1_1_U1449                                         |hls_dummy_mul_10s_10s_18_1_1_1529                                                                                                                                         |    122|
|4431  |    mul_10s_10s_18_1_1_U1450                                         |hls_dummy_mul_10s_10s_18_1_1_1530                                                                                                                                         |     72|
|4432  |    mul_10s_10s_18_1_1_U1451                                         |hls_dummy_mul_10s_10s_18_1_1_1531                                                                                                                                         |     69|
|4433  |    mul_10s_10s_18_1_1_U1452                                         |hls_dummy_mul_10s_10s_18_1_1_1532                                                                                                                                         |    121|
|4434  |    mul_10s_10s_18_1_1_U1453                                         |hls_dummy_mul_10s_10s_18_1_1_1533                                                                                                                                         |     72|
|4435  |    mul_10s_10s_18_1_1_U1454                                         |hls_dummy_mul_10s_10s_18_1_1_1534                                                                                                                                         |    121|
|4436  |    mul_10s_10s_18_1_1_U1455                                         |hls_dummy_mul_10s_10s_18_1_1_1535                                                                                                                                         |     69|
|4437  |    mul_10s_10s_18_1_1_U1456                                         |hls_dummy_mul_10s_10s_18_1_1_1536                                                                                                                                         |     69|
|4438  |    mul_10s_10s_18_1_1_U1457                                         |hls_dummy_mul_10s_10s_18_1_1_1537                                                                                                                                         |     69|
|4439  |    mul_10s_10s_18_1_1_U1458                                         |hls_dummy_mul_10s_10s_18_1_1_1538                                                                                                                                         |     69|
|4440  |    mul_10s_10s_18_1_1_U1459                                         |hls_dummy_mul_10s_10s_18_1_1_1539                                                                                                                                         |     69|
|4441  |    mul_10s_10s_18_1_1_U1460                                         |hls_dummy_mul_10s_10s_18_1_1_1540                                                                                                                                         |     69|
|4442  |    mul_10s_10s_18_1_1_U1461                                         |hls_dummy_mul_10s_10s_18_1_1_1541                                                                                                                                         |     69|
|4443  |    mul_10s_10s_18_1_1_U1462                                         |hls_dummy_mul_10s_10s_18_1_1_1542                                                                                                                                         |      7|
|4444  |    mul_10s_10s_18_1_1_U1463                                         |hls_dummy_mul_10s_10s_18_1_1_1543                                                                                                                                         |    102|
|4445  |    mul_10s_10s_18_1_1_U1464                                         |hls_dummy_mul_10s_10s_18_1_1_1544                                                                                                                                         |    102|
|4446  |    mul_10s_10s_18_1_1_U1465                                         |hls_dummy_mul_10s_10s_18_1_1_1545                                                                                                                                         |     73|
|4447  |    mul_10s_10s_18_1_1_U1466                                         |hls_dummy_mul_10s_10s_18_1_1_1546                                                                                                                                         |     73|
|4448  |    mul_10s_10s_18_1_1_U1467                                         |hls_dummy_mul_10s_10s_18_1_1_1547                                                                                                                                         |     73|
|4449  |    mul_10s_10s_18_1_1_U1468                                         |hls_dummy_mul_10s_10s_18_1_1_1548                                                                                                                                         |     75|
|4450  |    mul_10s_10s_18_1_1_U1469                                         |hls_dummy_mul_10s_10s_18_1_1_1549                                                                                                                                         |     99|
|4451  |    mul_10s_10s_18_1_1_U1470                                         |hls_dummy_mul_10s_10s_18_1_1_1550                                                                                                                                         |     73|
|4452  |    mul_10s_10s_18_1_1_U1471                                         |hls_dummy_mul_10s_10s_18_1_1_1551                                                                                                                                         |    113|
|4453  |    mul_10s_10s_18_1_1_U1472                                         |hls_dummy_mul_10s_10s_18_1_1_1552                                                                                                                                         |     73|
|4454  |    mul_10s_10s_18_1_1_U1473                                         |hls_dummy_mul_10s_10s_18_1_1_1553                                                                                                                                         |     99|
|4455  |    mul_10s_10s_18_1_1_U1474                                         |hls_dummy_mul_10s_10s_18_1_1_1554                                                                                                                                         |     75|
|4456  |    mul_10s_10s_18_1_1_U1475                                         |hls_dummy_mul_10s_10s_18_1_1_1555                                                                                                                                         |    102|
|4457  |    mul_10s_10s_18_1_1_U1476                                         |hls_dummy_mul_10s_10s_18_1_1_1556                                                                                                                                         |     73|
|4458  |    mul_10s_10s_18_1_1_U1477                                         |hls_dummy_mul_10s_10s_18_1_1_1557                                                                                                                                         |     72|
|4459  |    mul_10s_10s_18_1_1_U1478                                         |hls_dummy_mul_10s_10s_18_1_1_1558                                                                                                                                         |    102|
|4460  |    mul_10s_10s_18_1_1_U1479                                         |hls_dummy_mul_10s_10s_18_1_1_1559                                                                                                                                         |     72|
|4461  |    mul_10s_10s_18_1_1_U1480                                         |hls_dummy_mul_10s_10s_18_1_1_1560                                                                                                                                         |     69|
|4462  |    mul_10s_10s_18_1_1_U1481                                         |hls_dummy_mul_10s_10s_18_1_1_1561                                                                                                                                         |     69|
|4463  |    mul_10s_10s_18_1_1_U1482                                         |hls_dummy_mul_10s_10s_18_1_1_1562                                                                                                                                         |     69|
|4464  |    mul_10s_10s_18_1_1_U1483                                         |hls_dummy_mul_10s_10s_18_1_1_1563                                                                                                                                         |    102|
|4465  |    mul_10s_10s_18_1_1_U1484                                         |hls_dummy_mul_10s_10s_18_1_1_1564                                                                                                                                         |    102|
|4466  |    mul_10s_10s_18_1_1_U1485                                         |hls_dummy_mul_10s_10s_18_1_1_1565                                                                                                                                         |     73|
|4467  |    mul_10s_10s_18_1_1_U1486                                         |hls_dummy_mul_10s_10s_18_1_1_1566                                                                                                                                         |     73|
|4468  |    mul_10s_10s_18_1_1_U1488                                         |hls_dummy_mul_10s_10s_18_1_1_1567                                                                                                                                         |     69|
|4469  |    mul_10s_10s_18_1_1_U1489                                         |hls_dummy_mul_10s_10s_18_1_1_1568                                                                                                                                         |     69|
|4470  |    mul_10s_10s_18_1_1_U1490                                         |hls_dummy_mul_10s_10s_18_1_1_1569                                                                                                                                         |     69|
|4471  |    mul_10s_10s_18_1_1_U1491                                         |hls_dummy_mul_10s_10s_18_1_1_1570                                                                                                                                         |     69|
|4472  |    mul_10s_10s_18_1_1_U1492                                         |hls_dummy_mul_10s_10s_18_1_1_1571                                                                                                                                         |     69|
|4473  |    mul_10s_10s_18_1_1_U1493                                         |hls_dummy_mul_10s_10s_18_1_1_1572                                                                                                                                         |    116|
|4474  |    mul_10s_10s_18_1_1_U1494                                         |hls_dummy_mul_10s_10s_18_1_1_1573                                                                                                                                         |    102|
|4475  |    mul_10s_10s_18_1_1_U1495                                         |hls_dummy_mul_10s_10s_18_1_1_1574                                                                                                                                         |     69|
|4476  |    mul_10s_10s_18_1_1_U1496                                         |hls_dummy_mul_10s_10s_18_1_1_1575                                                                                                                                         |     69|
|4477  |    mul_10s_10s_18_1_1_U1497                                         |hls_dummy_mul_10s_10s_18_1_1_1576                                                                                                                                         |     69|
|4478  |    mul_10s_10s_18_1_1_U1498                                         |hls_dummy_mul_10s_10s_18_1_1_1577                                                                                                                                         |    102|
|4479  |    mul_10s_10s_18_1_1_U1499                                         |hls_dummy_mul_10s_10s_18_1_1_1578                                                                                                                                         |     69|
|4480  |    mul_10s_10s_18_1_1_U1500                                         |hls_dummy_mul_10s_10s_18_1_1_1579                                                                                                                                         |     69|
|4481  |    mul_10s_10s_18_1_1_U1501                                         |hls_dummy_mul_10s_10s_18_1_1_1580                                                                                                                                         |    102|
|4482  |    mul_10s_10s_18_1_1_U1502                                         |hls_dummy_mul_10s_10s_18_1_1_1581                                                                                                                                         |    115|
|4483  |    mul_10s_10s_18_1_1_U1503                                         |hls_dummy_mul_10s_10s_18_1_1_1582                                                                                                                                         |     69|
|4484  |    mul_10s_10s_18_1_1_U1504                                         |hls_dummy_mul_10s_10s_18_1_1_1583                                                                                                                                         |    115|
|4485  |    mul_10s_10s_18_1_1_U1505                                         |hls_dummy_mul_10s_10s_18_1_1_1584                                                                                                                                         |    121|
|4486  |    mul_10s_10s_18_1_1_U1506                                         |hls_dummy_mul_10s_10s_18_1_1_1585                                                                                                                                         |     69|
|4487  |    mul_10s_10s_18_1_1_U1507                                         |hls_dummy_mul_10s_10s_18_1_1_1586                                                                                                                                         |    121|
|4488  |    mul_10s_10s_18_1_1_U1508                                         |hls_dummy_mul_10s_10s_18_1_1_1587                                                                                                                                         |     69|
|4489  |    mul_10s_10s_18_1_1_U1509                                         |hls_dummy_mul_10s_10s_18_1_1_1588                                                                                                                                         |     69|
|4490  |    mul_10s_10s_18_1_1_U1510                                         |hls_dummy_mul_10s_10s_18_1_1_1589                                                                                                                                         |     69|
|4491  |    mul_10s_10s_18_1_1_U1511                                         |hls_dummy_mul_10s_10s_18_1_1_1590                                                                                                                                         |     69|
|4492  |    mul_10s_10s_18_1_1_U1512                                         |hls_dummy_mul_10s_10s_18_1_1_1591                                                                                                                                         |      7|
|4493  |    mul_10s_10s_18_1_1_U1513                                         |hls_dummy_mul_10s_10s_18_1_1_1592                                                                                                                                         |     72|
|4494  |    mul_10s_10s_18_1_1_U1514                                         |hls_dummy_mul_10s_10s_18_1_1_1593                                                                                                                                         |     72|
|4495  |    mul_10s_10s_18_1_1_U1515                                         |hls_dummy_mul_10s_10s_18_1_1_1594                                                                                                                                         |     69|
|4496  |    mul_10s_10s_18_1_1_U1516                                         |hls_dummy_mul_10s_10s_18_1_1_1595                                                                                                                                         |     69|
|4497  |    mul_10s_10s_18_1_1_U1517                                         |hls_dummy_mul_10s_10s_18_1_1_1596                                                                                                                                         |     69|
|4498  |    mul_10s_10s_18_1_1_U1518                                         |hls_dummy_mul_10s_10s_18_1_1_1597                                                                                                                                         |    120|
|4499  |    mul_10s_10s_18_1_1_U1519                                         |hls_dummy_mul_10s_10s_18_1_1_1598                                                                                                                                         |    106|
|4500  |    mul_10s_10s_18_1_1_U1520                                         |hls_dummy_mul_10s_10s_18_1_1_1599                                                                                                                                         |     69|
|4501  |    mul_10s_10s_18_1_1_U1521                                         |hls_dummy_mul_10s_10s_18_1_1_1600                                                                                                                                         |     73|
|4502  |    mul_10s_10s_18_1_1_U1522                                         |hls_dummy_mul_10s_10s_18_1_1_1601                                                                                                                                         |     73|
|4503  |    mul_10s_10s_18_1_1_U1523                                         |hls_dummy_mul_10s_10s_18_1_1_1602                                                                                                                                         |    106|
|4504  |    mul_10s_10s_18_1_1_U1524                                         |hls_dummy_mul_10s_10s_18_1_1_1603                                                                                                                                         |     73|
|4505  |    mul_10s_10s_18_1_1_U1525                                         |hls_dummy_mul_10s_10s_18_1_1_1604                                                                                                                                         |     71|
|4506  |    mul_10s_10s_18_1_1_U1526                                         |hls_dummy_mul_10s_10s_18_1_1_1605                                                                                                                                         |    105|
|4507  |    mul_10s_10s_18_1_1_U1527                                         |hls_dummy_mul_10s_10s_18_1_1_1606                                                                                                                                         |    125|
|4508  |    mul_10s_10s_18_1_1_U1528                                         |hls_dummy_mul_10s_10s_18_1_1_1607                                                                                                                                         |     72|
|4509  |    mul_10s_10s_18_1_1_U1529                                         |hls_dummy_mul_10s_10s_18_1_1_1608                                                                                                                                         |    125|
|4510  |    mul_10s_10s_18_1_1_U1530                                         |hls_dummy_mul_10s_10s_18_1_1_1609                                                                                                                                         |     75|
|4511  |    mul_10s_10s_18_1_1_U1531                                         |hls_dummy_mul_10s_10s_18_1_1_1610                                                                                                                                         |     69|
|4512  |    mul_10s_10s_18_1_1_U1532                                         |hls_dummy_mul_10s_10s_18_1_1_1611                                                                                                                                         |     75|
|4513  |    mul_10s_10s_18_1_1_U1533                                         |hls_dummy_mul_10s_10s_18_1_1_1612                                                                                                                                         |     73|
|4514  |    mul_10s_10s_18_1_1_U1534                                         |hls_dummy_mul_10s_10s_18_1_1_1613                                                                                                                                         |     73|
|4515  |    mul_10s_10s_18_1_1_U1535                                         |hls_dummy_mul_10s_10s_18_1_1_1614                                                                                                                                         |     75|
|4516  |    mul_10s_10s_18_1_1_U1536                                         |hls_dummy_mul_10s_10s_18_1_1_1615                                                                                                                                         |     73|
|4517  |    mul_10s_10s_18_1_1_U1538                                         |hls_dummy_mul_10s_10s_18_1_1_1616                                                                                                                                         |    116|
|4518  |    mul_10s_10s_18_1_1_U1539                                         |hls_dummy_mul_10s_10s_18_1_1_1617                                                                                                                                         |    116|
|4519  |    mul_10s_10s_18_1_1_U1540                                         |hls_dummy_mul_10s_10s_18_1_1_1618                                                                                                                                         |     69|
|4520  |    mul_10s_10s_18_1_1_U1541                                         |hls_dummy_mul_10s_10s_18_1_1_1619                                                                                                                                         |     69|
|4521  |    mul_10s_10s_18_1_1_U1542                                         |hls_dummy_mul_10s_10s_18_1_1_1620                                                                                                                                         |     69|
|4522  |    mul_10s_10s_18_1_1_U1543                                         |hls_dummy_mul_10s_10s_18_1_1_1621                                                                                                                                         |    122|
|4523  |    mul_10s_10s_18_1_1_U1544                                         |hls_dummy_mul_10s_10s_18_1_1_1622                                                                                                                                         |    116|
|4524  |    mul_10s_10s_18_1_1_U1545                                         |hls_dummy_mul_10s_10s_18_1_1_1623                                                                                                                                         |    103|
|4525  |    mul_10s_10s_18_1_1_U1546                                         |hls_dummy_mul_10s_10s_18_1_1_1624                                                                                                                                         |     69|
|4526  |    mul_10s_10s_18_1_1_U1547                                         |hls_dummy_mul_10s_10s_18_1_1_1625                                                                                                                                         |     69|
|4527  |    mul_10s_10s_18_1_1_U1548                                         |hls_dummy_mul_10s_10s_18_1_1_1626                                                                                                                                         |    116|
|4528  |    mul_10s_10s_18_1_1_U1549                                         |hls_dummy_mul_10s_10s_18_1_1_1627                                                                                                                                         |     69|
|4529  |    mul_10s_10s_18_1_1_U1550                                         |hls_dummy_mul_10s_10s_18_1_1_1628                                                                                                                                         |     69|
|4530  |    mul_10s_10s_18_1_1_U1551                                         |hls_dummy_mul_10s_10s_18_1_1_1629                                                                                                                                         |    122|
|4531  |    mul_10s_10s_18_1_1_U1552                                         |hls_dummy_mul_10s_10s_18_1_1_1630                                                                                                                                         |     69|
|4532  |    mul_10s_10s_18_1_1_U1553                                         |hls_dummy_mul_10s_10s_18_1_1_1631                                                                                                                                         |     69|
|4533  |    mul_10s_10s_18_1_1_U1554                                         |hls_dummy_mul_10s_10s_18_1_1_1632                                                                                                                                         |     93|
|4534  |    mul_10s_10s_18_1_1_U1555                                         |hls_dummy_mul_10s_10s_18_1_1_1633                                                                                                                                         |     69|
|4535  |    mul_10s_10s_18_1_1_U1556                                         |hls_dummy_mul_10s_10s_18_1_1_1634                                                                                                                                         |     69|
|4536  |    mul_10s_10s_18_1_1_U1557                                         |hls_dummy_mul_10s_10s_18_1_1_1635                                                                                                                                         |     69|
|4537  |    mul_10s_10s_18_1_1_U1558                                         |hls_dummy_mul_10s_10s_18_1_1_1636                                                                                                                                         |     69|
|4538  |    mul_10s_10s_18_1_1_U1559                                         |hls_dummy_mul_10s_10s_18_1_1_1637                                                                                                                                         |     69|
|4539  |    mul_10s_10s_18_1_1_U1560                                         |hls_dummy_mul_10s_10s_18_1_1_1638                                                                                                                                         |    122|
|4540  |    mul_10s_10s_18_1_1_U1561                                         |hls_dummy_mul_10s_10s_18_1_1_1639                                                                                                                                         |     69|
|4541  |    mul_10s_10s_18_1_1_U1562                                         |hls_dummy_mul_10s_10s_18_1_1_1640                                                                                                                                         |      7|
|4542  |    mul_10s_10s_18_1_1_U1563                                         |hls_dummy_mul_10s_10s_18_1_1_1641                                                                                                                                         |    120|
|4543  |    mul_10s_10s_18_1_1_U1564                                         |hls_dummy_mul_10s_10s_18_1_1_1642                                                                                                                                         |    120|
|4544  |    mul_10s_10s_18_1_1_U1565                                         |hls_dummy_mul_10s_10s_18_1_1_1643                                                                                                                                         |     73|
|4545  |    mul_10s_10s_18_1_1_U1566                                         |hls_dummy_mul_10s_10s_18_1_1_1644                                                                                                                                         |     69|
|4546  |    mul_10s_10s_18_1_1_U1567                                         |hls_dummy_mul_10s_10s_18_1_1_1645                                                                                                                                         |     69|
|4547  |    mul_10s_10s_18_1_1_U1568                                         |hls_dummy_mul_10s_10s_18_1_1_1646                                                                                                                                         |     75|
|4548  |    mul_10s_10s_18_1_1_U1569                                         |hls_dummy_mul_10s_10s_18_1_1_1647                                                                                                                                         |    125|
|4549  |    mul_10s_10s_18_1_1_U1570                                         |hls_dummy_mul_10s_10s_18_1_1_1648                                                                                                                                         |     99|
|4550  |    mul_10s_10s_18_1_1_U1571                                         |hls_dummy_mul_10s_10s_18_1_1_1649                                                                                                                                         |     69|
|4551  |    mul_10s_10s_18_1_1_U1572                                         |hls_dummy_mul_10s_10s_18_1_1_1650                                                                                                                                         |     69|
|4552  |    mul_10s_10s_18_1_1_U1573                                         |hls_dummy_mul_10s_10s_18_1_1_1651                                                                                                                                         |    125|
|4553  |    mul_10s_10s_18_1_1_U1574                                         |hls_dummy_mul_10s_10s_18_1_1_1652                                                                                                                                         |     69|
|4554  |    mul_10s_10s_18_1_1_U1575                                         |hls_dummy_mul_10s_10s_18_1_1_1653                                                                                                                                         |     69|
|4555  |    mul_10s_10s_18_1_1_U1576                                         |hls_dummy_mul_10s_10s_18_1_1_1654                                                                                                                                         |     75|
|4556  |    mul_10s_10s_18_1_1_U1577                                         |hls_dummy_mul_10s_10s_18_1_1_1655                                                                                                                                         |     73|
|4557  |    mul_10s_10s_18_1_1_U1578                                         |hls_dummy_mul_10s_10s_18_1_1_1656                                                                                                                                         |     73|
|4558  |    mul_10s_10s_18_1_1_U1579                                         |hls_dummy_mul_10s_10s_18_1_1_1657                                                                                                                                         |     90|
|4559  |    mul_10s_10s_18_1_1_U1580                                         |hls_dummy_mul_10s_10s_18_1_1_1658                                                                                                                                         |     72|
|4560  |    mul_10s_10s_18_1_1_U1581                                         |hls_dummy_mul_10s_10s_18_1_1_1659                                                                                                                                         |     73|
|4561  |    mul_10s_10s_18_1_1_U1582                                         |hls_dummy_mul_10s_10s_18_1_1_1660                                                                                                                                         |     72|
|4562  |    mul_10s_10s_18_1_1_U1583                                         |hls_dummy_mul_10s_10s_18_1_1_1661                                                                                                                                         |     73|
|4563  |    mul_10s_10s_18_1_1_U1584                                         |hls_dummy_mul_10s_10s_18_1_1_1662                                                                                                                                         |     69|
|4564  |    mul_10s_10s_18_1_1_U1585                                         |hls_dummy_mul_10s_10s_18_1_1_1663                                                                                                                                         |     75|
|4565  |    mul_10s_10s_18_1_1_U1586                                         |hls_dummy_mul_10s_10s_18_1_1_1664                                                                                                                                         |     73|
|4566  |    mul_10s_10s_18_1_1_U1588                                         |hls_dummy_mul_10s_10s_18_1_1_1665                                                                                                                                         |     69|
|4567  |    mul_10s_10s_18_1_1_U1589                                         |hls_dummy_mul_10s_10s_18_1_1_1666                                                                                                                                         |     69|
|4568  |    mul_10s_10s_18_1_1_U1590                                         |hls_dummy_mul_10s_10s_18_1_1_1667                                                                                                                                         |     69|
|4569  |    mul_10s_10s_18_1_1_U1591                                         |hls_dummy_mul_10s_10s_18_1_1_1668                                                                                                                                         |     69|
|4570  |    mul_10s_10s_18_1_1_U1592                                         |hls_dummy_mul_10s_10s_18_1_1_1669                                                                                                                                         |     69|
|4571  |    mul_10s_10s_18_1_1_U1593                                         |hls_dummy_mul_10s_10s_18_1_1_1670                                                                                                                                         |     69|
|4572  |    mul_10s_10s_18_1_1_U1594                                         |hls_dummy_mul_10s_10s_18_1_1_1671                                                                                                                                         |     94|
|4573  |    mul_10s_10s_18_1_1_U1595                                         |hls_dummy_mul_10s_10s_18_1_1_1672                                                                                                                                         |     94|
|4574  |    mul_10s_10s_18_1_1_U1596                                         |hls_dummy_mul_10s_10s_18_1_1_1673                                                                                                                                         |    110|
|4575  |    mul_10s_10s_18_1_1_U1597                                         |hls_dummy_mul_10s_10s_18_1_1_1674                                                                                                                                         |     69|
|4576  |    mul_10s_10s_18_1_1_U1598                                         |hls_dummy_mul_10s_10s_18_1_1_1675                                                                                                                                         |     95|
|4577  |    mul_10s_10s_18_1_1_U1599                                         |hls_dummy_mul_10s_10s_18_1_1_1676                                                                                                                                         |     94|
|4578  |    mul_10s_10s_18_1_1_U1600                                         |hls_dummy_mul_10s_10s_18_1_1_1677                                                                                                                                         |     95|
|4579  |    mul_10s_10s_18_1_1_U1601                                         |hls_dummy_mul_10s_10s_18_1_1_1678                                                                                                                                         |    102|
|4580  |    mul_10s_10s_18_1_1_U1602                                         |hls_dummy_mul_10s_10s_18_1_1_1679                                                                                                                                         |     69|
|4581  |    mul_10s_10s_18_1_1_U1603                                         |hls_dummy_mul_10s_10s_18_1_1_1680                                                                                                                                         |     69|
|4582  |    mul_10s_10s_18_1_1_U1604                                         |hls_dummy_mul_10s_10s_18_1_1_1681                                                                                                                                         |     69|
|4583  |    mul_10s_10s_18_1_1_U1605                                         |hls_dummy_mul_10s_10s_18_1_1_1682                                                                                                                                         |     69|
|4584  |    mul_10s_10s_18_1_1_U1606                                         |hls_dummy_mul_10s_10s_18_1_1_1683                                                                                                                                         |     69|
|4585  |    mul_10s_10s_18_1_1_U1607                                         |hls_dummy_mul_10s_10s_18_1_1_1684                                                                                                                                         |     69|
|4586  |    mul_10s_10s_18_1_1_U1608                                         |hls_dummy_mul_10s_10s_18_1_1_1685                                                                                                                                         |     69|
|4587  |    mul_10s_10s_18_1_1_U1609                                         |hls_dummy_mul_10s_10s_18_1_1_1686                                                                                                                                         |     95|
|4588  |    mul_10s_10s_18_1_1_U1610                                         |hls_dummy_mul_10s_10s_18_1_1_1687                                                                                                                                         |     69|
|4589  |    mul_10s_10s_18_1_1_U1611                                         |hls_dummy_mul_10s_10s_18_1_1_1688                                                                                                                                         |     69|
|4590  |    mul_10s_10s_18_1_1_U1612                                         |hls_dummy_mul_10s_10s_18_1_1_1689                                                                                                                                         |      7|
|4591  |    mul_10s_10s_18_1_1_U1613                                         |hls_dummy_mul_10s_10s_18_1_1_1690                                                                                                                                         |     69|
|4592  |    mul_10s_10s_18_1_1_U1614                                         |hls_dummy_mul_10s_10s_18_1_1_1691                                                                                                                                         |     69|
|4593  |    mul_10s_10s_18_1_1_U1615                                         |hls_dummy_mul_10s_10s_18_1_1_1692                                                                                                                                         |     73|
|4594  |    mul_10s_10s_18_1_1_U1616                                         |hls_dummy_mul_10s_10s_18_1_1_1693                                                                                                                                         |     73|
|4595  |    mul_10s_10s_18_1_1_U1617                                         |hls_dummy_mul_10s_10s_18_1_1_1694                                                                                                                                         |     73|
|4596  |    mul_10s_10s_18_1_1_U1618                                         |hls_dummy_mul_10s_10s_18_1_1_1695                                                                                                                                         |     69|
|4597  |    mul_10s_10s_18_1_1_U1619                                         |hls_dummy_mul_10s_10s_18_1_1_1696                                                                                                                                         |     99|
|4598  |    mul_10s_10s_18_1_1_U1620                                         |hls_dummy_mul_10s_10s_18_1_1_1697                                                                                                                                         |     99|
|4599  |    mul_10s_10s_18_1_1_U1621                                         |hls_dummy_mul_10s_10s_18_1_1_1698                                                                                                                                         |     99|
|4600  |    mul_10s_10s_18_1_1_U1622                                         |hls_dummy_mul_10s_10s_18_1_1_1699                                                                                                                                         |     69|
|4601  |    mul_10s_10s_18_1_1_U1623                                         |hls_dummy_mul_10s_10s_18_1_1_1700                                                                                                                                         |     99|
|4602  |    mul_10s_10s_18_1_1_U1624                                         |hls_dummy_mul_10s_10s_18_1_1_1701                                                                                                                                         |     99|
|4603  |    mul_10s_10s_18_1_1_U1625                                         |hls_dummy_mul_10s_10s_18_1_1_1702                                                                                                                                         |     99|
|4604  |    mul_10s_10s_18_1_1_U1626                                         |hls_dummy_mul_10s_10s_18_1_1_1703                                                                                                                                         |    105|
|4605  |    mul_10s_10s_18_1_1_U1627                                         |hls_dummy_mul_10s_10s_18_1_1_1704                                                                                                                                         |     71|
|4606  |    mul_10s_10s_18_1_1_U1628                                         |hls_dummy_mul_10s_10s_18_1_1_1705                                                                                                                                         |     73|
|4607  |    mul_10s_10s_18_1_1_U1629                                         |hls_dummy_mul_10s_10s_18_1_1_1706                                                                                                                                         |     71|
|4608  |    mul_10s_10s_18_1_1_U1630                                         |hls_dummy_mul_10s_10s_18_1_1_1707                                                                                                                                         |     72|
|4609  |    mul_10s_10s_18_1_1_U1631                                         |hls_dummy_mul_10s_10s_18_1_1_1708                                                                                                                                         |     73|
|4610  |    mul_10s_10s_18_1_1_U1632                                         |hls_dummy_mul_10s_10s_18_1_1_1709                                                                                                                                         |     72|
|4611  |    mul_10s_10s_18_1_1_U1633                                         |hls_dummy_mul_10s_10s_18_1_1_1710                                                                                                                                         |     69|
|4612  |    mul_10s_10s_18_1_1_U1634                                         |hls_dummy_mul_10s_10s_18_1_1_1711                                                                                                                                         |    113|
|4613  |    mul_10s_10s_18_1_1_U1635                                         |hls_dummy_mul_10s_10s_18_1_1_1712                                                                                                                                         |     69|
|4614  |    mul_10s_10s_18_1_1_U1636                                         |hls_dummy_mul_10s_10s_18_1_1_1713                                                                                                                                         |     70|
|4615  |    mul_10s_10s_18_1_1_U1638                                         |hls_dummy_mul_10s_10s_18_1_1_1714                                                                                                                                         |    117|
|4616  |    mul_10s_10s_18_1_1_U1639                                         |hls_dummy_mul_10s_10s_18_1_1_1715                                                                                                                                         |     69|
|4617  |    mul_10s_10s_18_1_1_U1640                                         |hls_dummy_mul_10s_10s_18_1_1_1716                                                                                                                                         |     69|
|4618  |    mul_10s_10s_18_1_1_U1641                                         |hls_dummy_mul_10s_10s_18_1_1_1717                                                                                                                                         |     69|
|4619  |    mul_10s_10s_18_1_1_U1642                                         |hls_dummy_mul_10s_10s_18_1_1_1718                                                                                                                                         |     69|
|4620  |    mul_10s_10s_18_1_1_U1643                                         |hls_dummy_mul_10s_10s_18_1_1_1719                                                                                                                                         |    122|
|4621  |    mul_10s_10s_18_1_1_U1644                                         |hls_dummy_mul_10s_10s_18_1_1_1720                                                                                                                                         |     69|
|4622  |    mul_10s_10s_18_1_1_U1645                                         |hls_dummy_mul_10s_10s_18_1_1_1721                                                                                                                                         |     69|
|4623  |    mul_10s_10s_18_1_1_U1646                                         |hls_dummy_mul_10s_10s_18_1_1_1722                                                                                                                                         |     72|
|4624  |    mul_10s_10s_18_1_1_U1647                                         |hls_dummy_mul_10s_10s_18_1_1_1723                                                                                                                                         |     69|
|4625  |    mul_10s_10s_18_1_1_U1648                                         |hls_dummy_mul_10s_10s_18_1_1_1724                                                                                                                                         |    122|
|4626  |    mul_10s_10s_18_1_1_U1649                                         |hls_dummy_mul_10s_10s_18_1_1_1725                                                                                                                                         |     69|
|4627  |    mul_10s_10s_18_1_1_U1650                                         |hls_dummy_mul_10s_10s_18_1_1_1726                                                                                                                                         |     69|
|4628  |    mul_10s_10s_18_1_1_U1651                                         |hls_dummy_mul_10s_10s_18_1_1_1727                                                                                                                                         |     69|
|4629  |    mul_10s_10s_18_1_1_U1652                                         |hls_dummy_mul_10s_10s_18_1_1_1728                                                                                                                                         |     69|
|4630  |    mul_10s_10s_18_1_1_U1653                                         |hls_dummy_mul_10s_10s_18_1_1_1729                                                                                                                                         |     69|
|4631  |    mul_10s_10s_18_1_1_U1654                                         |hls_dummy_mul_10s_10s_18_1_1_1730                                                                                                                                         |     69|
|4632  |    mul_10s_10s_18_1_1_U1655                                         |hls_dummy_mul_10s_10s_18_1_1_1731                                                                                                                                         |    121|
|4633  |    mul_10s_10s_18_1_1_U1656                                         |hls_dummy_mul_10s_10s_18_1_1_1732                                                                                                                                         |    121|
|4634  |    mul_10s_10s_18_1_1_U1657                                         |hls_dummy_mul_10s_10s_18_1_1_1733                                                                                                                                         |    121|
|4635  |    mul_10s_10s_18_1_1_U1658                                         |hls_dummy_mul_10s_10s_18_1_1_1734                                                                                                                                         |    116|
|4636  |    mul_10s_10s_18_1_1_U1659                                         |hls_dummy_mul_10s_10s_18_1_1_1735                                                                                                                                         |     69|
|4637  |    mul_10s_10s_18_1_1_U1660                                         |hls_dummy_mul_10s_10s_18_1_1_1736                                                                                                                                         |     69|
|4638  |    mul_10s_10s_18_1_1_U1661                                         |hls_dummy_mul_10s_10s_18_1_1_1737                                                                                                                                         |     69|
|4639  |    mul_10s_10s_18_1_1_U1662                                         |hls_dummy_mul_10s_10s_18_1_1_1738                                                                                                                                         |      7|
|4640  |    mul_10s_10s_18_1_1_U1663                                         |hls_dummy_mul_10s_10s_18_1_1_1739                                                                                                                                         |    119|
|4641  |    mul_10s_10s_18_1_1_U1664                                         |hls_dummy_mul_10s_10s_18_1_1_1740                                                                                                                                         |     74|
|4642  |    mul_10s_10s_18_1_1_U1665                                         |hls_dummy_mul_10s_10s_18_1_1_1741                                                                                                                                         |     73|
|4643  |    mul_10s_10s_18_1_1_U1666                                         |hls_dummy_mul_10s_10s_18_1_1_1742                                                                                                                                         |     73|
|4644  |    mul_10s_10s_18_1_1_U1667                                         |hls_dummy_mul_10s_10s_18_1_1_1743                                                                                                                                         |     69|
|4645  |    mul_10s_10s_18_1_1_U1668                                         |hls_dummy_mul_10s_10s_18_1_1_1744                                                                                                                                         |     75|
|4646  |    mul_10s_10s_18_1_1_U1669                                         |hls_dummy_mul_10s_10s_18_1_1_1745                                                                                                                                         |     71|
|4647  |    mul_10s_10s_18_1_1_U1670                                         |hls_dummy_mul_10s_10s_18_1_1_1746                                                                                                                                         |     71|
|4648  |    mul_10s_10s_18_1_1_U1671                                         |hls_dummy_mul_10s_10s_18_1_1_1747                                                                                                                                         |     69|
|4649  |    mul_10s_10s_18_1_1_U1672                                         |hls_dummy_mul_10s_10s_18_1_1_1748                                                                                                                                         |     73|
|4650  |    mul_10s_10s_18_1_1_U1673                                         |hls_dummy_mul_10s_10s_18_1_1_1749                                                                                                                                         |     75|
|4651  |    mul_10s_10s_18_1_1_U1674                                         |hls_dummy_mul_10s_10s_18_1_1_1750                                                                                                                                         |     73|
|4652  |    mul_10s_10s_18_1_1_U1675                                         |hls_dummy_mul_10s_10s_18_1_1_1751                                                                                                                                         |     73|
|4653  |    mul_10s_10s_18_1_1_U1676                                         |hls_dummy_mul_10s_10s_18_1_1_1752                                                                                                                                         |     73|
|4654  |    mul_10s_10s_18_1_1_U1677                                         |hls_dummy_mul_10s_10s_18_1_1_1753                                                                                                                                         |     73|
|4655  |    mul_10s_10s_18_1_1_U1678                                         |hls_dummy_mul_10s_10s_18_1_1_1754                                                                                                                                         |     73|
|4656  |    mul_10s_10s_18_1_1_U1679                                         |hls_dummy_mul_10s_10s_18_1_1_1755                                                                                                                                         |     73|
|4657  |    mul_10s_10s_18_1_1_U1680                                         |hls_dummy_mul_10s_10s_18_1_1_1756                                                                                                                                         |     75|
|4658  |    mul_10s_10s_18_1_1_U1681                                         |hls_dummy_mul_10s_10s_18_1_1_1757                                                                                                                                         |     75|
|4659  |    mul_10s_10s_18_1_1_U1682                                         |hls_dummy_mul_10s_10s_18_1_1_1758                                                                                                                                         |     75|
|4660  |    mul_10s_10s_18_1_1_U1683                                         |hls_dummy_mul_10s_10s_18_1_1_1759                                                                                                                                         |    123|
|4661  |    mul_10s_10s_18_1_1_U1684                                         |hls_dummy_mul_10s_10s_18_1_1_1760                                                                                                                                         |     73|
|4662  |    mul_10s_10s_18_1_1_U1685                                         |hls_dummy_mul_10s_10s_18_1_1_1761                                                                                                                                         |     78|
|4663  |    mul_10s_10s_18_1_1_U1686                                         |hls_dummy_mul_10s_10s_18_1_1_1762                                                                                                                                         |     73|
|4664  |    mul_10s_10s_18_1_1_U1688                                         |hls_dummy_mul_10s_10s_18_1_1_1763                                                                                                                                         |     69|
|4665  |    mul_10s_10s_18_1_1_U1689                                         |hls_dummy_mul_10s_10s_18_1_1_1764                                                                                                                                         |     69|
|4666  |    mul_10s_10s_18_1_1_U1690                                         |hls_dummy_mul_10s_10s_18_1_1_1765                                                                                                                                         |     72|
|4667  |    mul_10s_10s_18_1_1_U1691                                         |hls_dummy_mul_10s_10s_18_1_1_1766                                                                                                                                         |     69|
|4668  |    mul_10s_10s_18_1_1_U1692                                         |hls_dummy_mul_10s_10s_18_1_1_1767                                                                                                                                         |     69|
|4669  |    mul_10s_10s_18_1_1_U1693                                         |hls_dummy_mul_10s_10s_18_1_1_1768                                                                                                                                         |     95|
|4670  |    mul_10s_10s_18_1_1_U1694                                         |hls_dummy_mul_10s_10s_18_1_1_1769                                                                                                                                         |     94|
|4671  |    mul_10s_10s_18_1_1_U1695                                         |hls_dummy_mul_10s_10s_18_1_1_1770                                                                                                                                         |     94|
|4672  |    mul_10s_10s_18_1_1_U1696                                         |hls_dummy_mul_10s_10s_18_1_1_1771                                                                                                                                         |     72|
|4673  |    mul_10s_10s_18_1_1_U1697                                         |hls_dummy_mul_10s_10s_18_1_1_1772                                                                                                                                         |     69|
|4674  |    mul_10s_10s_18_1_1_U1698                                         |hls_dummy_mul_10s_10s_18_1_1_1773                                                                                                                                         |     95|
|4675  |    mul_10s_10s_18_1_1_U1699                                         |hls_dummy_mul_10s_10s_18_1_1_1774                                                                                                                                         |     94|
|4676  |    mul_10s_10s_18_1_1_U1700                                         |hls_dummy_mul_10s_10s_18_1_1_1775                                                                                                                                         |     95|
|4677  |    mul_10s_10s_18_1_1_U1701                                         |hls_dummy_mul_10s_10s_18_1_1_1776                                                                                                                                         |     69|
|4678  |    mul_10s_10s_18_1_1_U1702                                         |hls_dummy_mul_10s_10s_18_1_1_1777                                                                                                                                         |     69|
|4679  |    mul_10s_10s_18_1_1_U1703                                         |hls_dummy_mul_10s_10s_18_1_1_1778                                                                                                                                         |     69|
|4680  |    mul_10s_10s_18_1_1_U1704                                         |hls_dummy_mul_10s_10s_18_1_1_1779                                                                                                                                         |     69|
|4681  |    mul_10s_10s_18_1_1_U1705                                         |hls_dummy_mul_10s_10s_18_1_1_1780                                                                                                                                         |     69|
|4682  |    mul_10s_10s_18_1_1_U1706                                         |hls_dummy_mul_10s_10s_18_1_1_1781                                                                                                                                         |     69|
|4683  |    mul_10s_10s_18_1_1_U1707                                         |hls_dummy_mul_10s_10s_18_1_1_1782                                                                                                                                         |     69|
|4684  |    mul_10s_10s_18_1_1_U1708                                         |hls_dummy_mul_10s_10s_18_1_1_1783                                                                                                                                         |     72|
|4685  |    mul_10s_10s_18_1_1_U1709                                         |hls_dummy_mul_10s_10s_18_1_1_1784                                                                                                                                         |     72|
|4686  |    mul_10s_10s_18_1_1_U1710                                         |hls_dummy_mul_10s_10s_18_1_1_1785                                                                                                                                         |     69|
|4687  |    mul_10s_10s_18_1_1_U1711                                         |hls_dummy_mul_10s_10s_18_1_1_1786                                                                                                                                         |     69|
|4688  |    mul_10s_10s_18_1_1_U1712                                         |hls_dummy_mul_10s_10s_18_1_1_1787                                                                                                                                         |      7|
|4689  |    mul_10s_10s_18_1_1_U1713                                         |hls_dummy_mul_10s_10s_18_1_1_1788                                                                                                                                         |     71|
|4690  |    mul_10s_10s_18_1_1_U1714                                         |hls_dummy_mul_10s_10s_18_1_1_1789                                                                                                                                         |     71|
|4691  |    mul_10s_10s_18_1_1_U1715                                         |hls_dummy_mul_10s_10s_18_1_1_1790                                                                                                                                         |    102|
|4692  |    mul_10s_10s_18_1_1_U1716                                         |hls_dummy_mul_10s_10s_18_1_1_1791                                                                                                                                         |     71|
|4693  |    mul_10s_10s_18_1_1_U1717                                         |hls_dummy_mul_10s_10s_18_1_1_1792                                                                                                                                         |     74|
|4694  |    mul_10s_10s_18_1_1_U1718                                         |hls_dummy_mul_10s_10s_18_1_1_1793                                                                                                                                         |    113|
|4695  |    mul_10s_10s_18_1_1_U1719                                         |hls_dummy_mul_10s_10s_18_1_1_1794                                                                                                                                         |    114|
|4696  |    mul_10s_10s_18_1_1_U1720                                         |hls_dummy_mul_10s_10s_18_1_1_1795                                                                                                                                         |    114|
|4697  |    mul_10s_10s_18_1_1_U1721                                         |hls_dummy_mul_10s_10s_18_1_1_1796                                                                                                                                         |     69|
|4698  |    mul_10s_10s_18_1_1_U1722                                         |hls_dummy_mul_10s_10s_18_1_1_1797                                                                                                                                         |     71|
|4699  |    mul_10s_10s_18_1_1_U1723                                         |hls_dummy_mul_10s_10s_18_1_1_1798                                                                                                                                         |    113|
|4700  |    mul_10s_10s_18_1_1_U1724                                         |hls_dummy_mul_10s_10s_18_1_1_1799                                                                                                                                         |    114|
|4701  |    mul_10s_10s_18_1_1_U1725                                         |hls_dummy_mul_10s_10s_18_1_1_1800                                                                                                                                         |    113|
|4702  |    mul_10s_10s_18_1_1_U1726                                         |hls_dummy_mul_10s_10s_18_1_1_1801                                                                                                                                         |     71|
|4703  |    mul_10s_10s_18_1_1_U1727                                         |hls_dummy_mul_10s_10s_18_1_1_1802                                                                                                                                         |     71|
|4704  |    mul_10s_10s_18_1_1_U1728                                         |hls_dummy_mul_10s_10s_18_1_1_1803                                                                                                                                         |     71|
|4705  |    mul_10s_10s_18_1_1_U1729                                         |hls_dummy_mul_10s_10s_18_1_1_1804                                                                                                                                         |     69|
|4706  |    mul_10s_10s_18_1_1_U1730                                         |hls_dummy_mul_10s_10s_18_1_1_1805                                                                                                                                         |     69|
|4707  |    mul_10s_10s_18_1_1_U1731                                         |hls_dummy_mul_10s_10s_18_1_1_1806                                                                                                                                         |    102|
|4708  |    mul_10s_10s_18_1_1_U1732                                         |hls_dummy_mul_10s_10s_18_1_1_1807                                                                                                                                         |    102|
|4709  |    mul_10s_10s_18_1_1_U1733                                         |hls_dummy_mul_10s_10s_18_1_1_1808                                                                                                                                         |     69|
|4710  |    mul_10s_10s_18_1_1_U1734                                         |hls_dummy_mul_10s_10s_18_1_1_1809                                                                                                                                         |     69|
|4711  |    mul_10s_10s_18_1_1_U1735                                         |hls_dummy_mul_10s_10s_18_1_1_1810                                                                                                                                         |     73|
|4712  |    mul_10s_10s_18_1_1_U1736                                         |hls_dummy_mul_10s_10s_18_1_1_1811                                                                                                                                         |     69|
|4713  |    mul_10s_10s_18_1_1_U1738                                         |hls_dummy_mul_10s_10s_18_1_1_1812                                                                                                                                         |     69|
|4714  |    mul_10s_10s_18_1_1_U1739                                         |hls_dummy_mul_10s_10s_18_1_1_1813                                                                                                                                         |    116|
|4715  |    mul_10s_10s_18_1_1_U1740                                         |hls_dummy_mul_10s_10s_18_1_1_1814                                                                                                                                         |     69|
|4716  |    mul_10s_10s_18_1_1_U1741                                         |hls_dummy_mul_10s_10s_18_1_1_1815                                                                                                                                         |     69|
|4717  |    mul_10s_10s_18_1_1_U1742                                         |hls_dummy_mul_10s_10s_18_1_1_1816                                                                                                                                         |    115|
|4718  |    mul_10s_10s_18_1_1_U1743                                         |hls_dummy_mul_10s_10s_18_1_1_1817                                                                                                                                         |    122|
|4719  |    mul_10s_10s_18_1_1_U1744                                         |hls_dummy_mul_10s_10s_18_1_1_1818                                                                                                                                         |    122|
|4720  |    mul_10s_10s_18_1_1_U1745                                         |hls_dummy_mul_10s_10s_18_1_1_1819                                                                                                                                         |    115|
|4721  |    mul_10s_10s_18_1_1_U1746                                         |hls_dummy_mul_10s_10s_18_1_1_1820                                                                                                                                         |     70|
|4722  |    mul_10s_10s_18_1_1_U1747                                         |hls_dummy_mul_10s_10s_18_1_1_1821                                                                                                                                         |     69|
|4723  |    mul_10s_10s_18_1_1_U1748                                         |hls_dummy_mul_10s_10s_18_1_1_1822                                                                                                                                         |    122|
|4724  |    mul_10s_10s_18_1_1_U1749                                         |hls_dummy_mul_10s_10s_18_1_1_1823                                                                                                                                         |    122|
|4725  |    mul_10s_10s_18_1_1_U1750                                         |hls_dummy_mul_10s_10s_18_1_1_1824                                                                                                                                         |    122|
|4726  |    mul_10s_10s_18_1_1_U1751                                         |hls_dummy_mul_10s_10s_18_1_1_1825                                                                                                                                         |    116|
|4727  |    mul_10s_10s_18_1_1_U1752                                         |hls_dummy_mul_10s_10s_18_1_1_1826                                                                                                                                         |     69|
|4728  |    mul_10s_10s_18_1_1_U1753                                         |hls_dummy_mul_10s_10s_18_1_1_1827                                                                                                                                         |     69|
|4729  |    mul_10s_10s_18_1_1_U1754                                         |hls_dummy_mul_10s_10s_18_1_1_1828                                                                                                                                         |     90|
|4730  |    mul_10s_10s_18_1_1_U1755                                         |hls_dummy_mul_10s_10s_18_1_1_1829                                                                                                                                         |     69|
|4731  |    mul_10s_10s_18_1_1_U1756                                         |hls_dummy_mul_10s_10s_18_1_1_1830                                                                                                                                         |     69|
|4732  |    mul_10s_10s_18_1_1_U1757                                         |hls_dummy_mul_10s_10s_18_1_1_1831                                                                                                                                         |     69|
|4733  |    mul_10s_10s_18_1_1_U1758                                         |hls_dummy_mul_10s_10s_18_1_1_1832                                                                                                                                         |     69|
|4734  |    mul_10s_10s_18_1_1_U1759                                         |hls_dummy_mul_10s_10s_18_1_1_1833                                                                                                                                         |     70|
|4735  |    mul_10s_10s_18_1_1_U1760                                         |hls_dummy_mul_10s_10s_18_1_1_1834                                                                                                                                         |     69|
|4736  |    mul_10s_10s_18_1_1_U1761                                         |hls_dummy_mul_10s_10s_18_1_1_1835                                                                                                                                         |     69|
|4737  |    mul_10s_10s_18_1_1_U1762                                         |hls_dummy_mul_10s_10s_18_1_1_1836                                                                                                                                         |      7|
|4738  |    mul_10s_10s_18_1_1_U1763                                         |hls_dummy_mul_10s_10s_18_1_1_1837                                                                                                                                         |     70|
|4739  |    mul_10s_10s_18_1_1_U1764                                         |hls_dummy_mul_10s_10s_18_1_1_1838                                                                                                                                         |    122|
|4740  |    mul_10s_10s_18_1_1_U1765                                         |hls_dummy_mul_10s_10s_18_1_1_1839                                                                                                                                         |     69|
|4741  |    mul_10s_10s_18_1_1_U1766                                         |hls_dummy_mul_10s_10s_18_1_1_1840                                                                                                                                         |    102|
|4742  |    mul_10s_10s_18_1_1_U1767                                         |hls_dummy_mul_10s_10s_18_1_1_1841                                                                                                                                         |    125|
|4743  |    mul_10s_10s_18_1_1_U1768                                         |hls_dummy_mul_10s_10s_18_1_1_1842                                                                                                                                         |     75|
|4744  |    mul_10s_10s_18_1_1_U1769                                         |hls_dummy_mul_10s_10s_18_1_1_1843                                                                                                                                         |     75|
|4745  |    mul_10s_10s_18_1_1_U1770                                         |hls_dummy_mul_10s_10s_18_1_1_1844                                                                                                                                         |    126|
|4746  |    mul_10s_10s_18_1_1_U1771                                         |hls_dummy_mul_10s_10s_18_1_1_1845                                                                                                                                         |     69|
|4747  |    mul_10s_10s_18_1_1_U1772                                         |hls_dummy_mul_10s_10s_18_1_1_1846                                                                                                                                         |     73|
|4748  |    mul_10s_10s_18_1_1_U1773                                         |hls_dummy_mul_10s_10s_18_1_1_1847                                                                                                                                         |     75|
|4749  |    mul_10s_10s_18_1_1_U1774                                         |hls_dummy_mul_10s_10s_18_1_1_1848                                                                                                                                         |     75|
|4750  |    mul_10s_10s_18_1_1_U1775                                         |hls_dummy_mul_10s_10s_18_1_1_1849                                                                                                                                         |     75|
|4751  |    mul_10s_10s_18_1_1_U1776                                         |hls_dummy_mul_10s_10s_18_1_1_1850                                                                                                                                         |    120|
|4752  |    mul_10s_10s_18_1_1_U1777                                         |hls_dummy_mul_10s_10s_18_1_1_1851                                                                                                                                         |     73|
|4753  |    mul_10s_10s_18_1_1_U1778                                         |hls_dummy_mul_10s_10s_18_1_1_1852                                                                                                                                         |     73|
|4754  |    mul_10s_10s_18_1_1_U1779                                         |hls_dummy_mul_10s_10s_18_1_1_1853                                                                                                                                         |     92|
|4755  |    mul_10s_10s_18_1_1_U1780                                         |hls_dummy_mul_10s_10s_18_1_1_1854                                                                                                                                         |     69|
|4756  |    mul_10s_10s_18_1_1_U1781                                         |hls_dummy_mul_10s_10s_18_1_1_1855                                                                                                                                         |     69|
|4757  |    mul_10s_10s_18_1_1_U1782                                         |hls_dummy_mul_10s_10s_18_1_1_1856                                                                                                                                         |     69|
|4758  |    mul_10s_10s_18_1_1_U1783                                         |hls_dummy_mul_10s_10s_18_1_1_1857                                                                                                                                         |     73|
|4759  |    mul_10s_10s_18_1_1_U1784                                         |hls_dummy_mul_10s_10s_18_1_1_1858                                                                                                                                         |     69|
|4760  |    mul_10s_10s_18_1_1_U1785                                         |hls_dummy_mul_10s_10s_18_1_1_1859                                                                                                                                         |     73|
|4761  |    mul_10s_10s_18_1_1_U1786                                         |hls_dummy_mul_10s_10s_18_1_1_1860                                                                                                                                         |     73|
|4762  |    mul_10s_10s_18_1_1_U1788                                         |hls_dummy_mul_10s_10s_18_1_1_1861                                                                                                                                         |     69|
|4763  |    mul_10s_10s_18_1_1_U1789                                         |hls_dummy_mul_10s_10s_18_1_1_1862                                                                                                                                         |     69|
|4764  |    mul_10s_10s_18_1_1_U1790                                         |hls_dummy_mul_10s_10s_18_1_1_1863                                                                                                                                         |     69|
|4765  |    mul_10s_10s_18_1_1_U1791                                         |hls_dummy_mul_10s_10s_18_1_1_1864                                                                                                                                         |     69|
|4766  |    mul_10s_10s_18_1_1_U1792                                         |hls_dummy_mul_10s_10s_18_1_1_1865                                                                                                                                         |     69|
|4767  |    mul_10s_10s_18_1_1_U1793                                         |hls_dummy_mul_10s_10s_18_1_1_1866                                                                                                                                         |    122|
|4768  |    mul_10s_10s_18_1_1_U1794                                         |hls_dummy_mul_10s_10s_18_1_1_1867                                                                                                                                         |    122|
|4769  |    mul_10s_10s_18_1_1_U1795                                         |hls_dummy_mul_10s_10s_18_1_1_1868                                                                                                                                         |     69|
|4770  |    mul_10s_10s_18_1_1_U1796                                         |hls_dummy_mul_10s_10s_18_1_1_1869                                                                                                                                         |     69|
|4771  |    mul_10s_10s_18_1_1_U1797                                         |hls_dummy_mul_10s_10s_18_1_1_1870                                                                                                                                         |     73|
|4772  |    mul_10s_10s_18_1_1_U1798                                         |hls_dummy_mul_10s_10s_18_1_1_1871                                                                                                                                         |     70|
|4773  |    mul_10s_10s_18_1_1_U1799                                         |hls_dummy_mul_10s_10s_18_1_1_1872                                                                                                                                         |    122|
|4774  |    mul_10s_10s_18_1_1_U1800                                         |hls_dummy_mul_10s_10s_18_1_1_1873                                                                                                                                         |    122|
|4775  |    mul_10s_10s_18_1_1_U1801                                         |hls_dummy_mul_10s_10s_18_1_1_1874                                                                                                                                         |    122|
|4776  |    mul_10s_10s_18_1_1_U1802                                         |hls_dummy_mul_10s_10s_18_1_1_1875                                                                                                                                         |     69|
|4777  |    mul_10s_10s_18_1_1_U1803                                         |hls_dummy_mul_10s_10s_18_1_1_1876                                                                                                                                         |     69|
|4778  |    mul_10s_10s_18_1_1_U1804                                         |hls_dummy_mul_10s_10s_18_1_1_1877                                                                                                                                         |     90|
|4779  |    mul_10s_10s_18_1_1_U1805                                         |hls_dummy_mul_10s_10s_18_1_1_1878                                                                                                                                         |     69|
|4780  |    mul_10s_10s_18_1_1_U1806                                         |hls_dummy_mul_10s_10s_18_1_1_1879                                                                                                                                         |     69|
|4781  |    mul_10s_10s_18_1_1_U1807                                         |hls_dummy_mul_10s_10s_18_1_1_1880                                                                                                                                         |     69|
|4782  |    mul_10s_10s_18_1_1_U1808                                         |hls_dummy_mul_10s_10s_18_1_1_1881                                                                                                                                         |     69|
|4783  |    mul_10s_10s_18_1_1_U1809                                         |hls_dummy_mul_10s_10s_18_1_1_1882                                                                                                                                         |    122|
|4784  |    mul_10s_10s_18_1_1_U1810                                         |hls_dummy_mul_10s_10s_18_1_1_1883                                                                                                                                         |     72|
|4785  |    mul_10s_10s_18_1_1_U1811                                         |hls_dummy_mul_10s_10s_18_1_1_1884                                                                                                                                         |     69|
|4786  |    mul_10s_10s_18_1_1_U1812                                         |hls_dummy_mul_10s_10s_18_1_1_1885                                                                                                                                         |      7|
|4787  |    mul_10s_10s_18_1_1_U1813                                         |hls_dummy_mul_10s_10s_18_1_1_1886                                                                                                                                         |     71|
|4788  |    mul_10s_10s_18_1_1_U1814                                         |hls_dummy_mul_10s_10s_18_1_1_1887                                                                                                                                         |     74|
|4789  |    mul_10s_10s_18_1_1_U1815                                         |hls_dummy_mul_10s_10s_18_1_1_1888                                                                                                                                         |     73|
|4790  |    mul_10s_10s_18_1_1_U1816                                         |hls_dummy_mul_10s_10s_18_1_1_1889                                                                                                                                         |     73|
|4791  |    mul_10s_10s_18_1_1_U1817                                         |hls_dummy_mul_10s_10s_18_1_1_1890                                                                                                                                         |     74|
|4792  |    mul_10s_10s_18_1_1_U1818                                         |hls_dummy_mul_10s_10s_18_1_1_1891                                                                                                                                         |     75|
|4793  |    mul_10s_10s_18_1_1_U1819                                         |hls_dummy_mul_10s_10s_18_1_1_1892                                                                                                                                         |     75|
|4794  |    mul_10s_10s_18_1_1_U1820                                         |hls_dummy_mul_10s_10s_18_1_1_1893                                                                                                                                         |     71|
|4795  |    mul_10s_10s_18_1_1_U1821                                         |hls_dummy_mul_10s_10s_18_1_1_1894                                                                                                                                         |    104|
|4796  |    mul_10s_10s_18_1_1_U1822                                         |hls_dummy_mul_10s_10s_18_1_1_1895                                                                                                                                         |     77|
|4797  |    mul_10s_10s_18_1_1_U1823                                         |hls_dummy_mul_10s_10s_18_1_1_1896                                                                                                                                         |     69|
|4798  |    mul_10s_10s_18_1_1_U1824                                         |hls_dummy_mul_10s_10s_18_1_1_1897                                                                                                                                         |     75|
|4799  |    mul_10s_10s_18_1_1_U1825                                         |hls_dummy_mul_10s_10s_18_1_1_1898                                                                                                                                         |     75|
|4800  |    mul_10s_10s_18_1_1_U1826                                         |hls_dummy_mul_10s_10s_18_1_1_1899                                                                                                                                         |     75|
|4801  |    mul_10s_10s_18_1_1_U1827                                         |hls_dummy_mul_10s_10s_18_1_1_1900                                                                                                                                         |     72|
|4802  |    mul_10s_10s_18_1_1_U1828                                         |hls_dummy_mul_10s_10s_18_1_1_1901                                                                                                                                         |     72|
|4803  |    mul_10s_10s_18_1_1_U1829                                         |hls_dummy_mul_10s_10s_18_1_1_1902                                                                                                                                         |     94|
|4804  |    mul_10s_10s_18_1_1_U1830                                         |hls_dummy_mul_10s_10s_18_1_1_1903                                                                                                                                         |     69|
|4805  |    mul_10s_10s_18_1_1_U1831                                         |hls_dummy_mul_10s_10s_18_1_1_1904                                                                                                                                         |     69|
|4806  |    mul_10s_10s_18_1_1_U1832                                         |hls_dummy_mul_10s_10s_18_1_1_1905                                                                                                                                         |     69|
|4807  |    mul_10s_10s_18_1_1_U1833                                         |hls_dummy_mul_10s_10s_18_1_1_1906                                                                                                                                         |     73|
|4808  |    mul_10s_10s_18_1_1_U1834                                         |hls_dummy_mul_10s_10s_18_1_1_1907                                                                                                                                         |     75|
|4809  |    mul_10s_10s_18_1_1_U1835                                         |hls_dummy_mul_10s_10s_18_1_1_1908                                                                                                                                         |     69|
|4810  |    mul_10s_10s_18_1_1_U1836                                         |hls_dummy_mul_10s_10s_18_1_1_1909                                                                                                                                         |     73|
|4811  |    mul_10s_10s_18_1_1_U1838                                         |hls_dummy_mul_10s_10s_18_1_1_1910                                                                                                                                         |     69|
|4812  |    mul_10s_10s_18_1_1_U1839                                         |hls_dummy_mul_10s_10s_18_1_1_1911                                                                                                                                         |     69|
|4813  |    mul_10s_10s_18_1_1_U1840                                         |hls_dummy_mul_10s_10s_18_1_1_1912                                                                                                                                         |     69|
|4814  |    mul_10s_10s_18_1_1_U1841                                         |hls_dummy_mul_10s_10s_18_1_1_1913                                                                                                                                         |     69|
|4815  |    mul_10s_10s_18_1_1_U1842                                         |hls_dummy_mul_10s_10s_18_1_1_1914                                                                                                                                         |     69|
|4816  |    mul_10s_10s_18_1_1_U1843                                         |hls_dummy_mul_10s_10s_18_1_1_1915                                                                                                                                         |     69|
|4817  |    mul_10s_10s_18_1_1_U1844                                         |hls_dummy_mul_10s_10s_18_1_1_1916                                                                                                                                         |     69|
|4818  |    mul_10s_10s_18_1_1_U1845                                         |hls_dummy_mul_10s_10s_18_1_1_1917                                                                                                                                         |    102|
|4819  |    mul_10s_10s_18_1_1_U1846                                         |hls_dummy_mul_10s_10s_18_1_1_1918                                                                                                                                         |     69|
|4820  |    mul_10s_10s_18_1_1_U1847                                         |hls_dummy_mul_10s_10s_18_1_1_1919                                                                                                                                         |     73|
|4821  |    mul_10s_10s_18_1_1_U1848                                         |hls_dummy_mul_10s_10s_18_1_1_1920                                                                                                                                         |    102|
|4822  |    mul_10s_10s_18_1_1_U1849                                         |hls_dummy_mul_10s_10s_18_1_1_1921                                                                                                                                         |     69|
|4823  |    mul_10s_10s_18_1_1_U1850                                         |hls_dummy_mul_10s_10s_18_1_1_1922                                                                                                                                         |     69|
|4824  |    mul_10s_10s_18_1_1_U1851                                         |hls_dummy_mul_10s_10s_18_1_1_1923                                                                                                                                         |    102|
|4825  |    mul_10s_10s_18_1_1_U1852                                         |hls_dummy_mul_10s_10s_18_1_1_1924                                                                                                                                         |     69|
|4826  |    mul_10s_10s_18_1_1_U1853                                         |hls_dummy_mul_10s_10s_18_1_1_1925                                                                                                                                         |     74|
|4827  |    mul_10s_10s_18_1_1_U1854                                         |hls_dummy_mul_10s_10s_18_1_1_1926                                                                                                                                         |     90|
|4828  |    mul_10s_10s_18_1_1_U1855                                         |hls_dummy_mul_10s_10s_18_1_1_1927                                                                                                                                         |     69|
|4829  |    mul_10s_10s_18_1_1_U1856                                         |hls_dummy_mul_10s_10s_18_1_1_1928                                                                                                                                         |     69|
|4830  |    mul_10s_10s_18_1_1_U1857                                         |hls_dummy_mul_10s_10s_18_1_1_1929                                                                                                                                         |     69|
|4831  |    mul_10s_10s_18_1_1_U1858                                         |hls_dummy_mul_10s_10s_18_1_1_1930                                                                                                                                         |     69|
|4832  |    mul_10s_10s_18_1_1_U1859                                         |hls_dummy_mul_10s_10s_18_1_1_1931                                                                                                                                         |     69|
|4833  |    mul_10s_10s_18_1_1_U1860                                         |hls_dummy_mul_10s_10s_18_1_1_1932                                                                                                                                         |     69|
|4834  |    mul_10s_10s_18_1_1_U1861                                         |hls_dummy_mul_10s_10s_18_1_1_1933                                                                                                                                         |    116|
|4835  |    mul_10s_10s_18_1_1_U1862                                         |hls_dummy_mul_10s_10s_18_1_1_1934                                                                                                                                         |      7|
|4836  |    mul_10s_10s_18_1_1_U1863                                         |hls_dummy_mul_10s_10s_18_1_1_1935                                                                                                                                         |     72|
|4837  |    mul_10s_10s_18_1_1_U1864                                         |hls_dummy_mul_10s_10s_18_1_1_1936                                                                                                                                         |     72|
|4838  |    mul_10s_10s_18_1_1_U1865                                         |hls_dummy_mul_10s_10s_18_1_1_1937                                                                                                                                         |     69|
|4839  |    mul_10s_10s_18_1_1_U1866                                         |hls_dummy_mul_10s_10s_18_1_1_1938                                                                                                                                         |     72|
|4840  |    mul_10s_10s_18_1_1_U1867                                         |hls_dummy_mul_10s_10s_18_1_1_1939                                                                                                                                         |     72|
|4841  |    mul_10s_10s_18_1_1_U1868                                         |hls_dummy_mul_10s_10s_18_1_1_1940                                                                                                                                         |     70|
|4842  |    mul_10s_10s_18_1_1_U1869                                         |hls_dummy_mul_10s_10s_18_1_1_1941                                                                                                                                         |     70|
|4843  |    mul_10s_10s_18_1_1_U1870                                         |hls_dummy_mul_10s_10s_18_1_1_1942                                                                                                                                         |    106|
|4844  |    mul_10s_10s_18_1_1_U1871                                         |hls_dummy_mul_10s_10s_18_1_1_1943                                                                                                                                         |    104|
|4845  |    mul_10s_10s_18_1_1_U1872                                         |hls_dummy_mul_10s_10s_18_1_1_1944                                                                                                                                         |     77|
|4846  |    mul_10s_10s_18_1_1_U1873                                         |hls_dummy_mul_10s_10s_18_1_1_1945                                                                                                                                         |    109|
|4847  |    mul_10s_10s_18_1_1_U1874                                         |hls_dummy_mul_10s_10s_18_1_1_1946                                                                                                                                         |     77|
|4848  |    mul_10s_10s_18_1_1_U1875                                         |hls_dummy_mul_10s_10s_18_1_1_1947                                                                                                                                         |     70|
|4849  |    mul_10s_10s_18_1_1_U1876                                         |hls_dummy_mul_10s_10s_18_1_1_1948                                                                                                                                         |    125|
|4850  |    mul_10s_10s_18_1_1_U1877                                         |hls_dummy_mul_10s_10s_18_1_1_1949                                                                                                                                         |     72|
|4851  |    mul_10s_10s_18_1_1_U1878                                         |hls_dummy_mul_10s_10s_18_1_1_1950                                                                                                                                         |     77|
|4852  |    mul_10s_10s_18_1_1_U1879                                         |hls_dummy_mul_10s_10s_18_1_1_1951                                                                                                                                         |     90|
|4853  |    mul_10s_10s_18_1_1_U1880                                         |hls_dummy_mul_10s_10s_18_1_1_1952                                                                                                                                         |     69|
|4854  |    mul_10s_10s_18_1_1_U1881                                         |hls_dummy_mul_10s_10s_18_1_1_1953                                                                                                                                         |     69|
|4855  |    mul_10s_10s_18_1_1_U1882                                         |hls_dummy_mul_10s_10s_18_1_1_1954                                                                                                                                         |     69|
|4856  |    mul_10s_10s_18_1_1_U1883                                         |hls_dummy_mul_10s_10s_18_1_1_1955                                                                                                                                         |     73|
|4857  |    mul_10s_10s_18_1_1_U1884                                         |hls_dummy_mul_10s_10s_18_1_1_1956                                                                                                                                         |     78|
|4858  |    mul_10s_10s_18_1_1_U1885                                         |hls_dummy_mul_10s_10s_18_1_1_1957                                                                                                                                         |     78|
|4859  |    mul_10s_10s_18_1_1_U1886                                         |hls_dummy_mul_10s_10s_18_1_1_1958                                                                                                                                         |    116|
|4860  |    mul_10s_10s_18_1_1_U1888                                         |hls_dummy_mul_10s_10s_18_1_1_1959                                                                                                                                         |     69|
|4861  |    mul_10s_10s_18_1_1_U1889                                         |hls_dummy_mul_10s_10s_18_1_1_1960                                                                                                                                         |     69|
|4862  |    mul_10s_10s_18_1_1_U1890                                         |hls_dummy_mul_10s_10s_18_1_1_1961                                                                                                                                         |     69|
|4863  |    mul_10s_10s_18_1_1_U1891                                         |hls_dummy_mul_10s_10s_18_1_1_1962                                                                                                                                         |     70|
|4864  |    mul_10s_10s_18_1_1_U1892                                         |hls_dummy_mul_10s_10s_18_1_1_1963                                                                                                                                         |     69|
|4865  |    mul_10s_10s_18_1_1_U1893                                         |hls_dummy_mul_10s_10s_18_1_1_1964                                                                                                                                         |     69|
|4866  |    mul_10s_10s_18_1_1_U1894                                         |hls_dummy_mul_10s_10s_18_1_1_1965                                                                                                                                         |    122|
|4867  |    mul_10s_10s_18_1_1_U1895                                         |hls_dummy_mul_10s_10s_18_1_1_1966                                                                                                                                         |     69|
|4868  |    mul_10s_10s_18_1_1_U1896                                         |hls_dummy_mul_10s_10s_18_1_1_1967                                                                                                                                         |     72|
|4869  |    mul_10s_10s_18_1_1_U1897                                         |hls_dummy_mul_10s_10s_18_1_1_1968                                                                                                                                         |     74|
|4870  |    mul_10s_10s_18_1_1_U1898                                         |hls_dummy_mul_10s_10s_18_1_1_1969                                                                                                                                         |     72|
|4871  |    mul_10s_10s_18_1_1_U1899                                         |hls_dummy_mul_10s_10s_18_1_1_1970                                                                                                                                         |     70|
|4872  |    mul_10s_10s_18_1_1_U1900                                         |hls_dummy_mul_10s_10s_18_1_1_1971                                                                                                                                         |     69|
|4873  |    mul_10s_10s_18_1_1_U1901                                         |hls_dummy_mul_10s_10s_18_1_1_1972                                                                                                                                         |     73|
|4874  |    mul_10s_10s_18_1_1_U1902                                         |hls_dummy_mul_10s_10s_18_1_1_1973                                                                                                                                         |     69|
|4875  |    mul_10s_10s_18_1_1_U1903                                         |hls_dummy_mul_10s_10s_18_1_1_1974                                                                                                                                         |     69|
|4876  |    mul_10s_10s_18_1_1_U1904                                         |hls_dummy_mul_10s_10s_18_1_1_1975                                                                                                                                         |     89|
|4877  |    mul_10s_10s_18_1_1_U1905                                         |hls_dummy_mul_10s_10s_18_1_1_1976                                                                                                                                         |     69|
|4878  |    mul_10s_10s_18_1_1_U1906                                         |hls_dummy_mul_10s_10s_18_1_1_1977                                                                                                                                         |     69|
|4879  |    mul_10s_10s_18_1_1_U1907                                         |hls_dummy_mul_10s_10s_18_1_1_1978                                                                                                                                         |     69|
|4880  |    mul_10s_10s_18_1_1_U1908                                         |hls_dummy_mul_10s_10s_18_1_1_1979                                                                                                                                         |     69|
|4881  |    mul_10s_10s_18_1_1_U1909                                         |hls_dummy_mul_10s_10s_18_1_1_1980                                                                                                                                         |     69|
|4882  |    mul_10s_10s_18_1_1_U1910                                         |hls_dummy_mul_10s_10s_18_1_1_1981                                                                                                                                         |     70|
|4883  |    mul_10s_10s_18_1_1_U1911                                         |hls_dummy_mul_10s_10s_18_1_1_1982                                                                                                                                         |     69|
|4884  |    mul_10s_10s_18_1_1_U1912                                         |hls_dummy_mul_10s_10s_18_1_1_1983                                                                                                                                         |      7|
|4885  |    mul_10s_10s_18_1_1_U1913                                         |hls_dummy_mul_10s_10s_18_1_1_1984                                                                                                                                         |     69|
|4886  |    mul_10s_10s_18_1_1_U1914                                         |hls_dummy_mul_10s_10s_18_1_1_1985                                                                                                                                         |     69|
|4887  |    mul_10s_10s_18_1_1_U1915                                         |hls_dummy_mul_10s_10s_18_1_1_1986                                                                                                                                         |     73|
|4888  |    mul_10s_10s_18_1_1_U1916                                         |hls_dummy_mul_10s_10s_18_1_1_1987                                                                                                                                         |     71|
|4889  |    mul_10s_10s_18_1_1_U1917                                         |hls_dummy_mul_10s_10s_18_1_1_1988                                                                                                                                         |     73|
|4890  |    mul_10s_10s_18_1_1_U1918                                         |hls_dummy_mul_10s_10s_18_1_1_1989                                                                                                                                         |     69|
|4891  |    mul_10s_10s_18_1_1_U1919                                         |hls_dummy_mul_10s_10s_18_1_1_1990                                                                                                                                         |     75|
|4892  |    mul_10s_10s_18_1_1_U1920                                         |hls_dummy_mul_10s_10s_18_1_1_1991                                                                                                                                         |     73|
|4893  |    mul_10s_10s_18_1_1_U1921                                         |hls_dummy_mul_10s_10s_18_1_1_1992                                                                                                                                         |     78|
|4894  |    mul_10s_10s_18_1_1_U1922                                         |hls_dummy_mul_10s_10s_18_1_1_1993                                                                                                                                         |     72|
|4895  |    mul_10s_10s_18_1_1_U1923                                         |hls_dummy_mul_10s_10s_18_1_1_1994                                                                                                                                         |     85|
|4896  |    mul_10s_10s_18_1_1_U1924                                         |hls_dummy_mul_10s_10s_18_1_1_1995                                                                                                                                         |     69|
|4897  |    mul_10s_10s_18_1_1_U1925                                         |hls_dummy_mul_10s_10s_18_1_1_1996                                                                                                                                         |     73|
|4898  |    mul_10s_10s_18_1_1_U1926                                         |hls_dummy_mul_10s_10s_18_1_1_1997                                                                                                                                         |     83|
|4899  |    mul_10s_10s_18_1_1_U1927                                         |hls_dummy_mul_10s_10s_18_1_1_1998                                                                                                                                         |     72|
|4900  |    mul_10s_10s_18_1_1_U1928                                         |hls_dummy_mul_10s_10s_18_1_1_1999                                                                                                                                         |     72|
|4901  |    mul_10s_10s_18_1_1_U1929                                         |hls_dummy_mul_10s_10s_18_1_1_2000                                                                                                                                         |     89|
|4902  |    mul_10s_10s_18_1_1_U1930                                         |hls_dummy_mul_10s_10s_18_1_1_2001                                                                                                                                         |     69|
|4903  |    mul_10s_10s_18_1_1_U1931                                         |hls_dummy_mul_10s_10s_18_1_1_2002                                                                                                                                         |     69|
|4904  |    mul_10s_10s_18_1_1_U1932                                         |hls_dummy_mul_10s_10s_18_1_1_2003                                                                                                                                         |     69|
|4905  |    mul_10s_10s_18_1_1_U1933                                         |hls_dummy_mul_10s_10s_18_1_1_2004                                                                                                                                         |     73|
|4906  |    mul_10s_10s_18_1_1_U1934                                         |hls_dummy_mul_10s_10s_18_1_1_2005                                                                                                                                         |     73|
|4907  |    mul_10s_10s_18_1_1_U1935                                         |hls_dummy_mul_10s_10s_18_1_1_2006                                                                                                                                         |     69|
|4908  |    mul_10s_10s_18_1_1_U1936                                         |hls_dummy_mul_10s_10s_18_1_1_2007                                                                                                                                         |     69|
|4909  |    mul_10s_10s_18_1_1_U1938                                         |hls_dummy_mul_10s_10s_18_1_1_2008                                                                                                                                         |     69|
|4910  |    mul_10s_10s_18_1_1_U1939                                         |hls_dummy_mul_10s_10s_18_1_1_2009                                                                                                                                         |    116|
|4911  |    mul_10s_10s_18_1_1_U1940                                         |hls_dummy_mul_10s_10s_18_1_1_2010                                                                                                                                         |     69|
|4912  |    mul_10s_10s_18_1_1_U1941                                         |hls_dummy_mul_10s_10s_18_1_1_2011                                                                                                                                         |     69|
|4913  |    mul_10s_10s_18_1_1_U1942                                         |hls_dummy_mul_10s_10s_18_1_1_2012                                                                                                                                         |    115|
|4914  |    mul_10s_10s_18_1_1_U1943                                         |hls_dummy_mul_10s_10s_18_1_1_2013                                                                                                                                         |     69|
|4915  |    mul_10s_10s_18_1_1_U1944                                         |hls_dummy_mul_10s_10s_18_1_1_2014                                                                                                                                         |    122|
|4916  |    mul_10s_10s_18_1_1_U1945                                         |hls_dummy_mul_10s_10s_18_1_1_2015                                                                                                                                         |     69|
|4917  |    mul_10s_10s_18_1_1_U1946                                         |hls_dummy_mul_10s_10s_18_1_1_2016                                                                                                                                         |     69|
|4918  |    mul_10s_10s_18_1_1_U1947                                         |hls_dummy_mul_10s_10s_18_1_1_2017                                                                                                                                         |     72|
|4919  |    mul_10s_10s_18_1_1_U1948                                         |hls_dummy_mul_10s_10s_18_1_1_2018                                                                                                                                         |     74|
|4920  |    mul_10s_10s_18_1_1_U1949                                         |hls_dummy_mul_10s_10s_18_1_1_2019                                                                                                                                         |    122|
|4921  |    mul_10s_10s_18_1_1_U1950                                         |hls_dummy_mul_10s_10s_18_1_1_2020                                                                                                                                         |     69|
|4922  |    mul_10s_10s_18_1_1_U1951                                         |hls_dummy_mul_10s_10s_18_1_1_2021                                                                                                                                         |     72|
|4923  |    mul_10s_10s_18_1_1_U1952                                         |hls_dummy_mul_10s_10s_18_1_1_2022                                                                                                                                         |     69|
|4924  |    mul_10s_10s_18_1_1_U1953                                         |hls_dummy_mul_10s_10s_18_1_1_2023                                                                                                                                         |     69|
|4925  |    mul_10s_10s_18_1_1_U1954                                         |hls_dummy_mul_10s_10s_18_1_1_2024                                                                                                                                         |     94|
|4926  |    mul_10s_10s_18_1_1_U1955                                         |hls_dummy_mul_10s_10s_18_1_1_2025                                                                                                                                         |     69|
|4927  |    mul_10s_10s_18_1_1_U1956                                         |hls_dummy_mul_10s_10s_18_1_1_2026                                                                                                                                         |     69|
|4928  |    mul_10s_10s_18_1_1_U1957                                         |hls_dummy_mul_10s_10s_18_1_1_2027                                                                                                                                         |     69|
|4929  |    mul_10s_10s_18_1_1_U1958                                         |hls_dummy_mul_10s_10s_18_1_1_2028                                                                                                                                         |     69|
|4930  |    mul_10s_10s_18_1_1_U1959                                         |hls_dummy_mul_10s_10s_18_1_1_2029                                                                                                                                         |     70|
|4931  |    mul_10s_10s_18_1_1_U1960                                         |hls_dummy_mul_10s_10s_18_1_1_2030                                                                                                                                         |     69|
|4932  |    mul_10s_10s_18_1_1_U1961                                         |hls_dummy_mul_10s_10s_18_1_1_2031                                                                                                                                         |     69|
|4933  |    mul_10s_10s_18_1_1_U1962                                         |hls_dummy_mul_10s_10s_18_1_1_2032                                                                                                                                         |      7|
|4934  |    mul_10s_10s_18_1_1_U1963                                         |hls_dummy_mul_10s_10s_18_1_1_2033                                                                                                                                         |     69|
|4935  |    mul_10s_10s_18_1_1_U1964                                         |hls_dummy_mul_10s_10s_18_1_1_2034                                                                                                                                         |    118|
|4936  |    mul_10s_10s_18_1_1_U1965                                         |hls_dummy_mul_10s_10s_18_1_1_2035                                                                                                                                         |     69|
|4937  |    mul_10s_10s_18_1_1_U1966                                         |hls_dummy_mul_10s_10s_18_1_1_2036                                                                                                                                         |    102|
|4938  |    mul_10s_10s_18_1_1_U1967                                         |hls_dummy_mul_10s_10s_18_1_1_2037                                                                                                                                         |    125|
|4939  |    mul_10s_10s_18_1_1_U1968                                         |hls_dummy_mul_10s_10s_18_1_1_2038                                                                                                                                         |     71|
|4940  |    mul_10s_10s_18_1_1_U1969                                         |hls_dummy_mul_10s_10s_18_1_1_2039                                                                                                                                         |     75|
|4941  |    mul_10s_10s_18_1_1_U1970                                         |hls_dummy_mul_10s_10s_18_1_1_2040                                                                                                                                         |     71|
|4942  |    mul_10s_10s_18_1_1_U1971                                         |hls_dummy_mul_10s_10s_18_1_1_2041                                                                                                                                         |     78|
|4943  |    mul_10s_10s_18_1_1_U1972                                         |hls_dummy_mul_10s_10s_18_1_1_2042                                                                                                                                         |     78|
|4944  |    mul_10s_10s_18_1_1_U1973                                         |hls_dummy_mul_10s_10s_18_1_1_2043                                                                                                                                         |     78|
|4945  |    mul_10s_10s_18_1_1_U1974                                         |hls_dummy_mul_10s_10s_18_1_1_2044                                                                                                                                         |     75|
|4946  |    mul_10s_10s_18_1_1_U1975                                         |hls_dummy_mul_10s_10s_18_1_1_2045                                                                                                                                         |     69|
|4947  |    mul_10s_10s_18_1_1_U1976                                         |hls_dummy_mul_10s_10s_18_1_1_2046                                                                                                                                         |     86|
|4948  |    mul_10s_10s_18_1_1_U1977                                         |hls_dummy_mul_10s_10s_18_1_1_2047                                                                                                                                         |     74|
|4949  |    mul_10s_10s_18_1_1_U1978                                         |hls_dummy_mul_10s_10s_18_1_1_2048                                                                                                                                         |     72|
|4950  |    mul_10s_10s_18_1_1_U1979                                         |hls_dummy_mul_10s_10s_18_1_1_2049                                                                                                                                         |     91|
|4951  |    mul_10s_10s_18_1_1_U1980                                         |hls_dummy_mul_10s_10s_18_1_1_2050                                                                                                                                         |     69|
|4952  |    mul_10s_10s_18_1_1_U1981                                         |hls_dummy_mul_10s_10s_18_1_1_2051                                                                                                                                         |     69|
|4953  |    mul_10s_10s_18_1_1_U1982                                         |hls_dummy_mul_10s_10s_18_1_1_2052                                                                                                                                         |     69|
|4954  |    mul_10s_10s_18_1_1_U1983                                         |hls_dummy_mul_10s_10s_18_1_1_2053                                                                                                                                         |     73|
|4955  |    mul_10s_10s_18_1_1_U1984                                         |hls_dummy_mul_10s_10s_18_1_1_2054                                                                                                                                         |     69|
|4956  |    mul_10s_10s_18_1_1_U1985                                         |hls_dummy_mul_10s_10s_18_1_1_2055                                                                                                                                         |     69|
|4957  |    mul_10s_10s_18_1_1_U1986                                         |hls_dummy_mul_10s_10s_18_1_1_2056                                                                                                                                         |     73|
|4958  |    mul_10s_10s_18_1_1_U1988                                         |hls_dummy_mul_10s_10s_18_1_1_2057                                                                                                                                         |     70|
|4959  |    mul_10s_10s_18_1_1_U1989                                         |hls_dummy_mul_10s_10s_18_1_1_2058                                                                                                                                         |     69|
|4960  |    mul_10s_10s_18_1_1_U1990                                         |hls_dummy_mul_10s_10s_18_1_1_2059                                                                                                                                         |     69|
|4961  |    mul_10s_10s_18_1_1_U1991                                         |hls_dummy_mul_10s_10s_18_1_1_2060                                                                                                                                         |     69|
|4962  |    mul_10s_10s_18_1_1_U1992                                         |hls_dummy_mul_10s_10s_18_1_1_2061                                                                                                                                         |     69|
|4963  |    mul_10s_10s_18_1_1_U1993                                         |hls_dummy_mul_10s_10s_18_1_1_2062                                                                                                                                         |     69|
|4964  |    mul_10s_10s_18_1_1_U1994                                         |hls_dummy_mul_10s_10s_18_1_1_2063                                                                                                                                         |    122|
|4965  |    mul_10s_10s_18_1_1_U1995                                         |hls_dummy_mul_10s_10s_18_1_1_2064                                                                                                                                         |     95|
|4966  |    mul_10s_10s_18_1_1_U1996                                         |hls_dummy_mul_10s_10s_18_1_1_2065                                                                                                                                         |     69|
|4967  |    mul_10s_10s_18_1_1_U1997                                         |hls_dummy_mul_10s_10s_18_1_1_2066                                                                                                                                         |     69|
|4968  |    mul_10s_10s_18_1_1_U1998                                         |hls_dummy_mul_10s_10s_18_1_1_2067                                                                                                                                         |     69|
|4969  |    mul_10s_10s_18_1_1_U1999                                         |hls_dummy_mul_10s_10s_18_1_1_2068                                                                                                                                         |     95|
|4970  |    mul_10s_10s_18_1_1_U2000                                         |hls_dummy_mul_10s_10s_18_1_1_2069                                                                                                                                         |     72|
|4971  |    mul_10s_10s_18_1_1_U2001                                         |hls_dummy_mul_10s_10s_18_1_1_2070                                                                                                                                         |     69|
|4972  |    mul_10s_10s_18_1_1_U2002                                         |hls_dummy_mul_10s_10s_18_1_1_2071                                                                                                                                         |    121|
|4973  |    mul_10s_10s_18_1_1_U2003                                         |hls_dummy_mul_10s_10s_18_1_1_2072                                                                                                                                         |    115|
|4974  |    mul_10s_10s_18_1_1_U2004                                         |hls_dummy_mul_10s_10s_18_1_1_2073                                                                                                                                         |    121|
|4975  |    mul_10s_10s_18_1_1_U2005                                         |hls_dummy_mul_10s_10s_18_1_1_2074                                                                                                                                         |    121|
|4976  |    mul_10s_10s_18_1_1_U2006                                         |hls_dummy_mul_10s_10s_18_1_1_2075                                                                                                                                         |    115|
|4977  |    mul_10s_10s_18_1_1_U2007                                         |hls_dummy_mul_10s_10s_18_1_1_2076                                                                                                                                         |    115|
|4978  |    mul_10s_10s_18_1_1_U2008                                         |hls_dummy_mul_10s_10s_18_1_1_2077                                                                                                                                         |     72|
|4979  |    mul_10s_10s_18_1_1_U2009                                         |hls_dummy_mul_10s_10s_18_1_1_2078                                                                                                                                         |     72|
|4980  |    mul_10s_10s_18_1_1_U2010                                         |hls_dummy_mul_10s_10s_18_1_1_2079                                                                                                                                         |     69|
|4981  |    mul_10s_10s_18_1_1_U2011                                         |hls_dummy_mul_10s_10s_18_1_1_2080                                                                                                                                         |     70|
|4982  |    mul_10s_10s_18_1_1_U2012                                         |hls_dummy_mul_10s_10s_18_1_1_2081                                                                                                                                         |      7|
|4983  |    mul_10s_10s_18_1_1_U2013                                         |hls_dummy_mul_10s_10s_18_1_1_2082                                                                                                                                         |     71|
|4984  |    mul_10s_10s_18_1_1_U2014                                         |hls_dummy_mul_10s_10s_18_1_1_2083                                                                                                                                         |     71|
|4985  |    mul_10s_10s_18_1_1_U2015                                         |hls_dummy_mul_10s_10s_18_1_1_2084                                                                                                                                         |     69|
|4986  |    mul_10s_10s_18_1_1_U2016                                         |hls_dummy_mul_10s_10s_18_1_1_2085                                                                                                                                         |     73|
|4987  |    mul_10s_10s_18_1_1_U2017                                         |hls_dummy_mul_10s_10s_18_1_1_2086                                                                                                                                         |     73|
|4988  |    mul_10s_10s_18_1_1_U2018                                         |hls_dummy_mul_10s_10s_18_1_1_2087                                                                                                                                         |     69|
|4989  |    mul_10s_10s_18_1_1_U2019                                         |hls_dummy_mul_10s_10s_18_1_1_2088                                                                                                                                         |     75|
|4990  |    mul_10s_10s_18_1_1_U2020                                         |hls_dummy_mul_10s_10s_18_1_1_2089                                                                                                                                         |    113|
|4991  |    mul_10s_10s_18_1_1_U2021                                         |hls_dummy_mul_10s_10s_18_1_1_2090                                                                                                                                         |     71|
|4992  |    mul_10s_10s_18_1_1_U2022                                         |hls_dummy_mul_10s_10s_18_1_1_2091                                                                                                                                         |     73|
|4993  |    mul_10s_10s_18_1_1_U2023                                         |hls_dummy_mul_10s_10s_18_1_1_2092                                                                                                                                         |     78|
|4994  |    mul_10s_10s_18_1_1_U2024                                         |hls_dummy_mul_10s_10s_18_1_1_2093                                                                                                                                         |    113|
|4995  |    mul_10s_10s_18_1_1_U2025                                         |hls_dummy_mul_10s_10s_18_1_1_2094                                                                                                                                         |    104|
|4996  |    mul_10s_10s_18_1_1_U2026                                         |hls_dummy_mul_10s_10s_18_1_1_2095                                                                                                                                         |     71|
|4997  |    mul_10s_10s_18_1_1_U2027                                         |hls_dummy_mul_10s_10s_18_1_1_2096                                                                                                                                         |     72|
|4998  |    mul_10s_10s_18_1_1_U2028                                         |hls_dummy_mul_10s_10s_18_1_1_2097                                                                                                                                         |    125|
|4999  |    mul_10s_10s_18_1_1_U2029                                         |hls_dummy_mul_10s_10s_18_1_1_2098                                                                                                                                         |     72|
|5000  |    mul_10s_10s_18_1_1_U2030                                         |hls_dummy_mul_10s_10s_18_1_1_2099                                                                                                                                         |     72|
|5001  |    mul_10s_10s_18_1_1_U2031                                         |hls_dummy_mul_10s_10s_18_1_1_2100                                                                                                                                         |    125|
|5002  |    mul_10s_10s_18_1_1_U2032                                         |hls_dummy_mul_10s_10s_18_1_1_2101                                                                                                                                         |    125|
|5003  |    mul_10s_10s_18_1_1_U2033                                         |hls_dummy_mul_10s_10s_18_1_1_2102                                                                                                                                         |    104|
|5004  |    mul_10s_10s_18_1_1_U2034                                         |hls_dummy_mul_10s_10s_18_1_1_2103                                                                                                                                         |    104|
|5005  |    mul_10s_10s_18_1_1_U2035                                         |hls_dummy_mul_10s_10s_18_1_1_2104                                                                                                                                         |     69|
|5006  |    mul_10s_10s_18_1_1_U2036                                         |hls_dummy_mul_10s_10s_18_1_1_2105                                                                                                                                         |     73|
|5007  |    mul_10s_10s_18_1_1_U2038                                         |hls_dummy_mul_10s_10s_18_1_1_2106                                                                                                                                         |     69|
|5008  |    mul_10s_10s_18_1_1_U2039                                         |hls_dummy_mul_10s_10s_18_1_1_2107                                                                                                                                         |     69|
|5009  |    mul_10s_10s_18_1_1_U2040                                         |hls_dummy_mul_10s_10s_18_1_1_2108                                                                                                                                         |    115|
|5010  |    mul_10s_10s_18_1_1_U2041                                         |hls_dummy_mul_10s_10s_18_1_1_2109                                                                                                                                         |     69|
|5011  |    mul_10s_10s_18_1_1_U2042                                         |hls_dummy_mul_10s_10s_18_1_1_2110                                                                                                                                         |    115|
|5012  |    mul_10s_10s_18_1_1_U2043                                         |hls_dummy_mul_10s_10s_18_1_1_2111                                                                                                                                         |     69|
|5013  |    mul_10s_10s_18_1_1_U2044                                         |hls_dummy_mul_10s_10s_18_1_1_2112                                                                                                                                         |    122|
|5014  |    mul_10s_10s_18_1_1_U2045                                         |hls_dummy_mul_10s_10s_18_1_1_2113                                                                                                                                         |     69|
|5015  |    mul_10s_10s_18_1_1_U2046                                         |hls_dummy_mul_10s_10s_18_1_1_2114                                                                                                                                         |     69|
|5016  |    mul_10s_10s_18_1_1_U2047                                         |hls_dummy_mul_10s_10s_18_1_1_2115                                                                                                                                         |     69|
|5017  |    mul_10s_10s_18_1_1_U2048                                         |hls_dummy_mul_10s_10s_18_1_1_2116                                                                                                                                         |     69|
|5018  |    mul_10s_10s_18_1_1_U2049                                         |hls_dummy_mul_10s_10s_18_1_1_2117                                                                                                                                         |     72|
|5019  |    mul_10s_10s_18_1_1_U2050                                         |hls_dummy_mul_10s_10s_18_1_1_2118                                                                                                                                         |     69|
|5020  |    mul_10s_10s_18_1_1_U2051                                         |hls_dummy_mul_10s_10s_18_1_1_2119                                                                                                                                         |     69|
|5021  |    mul_10s_10s_18_1_1_U2052                                         |hls_dummy_mul_10s_10s_18_1_1_2120                                                                                                                                         |     69|
|5022  |    mul_10s_10s_18_1_1_U2053                                         |hls_dummy_mul_10s_10s_18_1_1_2121                                                                                                                                         |     69|
|5023  |    mul_10s_10s_18_1_1_U2054                                         |hls_dummy_mul_10s_10s_18_1_1_2122                                                                                                                                         |     93|
|5024  |    mul_10s_10s_18_1_1_U2055                                         |hls_dummy_mul_10s_10s_18_1_1_2123                                                                                                                                         |     69|
|5025  |    mul_10s_10s_18_1_1_U2056                                         |hls_dummy_mul_10s_10s_18_1_1_2124                                                                                                                                         |     72|
|5026  |    mul_10s_10s_18_1_1_U2057                                         |hls_dummy_mul_10s_10s_18_1_1_2125                                                                                                                                         |     69|
|5027  |    mul_10s_10s_18_1_1_U2058                                         |hls_dummy_mul_10s_10s_18_1_1_2126                                                                                                                                         |     69|
|5028  |    mul_10s_10s_18_1_1_U2059                                         |hls_dummy_mul_10s_10s_18_1_1_2127                                                                                                                                         |    116|
|5029  |    mul_10s_10s_18_1_1_U2060                                         |hls_dummy_mul_10s_10s_18_1_1_2128                                                                                                                                         |     72|
|5030  |    mul_10s_10s_18_1_1_U2061                                         |hls_dummy_mul_10s_10s_18_1_1_2129                                                                                                                                         |     69|
|5031  |    mul_10s_10s_18_1_1_U2062                                         |hls_dummy_mul_10s_10s_18_1_1_2130                                                                                                                                         |      7|
|5032  |    mul_10s_10s_18_1_1_U2063                                         |hls_dummy_mul_10s_10s_18_1_1_2131                                                                                                                                         |     71|
|5033  |    mul_10s_10s_18_1_1_U2064                                         |hls_dummy_mul_10s_10s_18_1_1_2132                                                                                                                                         |     73|
|5034  |    mul_10s_10s_18_1_1_U2065                                         |hls_dummy_mul_10s_10s_18_1_1_2133                                                                                                                                         |    125|
|5035  |    mul_10s_10s_18_1_1_U2066                                         |hls_dummy_mul_10s_10s_18_1_1_2134                                                                                                                                         |     73|
|5036  |    mul_10s_10s_18_1_1_U2067                                         |hls_dummy_mul_10s_10s_18_1_1_2135                                                                                                                                         |    125|
|5037  |    mul_10s_10s_18_1_1_U2068                                         |hls_dummy_mul_10s_10s_18_1_1_2136                                                                                                                                         |     69|
|5038  |    mul_10s_10s_18_1_1_U2069                                         |hls_dummy_mul_10s_10s_18_1_1_2137                                                                                                                                         |     75|
|5039  |    mul_10s_10s_18_1_1_U2070                                         |hls_dummy_mul_10s_10s_18_1_1_2138                                                                                                                                         |     71|
|5040  |    mul_10s_10s_18_1_1_U2071                                         |hls_dummy_mul_10s_10s_18_1_1_2139                                                                                                                                         |     71|
|5041  |    mul_10s_10s_18_1_1_U2072                                         |hls_dummy_mul_10s_10s_18_1_1_2140                                                                                                                                         |     70|
|5042  |    mul_10s_10s_18_1_1_U2073                                         |hls_dummy_mul_10s_10s_18_1_1_2141                                                                                                                                         |     69|
|5043  |    mul_10s_10s_18_1_1_U2074                                         |hls_dummy_mul_10s_10s_18_1_1_2142                                                                                                                                         |     70|
|5044  |    mul_10s_10s_18_1_1_U2075                                         |hls_dummy_mul_10s_10s_18_1_1_2143                                                                                                                                         |     77|
|5045  |    mul_10s_10s_18_1_1_U2076                                         |hls_dummy_mul_10s_10s_18_1_1_2144                                                                                                                                         |     71|
|5046  |    mul_10s_10s_18_1_1_U2077                                         |hls_dummy_mul_10s_10s_18_1_1_2145                                                                                                                                         |     73|
|5047  |    mul_10s_10s_18_1_1_U2078                                         |hls_dummy_mul_10s_10s_18_1_1_2146                                                                                                                                         |     73|
|5048  |    mul_10s_10s_18_1_1_U2079                                         |hls_dummy_mul_10s_10s_18_1_1_2147                                                                                                                                         |     90|
|5049  |    mul_10s_10s_18_1_1_U2080                                         |hls_dummy_mul_10s_10s_18_1_1_2148                                                                                                                                         |    100|
|5050  |    mul_10s_10s_18_1_1_U2081                                         |hls_dummy_mul_10s_10s_18_1_1_2149                                                                                                                                         |    102|
|5051  |    mul_10s_10s_18_1_1_U2082                                         |hls_dummy_mul_10s_10s_18_1_1_2150                                                                                                                                         |    102|
|5052  |    mul_10s_10s_18_1_1_U2083                                         |hls_dummy_mul_10s_10s_18_1_1_2151                                                                                                                                         |     71|
|5053  |    mul_10s_10s_18_1_1_U2084                                         |hls_dummy_mul_10s_10s_18_1_1_2152                                                                                                                                         |    120|
|5054  |    mul_10s_10s_18_1_1_U2085                                         |hls_dummy_mul_10s_10s_18_1_1_2153                                                                                                                                         |     69|
|5055  |    mul_10s_10s_18_1_1_U2086                                         |hls_dummy_mul_10s_10s_18_1_1_2154                                                                                                                                         |     73|
|5056  |    mul_10s_10s_18_1_1_U2088                                         |hls_dummy_mul_10s_10s_18_1_1_2155                                                                                                                                         |     69|
|5057  |    mul_10s_10s_18_1_1_U2089                                         |hls_dummy_mul_10s_10s_18_1_1_2156                                                                                                                                         |     69|
|5058  |    mul_10s_10s_18_1_1_U2090                                         |hls_dummy_mul_10s_10s_18_1_1_2157                                                                                                                                         |     72|
|5059  |    mul_10s_10s_18_1_1_U2091                                         |hls_dummy_mul_10s_10s_18_1_1_2158                                                                                                                                         |     69|
|5060  |    mul_10s_10s_18_1_1_U2092                                         |hls_dummy_mul_10s_10s_18_1_1_2159                                                                                                                                         |     72|
|5061  |    mul_10s_10s_18_1_1_U2093                                         |hls_dummy_mul_10s_10s_18_1_1_2160                                                                                                                                         |     69|
|5062  |    mul_10s_10s_18_1_1_U2094                                         |hls_dummy_mul_10s_10s_18_1_1_2161                                                                                                                                         |    122|
|5063  |    mul_10s_10s_18_1_1_U2095                                         |hls_dummy_mul_10s_10s_18_1_1_2162                                                                                                                                         |    128|
|5064  |    mul_10s_10s_18_1_1_U2096                                         |hls_dummy_mul_10s_10s_18_1_1_2163                                                                                                                                         |     69|
|5065  |    mul_10s_10s_18_1_1_U2097                                         |hls_dummy_mul_10s_10s_18_1_1_2164                                                                                                                                         |     74|
|5066  |    mul_10s_10s_18_1_1_U2098                                         |hls_dummy_mul_10s_10s_18_1_1_2165                                                                                                                                         |     72|
|5067  |    mul_10s_10s_18_1_1_U2099                                         |hls_dummy_mul_10s_10s_18_1_1_2166                                                                                                                                         |     75|
|5068  |    mul_10s_10s_18_1_1_U2100                                         |hls_dummy_mul_10s_10s_18_1_1_2167                                                                                                                                         |    122|
|5069  |    mul_10s_10s_18_1_1_U2101                                         |hls_dummy_mul_10s_10s_18_1_1_2168                                                                                                                                         |    122|
|5070  |    mul_10s_10s_18_1_1_U2102                                         |hls_dummy_mul_10s_10s_18_1_1_2169                                                                                                                                         |     69|
|5071  |    mul_10s_10s_18_1_1_U2103                                         |hls_dummy_mul_10s_10s_18_1_1_2170                                                                                                                                         |     72|
|5072  |    mul_10s_10s_18_1_1_U2104                                         |hls_dummy_mul_10s_10s_18_1_1_2171                                                                                                                                         |     93|
|5073  |    mul_10s_10s_18_1_1_U2105                                         |hls_dummy_mul_10s_10s_18_1_1_2172                                                                                                                                         |    121|
|5074  |    mul_10s_10s_18_1_1_U2106                                         |hls_dummy_mul_10s_10s_18_1_1_2173                                                                                                                                         |    121|
|5075  |    mul_10s_10s_18_1_1_U2107                                         |hls_dummy_mul_10s_10s_18_1_1_2174                                                                                                                                         |    121|
|5076  |    mul_10s_10s_18_1_1_U2108                                         |hls_dummy_mul_10s_10s_18_1_1_2175                                                                                                                                         |     69|
|5077  |    mul_10s_10s_18_1_1_U2109                                         |hls_dummy_mul_10s_10s_18_1_1_2176                                                                                                                                         |     69|
|5078  |    mul_10s_10s_18_1_1_U2110                                         |hls_dummy_mul_10s_10s_18_1_1_2177                                                                                                                                         |     70|
|5079  |    mul_10s_10s_18_1_1_U2111                                         |hls_dummy_mul_10s_10s_18_1_1_2178                                                                                                                                         |    116|
|5080  |    mul_10s_10s_18_1_1_U2112                                         |hls_dummy_mul_10s_10s_18_1_1_2179                                                                                                                                         |      7|
|5081  |    mul_10s_10s_18_1_1_U2113                                         |hls_dummy_mul_10s_10s_18_1_1_2180                                                                                                                                         |     71|
|5082  |    mul_10s_10s_18_1_1_U2114                                         |hls_dummy_mul_10s_10s_18_1_1_2181                                                                                                                                         |     69|
|5083  |    mul_10s_10s_18_1_1_U2115                                         |hls_dummy_mul_10s_10s_18_1_1_2182                                                                                                                                         |    102|
|5084  |    mul_10s_10s_18_1_1_U2116                                         |hls_dummy_mul_10s_10s_18_1_1_2183                                                                                                                                         |     71|
|5085  |    mul_10s_10s_18_1_1_U2117                                         |hls_dummy_mul_10s_10s_18_1_1_2184                                                                                                                                         |    102|
|5086  |    mul_10s_10s_18_1_1_U2118                                         |hls_dummy_mul_10s_10s_18_1_1_2185                                                                                                                                         |     69|
|5087  |    mul_10s_10s_18_1_1_U2119                                         |hls_dummy_mul_10s_10s_18_1_1_2186                                                                                                                                         |     75|
|5088  |    mul_10s_10s_18_1_1_U2120                                         |hls_dummy_mul_10s_10s_18_1_1_2187                                                                                                                                         |    122|
|5089  |    mul_10s_10s_18_1_1_U2121                                         |hls_dummy_mul_10s_10s_18_1_1_2188                                                                                                                                         |     71|
|5090  |    mul_10s_10s_18_1_1_U2122                                         |hls_dummy_mul_10s_10s_18_1_1_2189                                                                                                                                         |     73|
|5091  |    mul_10s_10s_18_1_1_U2123                                         |hls_dummy_mul_10s_10s_18_1_1_2190                                                                                                                                         |     78|
|5092  |    mul_10s_10s_18_1_1_U2124                                         |hls_dummy_mul_10s_10s_18_1_1_2191                                                                                                                                         |     73|
|5093  |    mul_10s_10s_18_1_1_U2125                                         |hls_dummy_mul_10s_10s_18_1_1_2192                                                                                                                                         |     75|
|5094  |    mul_10s_10s_18_1_1_U2126                                         |hls_dummy_mul_10s_10s_18_1_1_2193                                                                                                                                         |     75|
|5095  |    mul_10s_10s_18_1_1_U2127                                         |hls_dummy_mul_10s_10s_18_1_1_2194                                                                                                                                         |     73|
|5096  |    mul_10s_10s_18_1_1_U2128                                         |hls_dummy_mul_10s_10s_18_1_1_2195                                                                                                                                         |     75|
|5097  |    mul_10s_10s_18_1_1_U2129                                         |hls_dummy_mul_10s_10s_18_1_1_2196                                                                                                                                         |     90|
|5098  |    mul_10s_10s_18_1_1_U2130                                         |hls_dummy_mul_10s_10s_18_1_1_2197                                                                                                                                         |     75|
|5099  |    mul_10s_10s_18_1_1_U2131                                         |hls_dummy_mul_10s_10s_18_1_1_2198                                                                                                                                         |     75|
|5100  |    mul_10s_10s_18_1_1_U2132                                         |hls_dummy_mul_10s_10s_18_1_1_2199                                                                                                                                         |     75|
|5101  |    mul_10s_10s_18_1_1_U2133                                         |hls_dummy_mul_10s_10s_18_1_1_2200                                                                                                                                         |     73|
|5102  |    mul_10s_10s_18_1_1_U2134                                         |hls_dummy_mul_10s_10s_18_1_1_2201                                                                                                                                         |     69|
|5103  |    mul_10s_10s_18_1_1_U2135                                         |hls_dummy_mul_10s_10s_18_1_1_2202                                                                                                                                         |     69|
|5104  |    mul_10s_10s_18_1_1_U2136                                         |hls_dummy_mul_10s_10s_18_1_1_2203                                                                                                                                         |    120|
|5105  |    mul_10s_10s_18_1_1_U2138                                         |hls_dummy_mul_10s_10s_18_1_1_2204                                                                                                                                         |     69|
|5106  |    mul_10s_10s_18_1_1_U2139                                         |hls_dummy_mul_10s_10s_18_1_1_2205                                                                                                                                         |     69|
|5107  |    mul_10s_10s_18_1_1_U2140                                         |hls_dummy_mul_10s_10s_18_1_1_2206                                                                                                                                         |     69|
|5108  |    mul_10s_10s_18_1_1_U2141                                         |hls_dummy_mul_10s_10s_18_1_1_2207                                                                                                                                         |     69|
|5109  |    mul_10s_10s_18_1_1_U2142                                         |hls_dummy_mul_10s_10s_18_1_1_2208                                                                                                                                         |    121|
|5110  |    mul_10s_10s_18_1_1_U2143                                         |hls_dummy_mul_10s_10s_18_1_1_2209                                                                                                                                         |     71|
|5111  |    mul_10s_10s_18_1_1_U2144                                         |hls_dummy_mul_10s_10s_18_1_1_2210                                                                                                                                         |    122|
|5112  |    mul_10s_10s_18_1_1_U2145                                         |hls_dummy_mul_10s_10s_18_1_1_2211                                                                                                                                         |     94|
|5113  |    mul_10s_10s_18_1_1_U2146                                         |hls_dummy_mul_10s_10s_18_1_1_2212                                                                                                                                         |     94|
|5114  |    mul_10s_10s_18_1_1_U2147                                         |hls_dummy_mul_10s_10s_18_1_1_2213                                                                                                                                         |     69|
|5115  |    mul_10s_10s_18_1_1_U2148                                         |hls_dummy_mul_10s_10s_18_1_1_2214                                                                                                                                         |     69|
|5116  |    mul_10s_10s_18_1_1_U2149                                         |hls_dummy_mul_10s_10s_18_1_1_2215                                                                                                                                         |     95|
|5117  |    mul_10s_10s_18_1_1_U2150                                         |hls_dummy_mul_10s_10s_18_1_1_2216                                                                                                                                         |     94|
|5118  |    mul_10s_10s_18_1_1_U2151                                         |hls_dummy_mul_10s_10s_18_1_1_2217                                                                                                                                         |     95|
|5119  |    mul_10s_10s_18_1_1_U2152                                         |hls_dummy_mul_10s_10s_18_1_1_2218                                                                                                                                         |     69|
|5120  |    mul_10s_10s_18_1_1_U2153                                         |hls_dummy_mul_10s_10s_18_1_1_2219                                                                                                                                         |     69|
|5121  |    mul_10s_10s_18_1_1_U2154                                         |hls_dummy_mul_10s_10s_18_1_1_2220                                                                                                                                         |     91|
|5122  |    mul_10s_10s_18_1_1_U2155                                         |hls_dummy_mul_10s_10s_18_1_1_2221                                                                                                                                         |    121|
|5123  |    mul_10s_10s_18_1_1_U2156                                         |hls_dummy_mul_10s_10s_18_1_1_2222                                                                                                                                         |    115|
|5124  |    mul_10s_10s_18_1_1_U2157                                         |hls_dummy_mul_10s_10s_18_1_1_2223                                                                                                                                         |    115|
|5125  |    mul_10s_10s_18_1_1_U2158                                         |hls_dummy_mul_10s_10s_18_1_1_2224                                                                                                                                         |     69|
|5126  |    mul_10s_10s_18_1_1_U2159                                         |hls_dummy_mul_10s_10s_18_1_1_2225                                                                                                                                         |    110|
|5127  |    mul_10s_10s_18_1_1_U2160                                         |hls_dummy_mul_10s_10s_18_1_1_2226                                                                                                                                         |     69|
|5128  |    mul_10s_10s_18_1_1_U2161                                         |hls_dummy_mul_10s_10s_18_1_1_2227                                                                                                                                         |     69|
|5129  |    mul_10s_10s_18_1_1_U2162                                         |hls_dummy_mul_10s_10s_18_1_1_2228                                                                                                                                         |      7|
|5130  |    mul_10s_10s_18_1_1_U2163                                         |hls_dummy_mul_10s_10s_18_1_1_2229                                                                                                                                         |     73|
|5131  |    mul_10s_10s_18_1_1_U2164                                         |hls_dummy_mul_10s_10s_18_1_1_2230                                                                                                                                         |     71|
|5132  |    mul_10s_10s_18_1_1_U2165                                         |hls_dummy_mul_10s_10s_18_1_1_2231                                                                                                                                         |     71|
|5133  |    mul_10s_10s_18_1_1_U2166                                         |hls_dummy_mul_10s_10s_18_1_1_2232                                                                                                                                         |     73|
|5134  |    mul_10s_10s_18_1_1_U2167                                         |hls_dummy_mul_10s_10s_18_1_1_2233                                                                                                                                         |     75|
|5135  |    mul_10s_10s_18_1_1_U2168                                         |hls_dummy_mul_10s_10s_18_1_1_2234                                                                                                                                         |     73|
|5136  |    mul_10s_10s_18_1_1_U2169                                         |hls_dummy_mul_10s_10s_18_1_1_2235                                                                                                                                         |     75|
|5137  |    mul_10s_10s_18_1_1_U2170                                         |hls_dummy_mul_10s_10s_18_1_1_2236                                                                                                                                         |     99|
|5138  |    mul_10s_10s_18_1_1_U2171                                         |hls_dummy_mul_10s_10s_18_1_1_2237                                                                                                                                         |     99|
|5139  |    mul_10s_10s_18_1_1_U2172                                         |hls_dummy_mul_10s_10s_18_1_1_2238                                                                                                                                         |    102|
|5140  |    mul_10s_10s_18_1_1_U2173                                         |hls_dummy_mul_10s_10s_18_1_1_2239                                                                                                                                         |     73|
|5141  |    mul_10s_10s_18_1_1_U2174                                         |hls_dummy_mul_10s_10s_18_1_1_2240                                                                                                                                         |     99|
|5142  |    mul_10s_10s_18_1_1_U2175                                         |hls_dummy_mul_10s_10s_18_1_1_2241                                                                                                                                         |     99|
|5143  |    mul_10s_10s_18_1_1_U2176                                         |hls_dummy_mul_10s_10s_18_1_1_2242                                                                                                                                         |     99|
|5144  |    mul_10s_10s_18_1_1_U2177                                         |hls_dummy_mul_10s_10s_18_1_1_2243                                                                                                                                         |     69|
|5145  |    mul_10s_10s_18_1_1_U2178                                         |hls_dummy_mul_10s_10s_18_1_1_2244                                                                                                                                         |     69|
|5146  |    mul_10s_10s_18_1_1_U2179                                         |hls_dummy_mul_10s_10s_18_1_1_2245                                                                                                                                         |     94|
|5147  |    mul_10s_10s_18_1_1_U2180                                         |hls_dummy_mul_10s_10s_18_1_1_2246                                                                                                                                         |     72|
|5148  |    mul_10s_10s_18_1_1_U2181                                         |hls_dummy_mul_10s_10s_18_1_1_2247                                                                                                                                         |    125|
|5149  |    mul_10s_10s_18_1_1_U2182                                         |hls_dummy_mul_10s_10s_18_1_1_2248                                                                                                                                         |    125|
|5150  |    mul_10s_10s_18_1_1_U2183                                         |hls_dummy_mul_10s_10s_18_1_1_2249                                                                                                                                         |     69|
|5151  |    mul_10s_10s_18_1_1_U2184                                         |hls_dummy_mul_10s_10s_18_1_1_2250                                                                                                                                         |     99|
|5152  |    mul_10s_10s_18_1_1_U2185                                         |hls_dummy_mul_10s_10s_18_1_1_2251                                                                                                                                         |     73|
|5153  |    mul_10s_10s_18_1_1_U2186                                         |hls_dummy_mul_10s_10s_18_1_1_2252                                                                                                                                         |     72|
|5154  |    mul_10s_10s_18_1_1_U2188                                         |hls_dummy_mul_10s_10s_18_1_1_2253                                                                                                                                         |     69|
|5155  |    mul_10s_10s_18_1_1_U2189                                         |hls_dummy_mul_10s_10s_18_1_1_2254                                                                                                                                         |     69|
|5156  |    mul_10s_10s_18_1_1_U2190                                         |hls_dummy_mul_10s_10s_18_1_1_2255                                                                                                                                         |     69|
|5157  |    mul_10s_10s_18_1_1_U2191                                         |hls_dummy_mul_10s_10s_18_1_1_2256                                                                                                                                         |     69|
|5158  |    mul_10s_10s_18_1_1_U2192                                         |hls_dummy_mul_10s_10s_18_1_1_2257                                                                                                                                         |     69|
|5159  |    mul_10s_10s_18_1_1_U2193                                         |hls_dummy_mul_10s_10s_18_1_1_2258                                                                                                                                         |     69|
|5160  |    mul_10s_10s_18_1_1_U2194                                         |hls_dummy_mul_10s_10s_18_1_1_2259                                                                                                                                         |    115|
|5161  |    mul_10s_10s_18_1_1_U2195                                         |hls_dummy_mul_10s_10s_18_1_1_2260                                                                                                                                         |     69|
|5162  |    mul_10s_10s_18_1_1_U2196                                         |hls_dummy_mul_10s_10s_18_1_1_2261                                                                                                                                         |     69|
|5163  |    mul_10s_10s_18_1_1_U2197                                         |hls_dummy_mul_10s_10s_18_1_1_2262                                                                                                                                         |     69|
|5164  |    mul_10s_10s_18_1_1_U2198                                         |hls_dummy_mul_10s_10s_18_1_1_2263                                                                                                                                         |     69|
|5165  |    mul_10s_10s_18_1_1_U2199                                         |hls_dummy_mul_10s_10s_18_1_1_2264                                                                                                                                         |     69|
|5166  |    mul_10s_10s_18_1_1_U2200                                         |hls_dummy_mul_10s_10s_18_1_1_2265                                                                                                                                         |     95|
|5167  |    mul_10s_10s_18_1_1_U2201                                         |hls_dummy_mul_10s_10s_18_1_1_2266                                                                                                                                         |     69|
|5168  |    mul_10s_10s_18_1_1_U2202                                         |hls_dummy_mul_10s_10s_18_1_1_2267                                                                                                                                         |     73|
|5169  |    mul_10s_10s_18_1_1_U2203                                         |hls_dummy_mul_10s_10s_18_1_1_2268                                                                                                                                         |     69|
|5170  |    mul_10s_10s_18_1_1_U2204                                         |hls_dummy_mul_10s_10s_18_1_1_2269                                                                                                                                         |     92|
|5171  |    mul_10s_10s_18_1_1_U2205                                         |hls_dummy_mul_10s_10s_18_1_1_2270                                                                                                                                         |    121|
|5172  |    mul_10s_10s_18_1_1_U2206                                         |hls_dummy_mul_10s_10s_18_1_1_2271                                                                                                                                         |    121|
|5173  |    mul_10s_10s_18_1_1_U2207                                         |hls_dummy_mul_10s_10s_18_1_1_2272                                                                                                                                         |    121|
|5174  |    mul_10s_10s_18_1_1_U2208                                         |hls_dummy_mul_10s_10s_18_1_1_2273                                                                                                                                         |    110|
|5175  |    mul_10s_10s_18_1_1_U2209                                         |hls_dummy_mul_10s_10s_18_1_1_2274                                                                                                                                         |    110|
|5176  |    mul_10s_10s_18_1_1_U2210                                         |hls_dummy_mul_10s_10s_18_1_1_2275                                                                                                                                         |    110|
|5177  |    mul_10s_10s_18_1_1_U2211                                         |hls_dummy_mul_10s_10s_18_1_1_2276                                                                                                                                         |     69|
|5178  |    mul_10s_10s_18_1_1_U2212                                         |hls_dummy_mul_10s_10s_18_1_1_2277                                                                                                                                         |      7|
|5179  |    mul_10s_10s_18_1_1_U2213                                         |hls_dummy_mul_10s_10s_18_1_1_2278                                                                                                                                         |     73|
|5180  |    mul_10s_10s_18_1_1_U2214                                         |hls_dummy_mul_10s_10s_18_1_1_2279                                                                                                                                         |     72|
|5181  |    mul_10s_10s_18_1_1_U2215                                         |hls_dummy_mul_10s_10s_18_1_1_2280                                                                                                                                         |     73|
|5182  |    mul_10s_10s_18_1_1_U2216                                         |hls_dummy_mul_10s_10s_18_1_1_2281                                                                                                                                         |     73|
|5183  |    mul_10s_10s_18_1_1_U2217                                         |hls_dummy_mul_10s_10s_18_1_1_2282                                                                                                                                         |     73|
|5184  |    mul_10s_10s_18_1_1_U2218                                         |hls_dummy_mul_10s_10s_18_1_1_2283                                                                                                                                         |     73|
|5185  |    mul_10s_10s_18_1_1_U2219                                         |hls_dummy_mul_10s_10s_18_1_1_2284                                                                                                                                         |    126|
|5186  |    mul_10s_10s_18_1_1_U2220                                         |hls_dummy_mul_10s_10s_18_1_1_2285                                                                                                                                         |     69|
|5187  |    mul_10s_10s_18_1_1_U2221                                         |hls_dummy_mul_10s_10s_18_1_1_2286                                                                                                                                         |     69|
|5188  |    mul_10s_10s_18_1_1_U2222                                         |hls_dummy_mul_10s_10s_18_1_1_2287                                                                                                                                         |     69|
|5189  |    mul_10s_10s_18_1_1_U2223                                         |hls_dummy_mul_10s_10s_18_1_1_2288                                                                                                                                         |     69|
|5190  |    mul_10s_10s_18_1_1_U2224                                         |hls_dummy_mul_10s_10s_18_1_1_2289                                                                                                                                         |     69|
|5191  |    mul_10s_10s_18_1_1_U2225                                         |hls_dummy_mul_10s_10s_18_1_1_2290                                                                                                                                         |     99|
|5192  |    mul_10s_10s_18_1_1_U2226                                         |hls_dummy_mul_10s_10s_18_1_1_2291                                                                                                                                         |    104|
|5193  |    mul_10s_10s_18_1_1_U2227                                         |hls_dummy_mul_10s_10s_18_1_1_2292                                                                                                                                         |     78|
|5194  |    mul_10s_10s_18_1_1_U2228                                         |hls_dummy_mul_10s_10s_18_1_1_2293                                                                                                                                         |     73|
|5195  |    mul_10s_10s_18_1_1_U2229                                         |hls_dummy_mul_10s_10s_18_1_1_2294                                                                                                                                         |     92|
|5196  |    mul_10s_10s_18_1_1_U2230                                         |hls_dummy_mul_10s_10s_18_1_1_2295                                                                                                                                         |     75|
|5197  |    mul_10s_10s_18_1_1_U2231                                         |hls_dummy_mul_10s_10s_18_1_1_2296                                                                                                                                         |     75|
|5198  |    mul_10s_10s_18_1_1_U2232                                         |hls_dummy_mul_10s_10s_18_1_1_2297                                                                                                                                         |     75|
|5199  |    mul_10s_10s_18_1_1_U2233                                         |hls_dummy_mul_10s_10s_18_1_1_2298                                                                                                                                         |     99|
|5200  |    mul_10s_10s_18_1_1_U2234                                         |hls_dummy_mul_10s_10s_18_1_1_2299                                                                                                                                         |     99|
|5201  |    mul_10s_10s_18_1_1_U2235                                         |hls_dummy_mul_10s_10s_18_1_1_2300                                                                                                                                         |     99|
|5202  |    mul_10s_10s_18_1_1_U2236                                         |hls_dummy_mul_10s_10s_18_1_1_2301                                                                                                                                         |     73|
|5203  |    mul_10s_10s_18_1_1_U2238                                         |hls_dummy_mul_10s_10s_18_1_1_2302                                                                                                                                         |     69|
|5204  |    mul_10s_10s_18_1_1_U2239                                         |hls_dummy_mul_10s_10s_18_1_1_2303                                                                                                                                         |     69|
|5205  |    mul_10s_10s_18_1_1_U2240                                         |hls_dummy_mul_10s_10s_18_1_1_2304                                                                                                                                         |     69|
|5206  |    mul_10s_10s_18_1_1_U2241                                         |hls_dummy_mul_10s_10s_18_1_1_2305                                                                                                                                         |     69|
|5207  |    mul_10s_10s_18_1_1_U2242                                         |hls_dummy_mul_10s_10s_18_1_1_2306                                                                                                                                         |    121|
|5208  |    mul_10s_10s_18_1_1_U2243                                         |hls_dummy_mul_10s_10s_18_1_1_2307                                                                                                                                         |     75|
|5209  |    mul_10s_10s_18_1_1_U2244                                         |hls_dummy_mul_10s_10s_18_1_1_2308                                                                                                                                         |     69|
|5210  |    mul_10s_10s_18_1_1_U2245                                         |hls_dummy_mul_10s_10s_18_1_1_2309                                                                                                                                         |     94|
|5211  |    mul_10s_10s_18_1_1_U2246                                         |hls_dummy_mul_10s_10s_18_1_1_2310                                                                                                                                         |     94|
|5212  |    mul_10s_10s_18_1_1_U2247                                         |hls_dummy_mul_10s_10s_18_1_1_2311                                                                                                                                         |     69|
|5213  |    mul_10s_10s_18_1_1_U2248                                         |hls_dummy_mul_10s_10s_18_1_1_2312                                                                                                                                         |     69|
|5214  |    mul_10s_10s_18_1_1_U2249                                         |hls_dummy_mul_10s_10s_18_1_1_2313                                                                                                                                         |     95|
|5215  |    mul_10s_10s_18_1_1_U2250                                         |hls_dummy_mul_10s_10s_18_1_1_2314                                                                                                                                         |     94|
|5216  |    mul_10s_10s_18_1_1_U2251                                         |hls_dummy_mul_10s_10s_18_1_1_2315                                                                                                                                         |     69|
|5217  |    mul_10s_10s_18_1_1_U2252                                         |hls_dummy_mul_10s_10s_18_1_1_2316                                                                                                                                         |     69|
|5218  |    mul_10s_10s_18_1_1_U2253                                         |hls_dummy_mul_10s_10s_18_1_1_2317                                                                                                                                         |     69|
|5219  |    mul_10s_10s_18_1_1_U2254                                         |hls_dummy_mul_10s_10s_18_1_1_2318                                                                                                                                         |     72|
|5220  |    mul_10s_10s_18_1_1_U2255                                         |hls_dummy_mul_10s_10s_18_1_1_2319                                                                                                                                         |    121|
|5221  |    mul_10s_10s_18_1_1_U2256                                         |hls_dummy_mul_10s_10s_18_1_1_2320                                                                                                                                         |    115|
|5222  |    mul_10s_10s_18_1_1_U2257                                         |hls_dummy_mul_10s_10s_18_1_1_2321                                                                                                                                         |    115|
|5223  |    mul_10s_10s_18_1_1_U2258                                         |hls_dummy_mul_10s_10s_18_1_1_2322                                                                                                                                         |     69|
|5224  |    mul_10s_10s_18_1_1_U2259                                         |hls_dummy_mul_10s_10s_18_1_1_2323                                                                                                                                         |     95|
|5225  |    mul_10s_10s_18_1_1_U2260                                         |hls_dummy_mul_10s_10s_18_1_1_2324                                                                                                                                         |     69|
|5226  |    mul_10s_10s_18_1_1_U2261                                         |hls_dummy_mul_10s_10s_18_1_1_2325                                                                                                                                         |     69|
|5227  |    mul_10s_10s_18_1_1_U2262                                         |hls_dummy_mul_10s_10s_18_1_1_2326                                                                                                                                         |      7|
|5228  |    mul_10s_10s_18_1_1_U2263                                         |hls_dummy_mul_10s_10s_18_1_1_2327                                                                                                                                         |     73|
|5229  |    mul_10s_10s_18_1_1_U2264                                         |hls_dummy_mul_10s_10s_18_1_1_2328                                                                                                                                         |     71|
|5230  |    mul_10s_10s_18_1_1_U2265                                         |hls_dummy_mul_10s_10s_18_1_1_2329                                                                                                                                         |     71|
|5231  |    mul_10s_10s_18_1_1_U2266                                         |hls_dummy_mul_10s_10s_18_1_1_2330                                                                                                                                         |     73|
|5232  |    mul_10s_10s_18_1_1_U2267                                         |hls_dummy_mul_10s_10s_18_1_1_2331                                                                                                                                         |     75|
|5233  |    mul_10s_10s_18_1_1_U2268                                         |hls_dummy_mul_10s_10s_18_1_1_2332                                                                                                                                         |     71|
|5234  |    mul_10s_10s_18_1_1_U2269                                         |hls_dummy_mul_10s_10s_18_1_1_2333                                                                                                                                         |     69|
|5235  |    mul_10s_10s_18_1_1_U2270                                         |hls_dummy_mul_10s_10s_18_1_1_2334                                                                                                                                         |     97|
|5236  |    mul_10s_10s_18_1_1_U2271                                         |hls_dummy_mul_10s_10s_18_1_1_2335                                                                                                                                         |     97|
|5237  |    mul_10s_10s_18_1_1_U2272                                         |hls_dummy_mul_10s_10s_18_1_1_2336                                                                                                                                         |     73|
|5238  |    mul_10s_10s_18_1_1_U2273                                         |hls_dummy_mul_10s_10s_18_1_1_2337                                                                                                                                         |     73|
|5239  |    mul_10s_10s_18_1_1_U2274                                         |hls_dummy_mul_10s_10s_18_1_1_2338                                                                                                                                         |     99|
|5240  |    mul_10s_10s_18_1_1_U2275                                         |hls_dummy_mul_10s_10s_18_1_1_2339                                                                                                                                         |     99|
|5241  |    mul_10s_10s_18_1_1_U2276                                         |hls_dummy_mul_10s_10s_18_1_1_2340                                                                                                                                         |     69|
|5242  |    mul_10s_10s_18_1_1_U2277                                         |hls_dummy_mul_10s_10s_18_1_1_2341                                                                                                                                         |     71|
|5243  |    mul_10s_10s_18_1_1_U2278                                         |hls_dummy_mul_10s_10s_18_1_1_2342                                                                                                                                         |     69|
|5244  |    mul_10s_10s_18_1_1_U2279                                         |hls_dummy_mul_10s_10s_18_1_1_2343                                                                                                                                         |    100|
|5245  |    mul_10s_10s_18_1_1_U2280                                         |hls_dummy_mul_10s_10s_18_1_1_2344                                                                                                                                         |     72|
|5246  |    mul_10s_10s_18_1_1_U2281                                         |hls_dummy_mul_10s_10s_18_1_1_2345                                                                                                                                         |    125|
|5247  |    mul_10s_10s_18_1_1_U2282                                         |hls_dummy_mul_10s_10s_18_1_1_2346                                                                                                                                         |    125|
|5248  |    mul_10s_10s_18_1_1_U2283                                         |hls_dummy_mul_10s_10s_18_1_1_2347                                                                                                                                         |     69|
|5249  |    mul_10s_10s_18_1_1_U2284                                         |hls_dummy_mul_10s_10s_18_1_1_2348                                                                                                                                         |     99|
|5250  |    mul_10s_10s_18_1_1_U2285                                         |hls_dummy_mul_10s_10s_18_1_1_2349                                                                                                                                         |     73|
|5251  |    mul_10s_10s_18_1_1_U2286                                         |hls_dummy_mul_10s_10s_18_1_1_2350                                                                                                                                         |     69|
|5252  |    mul_10s_10s_18_1_1_U2288                                         |hls_dummy_mul_10s_10s_18_1_1_2351                                                                                                                                         |     70|
|5253  |    mul_10s_10s_18_1_1_U2289                                         |hls_dummy_mul_10s_10s_18_1_1_2352                                                                                                                                         |     69|
|5254  |    mul_10s_10s_18_1_1_U2290                                         |hls_dummy_mul_10s_10s_18_1_1_2353                                                                                                                                         |     69|
|5255  |    mul_10s_10s_18_1_1_U2291                                         |hls_dummy_mul_10s_10s_18_1_1_2354                                                                                                                                         |     69|
|5256  |    mul_10s_10s_18_1_1_U2292                                         |hls_dummy_mul_10s_10s_18_1_1_2355                                                                                                                                         |     69|
|5257  |    mul_10s_10s_18_1_1_U2293                                         |hls_dummy_mul_10s_10s_18_1_1_2356                                                                                                                                         |     69|
|5258  |    mul_10s_10s_18_1_1_U2294                                         |hls_dummy_mul_10s_10s_18_1_1_2357                                                                                                                                         |     69|
|5259  |    mul_10s_10s_18_1_1_U2295                                         |hls_dummy_mul_10s_10s_18_1_1_2358                                                                                                                                         |     69|
|5260  |    mul_10s_10s_18_1_1_U2296                                         |hls_dummy_mul_10s_10s_18_1_1_2359                                                                                                                                         |     69|
|5261  |    mul_10s_10s_18_1_1_U2297                                         |hls_dummy_mul_10s_10s_18_1_1_2360                                                                                                                                         |     69|
|5262  |    mul_10s_10s_18_1_1_U2298                                         |hls_dummy_mul_10s_10s_18_1_1_2361                                                                                                                                         |     69|
|5263  |    mul_10s_10s_18_1_1_U2299                                         |hls_dummy_mul_10s_10s_18_1_1_2362                                                                                                                                         |     69|
|5264  |    mul_10s_10s_18_1_1_U2300                                         |hls_dummy_mul_10s_10s_18_1_1_2363                                                                                                                                         |     95|
|5265  |    mul_10s_10s_18_1_1_U2301                                         |hls_dummy_mul_10s_10s_18_1_1_2364                                                                                                                                         |     69|
|5266  |    mul_10s_10s_18_1_1_U2302                                         |hls_dummy_mul_10s_10s_18_1_1_2365                                                                                                                                         |     69|
|5267  |    mul_10s_10s_18_1_1_U2303                                         |hls_dummy_mul_10s_10s_18_1_1_2366                                                                                                                                         |     69|
|5268  |    mul_10s_10s_18_1_1_U2304                                         |hls_dummy_mul_10s_10s_18_1_1_2367                                                                                                                                         |     69|
|5269  |    mul_10s_10s_18_1_1_U2305                                         |hls_dummy_mul_10s_10s_18_1_1_2368                                                                                                                                         |     69|
|5270  |    mul_10s_10s_18_1_1_U2306                                         |hls_dummy_mul_10s_10s_18_1_1_2369                                                                                                                                         |     69|
|5271  |    mul_10s_10s_18_1_1_U2307                                         |hls_dummy_mul_10s_10s_18_1_1_2370                                                                                                                                         |     69|
|5272  |    mul_10s_10s_18_1_1_U2308                                         |hls_dummy_mul_10s_10s_18_1_1_2371                                                                                                                                         |     95|
|5273  |    mul_10s_10s_18_1_1_U2309                                         |hls_dummy_mul_10s_10s_18_1_1_2372                                                                                                                                         |     95|
|5274  |    mul_10s_10s_18_1_1_U2310                                         |hls_dummy_mul_10s_10s_18_1_1_2373                                                                                                                                         |     95|
|5275  |    mul_10s_10s_18_1_1_U2311                                         |hls_dummy_mul_10s_10s_18_1_1_2374                                                                                                                                         |     69|
|5276  |    mul_10s_10s_18_1_1_U2312                                         |hls_dummy_mul_10s_10s_18_1_1_2375                                                                                                                                         |      7|
|5277  |    mul_10s_10s_18_1_1_U2313                                         |hls_dummy_mul_10s_10s_18_1_1_2376                                                                                                                                         |     71|
|5278  |    mul_10s_10s_18_1_1_U2314                                         |hls_dummy_mul_10s_10s_18_1_1_2377                                                                                                                                         |     69|
|5279  |    mul_10s_10s_18_1_1_U2315                                         |hls_dummy_mul_10s_10s_18_1_1_2378                                                                                                                                         |     71|
|5280  |    mul_10s_10s_18_1_1_U2316                                         |hls_dummy_mul_10s_10s_18_1_1_2379                                                                                                                                         |     73|
|5281  |    mul_10s_10s_18_1_1_U2317                                         |hls_dummy_mul_10s_10s_18_1_1_2380                                                                                                                                         |     73|
|5282  |    mul_10s_10s_18_1_1_U2318                                         |hls_dummy_mul_10s_10s_18_1_1_2381                                                                                                                                         |     71|
|5283  |    mul_10s_10s_18_1_1_U2319                                         |hls_dummy_mul_10s_10s_18_1_1_2382                                                                                                                                         |     69|
|5284  |    mul_10s_10s_18_1_1_U2320                                         |hls_dummy_mul_10s_10s_18_1_1_2383                                                                                                                                         |     69|
|5285  |    mul_10s_10s_18_1_1_U2321                                         |hls_dummy_mul_10s_10s_18_1_1_2384                                                                                                                                         |     69|
|5286  |    mul_10s_10s_18_1_1_U2322                                         |hls_dummy_mul_10s_10s_18_1_1_2385                                                                                                                                         |     69|
|5287  |    mul_10s_10s_18_1_1_U2323                                         |hls_dummy_mul_10s_10s_18_1_1_2386                                                                                                                                         |     69|
|5288  |    mul_10s_10s_18_1_1_U2324                                         |hls_dummy_mul_10s_10s_18_1_1_2387                                                                                                                                         |     69|
|5289  |    mul_10s_10s_18_1_1_U2325                                         |hls_dummy_mul_10s_10s_18_1_1_2388                                                                                                                                         |     99|
|5290  |    mul_10s_10s_18_1_1_U2326                                         |hls_dummy_mul_10s_10s_18_1_1_2389                                                                                                                                         |    102|
|5291  |    mul_10s_10s_18_1_1_U2327                                         |hls_dummy_mul_10s_10s_18_1_1_2390                                                                                                                                         |     71|
|5292  |    mul_10s_10s_18_1_1_U2328                                         |hls_dummy_mul_10s_10s_18_1_1_2391                                                                                                                                         |     71|
|5293  |    mul_10s_10s_18_1_1_U2329                                         |hls_dummy_mul_10s_10s_18_1_1_2392                                                                                                                                         |     71|
|5294  |    mul_10s_10s_18_1_1_U2330                                         |hls_dummy_mul_10s_10s_18_1_1_2393                                                                                                                                         |     71|
|5295  |    mul_10s_10s_18_1_1_U2331                                         |hls_dummy_mul_10s_10s_18_1_1_2394                                                                                                                                         |     69|
|5296  |    mul_10s_10s_18_1_1_U2332                                         |hls_dummy_mul_10s_10s_18_1_1_2395                                                                                                                                         |     69|
|5297  |    mul_10s_10s_18_1_1_U2333                                         |hls_dummy_mul_10s_10s_18_1_1_2396                                                                                                                                         |    113|
|5298  |    mul_10s_10s_18_1_1_U2334                                         |hls_dummy_mul_10s_10s_18_1_1_2397                                                                                                                                         |     99|
|5299  |    mul_10s_10s_18_1_1_U2335                                         |hls_dummy_mul_10s_10s_18_1_1_2398                                                                                                                                         |     99|
|5300  |    mul_10s_10s_18_1_1_U2336                                         |hls_dummy_mul_10s_10s_18_1_1_2399                                                                                                                                         |     73|
|5301  |    mul_10s_10s_18_1_1_U2338                                         |hls_dummy_mul_10s_10s_18_1_1_2400                                                                                                                                         |     70|
|5302  |    mul_10s_10s_18_1_1_U2339                                         |hls_dummy_mul_10s_10s_18_1_1_2401                                                                                                                                         |     69|
|5303  |    mul_10s_10s_18_1_1_U2340                                         |hls_dummy_mul_10s_10s_18_1_1_2402                                                                                                                                         |     69|
|5304  |    mul_10s_10s_18_1_1_U2341                                         |hls_dummy_mul_10s_10s_18_1_1_2403                                                                                                                                         |     69|
|5305  |    mul_10s_10s_18_1_1_U2342                                         |hls_dummy_mul_10s_10s_18_1_1_2404                                                                                                                                         |     69|
|5306  |    mul_10s_10s_18_1_1_U2343                                         |hls_dummy_mul_10s_10s_18_1_1_2405                                                                                                                                         |     69|
|5307  |    mul_10s_10s_18_1_1_U2344                                         |hls_dummy_mul_10s_10s_18_1_1_2406                                                                                                                                         |     69|
|5308  |    mul_10s_10s_18_1_1_U2345                                         |hls_dummy_mul_10s_10s_18_1_1_2407                                                                                                                                         |     69|
|5309  |    mul_10s_10s_18_1_1_U2346                                         |hls_dummy_mul_10s_10s_18_1_1_2408                                                                                                                                         |     69|
|5310  |    mul_10s_10s_18_1_1_U2347                                         |hls_dummy_mul_10s_10s_18_1_1_2409                                                                                                                                         |     69|
|5311  |    mul_10s_10s_18_1_1_U2348                                         |hls_dummy_mul_10s_10s_18_1_1_2410                                                                                                                                         |     69|
|5312  |    mul_10s_10s_18_1_1_U2349                                         |hls_dummy_mul_10s_10s_18_1_1_2411                                                                                                                                         |     69|
|5313  |    mul_10s_10s_18_1_1_U2350                                         |hls_dummy_mul_10s_10s_18_1_1_2412                                                                                                                                         |     95|
|5314  |    mul_10s_10s_18_1_1_U2351                                         |hls_dummy_mul_10s_10s_18_1_1_2413                                                                                                                                         |    116|
|5315  |    mul_10s_10s_18_1_1_U2352                                         |hls_dummy_mul_10s_10s_18_1_1_2414                                                                                                                                         |     69|
|5316  |    mul_10s_10s_18_1_1_U2353                                         |hls_dummy_mul_10s_10s_18_1_1_2415                                                                                                                                         |     69|
|5317  |    mul_10s_10s_18_1_1_U2354                                         |hls_dummy_mul_10s_10s_18_1_1_2416                                                                                                                                         |     69|
|5318  |    mul_10s_10s_18_1_1_U2355                                         |hls_dummy_mul_10s_10s_18_1_1_2417                                                                                                                                         |     69|
|5319  |    mul_10s_10s_18_1_1_U2356                                         |hls_dummy_mul_10s_10s_18_1_1_2418                                                                                                                                         |     69|
|5320  |    mul_10s_10s_18_1_1_U2357                                         |hls_dummy_mul_10s_10s_18_1_1_2419                                                                                                                                         |     69|
|5321  |    mul_10s_10s_18_1_1_U2358                                         |hls_dummy_mul_10s_10s_18_1_1_2420                                                                                                                                         |     95|
|5322  |    mul_10s_10s_18_1_1_U2359                                         |hls_dummy_mul_10s_10s_18_1_1_2421                                                                                                                                         |     95|
|5323  |    mul_10s_10s_18_1_1_U2360                                         |hls_dummy_mul_10s_10s_18_1_1_2422                                                                                                                                         |     95|
|5324  |    mul_10s_10s_18_1_1_U2361                                         |hls_dummy_mul_10s_10s_18_1_1_2423                                                                                                                                         |     69|
|5325  |    mul_10s_10s_18_1_1_U2362                                         |hls_dummy_mul_10s_10s_18_1_1_2424                                                                                                                                         |      7|
|5326  |    mul_10s_10s_18_1_1_U2363                                         |hls_dummy_mul_10s_10s_18_1_1_2425                                                                                                                                         |     71|
|5327  |    mul_10s_10s_18_1_1_U2364                                         |hls_dummy_mul_10s_10s_18_1_1_2426                                                                                                                                         |     69|
|5328  |    mul_10s_10s_18_1_1_U2365                                         |hls_dummy_mul_10s_10s_18_1_1_2427                                                                                                                                         |     73|
|5329  |    mul_10s_10s_18_1_1_U2366                                         |hls_dummy_mul_10s_10s_18_1_1_2428                                                                                                                                         |     73|
|5330  |    mul_10s_10s_18_1_1_U2367                                         |hls_dummy_mul_10s_10s_18_1_1_2429                                                                                                                                         |     73|
|5331  |    mul_10s_10s_18_1_1_U2368                                         |hls_dummy_mul_10s_10s_18_1_1_2430                                                                                                                                         |     71|
|5332  |    mul_10s_10s_18_1_1_U2369                                         |hls_dummy_mul_10s_10s_18_1_1_2431                                                                                                                                         |    100|
|5333  |    mul_10s_10s_18_1_1_U2370                                         |hls_dummy_mul_10s_10s_18_1_1_2432                                                                                                                                         |     69|
|5334  |    mul_10s_10s_18_1_1_U2371                                         |hls_dummy_mul_10s_10s_18_1_1_2433                                                                                                                                         |     69|
|5335  |    mul_10s_10s_18_1_1_U2372                                         |hls_dummy_mul_10s_10s_18_1_1_2434                                                                                                                                         |     69|
|5336  |    mul_10s_10s_18_1_1_U2373                                         |hls_dummy_mul_10s_10s_18_1_1_2435                                                                                                                                         |     69|
|5337  |    mul_10s_10s_18_1_1_U2374                                         |hls_dummy_mul_10s_10s_18_1_1_2436                                                                                                                                         |     69|
|5338  |    mul_10s_10s_18_1_1_U2375                                         |hls_dummy_mul_10s_10s_18_1_1_2437                                                                                                                                         |     99|
|5339  |    mul_10s_10s_18_1_1_U2376                                         |hls_dummy_mul_10s_10s_18_1_1_2438                                                                                                                                         |    116|
|5340  |    mul_10s_10s_18_1_1_U2377                                         |hls_dummy_mul_10s_10s_18_1_1_2439                                                                                                                                         |     71|
|5341  |    mul_10s_10s_18_1_1_U2378                                         |hls_dummy_mul_10s_10s_18_1_1_2440                                                                                                                                         |     71|
|5342  |    mul_10s_10s_18_1_1_U2379                                         |hls_dummy_mul_10s_10s_18_1_1_2441                                                                                                                                         |     71|
|5343  |    mul_10s_10s_18_1_1_U2380                                         |hls_dummy_mul_10s_10s_18_1_1_2442                                                                                                                                         |     71|
|5344  |    mul_10s_10s_18_1_1_U2381                                         |hls_dummy_mul_10s_10s_18_1_1_2443                                                                                                                                         |     69|
|5345  |    mul_10s_10s_18_1_1_U2382                                         |hls_dummy_mul_10s_10s_18_1_1_2444                                                                                                                                         |     69|
|5346  |    mul_10s_10s_18_1_1_U2383                                         |hls_dummy_mul_10s_10s_18_1_1_2445                                                                                                                                         |     99|
|5347  |    mul_10s_10s_18_1_1_U2384                                         |hls_dummy_mul_10s_10s_18_1_1_2446                                                                                                                                         |     99|
|5348  |    mul_10s_10s_18_1_1_U2385                                         |hls_dummy_mul_10s_10s_18_1_1_2447                                                                                                                                         |     99|
|5349  |    mul_10s_10s_18_1_1_U2386                                         |hls_dummy_mul_10s_10s_18_1_1_2448                                                                                                                                         |     73|
|5350  |    mul_10s_10s_18_1_1_U2388                                         |hls_dummy_mul_10s_10s_18_1_1_2449                                                                                                                                         |     70|
|5351  |    mul_10s_10s_18_1_1_U2389                                         |hls_dummy_mul_10s_10s_18_1_1_2450                                                                                                                                         |     69|
|5352  |    mul_10s_10s_18_1_1_U2390                                         |hls_dummy_mul_10s_10s_18_1_1_2451                                                                                                                                         |     69|
|5353  |    mul_10s_10s_18_1_1_U2391                                         |hls_dummy_mul_10s_10s_18_1_1_2452                                                                                                                                         |     69|
|5354  |    mul_10s_10s_18_1_1_U2392                                         |hls_dummy_mul_10s_10s_18_1_1_2453                                                                                                                                         |     69|
|5355  |    mul_10s_10s_18_1_1_U2393                                         |hls_dummy_mul_10s_10s_18_1_1_2454                                                                                                                                         |     69|
|5356  |    mul_10s_10s_18_1_1_U2394                                         |hls_dummy_mul_10s_10s_18_1_1_2455                                                                                                                                         |     69|
|5357  |    mul_10s_10s_18_1_1_U2395                                         |hls_dummy_mul_10s_10s_18_1_1_2456                                                                                                                                         |     69|
|5358  |    mul_10s_10s_18_1_1_U2396                                         |hls_dummy_mul_10s_10s_18_1_1_2457                                                                                                                                         |     69|
|5359  |    mul_10s_10s_18_1_1_U2397                                         |hls_dummy_mul_10s_10s_18_1_1_2458                                                                                                                                         |     69|
|5360  |    mul_10s_10s_18_1_1_U2398                                         |hls_dummy_mul_10s_10s_18_1_1_2459                                                                                                                                         |     69|
|5361  |    mul_10s_10s_18_1_1_U2399                                         |hls_dummy_mul_10s_10s_18_1_1_2460                                                                                                                                         |     69|
|5362  |    mul_10s_10s_18_1_1_U2400                                         |hls_dummy_mul_10s_10s_18_1_1_2461                                                                                                                                         |     95|
|5363  |    mul_10s_10s_18_1_1_U2401                                         |hls_dummy_mul_10s_10s_18_1_1_2462                                                                                                                                         |     69|
|5364  |    mul_10s_10s_18_1_1_U2402                                         |hls_dummy_mul_10s_10s_18_1_1_2463                                                                                                                                         |     69|
|5365  |    mul_10s_10s_18_1_1_U2403                                         |hls_dummy_mul_10s_10s_18_1_1_2464                                                                                                                                         |     69|
|5366  |    mul_10s_10s_18_1_1_U2404                                         |hls_dummy_mul_10s_10s_18_1_1_2465                                                                                                                                         |     69|
|5367  |    mul_10s_10s_18_1_1_U2405                                         |hls_dummy_mul_10s_10s_18_1_1_2466                                                                                                                                         |     69|
|5368  |    mul_10s_10s_18_1_1_U2406                                         |hls_dummy_mul_10s_10s_18_1_1_2467                                                                                                                                         |     69|
|5369  |    mul_10s_10s_18_1_1_U2407                                         |hls_dummy_mul_10s_10s_18_1_1_2468                                                                                                                                         |     69|
|5370  |    mul_10s_10s_18_1_1_U2408                                         |hls_dummy_mul_10s_10s_18_1_1_2469                                                                                                                                         |     69|
|5371  |    mul_10s_10s_18_1_1_U2409                                         |hls_dummy_mul_10s_10s_18_1_1_2470                                                                                                                                         |     95|
|5372  |    mul_10s_10s_18_1_1_U2410                                         |hls_dummy_mul_10s_10s_18_1_1_2471                                                                                                                                         |     95|
|5373  |    mul_10s_10s_18_1_1_U2411                                         |hls_dummy_mul_10s_10s_18_1_1_2472                                                                                                                                         |     69|
|5374  |    mul_10s_10s_18_1_1_U2412                                         |hls_dummy_mul_10s_10s_18_1_1_2473                                                                                                                                         |      7|
|5375  |    mul_10s_10s_18_1_1_U2413                                         |hls_dummy_mul_10s_10s_18_1_1_2474                                                                                                                                         |     71|
|5376  |    mul_10s_10s_18_1_1_U2414                                         |hls_dummy_mul_10s_10s_18_1_1_2475                                                                                                                                         |     69|
|5377  |    mul_10s_10s_18_1_1_U2415                                         |hls_dummy_mul_10s_10s_18_1_1_2476                                                                                                                                         |     71|
|5378  |    mul_10s_10s_18_1_1_U2416                                         |hls_dummy_mul_10s_10s_18_1_1_2477                                                                                                                                         |     73|
|5379  |    mul_10s_10s_18_1_1_U2417                                         |hls_dummy_mul_10s_10s_18_1_1_2478                                                                                                                                         |     73|
|5380  |    mul_10s_10s_18_1_1_U2418                                         |hls_dummy_mul_10s_10s_18_1_1_2479                                                                                                                                         |     71|
|5381  |    mul_10s_10s_18_1_1_U2419                                         |hls_dummy_mul_10s_10s_18_1_1_2480                                                                                                                                         |    100|
|5382  |    mul_10s_10s_18_1_1_U2420                                         |hls_dummy_mul_10s_10s_18_1_1_2481                                                                                                                                         |     69|
|5383  |    mul_10s_10s_18_1_1_U2421                                         |hls_dummy_mul_10s_10s_18_1_1_2482                                                                                                                                         |     69|
|5384  |    mul_10s_10s_18_1_1_U2422                                         |hls_dummy_mul_10s_10s_18_1_1_2483                                                                                                                                         |     69|
|5385  |    mul_10s_10s_18_1_1_U2423                                         |hls_dummy_mul_10s_10s_18_1_1_2484                                                                                                                                         |     69|
|5386  |    mul_10s_10s_18_1_1_U2424                                         |hls_dummy_mul_10s_10s_18_1_1_2485                                                                                                                                         |     69|
|5387  |    mul_10s_10s_18_1_1_U2425                                         |hls_dummy_mul_10s_10s_18_1_1_2486                                                                                                                                         |     99|
|5388  |    mul_10s_10s_18_1_1_U2426                                         |hls_dummy_mul_10s_10s_18_1_1_2487                                                                                                                                         |    100|
|5389  |    mul_10s_10s_18_1_1_U2427                                         |hls_dummy_mul_10s_10s_18_1_1_2488                                                                                                                                         |     71|
|5390  |    mul_10s_10s_18_1_1_U2428                                         |hls_dummy_mul_10s_10s_18_1_1_2489                                                                                                                                         |     71|
|5391  |    mul_10s_10s_18_1_1_U2429                                         |hls_dummy_mul_10s_10s_18_1_1_2490                                                                                                                                         |     71|
|5392  |    mul_10s_10s_18_1_1_U2430                                         |hls_dummy_mul_10s_10s_18_1_1_2491                                                                                                                                         |     71|
|5393  |    mul_10s_10s_18_1_1_U2431                                         |hls_dummy_mul_10s_10s_18_1_1_2492                                                                                                                                         |     69|
|5394  |    mul_10s_10s_18_1_1_U2432                                         |hls_dummy_mul_10s_10s_18_1_1_2493                                                                                                                                         |     69|
|5395  |    mul_10s_10s_18_1_1_U2433                                         |hls_dummy_mul_10s_10s_18_1_1_2494                                                                                                                                         |    102|
|5396  |    mul_10s_10s_18_1_1_U2434                                         |hls_dummy_mul_10s_10s_18_1_1_2495                                                                                                                                         |     99|
|5397  |    mul_10s_10s_18_1_1_U2435                                         |hls_dummy_mul_10s_10s_18_1_1_2496                                                                                                                                         |     99|
|5398  |    mul_10s_10s_18_1_1_U2436                                         |hls_dummy_mul_10s_10s_18_1_1_2497                                                                                                                                         |     71|
|5399  |    mul_10s_10s_18_1_1_U2438                                         |hls_dummy_mul_10s_10s_18_1_1_2498                                                                                                                                         |     72|
|5400  |    mul_10s_10s_18_1_1_U2439                                         |hls_dummy_mul_10s_10s_18_1_1_2499                                                                                                                                         |     69|
|5401  |    mul_10s_10s_18_1_1_U2440                                         |hls_dummy_mul_10s_10s_18_1_1_2500                                                                                                                                         |     69|
|5402  |    mul_10s_10s_18_1_1_U2441                                         |hls_dummy_mul_10s_10s_18_1_1_2501                                                                                                                                         |     69|
|5403  |    mul_10s_10s_18_1_1_U2442                                         |hls_dummy_mul_10s_10s_18_1_1_2502                                                                                                                                         |     69|
|5404  |    mul_10s_10s_18_1_1_U2443                                         |hls_dummy_mul_10s_10s_18_1_1_2503                                                                                                                                         |    116|
|5405  |    mul_10s_10s_18_1_1_U2444                                         |hls_dummy_mul_10s_10s_18_1_1_2504                                                                                                                                         |     69|
|5406  |    mul_10s_10s_18_1_1_U2445                                         |hls_dummy_mul_10s_10s_18_1_1_2505                                                                                                                                         |     69|
|5407  |    mul_10s_10s_18_1_1_U2446                                         |hls_dummy_mul_10s_10s_18_1_1_2506                                                                                                                                         |     69|
|5408  |    mul_10s_10s_18_1_1_U2447                                         |hls_dummy_mul_10s_10s_18_1_1_2507                                                                                                                                         |     69|
|5409  |    mul_10s_10s_18_1_1_U2448                                         |hls_dummy_mul_10s_10s_18_1_1_2508                                                                                                                                         |     69|
|5410  |    mul_10s_10s_18_1_1_U2449                                         |hls_dummy_mul_10s_10s_18_1_1_2509                                                                                                                                         |    102|
|5411  |    mul_10s_10s_18_1_1_U2450                                         |hls_dummy_mul_10s_10s_18_1_1_2510                                                                                                                                         |     69|
|5412  |    mul_10s_10s_18_1_1_U2451                                         |hls_dummy_mul_10s_10s_18_1_1_2511                                                                                                                                         |    122|
|5413  |    mul_10s_10s_18_1_1_U2452                                         |hls_dummy_mul_10s_10s_18_1_1_2512                                                                                                                                         |     69|
|5414  |    mul_10s_10s_18_1_1_U2453                                         |hls_dummy_mul_10s_10s_18_1_1_2513                                                                                                                                         |     69|
|5415  |    mul_10s_10s_18_1_1_U2454                                         |hls_dummy_mul_10s_10s_18_1_1_2514                                                                                                                                         |     69|
|5416  |    mul_10s_10s_18_1_1_U2455                                         |hls_dummy_mul_10s_10s_18_1_1_2515                                                                                                                                         |     69|
|5417  |    mul_10s_10s_18_1_1_U2456                                         |hls_dummy_mul_10s_10s_18_1_1_2516                                                                                                                                         |     69|
|5418  |    mul_10s_10s_18_1_1_U2457                                         |hls_dummy_mul_10s_10s_18_1_1_2517                                                                                                                                         |    116|
|5419  |    mul_10s_10s_18_1_1_U2458                                         |hls_dummy_mul_10s_10s_18_1_1_2518                                                                                                                                         |     69|
|5420  |    mul_10s_10s_18_1_1_U2459                                         |hls_dummy_mul_10s_10s_18_1_1_2519                                                                                                                                         |    122|
|5421  |    mul_10s_10s_18_1_1_U2460                                         |hls_dummy_mul_10s_10s_18_1_1_2520                                                                                                                                         |     69|
|5422  |    mul_10s_10s_18_1_1_U2461                                         |hls_dummy_mul_10s_10s_18_1_1_2521                                                                                                                                         |     69|
|5423  |    mul_10s_10s_18_1_1_U2462                                         |hls_dummy_mul_10s_10s_18_1_1_2522                                                                                                                                         |      7|
|5424  |    mul_10s_10s_18_1_1_U2463                                         |hls_dummy_mul_10s_10s_18_1_1_2523                                                                                                                                         |    101|
|5425  |    mul_10s_10s_18_1_1_U2464                                         |hls_dummy_mul_10s_10s_18_1_1_2524                                                                                                                                         |    100|
|5426  |    mul_10s_10s_18_1_1_U2465                                         |hls_dummy_mul_10s_10s_18_1_1_2525                                                                                                                                         |     69|
|5427  |    mul_10s_10s_18_1_1_U2466                                         |hls_dummy_mul_10s_10s_18_1_1_2526                                                                                                                                         |     69|
|5428  |    mul_10s_10s_18_1_1_U2467                                         |hls_dummy_mul_10s_10s_18_1_1_2527                                                                                                                                         |     74|
|5429  |    mul_10s_10s_18_1_1_U2468                                         |hls_dummy_mul_10s_10s_18_1_1_2528                                                                                                                                         |    124|
|5430  |    mul_10s_10s_18_1_1_U2469                                         |hls_dummy_mul_10s_10s_18_1_1_2529                                                                                                                                         |     69|
|5431  |    mul_10s_10s_18_1_1_U2470                                         |hls_dummy_mul_10s_10s_18_1_1_2530                                                                                                                                         |     69|
|5432  |    mul_10s_10s_18_1_1_U2471                                         |hls_dummy_mul_10s_10s_18_1_1_2531                                                                                                                                         |     69|
|5433  |    mul_10s_10s_18_1_1_U2472                                         |hls_dummy_mul_10s_10s_18_1_1_2532                                                                                                                                         |     69|
|5434  |    mul_10s_10s_18_1_1_U2473                                         |hls_dummy_mul_10s_10s_18_1_1_2533                                                                                                                                         |     69|
|5435  |    mul_10s_10s_18_1_1_U2474                                         |hls_dummy_mul_10s_10s_18_1_1_2534                                                                                                                                         |    105|
|5436  |    mul_10s_10s_18_1_1_U2475                                         |hls_dummy_mul_10s_10s_18_1_1_2535                                                                                                                                         |     75|
|5437  |    mul_10s_10s_18_1_1_U2476                                         |hls_dummy_mul_10s_10s_18_1_1_2536                                                                                                                                         |     75|
|5438  |    mul_10s_10s_18_1_1_U2477                                         |hls_dummy_mul_10s_10s_18_1_1_2537                                                                                                                                         |     74|
|5439  |    mul_10s_10s_18_1_1_U2478                                         |hls_dummy_mul_10s_10s_18_1_1_2538                                                                                                                                         |     74|
|5440  |    mul_10s_10s_18_1_1_U2479                                         |hls_dummy_mul_10s_10s_18_1_1_2539                                                                                                                                         |     74|
|5441  |    mul_10s_10s_18_1_1_U2480                                         |hls_dummy_mul_10s_10s_18_1_1_2540                                                                                                                                         |     69|
|5442  |    mul_10s_10s_18_1_1_U2481                                         |hls_dummy_mul_10s_10s_18_1_1_2541                                                                                                                                         |     73|
|5443  |    mul_10s_10s_18_1_1_U2482                                         |hls_dummy_mul_10s_10s_18_1_1_2542                                                                                                                                         |    122|
|5444  |    mul_10s_10s_18_1_1_U2483                                         |hls_dummy_mul_10s_10s_18_1_1_2543                                                                                                                                         |    102|
|5445  |    mul_10s_10s_18_1_1_U2484                                         |hls_dummy_mul_10s_10s_18_1_1_2544                                                                                                                                         |     75|
|5446  |    mul_10s_10s_18_1_1_U2485                                         |hls_dummy_mul_10s_10s_18_1_1_2545                                                                                                                                         |     69|
|5447  |    mul_10s_10s_18_1_1_U2486                                         |hls_dummy_mul_10s_10s_18_1_1_2546                                                                                                                                         |     74|
|5448  |    mul_10s_10s_18_1_1_U2488                                         |hls_dummy_mul_10s_10s_18_1_1_2547                                                                                                                                         |     72|
|5449  |    mul_10s_10s_18_1_1_U2489                                         |hls_dummy_mul_10s_10s_18_1_1_2548                                                                                                                                         |     69|
|5450  |    mul_10s_10s_18_1_1_U2490                                         |hls_dummy_mul_10s_10s_18_1_1_2549                                                                                                                                         |     69|
|5451  |    mul_10s_10s_18_1_1_U2491                                         |hls_dummy_mul_10s_10s_18_1_1_2550                                                                                                                                         |     69|
|5452  |    mul_10s_10s_18_1_1_U2492                                         |hls_dummy_mul_10s_10s_18_1_1_2551                                                                                                                                         |     69|
|5453  |    mul_10s_10s_18_1_1_U2493                                         |hls_dummy_mul_10s_10s_18_1_1_2552                                                                                                                                         |     69|
|5454  |    mul_10s_10s_18_1_1_U2494                                         |hls_dummy_mul_10s_10s_18_1_1_2553                                                                                                                                         |     69|
|5455  |    mul_10s_10s_18_1_1_U2495                                         |hls_dummy_mul_10s_10s_18_1_1_2554                                                                                                                                         |    102|
|5456  |    mul_10s_10s_18_1_1_U2496                                         |hls_dummy_mul_10s_10s_18_1_1_2555                                                                                                                                         |     95|
|5457  |    mul_10s_10s_18_1_1_U2497                                         |hls_dummy_mul_10s_10s_18_1_1_2556                                                                                                                                         |     69|
|5458  |    mul_10s_10s_18_1_1_U2498                                         |hls_dummy_mul_10s_10s_18_1_1_2557                                                                                                                                         |     69|
|5459  |    mul_10s_10s_18_1_1_U2499                                         |hls_dummy_mul_10s_10s_18_1_1_2558                                                                                                                                         |    102|
|5460  |    mul_10s_10s_18_1_1_U2500                                         |hls_dummy_mul_10s_10s_18_1_1_2559                                                                                                                                         |     69|
|5461  |    mul_10s_10s_18_1_1_U2501                                         |hls_dummy_mul_10s_10s_18_1_1_2560                                                                                                                                         |     72|
|5462  |    mul_10s_10s_18_1_1_U2502                                         |hls_dummy_mul_10s_10s_18_1_1_2561                                                                                                                                         |     69|
|5463  |    mul_10s_10s_18_1_1_U2503                                         |hls_dummy_mul_10s_10s_18_1_1_2562                                                                                                                                         |     69|
|5464  |    mul_10s_10s_18_1_1_U2504                                         |hls_dummy_mul_10s_10s_18_1_1_2563                                                                                                                                         |     69|
|5465  |    mul_10s_10s_18_1_1_U2505                                         |hls_dummy_mul_10s_10s_18_1_1_2564                                                                                                                                         |     92|
|5466  |    mul_10s_10s_18_1_1_U2506                                         |hls_dummy_mul_10s_10s_18_1_1_2565                                                                                                                                         |     69|
|5467  |    mul_10s_10s_18_1_1_U2507                                         |hls_dummy_mul_10s_10s_18_1_1_2566                                                                                                                                         |     69|
|5468  |    mul_10s_10s_18_1_1_U2508                                         |hls_dummy_mul_10s_10s_18_1_1_2567                                                                                                                                         |    117|
|5469  |    mul_10s_10s_18_1_1_U2509                                         |hls_dummy_mul_10s_10s_18_1_1_2568                                                                                                                                         |     69|
|5470  |    mul_10s_10s_18_1_1_U2510                                         |hls_dummy_mul_10s_10s_18_1_1_2569                                                                                                                                         |     69|
|5471  |    mul_10s_10s_18_1_1_U2511                                         |hls_dummy_mul_10s_10s_18_1_1_2570                                                                                                                                         |    116|
|5472  |    mul_10s_10s_18_1_1_U2512                                         |hls_dummy_mul_10s_10s_18_1_1_2571                                                                                                                                         |      7|
|5473  |    mul_10s_10s_18_1_1_U2513                                         |hls_dummy_mul_10s_10s_18_1_1_2572                                                                                                                                         |    102|
|5474  |    mul_10s_10s_18_1_1_U2514                                         |hls_dummy_mul_10s_10s_18_1_1_2573                                                                                                                                         |    100|
|5475  |    mul_10s_10s_18_1_1_U2515                                         |hls_dummy_mul_10s_10s_18_1_1_2574                                                                                                                                         |     69|
|5476  |    mul_10s_10s_18_1_1_U2516                                         |hls_dummy_mul_10s_10s_18_1_1_2575                                                                                                                                         |     74|
|5477  |    mul_10s_10s_18_1_1_U2517                                         |hls_dummy_mul_10s_10s_18_1_1_2576                                                                                                                                         |     74|
|5478  |    mul_10s_10s_18_1_1_U2518                                         |hls_dummy_mul_10s_10s_18_1_1_2577                                                                                                                                         |     69|
|5479  |    mul_10s_10s_18_1_1_U2519                                         |hls_dummy_mul_10s_10s_18_1_1_2578                                                                                                                                         |     69|
|5480  |    mul_10s_10s_18_1_1_U2520                                         |hls_dummy_mul_10s_10s_18_1_1_2579                                                                                                                                         |    122|
|5481  |    mul_10s_10s_18_1_1_U2521                                         |hls_dummy_mul_10s_10s_18_1_1_2580                                                                                                                                         |    113|
|5482  |    mul_10s_10s_18_1_1_U2522                                         |hls_dummy_mul_10s_10s_18_1_1_2581                                                                                                                                         |     69|
|5483  |    mul_10s_10s_18_1_1_U2523                                         |hls_dummy_mul_10s_10s_18_1_1_2582                                                                                                                                         |     77|
|5484  |    mul_10s_10s_18_1_1_U2524                                         |hls_dummy_mul_10s_10s_18_1_1_2583                                                                                                                                         |    122|
|5485  |    mul_10s_10s_18_1_1_U2525                                         |hls_dummy_mul_10s_10s_18_1_1_2584                                                                                                                                         |     77|
|5486  |    mul_10s_10s_18_1_1_U2526                                         |hls_dummy_mul_10s_10s_18_1_1_2585                                                                                                                                         |    104|
|5487  |    mul_10s_10s_18_1_1_U2527                                         |hls_dummy_mul_10s_10s_18_1_1_2586                                                                                                                                         |     73|
|5488  |    mul_10s_10s_18_1_1_U2528                                         |hls_dummy_mul_10s_10s_18_1_1_2587                                                                                                                                         |     73|
|5489  |    mul_10s_10s_18_1_1_U2529                                         |hls_dummy_mul_10s_10s_18_1_1_2588                                                                                                                                         |     73|
|5490  |    mul_10s_10s_18_1_1_U2530                                         |hls_dummy_mul_10s_10s_18_1_1_2589                                                                                                                                         |     93|
|5491  |    mul_10s_10s_18_1_1_U2531                                         |hls_dummy_mul_10s_10s_18_1_1_2590                                                                                                                                         |     73|
|5492  |    mul_10s_10s_18_1_1_U2532                                         |hls_dummy_mul_10s_10s_18_1_1_2591                                                                                                                                         |     73|
|5493  |    mul_10s_10s_18_1_1_U2533                                         |hls_dummy_mul_10s_10s_18_1_1_2592                                                                                                                                         |    118|
|5494  |    mul_10s_10s_18_1_1_U2534                                         |hls_dummy_mul_10s_10s_18_1_1_2593                                                                                                                                         |     71|
|5495  |    mul_10s_10s_18_1_1_U2535                                         |hls_dummy_mul_10s_10s_18_1_1_2594                                                                                                                                         |     78|
|5496  |    mul_10s_10s_18_1_1_U2536                                         |hls_dummy_mul_10s_10s_18_1_1_2595                                                                                                                                         |    122|
|5497  |    mul_10s_10s_18_1_1_U2538                                         |hls_dummy_mul_10s_10s_18_1_1_2596                                                                                                                                         |     69|
|5498  |    mul_10s_10s_18_1_1_U2539                                         |hls_dummy_mul_10s_10s_18_1_1_2597                                                                                                                                         |     69|
|5499  |    mul_10s_10s_18_1_1_U2540                                         |hls_dummy_mul_10s_10s_18_1_1_2598                                                                                                                                         |     69|
|5500  |    mul_10s_10s_18_1_1_U2541                                         |hls_dummy_mul_10s_10s_18_1_1_2599                                                                                                                                         |     69|
|5501  |    mul_10s_10s_18_1_1_U2542                                         |hls_dummy_mul_10s_10s_18_1_1_2600                                                                                                                                         |     69|
|5502  |    mul_10s_10s_18_1_1_U2543                                         |hls_dummy_mul_10s_10s_18_1_1_2601                                                                                                                                         |     70|
|5503  |    mul_10s_10s_18_1_1_U2544                                         |hls_dummy_mul_10s_10s_18_1_1_2602                                                                                                                                         |    101|
|5504  |    mul_10s_10s_18_1_1_U2545                                         |hls_dummy_mul_10s_10s_18_1_1_2603                                                                                                                                         |     69|
|5505  |    mul_10s_10s_18_1_1_U2546                                         |hls_dummy_mul_10s_10s_18_1_1_2604                                                                                                                                         |     69|
|5506  |    mul_10s_10s_18_1_1_U2547                                         |hls_dummy_mul_10s_10s_18_1_1_2605                                                                                                                                         |     69|
|5507  |    mul_10s_10s_18_1_1_U2548                                         |hls_dummy_mul_10s_10s_18_1_1_2606                                                                                                                                         |     69|
|5508  |    mul_10s_10s_18_1_1_U2549                                         |hls_dummy_mul_10s_10s_18_1_1_2607                                                                                                                                         |     72|
|5509  |    mul_10s_10s_18_1_1_U2550                                         |hls_dummy_mul_10s_10s_18_1_1_2608                                                                                                                                         |     72|
|5510  |    mul_10s_10s_18_1_1_U2551                                         |hls_dummy_mul_10s_10s_18_1_1_2609                                                                                                                                         |     69|
|5511  |    mul_10s_10s_18_1_1_U2552                                         |hls_dummy_mul_10s_10s_18_1_1_2610                                                                                                                                         |     70|
|5512  |    mul_10s_10s_18_1_1_U2553                                         |hls_dummy_mul_10s_10s_18_1_1_2611                                                                                                                                         |     70|
|5513  |    mul_10s_10s_18_1_1_U2554                                         |hls_dummy_mul_10s_10s_18_1_1_2612                                                                                                                                         |     70|
|5514  |    mul_10s_10s_18_1_1_U2555                                         |hls_dummy_mul_10s_10s_18_1_1_2613                                                                                                                                         |     92|
|5515  |    mul_10s_10s_18_1_1_U2556                                         |hls_dummy_mul_10s_10s_18_1_1_2614                                                                                                                                         |     69|
|5516  |    mul_10s_10s_18_1_1_U2557                                         |hls_dummy_mul_10s_10s_18_1_1_2615                                                                                                                                         |     69|
|5517  |    mul_10s_10s_18_1_1_U2558                                         |hls_dummy_mul_10s_10s_18_1_1_2616                                                                                                                                         |    117|
|5518  |    mul_10s_10s_18_1_1_U2559                                         |hls_dummy_mul_10s_10s_18_1_1_2617                                                                                                                                         |     69|
|5519  |    mul_10s_10s_18_1_1_U2560                                         |hls_dummy_mul_10s_10s_18_1_1_2618                                                                                                                                         |     70|
|5520  |    mul_10s_10s_18_1_1_U2561                                         |hls_dummy_mul_10s_10s_18_1_1_2619                                                                                                                                         |    116|
|5521  |    mul_10s_10s_18_1_1_U2562                                         |hls_dummy_mul_10s_10s_18_1_1_2620                                                                                                                                         |      7|
|5522  |    mul_10s_10s_18_1_1_U2563                                         |hls_dummy_mul_10s_10s_18_1_1_2621                                                                                                                                         |     74|
|5523  |    mul_10s_10s_18_1_1_U2564                                         |hls_dummy_mul_10s_10s_18_1_1_2622                                                                                                                                         |     69|
|5524  |    mul_10s_10s_18_1_1_U2565                                         |hls_dummy_mul_10s_10s_18_1_1_2623                                                                                                                                         |     73|
|5525  |    mul_10s_10s_18_1_1_U2566                                         |hls_dummy_mul_10s_10s_18_1_1_2624                                                                                                                                         |     71|
|5526  |    mul_10s_10s_18_1_1_U2567                                         |hls_dummy_mul_10s_10s_18_1_1_2625                                                                                                                                         |     73|
|5527  |    mul_10s_10s_18_1_1_U2568                                         |hls_dummy_mul_10s_10s_18_1_1_2626                                                                                                                                         |     69|
|5528  |    mul_10s_10s_18_1_1_U2569                                         |hls_dummy_mul_10s_10s_18_1_1_2627                                                                                                                                         |    116|
|5529  |    mul_10s_10s_18_1_1_U2570                                         |hls_dummy_mul_10s_10s_18_1_1_2628                                                                                                                                         |     69|
|5530  |    mul_10s_10s_18_1_1_U2571                                         |hls_dummy_mul_10s_10s_18_1_1_2629                                                                                                                                         |     69|
|5531  |    mul_10s_10s_18_1_1_U2572                                         |hls_dummy_mul_10s_10s_18_1_1_2630                                                                                                                                         |     69|
|5532  |    mul_10s_10s_18_1_1_U2573                                         |hls_dummy_mul_10s_10s_18_1_1_2631                                                                                                                                         |     78|
|5533  |    mul_10s_10s_18_1_1_U2574                                         |hls_dummy_mul_10s_10s_18_1_1_2632                                                                                                                                         |     69|
|5534  |    mul_10s_10s_18_1_1_U2575                                         |hls_dummy_mul_10s_10s_18_1_1_2633                                                                                                                                         |     69|
|5535  |    mul_10s_10s_18_1_1_U2576                                         |hls_dummy_mul_10s_10s_18_1_1_2634                                                                                                                                         |     69|
|5536  |    mul_10s_10s_18_1_1_U2577                                         |hls_dummy_mul_10s_10s_18_1_1_2635                                                                                                                                         |     73|
|5537  |    mul_10s_10s_18_1_1_U2578                                         |hls_dummy_mul_10s_10s_18_1_1_2636                                                                                                                                         |     73|
|5538  |    mul_10s_10s_18_1_1_U2579                                         |hls_dummy_mul_10s_10s_18_1_1_2637                                                                                                                                         |     73|
|5539  |    mul_10s_10s_18_1_1_U2580                                         |hls_dummy_mul_10s_10s_18_1_1_2638                                                                                                                                         |     92|
|5540  |    mul_10s_10s_18_1_1_U2581                                         |hls_dummy_mul_10s_10s_18_1_1_2639                                                                                                                                         |     74|
|5541  |    mul_10s_10s_18_1_1_U2582                                         |hls_dummy_mul_10s_10s_18_1_1_2640                                                                                                                                         |     74|
|5542  |    mul_10s_10s_18_1_1_U2583                                         |hls_dummy_mul_10s_10s_18_1_1_2641                                                                                                                                         |    118|
|5543  |    mul_10s_10s_18_1_1_U2584                                         |hls_dummy_mul_10s_10s_18_1_1_2642                                                                                                                                         |     73|
|5544  |    mul_10s_10s_18_1_1_U2585                                         |hls_dummy_mul_10s_10s_18_1_1_2643                                                                                                                                         |     69|
|5545  |    mul_10s_10s_18_1_1_U2586                                         |hls_dummy_mul_10s_10s_18_1_1_2644                                                                                                                                         |    120|
|5546  |    mul_10s_10s_18_1_1_U2588                                         |hls_dummy_mul_10s_10s_18_1_1_2645                                                                                                                                         |     69|
|5547  |    mul_10s_10s_18_1_1_U2589                                         |hls_dummy_mul_10s_10s_18_1_1_2646                                                                                                                                         |     69|
|5548  |    mul_10s_10s_18_1_1_U2590                                         |hls_dummy_mul_10s_10s_18_1_1_2647                                                                                                                                         |     69|
|5549  |    mul_10s_10s_18_1_1_U2591                                         |hls_dummy_mul_10s_10s_18_1_1_2648                                                                                                                                         |     70|
|5550  |    mul_10s_10s_18_1_1_U2592                                         |hls_dummy_mul_10s_10s_18_1_1_2649                                                                                                                                         |     69|
|5551  |    mul_10s_10s_18_1_1_U2593                                         |hls_dummy_mul_10s_10s_18_1_1_2650                                                                                                                                         |     69|
|5552  |    mul_10s_10s_18_1_1_U2594                                         |hls_dummy_mul_10s_10s_18_1_1_2651                                                                                                                                         |     69|
|5553  |    mul_10s_10s_18_1_1_U2595                                         |hls_dummy_mul_10s_10s_18_1_1_2652                                                                                                                                         |     94|
|5554  |    mul_10s_10s_18_1_1_U2596                                         |hls_dummy_mul_10s_10s_18_1_1_2653                                                                                                                                         |     94|
|5555  |    mul_10s_10s_18_1_1_U2597                                         |hls_dummy_mul_10s_10s_18_1_1_2654                                                                                                                                         |     69|
|5556  |    mul_10s_10s_18_1_1_U2598                                         |hls_dummy_mul_10s_10s_18_1_1_2655                                                                                                                                         |     69|
|5557  |    mul_10s_10s_18_1_1_U2599                                         |hls_dummy_mul_10s_10s_18_1_1_2656                                                                                                                                         |     69|
|5558  |    mul_10s_10s_18_1_1_U2600                                         |hls_dummy_mul_10s_10s_18_1_1_2657                                                                                                                                         |     94|
|5559  |    mul_10s_10s_18_1_1_U2601                                         |hls_dummy_mul_10s_10s_18_1_1_2658                                                                                                                                         |     95|
|5560  |    mul_10s_10s_18_1_1_U2602                                         |hls_dummy_mul_10s_10s_18_1_1_2659                                                                                                                                         |     69|
|5561  |    mul_10s_10s_18_1_1_U2603                                         |hls_dummy_mul_10s_10s_18_1_1_2660                                                                                                                                         |     69|
|5562  |    mul_10s_10s_18_1_1_U2604                                         |hls_dummy_mul_10s_10s_18_1_1_2661                                                                                                                                         |     69|
|5563  |    mul_10s_10s_18_1_1_U2605                                         |hls_dummy_mul_10s_10s_18_1_1_2662                                                                                                                                         |     69|
|5564  |    mul_10s_10s_18_1_1_U2606                                         |hls_dummy_mul_10s_10s_18_1_1_2663                                                                                                                                         |     69|
|5565  |    mul_10s_10s_18_1_1_U2607                                         |hls_dummy_mul_10s_10s_18_1_1_2664                                                                                                                                         |    116|
|5566  |    mul_10s_10s_18_1_1_U2608                                         |hls_dummy_mul_10s_10s_18_1_1_2665                                                                                                                                         |    115|
|5567  |    mul_10s_10s_18_1_1_U2609                                         |hls_dummy_mul_10s_10s_18_1_1_2666                                                                                                                                         |     69|
|5568  |    mul_10s_10s_18_1_1_U2610                                         |hls_dummy_mul_10s_10s_18_1_1_2667                                                                                                                                         |     95|
|5569  |    mul_10s_10s_18_1_1_U2611                                         |hls_dummy_mul_10s_10s_18_1_1_2668                                                                                                                                         |     69|
|5570  |    mul_10s_10s_18_1_1_U2612                                         |hls_dummy_mul_10s_10s_18_1_1_2669                                                                                                                                         |      7|
|5571  |    mul_10s_10s_18_1_1_U2613                                         |hls_dummy_mul_10s_10s_18_1_1_2670                                                                                                                                         |     69|
|5572  |    mul_10s_10s_18_1_1_U2614                                         |hls_dummy_mul_10s_10s_18_1_1_2671                                                                                                                                         |     69|
|5573  |    mul_10s_10s_18_1_1_U2615                                         |hls_dummy_mul_10s_10s_18_1_1_2672                                                                                                                                         |     73|
|5574  |    mul_10s_10s_18_1_1_U2616                                         |hls_dummy_mul_10s_10s_18_1_1_2673                                                                                                                                         |     71|
|5575  |    mul_10s_10s_18_1_1_U2617                                         |hls_dummy_mul_10s_10s_18_1_1_2674                                                                                                                                         |     69|
|5576  |    mul_10s_10s_18_1_1_U2618                                         |hls_dummy_mul_10s_10s_18_1_1_2675                                                                                                                                         |     73|
|5577  |    mul_10s_10s_18_1_1_U2619                                         |hls_dummy_mul_10s_10s_18_1_1_2676                                                                                                                                         |     69|
|5578  |    mul_10s_10s_18_1_1_U2620                                         |hls_dummy_mul_10s_10s_18_1_1_2677                                                                                                                                         |     99|
|5579  |    mul_10s_10s_18_1_1_U2621                                         |hls_dummy_mul_10s_10s_18_1_1_2678                                                                                                                                         |     99|
|5580  |    mul_10s_10s_18_1_1_U2622                                         |hls_dummy_mul_10s_10s_18_1_1_2679                                                                                                                                         |     73|
|5581  |    mul_10s_10s_18_1_1_U2623                                         |hls_dummy_mul_10s_10s_18_1_1_2680                                                                                                                                         |     73|
|5582  |    mul_10s_10s_18_1_1_U2624                                         |hls_dummy_mul_10s_10s_18_1_1_2681                                                                                                                                         |     69|
|5583  |    mul_10s_10s_18_1_1_U2625                                         |hls_dummy_mul_10s_10s_18_1_1_2682                                                                                                                                         |     99|
|5584  |    mul_10s_10s_18_1_1_U2626                                         |hls_dummy_mul_10s_10s_18_1_1_2683                                                                                                                                         |     99|
|5585  |    mul_10s_10s_18_1_1_U2627                                         |hls_dummy_mul_10s_10s_18_1_1_2684                                                                                                                                         |     73|
|5586  |    mul_10s_10s_18_1_1_U2628                                         |hls_dummy_mul_10s_10s_18_1_1_2685                                                                                                                                         |     73|
|5587  |    mul_10s_10s_18_1_1_U2629                                         |hls_dummy_mul_10s_10s_18_1_1_2686                                                                                                                                         |     74|
|5588  |    mul_10s_10s_18_1_1_U2630                                         |hls_dummy_mul_10s_10s_18_1_1_2687                                                                                                                                         |     69|
|5589  |    mul_10s_10s_18_1_1_U2631                                         |hls_dummy_mul_10s_10s_18_1_1_2688                                                                                                                                         |     73|
|5590  |    mul_10s_10s_18_1_1_U2632                                         |hls_dummy_mul_10s_10s_18_1_1_2689                                                                                                                                         |    120|
|5591  |    mul_10s_10s_18_1_1_U2633                                         |hls_dummy_mul_10s_10s_18_1_1_2690                                                                                                                                         |    126|
|5592  |    mul_10s_10s_18_1_1_U2634                                         |hls_dummy_mul_10s_10s_18_1_1_2691                                                                                                                                         |     69|
|5593  |    mul_10s_10s_18_1_1_U2635                                         |hls_dummy_mul_10s_10s_18_1_1_2692                                                                                                                                         |     99|
|5594  |    mul_10s_10s_18_1_1_U2636                                         |hls_dummy_mul_10s_10s_18_1_1_2693                                                                                                                                         |     73|
|5595  |    mul_10s_8ns_18_1_1_U1387                                         |hls_dummy_mul_10s_8ns_18_1_1                                                                                                                                              |     15|
|5596  |    mul_10s_8ns_18_1_1_U1437                                         |hls_dummy_mul_10s_8ns_18_1_1_2694                                                                                                                                         |     15|
|5597  |    mul_10s_8ns_18_1_1_U1487                                         |hls_dummy_mul_10s_8ns_18_1_1_2695                                                                                                                                         |     15|
|5598  |    mul_10s_8ns_18_1_1_U1537                                         |hls_dummy_mul_10s_8ns_18_1_1_2696                                                                                                                                         |     15|
|5599  |    mul_10s_8ns_18_1_1_U1587                                         |hls_dummy_mul_10s_8ns_18_1_1_2697                                                                                                                                         |     15|
|5600  |    mul_10s_8ns_18_1_1_U1637                                         |hls_dummy_mul_10s_8ns_18_1_1_2698                                                                                                                                         |     15|
|5601  |    mul_10s_8ns_18_1_1_U1687                                         |hls_dummy_mul_10s_8ns_18_1_1_2699                                                                                                                                         |     16|
|5602  |    mul_10s_8ns_18_1_1_U1737                                         |hls_dummy_mul_10s_8ns_18_1_1_2700                                                                                                                                         |     15|
|5603  |    mul_10s_8ns_18_1_1_U1787                                         |hls_dummy_mul_10s_8ns_18_1_1_2701                                                                                                                                         |     15|
|5604  |    mul_10s_8ns_18_1_1_U1837                                         |hls_dummy_mul_10s_8ns_18_1_1_2702                                                                                                                                         |     15|
|5605  |    mul_10s_8ns_18_1_1_U1887                                         |hls_dummy_mul_10s_8ns_18_1_1_2703                                                                                                                                         |     15|
|5606  |    mul_10s_8ns_18_1_1_U1937                                         |hls_dummy_mul_10s_8ns_18_1_1_2704                                                                                                                                         |     15|
|5607  |    mul_10s_8ns_18_1_1_U1987                                         |hls_dummy_mul_10s_8ns_18_1_1_2705                                                                                                                                         |     16|
|5608  |    mul_10s_8ns_18_1_1_U2037                                         |hls_dummy_mul_10s_8ns_18_1_1_2706                                                                                                                                         |     15|
|5609  |    mul_10s_8ns_18_1_1_U2087                                         |hls_dummy_mul_10s_8ns_18_1_1_2707                                                                                                                                         |     15|
|5610  |    mul_10s_8ns_18_1_1_U2137                                         |hls_dummy_mul_10s_8ns_18_1_1_2708                                                                                                                                         |     15|
|5611  |    mul_10s_8ns_18_1_1_U2187                                         |hls_dummy_mul_10s_8ns_18_1_1_2709                                                                                                                                         |     15|
|5612  |    mul_10s_8ns_18_1_1_U2237                                         |hls_dummy_mul_10s_8ns_18_1_1_2710                                                                                                                                         |     15|
|5613  |    mul_10s_8ns_18_1_1_U2287                                         |hls_dummy_mul_10s_8ns_18_1_1_2711                                                                                                                                         |     15|
|5614  |    mul_10s_8ns_18_1_1_U2337                                         |hls_dummy_mul_10s_8ns_18_1_1_2712                                                                                                                                         |     15|
|5615  |    mul_10s_8ns_18_1_1_U2387                                         |hls_dummy_mul_10s_8ns_18_1_1_2713                                                                                                                                         |     15|
|5616  |    mul_10s_8ns_18_1_1_U2437                                         |hls_dummy_mul_10s_8ns_18_1_1_2714                                                                                                                                         |     15|
|5617  |    mul_10s_8ns_18_1_1_U2487                                         |hls_dummy_mul_10s_8ns_18_1_1_2715                                                                                                                                         |     15|
|5618  |    mul_10s_8ns_18_1_1_U2537                                         |hls_dummy_mul_10s_8ns_18_1_1_2716                                                                                                                                         |     15|
|5619  |    mul_10s_8ns_18_1_1_U2587                                         |hls_dummy_mul_10s_8ns_18_1_1_2717                                                                                                                                         |     15|
|5620  |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4                                                                                                 |   4809|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:16:11 ; elapsed = 00:17:05 . Memory (MB): peak = 5688.527 ; gain = 3231.980 ; free physical = 426981 ; free virtual = 827173
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 902 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:16:13 ; elapsed = 00:17:08 . Memory (MB): peak = 5692.438 ; gain = 3235.891 ; free physical = 445348 ; free virtual = 845540
Synthesis Optimization Complete : Time (s): cpu = 00:16:13 ; elapsed = 00:17:08 . Memory (MB): peak = 5692.438 ; gain = 3235.891 ; free physical = 445477 ; free virtual = 845534
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5923.027 ; gain = 0.000 ; free physical = 445140 ; free virtual = 845238
INFO: [Netlist 29-17] Analyzing 29194 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 11 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 6711.152 ; gain = 0.000 ; free physical = 444328 ; free virtual = 844558
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2280 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1275 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1004 instances

Synth Design complete | Checksum: a7778a2f
INFO: [Common 17-83] Releasing license: Synthesis
248 Infos, 300 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:20:06 ; elapsed = 00:20:54 . Memory (MB): peak = 6711.152 ; gain = 4278.680 ; free physical = 444311 ; free virtual = 844540
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 23716.159; main = 5968.286; forked = 19197.855
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 29019.297; main = 6711.156; forked = 23330.766
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 6775.184 ; gain = 64.031 ; free physical = 444209 ; free virtual = 844563

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: af1293ee

Time (s): cpu = 00:03:48 ; elapsed = 00:00:54 . Memory (MB): peak = 7711.246 ; gain = 936.062 ; free physical = 442781 ; free virtual = 843691

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 97 inverters resulting in an inversion of 10892 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: eda4e21e

Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 7714.215 ; gain = 0.000 ; free physical = 442769 ; free virtual = 843687
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 166 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 75e29795

Time (s): cpu = 00:01:13 ; elapsed = 00:00:37 . Memory (MB): peak = 7714.215 ; gain = 0.000 ; free physical = 442744 ; free virtual = 843662
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f94c4ec7

Time (s): cpu = 00:01:27 ; elapsed = 00:00:51 . Memory (MB): peak = 7714.215 ; gain = 0.000 ; free physical = 442780 ; free virtual = 843698
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 138877332

Time (s): cpu = 00:01:59 ; elapsed = 00:01:18 . Memory (MB): peak = 7714.215 ; gain = 0.000 ; free physical = 442723 ; free virtual = 843641
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 138877332

Time (s): cpu = 00:02:03 ; elapsed = 00:01:21 . Memory (MB): peak = 7714.215 ; gain = 0.000 ; free physical = 442692 ; free virtual = 843610
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             166  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 138877332

Time (s): cpu = 00:02:03 ; elapsed = 00:01:22 . Memory (MB): peak = 7714.215 ; gain = 0.000 ; free physical = 442692 ; free virtual = 843610

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 138877332

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 7714.215 ; gain = 0.000 ; free physical = 442712 ; free virtual = 843634

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 138877332

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7714.215 ; gain = 0.000 ; free physical = 442712 ; free virtual = 843634

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 7714.215 ; gain = 0.000 ; free physical = 442712 ; free virtual = 843634
Ending Netlist Obfuscation Task | Checksum: 138877332

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 7714.215 ; gain = 0.000 ; free physical = 442712 ; free virtual = 843634
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:06 ; elapsed = 00:02:27 . Memory (MB): peak = 7714.215 ; gain = 1003.062 ; free physical = 442712 ; free virtual = 843634
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7714.215 ; gain = 0.000 ; free physical = 442691 ; free virtual = 843614
INFO: [Common 17-206] Exiting Vivado at Fri Jul 11 02:52:25 2025...
