# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -O0 -mtriple arm-- -global-isel -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s
--- |
  define void @test_icmp_eq_s32() { ret void }
  define void @test_icmp_ne_s32() { ret void }
  define void @test_icmp_ugt_s32() { ret void }
  define void @test_icmp_uge_s32() { ret void }
  define void @test_icmp_ult_s32() { ret void }
  define void @test_icmp_ule_s32() { ret void }
  define void @test_icmp_sgt_s32() { ret void }
  define void @test_icmp_sge_s32() { ret void }
  define void @test_icmp_slt_s32() { ret void }
  define void @test_icmp_sle_s32() { ret void }

  define void @test_fcmp_true_s32() #0 { ret void }
  define void @test_fcmp_false_s32() #0 { ret void }

  define void @test_fcmp_oeq_s32() #0 { ret void }
  define void @test_fcmp_ogt_s32() #0 { ret void }
  define void @test_fcmp_oge_s32() #0 { ret void }
  define void @test_fcmp_olt_s32() #0 { ret void }
  define void @test_fcmp_ole_s32() #0 { ret void }
  define void @test_fcmp_ord_s32() #0 { ret void }
  define void @test_fcmp_ugt_s32() #0 { ret void }
  define void @test_fcmp_uge_s32() #0 { ret void }
  define void @test_fcmp_ult_s32() #0 { ret void }
  define void @test_fcmp_ule_s32() #0 { ret void }
  define void @test_fcmp_une_s32() #0 { ret void }
  define void @test_fcmp_uno_s32() #0 { ret void }

  define void @test_fcmp_one_s32() #0 { ret void }
  define void @test_fcmp_ueq_s32() #0 { ret void }

  define void @test_fcmp_true_s64() #0 { ret void }
  define void @test_fcmp_false_s64() #0 { ret void }

  define void @test_fcmp_oeq_s64() #0 { ret void }
  define void @test_fcmp_ogt_s64() #0 { ret void }
  define void @test_fcmp_oge_s64() #0 { ret void }
  define void @test_fcmp_olt_s64() #0 { ret void }
  define void @test_fcmp_ole_s64() #0 { ret void }
  define void @test_fcmp_ord_s64() #0 { ret void }
  define void @test_fcmp_ugt_s64() #0 { ret void }
  define void @test_fcmp_uge_s64() #0 { ret void }
  define void @test_fcmp_ult_s64() #0 { ret void }
  define void @test_fcmp_ule_s64() #0 { ret void }
  define void @test_fcmp_une_s64() #0 { ret void }
  define void @test_fcmp_uno_s64() #0 { ret void }

  define void @test_fcmp_one_s64() #0 { ret void }
  define void @test_fcmp_ueq_s64() #0 { ret void }

  attributes #0 = { "target-features"="+vfp2" }
...
---
name:            test_icmp_eq_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: gprb }
  - { id: 1, class: gprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %r0, %r1

    ; CHECK-LABEL: name: test_icmp_eq_s32
    ; CHECK: [[COPY:%[0-9]+]]:gpr = COPY %r0
    ; CHECK: [[COPY1:%[0-9]+]]:gpr = COPY %r1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: CMPrr [[COPY]], [[COPY1]], 14, %noreg, implicit-def %cpsr
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 0, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %r0
    %1(s32) = COPY %r1
    %2(s1) = G_ICMP intpred(eq),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_icmp_ne_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: gprb }
  - { id: 1, class: gprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %r0, %r1

    ; CHECK-LABEL: name: test_icmp_ne_s32
    ; CHECK: [[COPY:%[0-9]+]]:gpr = COPY %r0
    ; CHECK: [[COPY1:%[0-9]+]]:gpr = COPY %r1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: CMPrr [[COPY]], [[COPY1]], 14, %noreg, implicit-def %cpsr
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 1, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %r0
    %1(s32) = COPY %r1
    %2(s1) = G_ICMP intpred(ne),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_icmp_ugt_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: gprb }
  - { id: 1, class: gprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %r0, %r1

    ; CHECK-LABEL: name: test_icmp_ugt_s32
    ; CHECK: [[COPY:%[0-9]+]]:gpr = COPY %r0
    ; CHECK: [[COPY1:%[0-9]+]]:gpr = COPY %r1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: CMPrr [[COPY]], [[COPY1]], 14, %noreg, implicit-def %cpsr
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 8, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %r0
    %1(s32) = COPY %r1
    %2(s1) = G_ICMP intpred(ugt),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_icmp_uge_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: gprb }
  - { id: 1, class: gprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %r0, %r1

    ; CHECK-LABEL: name: test_icmp_uge_s32
    ; CHECK: [[COPY:%[0-9]+]]:gpr = COPY %r0
    ; CHECK: [[COPY1:%[0-9]+]]:gpr = COPY %r1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: CMPrr [[COPY]], [[COPY1]], 14, %noreg, implicit-def %cpsr
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 2, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %r0
    %1(s32) = COPY %r1
    %2(s1) = G_ICMP intpred(uge),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_icmp_ult_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: gprb }
  - { id: 1, class: gprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %r0, %r1

    ; CHECK-LABEL: name: test_icmp_ult_s32
    ; CHECK: [[COPY:%[0-9]+]]:gpr = COPY %r0
    ; CHECK: [[COPY1:%[0-9]+]]:gpr = COPY %r1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: CMPrr [[COPY]], [[COPY1]], 14, %noreg, implicit-def %cpsr
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 3, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %r0
    %1(s32) = COPY %r1
    %2(s1) = G_ICMP intpred(ult),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_icmp_ule_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: gprb }
  - { id: 1, class: gprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %r0, %r1

    ; CHECK-LABEL: name: test_icmp_ule_s32
    ; CHECK: [[COPY:%[0-9]+]]:gpr = COPY %r0
    ; CHECK: [[COPY1:%[0-9]+]]:gpr = COPY %r1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: CMPrr [[COPY]], [[COPY1]], 14, %noreg, implicit-def %cpsr
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 9, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %r0
    %1(s32) = COPY %r1
    %2(s1) = G_ICMP intpred(ule),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_icmp_sgt_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: gprb }
  - { id: 1, class: gprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %r0, %r1

    ; CHECK-LABEL: name: test_icmp_sgt_s32
    ; CHECK: [[COPY:%[0-9]+]]:gpr = COPY %r0
    ; CHECK: [[COPY1:%[0-9]+]]:gpr = COPY %r1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: CMPrr [[COPY]], [[COPY1]], 14, %noreg, implicit-def %cpsr
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 12, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %r0
    %1(s32) = COPY %r1
    %2(s1) = G_ICMP intpred(sgt),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_icmp_sge_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: gprb }
  - { id: 1, class: gprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %r0, %r1

    ; CHECK-LABEL: name: test_icmp_sge_s32
    ; CHECK: [[COPY:%[0-9]+]]:gpr = COPY %r0
    ; CHECK: [[COPY1:%[0-9]+]]:gpr = COPY %r1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: CMPrr [[COPY]], [[COPY1]], 14, %noreg, implicit-def %cpsr
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 10, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %r0
    %1(s32) = COPY %r1
    %2(s1) = G_ICMP intpred(sge),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_icmp_slt_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: gprb }
  - { id: 1, class: gprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %r0, %r1

    ; CHECK-LABEL: name: test_icmp_slt_s32
    ; CHECK: [[COPY:%[0-9]+]]:gpr = COPY %r0
    ; CHECK: [[COPY1:%[0-9]+]]:gpr = COPY %r1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: CMPrr [[COPY]], [[COPY1]], 14, %noreg, implicit-def %cpsr
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 11, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %r0
    %1(s32) = COPY %r1
    %2(s1) = G_ICMP intpred(slt),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_icmp_sle_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: gprb }
  - { id: 1, class: gprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %r0, %r1

    ; CHECK-LABEL: name: test_icmp_sle_s32
    ; CHECK: [[COPY:%[0-9]+]]:gpr = COPY %r0
    ; CHECK: [[COPY1:%[0-9]+]]:gpr = COPY %r1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: CMPrr [[COPY]], [[COPY1]], 14, %noreg, implicit-def %cpsr
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 13, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %r0
    %1(s32) = COPY %r1
    %2(s1) = G_ICMP intpred(sle),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_true_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %s0, %s1

    ; CHECK-LABEL: name: test_fcmp_true_s32
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 1, 14, %noreg, %noreg
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %s0
    %1(s32) = COPY %s1
    %2(s1) = G_FCMP floatpred(true),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_false_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %s0, %s1

    ; CHECK-LABEL: name: test_fcmp_false_s32
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %s0
    %1(s32) = COPY %s1
    %2(s1) = G_FCMP floatpred(false),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_oeq_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %s0, %s1

    ; CHECK-LABEL: name: test_fcmp_oeq_s32
    ; CHECK: [[COPY:%[0-9]+]]:spr = COPY %s0
    ; CHECK: [[COPY1:%[0-9]+]]:spr = COPY %s1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPS [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 0, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %s0
    %1(s32) = COPY %s1
    %2(s1) = G_FCMP floatpred(oeq),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_ogt_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %s0, %s1

    ; CHECK-LABEL: name: test_fcmp_ogt_s32
    ; CHECK: [[COPY:%[0-9]+]]:spr = COPY %s0
    ; CHECK: [[COPY1:%[0-9]+]]:spr = COPY %s1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPS [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 12, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %s0
    %1(s32) = COPY %s1
    %2(s1) = G_FCMP floatpred(ogt),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_oge_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %s0, %s1

    ; CHECK-LABEL: name: test_fcmp_oge_s32
    ; CHECK: [[COPY:%[0-9]+]]:spr = COPY %s0
    ; CHECK: [[COPY1:%[0-9]+]]:spr = COPY %s1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPS [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 10, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %s0
    %1(s32) = COPY %s1
    %2(s1) = G_FCMP floatpred(oge),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_olt_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %s0, %s1

    ; CHECK-LABEL: name: test_fcmp_olt_s32
    ; CHECK: [[COPY:%[0-9]+]]:spr = COPY %s0
    ; CHECK: [[COPY1:%[0-9]+]]:spr = COPY %s1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPS [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 4, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %s0
    %1(s32) = COPY %s1
    %2(s1) = G_FCMP floatpred(olt),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_ole_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %s0, %s1

    ; CHECK-LABEL: name: test_fcmp_ole_s32
    ; CHECK: [[COPY:%[0-9]+]]:spr = COPY %s0
    ; CHECK: [[COPY1:%[0-9]+]]:spr = COPY %s1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPS [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 9, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %s0
    %1(s32) = COPY %s1
    %2(s1) = G_FCMP floatpred(ole),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_ord_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %s0, %s1

    ; CHECK-LABEL: name: test_fcmp_ord_s32
    ; CHECK: [[COPY:%[0-9]+]]:spr = COPY %s0
    ; CHECK: [[COPY1:%[0-9]+]]:spr = COPY %s1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPS [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 7, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %s0
    %1(s32) = COPY %s1
    %2(s1) = G_FCMP floatpred(ord),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_ugt_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %s0, %s1

    ; CHECK-LABEL: name: test_fcmp_ugt_s32
    ; CHECK: [[COPY:%[0-9]+]]:spr = COPY %s0
    ; CHECK: [[COPY1:%[0-9]+]]:spr = COPY %s1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPS [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 8, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %s0
    %1(s32) = COPY %s1
    %2(s1) = G_FCMP floatpred(ugt),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_uge_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %s0, %s1

    ; CHECK-LABEL: name: test_fcmp_uge_s32
    ; CHECK: [[COPY:%[0-9]+]]:spr = COPY %s0
    ; CHECK: [[COPY1:%[0-9]+]]:spr = COPY %s1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPS [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 5, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %s0
    %1(s32) = COPY %s1
    %2(s1) = G_FCMP floatpred(uge),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_ult_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %s0, %s1

    ; CHECK-LABEL: name: test_fcmp_ult_s32
    ; CHECK: [[COPY:%[0-9]+]]:spr = COPY %s0
    ; CHECK: [[COPY1:%[0-9]+]]:spr = COPY %s1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPS [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 11, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %s0
    %1(s32) = COPY %s1
    %2(s1) = G_FCMP floatpred(ult),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_ule_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %s0, %s1

    ; CHECK-LABEL: name: test_fcmp_ule_s32
    ; CHECK: [[COPY:%[0-9]+]]:spr = COPY %s0
    ; CHECK: [[COPY1:%[0-9]+]]:spr = COPY %s1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPS [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 13, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %s0
    %1(s32) = COPY %s1
    %2(s1) = G_FCMP floatpred(ule),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_une_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %s0, %s1

    ; CHECK-LABEL: name: test_fcmp_une_s32
    ; CHECK: [[COPY:%[0-9]+]]:spr = COPY %s0
    ; CHECK: [[COPY1:%[0-9]+]]:spr = COPY %s1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPS [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 1, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %s0
    %1(s32) = COPY %s1
    %2(s1) = G_FCMP floatpred(une),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_uno_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %s0, %s1

    ; CHECK-LABEL: name: test_fcmp_uno_s32
    ; CHECK: [[COPY:%[0-9]+]]:spr = COPY %s0
    ; CHECK: [[COPY1:%[0-9]+]]:spr = COPY %s1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPS [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 6, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %s0
    %1(s32) = COPY %s1
    %2(s1) = G_FCMP floatpred(uno),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_one_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %s0, %s1

    ; CHECK-LABEL: name: test_fcmp_one_s32
    ; CHECK: [[COPY:%[0-9]+]]:spr = COPY %s0
    ; CHECK: [[COPY1:%[0-9]+]]:spr = COPY %s1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPS [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 12, %cpsr
    ; CHECK: VCMPS [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi1:%[0-9]+]]:gpr = MOVCCi [[MOVCCi]], 1, 4, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi1]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %s0
    %1(s32) = COPY %s1
    %2(s1) = G_FCMP floatpred(one),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_ueq_s32
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %s0, %s1

    ; CHECK-LABEL: name: test_fcmp_ueq_s32
    ; CHECK: [[COPY:%[0-9]+]]:spr = COPY %s0
    ; CHECK: [[COPY1:%[0-9]+]]:spr = COPY %s1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPS [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 0, %cpsr
    ; CHECK: VCMPS [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi1:%[0-9]+]]:gpr = MOVCCi [[MOVCCi]], 1, 6, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi1]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s32) = COPY %s0
    %1(s32) = COPY %s1
    %2(s1) = G_FCMP floatpred(ueq),  %0(s32), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_true_s64
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %d0, %d1

    ; CHECK-LABEL: name: test_fcmp_true_s64
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 1, 14, %noreg, %noreg
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s64) = COPY %d0
    %1(s64) = COPY %d1
    %2(s1) = G_FCMP floatpred(true),  %0(s64), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_false_s64
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %d0, %d1

    ; CHECK-LABEL: name: test_fcmp_false_s64
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s64) = COPY %d0
    %1(s64) = COPY %d1
    %2(s1) = G_FCMP floatpred(false),  %0(s64), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_oeq_s64
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %d0, %d1

    ; CHECK-LABEL: name: test_fcmp_oeq_s64
    ; CHECK: [[COPY:%[0-9]+]]:dpr = COPY %d0
    ; CHECK: [[COPY1:%[0-9]+]]:dpr = COPY %d1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPD [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 0, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s64) = COPY %d0
    %1(s64) = COPY %d1
    %2(s1) = G_FCMP floatpred(oeq),  %0(s64), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_ogt_s64
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %d0, %d1

    ; CHECK-LABEL: name: test_fcmp_ogt_s64
    ; CHECK: [[COPY:%[0-9]+]]:dpr = COPY %d0
    ; CHECK: [[COPY1:%[0-9]+]]:dpr = COPY %d1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPD [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 12, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s64) = COPY %d0
    %1(s64) = COPY %d1
    %2(s1) = G_FCMP floatpred(ogt),  %0(s64), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_oge_s64
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %d0, %d1

    ; CHECK-LABEL: name: test_fcmp_oge_s64
    ; CHECK: [[COPY:%[0-9]+]]:dpr = COPY %d0
    ; CHECK: [[COPY1:%[0-9]+]]:dpr = COPY %d1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPD [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 10, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s64) = COPY %d0
    %1(s64) = COPY %d1
    %2(s1) = G_FCMP floatpred(oge),  %0(s64), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_olt_s64
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %d0, %d1

    ; CHECK-LABEL: name: test_fcmp_olt_s64
    ; CHECK: [[COPY:%[0-9]+]]:dpr = COPY %d0
    ; CHECK: [[COPY1:%[0-9]+]]:dpr = COPY %d1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPD [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 4, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s64) = COPY %d0
    %1(s64) = COPY %d1
    %2(s1) = G_FCMP floatpred(olt),  %0(s64), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_ole_s64
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %d0, %d1

    ; CHECK-LABEL: name: test_fcmp_ole_s64
    ; CHECK: [[COPY:%[0-9]+]]:dpr = COPY %d0
    ; CHECK: [[COPY1:%[0-9]+]]:dpr = COPY %d1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPD [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 9, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s64) = COPY %d0
    %1(s64) = COPY %d1
    %2(s1) = G_FCMP floatpred(ole),  %0(s64), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_ord_s64
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %d0, %d1

    ; CHECK-LABEL: name: test_fcmp_ord_s64
    ; CHECK: [[COPY:%[0-9]+]]:dpr = COPY %d0
    ; CHECK: [[COPY1:%[0-9]+]]:dpr = COPY %d1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPD [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 7, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s64) = COPY %d0
    %1(s64) = COPY %d1
    %2(s1) = G_FCMP floatpred(ord),  %0(s64), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_ugt_s64
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %d0, %d1

    ; CHECK-LABEL: name: test_fcmp_ugt_s64
    ; CHECK: [[COPY:%[0-9]+]]:dpr = COPY %d0
    ; CHECK: [[COPY1:%[0-9]+]]:dpr = COPY %d1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPD [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 8, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s64) = COPY %d0
    %1(s64) = COPY %d1
    %2(s1) = G_FCMP floatpred(ugt),  %0(s64), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_uge_s64
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %d0, %d1

    ; CHECK-LABEL: name: test_fcmp_uge_s64
    ; CHECK: [[COPY:%[0-9]+]]:dpr = COPY %d0
    ; CHECK: [[COPY1:%[0-9]+]]:dpr = COPY %d1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPD [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 5, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s64) = COPY %d0
    %1(s64) = COPY %d1
    %2(s1) = G_FCMP floatpred(uge),  %0(s64), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_ult_s64
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %d0, %d1

    ; CHECK-LABEL: name: test_fcmp_ult_s64
    ; CHECK: [[COPY:%[0-9]+]]:dpr = COPY %d0
    ; CHECK: [[COPY1:%[0-9]+]]:dpr = COPY %d1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPD [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 11, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s64) = COPY %d0
    %1(s64) = COPY %d1
    %2(s1) = G_FCMP floatpred(ult),  %0(s64), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_ule_s64
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %d0, %d1

    ; CHECK-LABEL: name: test_fcmp_ule_s64
    ; CHECK: [[COPY:%[0-9]+]]:dpr = COPY %d0
    ; CHECK: [[COPY1:%[0-9]+]]:dpr = COPY %d1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPD [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 13, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s64) = COPY %d0
    %1(s64) = COPY %d1
    %2(s1) = G_FCMP floatpred(ule),  %0(s64), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_une_s64
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %d0, %d1

    ; CHECK-LABEL: name: test_fcmp_une_s64
    ; CHECK: [[COPY:%[0-9]+]]:dpr = COPY %d0
    ; CHECK: [[COPY1:%[0-9]+]]:dpr = COPY %d1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPD [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 1, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s64) = COPY %d0
    %1(s64) = COPY %d1
    %2(s1) = G_FCMP floatpred(une),  %0(s64), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_uno_s64
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %d0, %d1

    ; CHECK-LABEL: name: test_fcmp_uno_s64
    ; CHECK: [[COPY:%[0-9]+]]:dpr = COPY %d0
    ; CHECK: [[COPY1:%[0-9]+]]:dpr = COPY %d1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPD [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 6, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s64) = COPY %d0
    %1(s64) = COPY %d1
    %2(s1) = G_FCMP floatpred(uno),  %0(s64), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_one_s64
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %d0, %d1

    ; CHECK-LABEL: name: test_fcmp_one_s64
    ; CHECK: [[COPY:%[0-9]+]]:dpr = COPY %d0
    ; CHECK: [[COPY1:%[0-9]+]]:dpr = COPY %d1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPD [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 12, %cpsr
    ; CHECK: VCMPD [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi1:%[0-9]+]]:gpr = MOVCCi [[MOVCCi]], 1, 4, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi1]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s64) = COPY %d0
    %1(s64) = COPY %d1
    %2(s1) = G_FCMP floatpred(one),  %0(s64), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
---
name:            test_fcmp_ueq_s64
legalized:       true
regBankSelected: true
selected:        false
registers:
  - { id: 0, class: fprb }
  - { id: 1, class: fprb }
  - { id: 2, class: gprb }
  - { id: 3, class: gprb }
body:             |
  bb.0:
    liveins: %d0, %d1

    ; CHECK-LABEL: name: test_fcmp_ueq_s64
    ; CHECK: [[COPY:%[0-9]+]]:dpr = COPY %d0
    ; CHECK: [[COPY1:%[0-9]+]]:dpr = COPY %d1
    ; CHECK: [[MOVi:%[0-9]+]]:gpr = MOVi 0, 14, %noreg, %noreg
    ; CHECK: VCMPD [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi:%[0-9]+]]:gpr = MOVCCi [[MOVi]], 1, 0, %cpsr
    ; CHECK: VCMPD [[COPY]], [[COPY1]], 14, %noreg, implicit-def %fpscr_nzcv
    ; CHECK: FMSTAT 14, %noreg, implicit-def %cpsr, implicit %fpscr_nzcv
    ; CHECK: [[MOVCCi1:%[0-9]+]]:gpr = MOVCCi [[MOVCCi]], 1, 6, %cpsr
    ; CHECK: [[ANDri:%[0-9]+]]:gpr = ANDri [[MOVCCi1]], 1, 14, %noreg, %noreg
    ; CHECK: %r0 = COPY [[ANDri]]
    ; CHECK: BX_RET 14, %noreg, implicit %r0
    %0(s64) = COPY %d0
    %1(s64) = COPY %d1
    %2(s1) = G_FCMP floatpred(ueq),  %0(s64), %1
    %3(s32) = G_ZEXT %2(s1)
    %r0 = COPY %3(s32)
    BX_RET 14, %noreg, implicit %r0
...
                                                                                                                                                                  YÖ¿t5ˇt$XEâ˘EâDâÈˇt$XDâ‚HâÓHâﬂãD$XPãD$XPË¬˝ˇˇHÉƒ Ö¿ï¿∂¿HÉƒ[]A\A]A^A_√Ä    AWAVAUIâ˝ATUDâÕSHÉÏDãd$PDã|$XHâ4$ã\$`Dãt$xâL$DâD$@ AÉÓAÉ˛ˇtBHã4$Aπ   Dâ˘Dâ‚A∏   LâÔË îˇˇ\$hÖÌu0Dd$Ö€x«AÉÓ\$pD|$AÉ˛ˇuæHÉƒ[]A\A]A^A_√D  D|$Ö€xó\$pDd$Îå@ HÉÏHçuC  ∫y   Hç5;  Hç=2;  Ë]º˛ˇff.Ñ     fêUHâ˝1ˇSHâÛHÉÏdHã%(   HâD$1¿Hâ·â$∫   Ëíº˛ˇHâﬁHâÔËwª˛ˇHãD$dH3%(   uHÉƒ[]√Ëªª˛ˇff.Ñ     AWAVAUATUSâ”HÉÏXãÑ$®   âL$(Dâ$Dã¥$ê   âD$ãÑ$∞   Hâ|$0Dãº$ò   Hât$Dã§$†   DâD$,Dã¨$∏   âD$<Ë>¿˛ˇLãT$DãHIã
EÖ…Ñy  Dã@ãEÖ¿Ñ¢  Hc¬HÅ–  ãpHcPãHÖˆÑu  Ö…Ñ~  IRhIâ–AãB 1ˇ«D$8    âD$HAãB$âD$LA∂Bâ¡É·Ä˘@î«â|$u¿ËÉÉ‡âD$8MãZA∑B1“π   Iç4âÿLâ€A˜pHât$@∏   ÎÑ     HÉ√âœ)Í)«H9ﬁID€â¯∂+9Í}ÊDâ˘)’Eâ˜Aâ∆â»fÑ     AÉÌAÉ˝ˇÑÈ   ãt$D	ˆÑá   ãL$8Ö…tEAãR EÖˆÑ   ã|$H9◊t0â˙Hã|$0Lâ÷âD$ Lâ\$LâT$Ë˚˝ˇˇLãT$Lã\$ãD$ D  Hã|$0â¡Lâ÷Aπ   A∏   Dâ˙Lâ\$ âD$LâT$Ë<ëˇˇLã\$ ãD$LãT$ã$Dd$Ö“Ö~   D|$(EÖ‰x	Dd$<D$,ÉÌÖ2ˇˇˇHÉ√H9\$@∫   ID€D)ÚAÉÌAâ÷∂+AÉ˝ˇÖˇˇˇãD$8Ö¿Ñç   ãD$HA;B Ñ   Hã|$0HÉƒXâ¬Lâ÷[]A\A]A^A_È"˝ˇˇfêD$,EÖ‰xåDd$<D|$(È}ˇˇˇÑ     ãL$L9—ÑˇˇˇHã|$0Lâ÷â âD$ Lâ\$LâT$Ë◊¸ˇˇãD$ Lã\$LãT$È‹˛ˇˇ@ HÉƒX[]A\A]A^A_√êãxHcÖˇt.HãÅ–  HããpHcPãHÖˆÖã˝ˇˇÖ…tIãBhLãÈâ˝ˇˇËC¸ˇˇ AWAVAUATUSHâÛHÉÏhãÑ$†   DâD$DãÑ$»   âT$ âD$ãÑ$®   âL$8Dã¨$∞   âD$$ãÑ$∏   DâD$âD$ãÑ$¿   Hâ|$0Dâ$âD$<ËΩ˛ˇHãDãD$ãPÖ“ÑP  ãã@Ö¿Ñ  Hc¬HÅ–  DãpHchãPEÖˆÑT  Ö“Ñ€  HkhãE Lã|$0âD$PãEAÄ?âD$TãEâD$XãEâD$\Ön  Lãt$0AøF
Eø~âD$DâD$(Ëqº˛ˇHã|$0Dã@HãOEÖ¿DãD$(Ñ˛  ãxãÖˇÑg  Hc¬HÅ–  DâD$(HãT$0Hç5Æâ  Hç=üâ  ˇ∂CIcv,1“LãSD∑[É‡H¡ÓMãf0E∂NàD$OãD$ â˜M”Lâ”Aæ   DãD$(˜u∏   ÎD  HÉ√â¡)ÍD)ÒI9€ID⁄AâŒ∂+9Í}‰)’ãT$ãD$D$$D˙Ø∆AØ—Hòâ—¡˘Hc…H»Dâ…Mç<Ñ˜Ÿ∏ˇˇˇˇ”Ëâ—ãT$8AâƒâD$HA”‰Ö“yπ    D)…”‡âD$HãD$˜ﬁDâ…Ö¿H˛HcˇHçΩ    HâD$(HcD$8H¡‡HâD$@Dâ¿EâIâﬁâ√fD  ÉÎÉ˚ˇÑÁ   EÖ¿Ñs  Hçåà  âL$$æ   LâˇLâ\$LãHçià  LâT$DâD$ LâL$ˇDâÊ∫   Lâˇ˜÷t$PLãL$!∆ãD$TD!‡1∆Aˇ—DãD$ LãT$Lã\$ãL$$ã4$Dl$ÖˆÖ±   É˘ tãT$8Dâ‡A”‰”ËÖ“DH‡EÖ‰u
Dãd$HL|$@EÖÌx
L|$(Dl$<ÉÌÖ3ˇˇˇIÉ∆∏   M9ÛMDÚD)¿ÉÎAâ¿A∂.É˚ˇÖˇˇˇË0∫˛ˇHã|$0HãOãxÖˇÑ‰  ãpãÖˆÑ-  Hc¬HÅ–  Hã@Hã|$0HÉƒh[]A\A]A^A_ˇ‡@ L|$(EÖÌàvˇˇˇDl$<É˘ tDãL$8Dâ‡A”‰”ËEÖ…DH‡EÖ‰ÖOˇˇˇL|$@Dãd$HÈ@ˇˇˇ@ Ä|$OÖÏ˛ˇˇHçá  âL$$æ   LâˇLâ\$LãHçÎÜ  LâT$DâD$ LâL$ˇDâÊ∫   Lâˇ˜÷t$XLãL$!∆ãD$\D!‡1∆Aˇ—ãL$$Lã\$LãT$DãD$ È}˛ˇˇfD  DâD$Ëπ˛ˇIãODãD$Dã`EÖ‰ÑË   DãXãEÖ€Ñ  Hc¬HÅ–  DãH4Lcp0ãP8EÖ…Ñ€   Ö“ÑÈ   HãD$0Lp AøF8Eø~AøV:A)«AøF
)–âD$È%¸ˇˇDãxHcEÖˇÑÆ   HãÅ–  HãDãpHchãPEÖˆÖ¨˚ˇˇÖ“Ñá   HãChHã,(È£˚ˇˇ@ ãpHcÖˆtlHãÅ–  HãÈˇ˚ˇˇfD  Hcã@Ö¿tLHãÅ–  HãÈ˛ˇˇfD  DãPHcEÖ“t*HãÅ–  HãÈˇˇˇ@ Ö“tHãD$0Hã@ Nã40È ˇˇˇË≠ˆˇˇff.Ñ     fêAWAVAUATUSHâÛHÉÏHãÑ$à   âL$Hâ|$ Dãº$Ä   âD$,ãÑ$