<profile>

<section name = "Vitis HLS Report for 'feedforward'" level="0">
<item name = "Date">Fri Jun 13 14:38:48 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">bnn_hls</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.191 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3270, 3270, 32.700 us, 32.700 us, 3271, 3271, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120">feedforward_Pipeline_VITIS_LOOP_92_1, 786, 786, 7.860 us, 7.860 us, 785, 785, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139">feedforward_Pipeline_VITIS_LOOP_48_1, 786, 786, 7.860 us, 7.860 us, 785, 785, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146">feedforward_Pipeline_VITIS_LOOP_103_2, 395, 395, 3.950 us, 3.950 us, 393, 393, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152">feedforward_Pipeline_VITIS_LOOP_110_3, 786, 786, 7.860 us, 7.860 us, 785, 785, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159">feedforward_Pipeline_VITIS_LOOP_48_11, 130, 130, 1.300 us, 1.300 us, 129, 129, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168">feedforward_Pipeline_VITIS_LOOP_122_4, 35, 35, 0.350 us, 0.350 us, 33, 33, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176">feedforward_Pipeline_VITIS_LOOP_129_5, 131, 131, 1.310 us, 1.310 us, 129, 129, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185">feedforward_Pipeline_VITIS_LOOP_48_12, 66, 66, 0.660 us, 0.660 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191">feedforward_Pipeline_VITIS_LOOP_139_6, 67, 67, 0.670 us, 0.670 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196">feedforward_Pipeline_VITIS_LOOP_148_7, 67, 67, 0.670 us, 0.670 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 593, 5039, -</column>
<column name="Memory">14, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, 0, 724, -</column>
<column name="Register">-, -, 88, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">5, 0, ~0, 10, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 36, 40, 0</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146">feedforward_Pipeline_VITIS_LOOP_103_2, 0, 0, 115, 142, 0</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152">feedforward_Pipeline_VITIS_LOOP_110_3, 0, 0, 25, 144, 0</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168">feedforward_Pipeline_VITIS_LOOP_122_4, 0, 0, 181, 209, 0</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176">feedforward_Pipeline_VITIS_LOOP_129_5, 0, 0, 57, 135, 0</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191">feedforward_Pipeline_VITIS_LOOP_139_6, 0, 0, 56, 106, 0</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196">feedforward_Pipeline_VITIS_LOOP_148_7, 0, 0, 38, 186, 0</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139">feedforward_Pipeline_VITIS_LOOP_48_1, 0, 0, 24, 2796, 0</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159">feedforward_Pipeline_VITIS_LOOP_48_11, 0, 0, 19, 779, 0</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185">feedforward_Pipeline_VITIS_LOOP_48_12, 0, 0, 18, 379, 0</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120">feedforward_Pipeline_VITIS_LOOP_92_1, 0, 0, 24, 123, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="layer1_activations_U">layer1_activations_RAM_AUTO_1R1W, 2, 0, 0, 0, 392, 32, 1, 12544</column>
<column name="layer1_activations_2_U">layer1_activations_RAM_AUTO_1R1W, 2, 0, 0, 0, 392, 32, 1, 12544</column>
<column name="layer2_activations_U">layer2_activations_RAM_AUTO_1R1W, 2, 0, 0, 0, 32, 32, 1, 1024</column>
<column name="layer2_activations_4_U">layer2_activations_RAM_AUTO_1R1W, 2, 0, 0, 0, 32, 32, 1, 1024</column>
<column name="layer2_activations_5_U">layer2_activations_RAM_AUTO_1R1W, 2, 0, 0, 0, 32, 32, 1, 1024</column>
<column name="layer2_activations_6_U">layer2_activations_RAM_AUTO_1R1W, 2, 0, 0, 0, 32, 32, 1, 1024</column>
<column name="layer3_activations_U">layer3_activations_RAM_AUTO_1R1W, 2, 0, 0, 0, 64, 32, 1, 2048</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TREADY">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">113, 23, 1, 23</column>
<column name="input_stream_TREADY_int_regslice">9, 2, 1, 2</column>
<column name="layer1_activations_2_address0">20, 4, 9, 36</column>
<column name="layer1_activations_2_ce0">20, 4, 1, 4</column>
<column name="layer1_activations_2_ce1">9, 2, 1, 2</column>
<column name="layer1_activations_2_d0">14, 3, 32, 96</column>
<column name="layer1_activations_2_we0">14, 3, 1, 3</column>
<column name="layer1_activations_address0">20, 4, 9, 36</column>
<column name="layer1_activations_ce0">20, 4, 1, 4</column>
<column name="layer1_activations_ce1">9, 2, 1, 2</column>
<column name="layer1_activations_d0">14, 3, 32, 96</column>
<column name="layer1_activations_we0">14, 3, 1, 3</column>
<column name="layer2_activations_4_address0">20, 4, 5, 20</column>
<column name="layer2_activations_4_ce0">20, 4, 1, 4</column>
<column name="layer2_activations_4_ce1">9, 2, 1, 2</column>
<column name="layer2_activations_4_d0">14, 3, 32, 96</column>
<column name="layer2_activations_4_we0">14, 3, 1, 3</column>
<column name="layer2_activations_5_address0">20, 4, 5, 20</column>
<column name="layer2_activations_5_ce0">20, 4, 1, 4</column>
<column name="layer2_activations_5_ce1">9, 2, 1, 2</column>
<column name="layer2_activations_5_d0">14, 3, 32, 96</column>
<column name="layer2_activations_5_we0">14, 3, 1, 3</column>
<column name="layer2_activations_6_address0">20, 4, 5, 20</column>
<column name="layer2_activations_6_ce0">20, 4, 1, 4</column>
<column name="layer2_activations_6_ce1">9, 2, 1, 2</column>
<column name="layer2_activations_6_d0">14, 3, 32, 96</column>
<column name="layer2_activations_6_we0">14, 3, 1, 3</column>
<column name="layer2_activations_address0">20, 4, 5, 20</column>
<column name="layer2_activations_ce0">20, 4, 1, 4</column>
<column name="layer2_activations_ce1">9, 2, 1, 2</column>
<column name="layer2_activations_d0">14, 3, 32, 96</column>
<column name="layer2_activations_we0">14, 3, 1, 3</column>
<column name="layer3_activations_address0">20, 4, 6, 24</column>
<column name="layer3_activations_ce0">20, 4, 1, 4</column>
<column name="layer3_activations_ce1">9, 2, 1, 2</column>
<column name="layer3_activations_d0">14, 3, 32, 96</column>
<column name="layer3_activations_we0">14, 3, 1, 3</column>
<column name="output_stream_TDATA_int_regslice">9, 2, 32, 64</column>
<column name="output_stream_TDEST_int_regslice">9, 2, 8, 16</column>
<column name="output_stream_TID_int_regslice">9, 2, 5, 10</column>
<column name="output_stream_TKEEP_int_regslice">9, 2, 4, 8</column>
<column name="output_stream_TLAST_int_regslice">9, 2, 1, 2</column>
<column name="output_stream_TSTRB_int_regslice">9, 2, 4, 8</column>
<column name="output_stream_TUSER_int_regslice">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">22, 0, 22, 0</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_ap_start_reg">1, 0, 1, 0</column>
<column name="output_stream_TDATA_reg">32, 0, 32, 0</column>
<column name="output_stream_TDEST_reg">8, 0, 8, 0</column>
<column name="output_stream_TID_reg">5, 0, 5, 0</column>
<column name="output_stream_TKEEP_reg">4, 0, 4, 0</column>
<column name="output_stream_TLAST_reg">1, 0, 1, 0</column>
<column name="output_stream_TSTRB_reg">4, 0, 4, 0</column>
<column name="output_stream_TUSER_reg">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, feedforward, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, feedforward, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, feedforward, return value</column>
<column name="input_stream_TDATA">in, 32, axis, input_stream_V_data_V, pointer</column>
<column name="input_stream_TVALID">in, 1, axis, input_stream_V_dest_V, pointer</column>
<column name="input_stream_TREADY">out, 1, axis, input_stream_V_dest_V, pointer</column>
<column name="input_stream_TDEST">in, 8, axis, input_stream_V_dest_V, pointer</column>
<column name="input_stream_TKEEP">in, 4, axis, input_stream_V_keep_V, pointer</column>
<column name="input_stream_TSTRB">in, 4, axis, input_stream_V_strb_V, pointer</column>
<column name="input_stream_TUSER">in, 2, axis, input_stream_V_user_V, pointer</column>
<column name="input_stream_TLAST">in, 1, axis, input_stream_V_last_V, pointer</column>
<column name="input_stream_TID">in, 5, axis, input_stream_V_id_V, pointer</column>
<column name="output_stream_TDATA">out, 32, axis, output_stream_V_data_V, pointer</column>
<column name="output_stream_TVALID">out, 1, axis, output_stream_V_dest_V, pointer</column>
<column name="output_stream_TREADY">in, 1, axis, output_stream_V_dest_V, pointer</column>
<column name="output_stream_TDEST">out, 8, axis, output_stream_V_dest_V, pointer</column>
<column name="output_stream_TKEEP">out, 4, axis, output_stream_V_keep_V, pointer</column>
<column name="output_stream_TSTRB">out, 4, axis, output_stream_V_strb_V, pointer</column>
<column name="output_stream_TUSER">out, 2, axis, output_stream_V_user_V, pointer</column>
<column name="output_stream_TLAST">out, 1, axis, output_stream_V_last_V, pointer</column>
<column name="output_stream_TID">out, 5, axis, output_stream_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
