#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Tue Mar 15 11:36:14 2016
# Process ID: 9488
# Log file: /home/INTRA/guyild/workspace/lab3/vivado.log
# Journal file: /home/INTRA/guyild/workspace/lab3/vivado.jou
#-----------------------------------------------------------
start_gui
create_project lab3 /home/INTRA/guyild/workspace/lab3/vivado -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_15/Vivado/2015.1/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 5738.754 ; gain = 33.887 ; free physical = 11399 ; free virtual = 15448
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_peripheral user.org user MYMULTIPLIER 1.0 -dir /home/INTRA/guyild/workspace/lab3/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:MYMULTIPLIER:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:MYMULTIPLIER:1.0]
write_peripheral [ipx::find_open_core user.org:user:MYMULTIPLIER:1.0]
set_property  ip_repo_paths  /home/INTRA/guyild/workspace/lab3/ip_repo/MYMULTIPLIER_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/guyild/workspace/lab3/ip_repo/MYMULTIPLIER_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_MYMULTIPLIER_v1_0 -directory /home/INTRA/guyild/workspace/lab3/ip_repo /home/INTRA/guyild/workspace/lab3/ip_repo/MYMULTIPLIER_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_15/Vivado/2015.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/guyild/workspace/lab3/ip_repo/MYMULTIPLIER_1.0'.
update_compile_order -fileset sim_1
close [ open /home/INTRA/guyild/workspace/lab3/ip_repo/MYMULTIPLIER_1.0/hdl/multiplier.vhd w ]
add_files /home/INTRA/guyild/workspace/lab3/ip_repo/MYMULTIPLIER_1.0/hdl/multiplier.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_S00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
set_property value_validation_type range_long [ipx::get_user_parameters size_of_multiplier_input -of_objects [ipx::current_core]]
set_property value_validation_range_minimum 2 [ipx::get_user_parameters size_of_multiplier_input -of_objects [ipx::current_core]]
set_property value_validation_range_maximum 16 [ipx::get_user_parameters size_of_multiplier_input -of_objects [ipx::current_core]]
ipgui::add_param -name {size_of_multiplier_input} -component [ipx::current_core] -display_name {Size Of Multiplier Input} -show_label {true} -show_range {true} -widget {textEdit}
ipx::infer_bus_interface multiplier_rdy_irq_out xilinx.com:signal:interrupt_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-2228] Inferred bus interface "multiplier_rdy_irq_out" of definition type "xilinx.com:signal:interrupt:1.0".
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/INTRA/guyild/workspace/lab3/ip_repo/edit_MYMULTIPLIER_v1_0.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/INTRA/guyild/workspace/lab3/ip_repo/edit_MYMULTIPLIER_v1_0.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Tue Mar 15 12:41:05 2016. For additional details about this file, please refer to the WebTalk help file at /cad/x_15/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 15 12:41:05 2016...
update_ip_catalog -rebuild -repo_path /home/INTRA/guyild/workspace/lab3/ip_repo/MYMULTIPLIER_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/INTRA/guyild/workspace/lab3/ip_repo/MYMULTIPLIER_1.0'
create_bd_design "Lab3"
Wrote  : </home/INTRA/guyild/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3/Lab3.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
startgroup
create_bd_cell -type ip -vlnv user.org:user:MYMULTIPLIER:1.0 MYMULTIPLIER_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins MYMULTIPLIER_0/S00_AXI]
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
</MYMULTIPLIER_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000[ 64K ]>
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins MYMULTIPLIER_0/multiplier_rdy_irq_out]
regenerate_bd_layout
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6022.621 ; gain = 0.000 ; free physical = 11021 ; free virtual = 15189
make_wrapper -files [get_files /home/INTRA/guyild/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3/Lab3.bd] -top
INFO: [BD 41-1662] The design 'Lab3.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/INTRA/guyild/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3/hdl/Lab3.vhd
VHDL Output written to : /home/INTRA/guyild/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3/hdl/Lab3_wrapper.vhd
Wrote  : </home/INTRA/guyild/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3/Lab3.bd> 
add_files -norecurse /home/INTRA/guyild/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3/hdl/Lab3_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_bd_design
Wrote  : </home/INTRA/guyild/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3/Lab3.bd> 
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'Lab3.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/INTRA/guyild/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3/hdl/Lab3.vhd
VHDL Output written to : /home/INTRA/guyild/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3/hdl/Lab3_wrapper.vhd
Wrote  : </home/INTRA/guyild/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3/Lab3.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Lab3_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Lab3_MYMULTIPLIER_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block MYMULTIPLIER_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Lab3_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Lab3_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Lab3_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'Lab3_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/INTRA/guyild/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3/hw_handoff/Lab3.hwh
Generated Block Design Tcl file /home/INTRA/guyild/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3/hw_handoff/Lab3_bd.tcl
Generated Hardware Definition File /home/INTRA/guyild/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3/hdl/Lab3.hwdef
INFO: [BD 41-1662] The design 'Lab3.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/INTRA/guyild/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3/hdl/Lab3.vhd
VHDL Output written to : /home/INTRA/guyild/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3/hdl/Lab3_wrapper.vhd
Wrote  : </home/INTRA/guyild/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3/Lab3.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Lab3_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Lab3_MYMULTIPLIER_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block MYMULTIPLIER_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Lab3_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Lab3_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Lab3_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Lab3_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/INTRA/guyild/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3/hw_handoff/Lab3.hwh
Generated Block Design Tcl file /home/INTRA/guyild/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3/hw_handoff/Lab3_bd.tcl
Generated Hardware Definition File /home/INTRA/guyild/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3/hdl/Lab3.hwdef
[Tue Mar 15 13:24:57 2016] Launched synth_1...
Run output will be captured here: /home/INTRA/guyild/workspace/lab3/vivado/lab3.runs/synth_1/runme.log
[Tue Mar 15 13:24:57 2016] Launched impl_1...
Run output will be captured here: /home/INTRA/guyild/workspace/lab3/vivado/lab3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 6022.621 ; gain = 0.000 ; free physical = 10975 ; free virtual = 15146
