$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst_n $end
  $var wire 1 % en $end
  $var wire 1 & load $end
  $var wire 1 ' serial_in $end
  $var wire 8 ( parallel_in [7:0] $end
  $var wire 1 ) serial_out $end
  $var wire 8 * parallel_out [7:0] $end
  $scope module shift_register_right $end
   $var wire 32 + WIDTH [31:0] $end
   $var wire 1 # clk $end
   $var wire 1 $ rst_n $end
   $var wire 1 % en $end
   $var wire 1 & load $end
   $var wire 1 ' serial_in $end
   $var wire 8 ( parallel_in [7:0] $end
   $var wire 1 ) serial_out $end
   $var wire 8 * parallel_out [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
b00000000 (
0)
b00000000 *
b00000000000000000000000000001000 +
#1
1#
#2
0#
1$
1&
b11111111 (
#3
1#
1)
b11111111 *
#4
0#
0&
#5
1#
#6
0#
1%
#7
1#
b01111111 *
#8
0#
#9
1#
b00111111 *
#10
0#
#11
1#
b00011111 *
#12
0#
#13
1#
b00001111 *
#14
0#
1'
#15
1#
b10000111 *
#16
0#
#17
1#
b11000011 *
#18
0#
#19
1#
b11100001 *
#20
0#
#21
1#
0)
b11110000 *
#22
0#
#23
1#
b11111000 *
#24
0#
#25
1#
b11111100 *
