-- generated by newgenasym Thu Dec 08 11:46:11 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ATMEGA128L is
    port (    
	\adc0/pf0\: INOUT  STD_LOGIC;    
	\adc1/pf1\: INOUT  STD_LOGIC;    
	\adc2/pf2\: INOUT  STD_LOGIC;    
	\adc3/pf3\: INOUT  STD_LOGIC;    
	AREF:      INOUT  STD_LOGIC;    
	AVCC:      INOUT  STD_LOGIC;    
	GND1:      INOUT  STD_LOGIC;    
	GND2:      INOUT  STD_LOGIC;    
	GND3:      INOUT  STD_LOGIC;    
	\ic1/pd4\: INOUT  STD_LOGIC;    
	\ic3/pe7\: INOUT  STD_LOGIC;    
	\miso/pb3\: INOUT  STD_LOGIC;    
	\mosi/pb2\: INOUT  STD_LOGIC;    
	\oc1a/pb5\: INOUT  STD_LOGIC;    
	\oc1b/pb6\: INOUT  STD_LOGIC;    
	\oc2/pb7\: INOUT  STD_LOGIC;    
	\oc3a/pe3\: INOUT  STD_LOGIC;    
	\oc3b/pe4\: INOUT  STD_LOGIC;    
	\oc3c/pe5\: INOUT  STD_LOGIC;    
	\oco/pb4\: INOUT  STD_LOGIC;    
	PA0:       INOUT  STD_LOGIC;    
	PA1:       INOUT  STD_LOGIC;    
	PA2:       INOUT  STD_LOGIC;    
	PA3:       INOUT  STD_LOGIC;    
	PA4:       INOUT  STD_LOGIC;    
	PA5:       INOUT  STD_LOGIC;    
	PA6:       INOUT  STD_LOGIC;    
	PA7:       INOUT  STD_LOGIC;    
	PC0:       INOUT  STD_LOGIC;    
	PC1:       INOUT  STD_LOGIC;    
	PC2:       INOUT  STD_LOGIC;    
	PC3:       INOUT  STD_LOGIC;    
	PC4:       INOUT  STD_LOGIC;    
	PC5:       INOUT  STD_LOGIC;    
	PC6:       INOUT  STD_LOGIC;    
	PC7:       INOUT  STD_LOGIC;    
	\pen#\:    INOUT  STD_LOGIC;    
	PG0:       INOUT  STD_LOGIC;    
	PG1:       INOUT  STD_LOGIC;    
	PG2:       INOUT  STD_LOGIC;    
	\reset#\:  INOUT  STD_LOGIC;    
	\rxd0/pdi\: INOUT  STD_LOGIC;    
	\rxd1/pd2\: INOUT  STD_LOGIC;    
	\sck/pb1\: INOUT  STD_LOGIC;    
	\scl/pdo\: INOUT  STD_LOGIC;    
	\sda/pd1\: INOUT  STD_LOGIC;    
	\ss/pb0\:  INOUT  STD_LOGIC;    
	\t1/pd6\:  INOUT  STD_LOGIC;    
	\t2/pd7\:  INOUT  STD_LOGIC;    
	\t3/pe6\:  INOUT  STD_LOGIC;    
	\tck/pf4\: INOUT  STD_LOGIC;    
	\tdi/pf7\: INOUT  STD_LOGIC;    
	\tdo/pf6\: INOUT  STD_LOGIC;    
	\tms/pf5\: INOUT  STD_LOGIC;    
	\tosc1/pg4\: INOUT  STD_LOGIC;    
	\tosc2/pg3\: INOUT  STD_LOGIC;    
	\txd0/pdo\: INOUT  STD_LOGIC;    
	\txd1/pd3\: INOUT  STD_LOGIC;    
	VCC:       INOUT  STD_LOGIC;    
	VCC2:      INOUT  STD_LOGIC;    
	\xck0/pe2\: INOUT  STD_LOGIC;    
	\xck1/pd5\: INOUT  STD_LOGIC;    
	XTAL1:     INOUT  STD_LOGIC;    
	XTAL2:     INOUT  STD_LOGIC);
end ATMEGA128L;
