<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_lite_to_axi</a></h1>
<div class="docblock">
<p>An AXI4-Lite to AXI4 adapter.</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.DataWidth" class="impl"><code class="in-band">DataWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.axi_lite_req_t" class="impl"><code class="in-band">axi_lite_req_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.axi_lite_rsp_t" class="impl"><code class="in-band">axi_lite_rsp_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.axi_req_t" class="impl"><code class="in-band">axi_req_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.axi_rsp_t" class="impl"><code class="in-band">axi_rsp_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.Size" class="impl"><code class="in-band">Size<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.slv_req_lite_i" class="impl"><code class="in-band">slv_req_lite_i<span class="type-annotation">: input  axi_lite_req_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_resp_lite_o" class="impl"><code class="in-band">slv_resp_lite_o<span class="type-annotation">: output axi_lite_rsp_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_aw_cache_i" class="impl"><code class="in-band">slv_aw_cache_i<span class="type-annotation">: input  axi_pkg::cache_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_ar_cache_i" class="impl"><code class="in-band">slv_ar_cache_i<span class="type-annotation">: input  axi_pkg::cache_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_req_o" class="impl"><code class="in-band">mst_req_o<span class="type-annotation">: output axi_req_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_resp_i" class="impl"><code class="in-band">mst_resp_i<span class="type-annotation">: input  axi_rsp_t</span></code></h3><div class="docblock"
></div></section>
</body>
</html>
