{
  "vp_class"      : "cpu/iss/iss",
  "version"       : "zeroriscy",
  "archi"         : "riscv",
  "implementation": "zeroriscy",
  "gv_isa"        : ["--pulp-zeroriscy", "--pulp", "--rv32m"],
  "isa"           : "RV32IMC",
  "priv_version"  : 1.9,
  "perf_counters" : true,
  "features"      : [ "misaligned", "perf"],
  "hal_files"     : [ "hal/riscv/riscv_v4.h", "hal/riscv/builtins_v2.h", "hal/riscv/builtins_v2_emu.h", "hal/riscv/types.h" ],
  "defines"       : [ ]
}
