$date
	Sun Oct 23 07:58:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#972349
b11000 !
1"
#972350
b11000 &
b11000 %
1$
#972351
0"
#972354
b1100 &
b1100 %
#972358
b110 &
b110 %
#972362
b11 &
b11 %
#972366
b1010 &
b1010 %
#972370
b101 &
b101 %
#972374
b10000 &
b10000 %
#972378
b1000 &
b1000 %
#972382
b100 &
b100 %
#972386
b10 &
b10 %
#972390
b1 &
1#
b1 %
#972394
b0 &
b0 %
0#
0$
#2008227
b1101 !
1"
#2008230
b1101 &
b1101 %
1$
#2008231
0"
#2008234
b101000 &
b101000 %
#2008238
b10100 &
b10100 %
#2008242
b1010 &
b1010 %
#2008246
b101 &
b101 %
#2008250
b10000 &
b10000 %
#2008254
b1000 &
b1000 %
#2008258
b100 &
b100 %
#2008262
b10 &
b10 %
#2008266
b1 &
b1 %
1#
#2008270
b0 &
0#
b0 %
0$
#2976020
b11000 !
1"
#2976022
b11000 &
b11000 %
1$
#2976023
0"
#2976026
b1100 &
b1100 %
#2976030
b110 &
b110 %
#2976034
b11 &
b11 %
#2976038
b1010 &
b1010 %
#2976042
b101 &
b101 %
#2976046
b10000 &
b10000 %
#2976050
b1000 &
b1000 %
#2976054
b100 &
b100 %
#2976058
b10 &
b10 %
#2976062
b1 &
1#
b1 %
#2976066
b0 &
b0 %
0#
0$
#4500012
