5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (always8.vcd) 2 -o (always8.cdd) 2 -v (always8.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 always8.v 1 31 1
2 1 1 11 90009 2 1008 0 0 2 1 a
2 2 29 11 90009 5 100a 1 0 1 18 0 1 0 0 0 0
2 3 32 13 40004 1 1004 0 0 2 1 A
2 4 1 12 80008 6 100a 0 0 2 1 a
2 5 2d 13 0 2 1106 3 4 1 18 0 1 1 0 0 0
2 6 32 14 40004 1 1008 0 0 2 1 B
2 7 2d 14 0 2 120e 6 4 1 18 0 1 1 1 0 0
2 8 32 15 40004 1 1008 0 0 2 1 C
2 9 2d 15 0 1 1206 8 4 1 18 0 1 1 0 0 0
2 10 32 16 40004 1 1008 0 0 2 1 D
2 11 2d 16 0 1 120a 10 4 1 18 0 1 0 1 0 0
2 12 0 16 c0013 1 81008 0 0 48 16 55464634 0 5354 0
2 13 1 16 80008 0 1410 0 0 49 1 b
2 14 37 16 80013 1 1a 12 13
2 15 0 15 c0013 0 81010 0 0 48 16 55464633 0 5354 0
2 16 1 15 80008 0 1410 0 0 49 1 b
2 17 37 15 80013 0 32 15 16
2 18 0 14 c0013 1 81008 0 0 48 16 55464632 0 5354 0
2 19 1 14 80008 0 1410 0 0 49 1 b
2 20 37 14 80013 1 1a 18 19
2 21 0 13 c0013 0 81010 0 0 48 16 55464631 0 5354 0
2 22 1 13 80008 0 1410 0 0 49 1 b
2 23 37 13 80013 0 32 21 22
1 a 1 8 7000e 1 0 1 0 2 17 0 3 0 2 0 0
1 b 2 9 107000e 1 0 49 1 49 17 0 ffffffff 0 4 2 0 0 1ffff 0 0 0 0
1 A 3 0 c0000 1 0 31 0 2 17 0 0 0 0 0 0
1 B 4 0 c0000 1 0 31 0 2 17 1 0 0 0 0 0
1 C 5 0 c0000 1 0 31 0 2 17 2 0 0 0 0 0
1 D 6 0 c0000 1 0 31 0 2 17 3 0 0 0 0 0
4 2 11 9 1 5 0 2
4 5 13 0 0 23 7 2
4 23 13 8 6 2 2 2
4 7 14 0 0 20 9 2
4 20 14 8 6 2 2 2
4 9 15 0 0 17 11 2
4 17 15 8 6 2 2 2
4 11 16 0 4 14 2 2
4 14 16 8 6 2 2 2
3 1 main.$u0 "main.$u0" 0 always8.v 0 29 1
