<stg><name>crypto_sign_ed25519_.9</name>


<trans_list>

<trans id="201" from="1" to="2">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="2" to="3">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="3" to="4">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="4" to="5">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="5" to="6">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="6" to="7">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="7" to="8">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="8" to="9">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="9" to="10">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="10" to="11">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="11" to="12">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="12" to="13">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="13" to="14">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="14" to="15">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="15" to="16">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="16" to="17">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="17" to="18">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="18" to="19">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="19" to="20">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="20" to="21">
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="21" to="20">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="64">
<![CDATA[
:1  %y_v = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="y_v"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %x_v_addr = getelementptr [32 x i32]* %x_v, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="x_v_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="5">
<![CDATA[
:4  %x_v_load = load i32* %x_v_addr, align 4

]]></Node>
<StgValue><ssdm name="x_v_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %x_v_addr_1 = getelementptr [32 x i32]* %x_v, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="x_v_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="5">
<![CDATA[
:8  %x_v_load_1 = load i32* %x_v_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %y_v_addr = getelementptr [32 x i32]* %y_v, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="y_v_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="5">
<![CDATA[
:4  %x_v_load = load i32* %x_v_addr, align 4

]]></Node>
<StgValue><ssdm name="x_v_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %x_v_load, i32* %y_v_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %y_v_addr_1 = getelementptr [32 x i32]* %y_v, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="y_v_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="5">
<![CDATA[
:8  %x_v_load_1 = load i32* %x_v_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:9  store i32 %x_v_load_1, i32* %y_v_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %x_v_addr_2 = getelementptr [32 x i32]* %x_v, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="x_v_addr_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="5">
<![CDATA[
:12  %x_v_load_2 = load i32* %x_v_addr_2, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %x_v_addr_3 = getelementptr [32 x i32]* %x_v, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="x_v_addr_3"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="5">
<![CDATA[
:16  %x_v_load_3 = load i32* %x_v_addr_3, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %y_v_addr_2 = getelementptr [32 x i32]* %y_v, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="y_v_addr_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="5">
<![CDATA[
:12  %x_v_load_2 = load i32* %x_v_addr_2, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:13  store i32 %x_v_load_2, i32* %y_v_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %y_v_addr_3 = getelementptr [32 x i32]* %y_v, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="y_v_addr_3"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="5">
<![CDATA[
:16  %x_v_load_3 = load i32* %x_v_addr_3, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_3"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:17  store i32 %x_v_load_3, i32* %y_v_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %x_v_addr_4 = getelementptr [32 x i32]* %x_v, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="x_v_addr_4"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="5">
<![CDATA[
:20  %x_v_load_4 = load i32* %x_v_addr_4, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_4"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %x_v_addr_5 = getelementptr [32 x i32]* %x_v, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="x_v_addr_5"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="5">
<![CDATA[
:24  %x_v_load_5 = load i32* %x_v_addr_5, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %y_v_addr_4 = getelementptr [32 x i32]* %y_v, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="y_v_addr_4"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="5">
<![CDATA[
:20  %x_v_load_4 = load i32* %x_v_addr_4, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_4"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:21  store i32 %x_v_load_4, i32* %y_v_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %y_v_addr_5 = getelementptr [32 x i32]* %y_v, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="y_v_addr_5"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="5">
<![CDATA[
:24  %x_v_load_5 = load i32* %x_v_addr_5, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_5"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:25  store i32 %x_v_load_5, i32* %y_v_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %x_v_addr_6 = getelementptr [32 x i32]* %x_v, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="x_v_addr_6"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="5">
<![CDATA[
:28  %x_v_load_6 = load i32* %x_v_addr_6, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_6"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %x_v_addr_7 = getelementptr [32 x i32]* %x_v, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="x_v_addr_7"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="5">
<![CDATA[
:32  %x_v_load_7 = load i32* %x_v_addr_7, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %y_v_addr_6 = getelementptr [32 x i32]* %y_v, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="y_v_addr_6"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="5">
<![CDATA[
:28  %x_v_load_6 = load i32* %x_v_addr_6, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_6"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:29  store i32 %x_v_load_6, i32* %y_v_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %y_v_addr_7 = getelementptr [32 x i32]* %y_v, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="y_v_addr_7"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="5">
<![CDATA[
:32  %x_v_load_7 = load i32* %x_v_addr_7, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_7"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:33  store i32 %x_v_load_7, i32* %y_v_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %x_v_addr_8 = getelementptr [32 x i32]* %x_v, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="x_v_addr_8"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="5">
<![CDATA[
:36  %x_v_load_8 = load i32* %x_v_addr_8, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_8"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %x_v_addr_9 = getelementptr [32 x i32]* %x_v, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="x_v_addr_9"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
:40  %x_v_load_9 = load i32* %x_v_addr_9, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %y_v_addr_8 = getelementptr [32 x i32]* %y_v, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="y_v_addr_8"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="5">
<![CDATA[
:36  %x_v_load_8 = load i32* %x_v_addr_8, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_8"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:37  store i32 %x_v_load_8, i32* %y_v_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %y_v_addr_9 = getelementptr [32 x i32]* %y_v, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="y_v_addr_9"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
:40  %x_v_load_9 = load i32* %x_v_addr_9, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_9"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:41  store i32 %x_v_load_9, i32* %y_v_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %x_v_addr_10 = getelementptr [32 x i32]* %x_v, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="x_v_addr_10"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="5">
<![CDATA[
:44  %x_v_load_10 = load i32* %x_v_addr_10, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_10"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %x_v_addr_11 = getelementptr [32 x i32]* %x_v, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="x_v_addr_11"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5">
<![CDATA[
:48  %x_v_load_11 = load i32* %x_v_addr_11, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %y_v_addr_10 = getelementptr [32 x i32]* %y_v, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="y_v_addr_10"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="5">
<![CDATA[
:44  %x_v_load_10 = load i32* %x_v_addr_10, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_10"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:45  store i32 %x_v_load_10, i32* %y_v_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %y_v_addr_11 = getelementptr [32 x i32]* %y_v, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="y_v_addr_11"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5">
<![CDATA[
:48  %x_v_load_11 = load i32* %x_v_addr_11, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_11"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:49  store i32 %x_v_load_11, i32* %y_v_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %x_v_addr_12 = getelementptr [32 x i32]* %x_v, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="x_v_addr_12"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="5">
<![CDATA[
:52  %x_v_load_12 = load i32* %x_v_addr_12, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_12"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %x_v_addr_13 = getelementptr [32 x i32]* %x_v, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="x_v_addr_13"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="5">
<![CDATA[
:56  %x_v_load_13 = load i32* %x_v_addr_13, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %y_v_addr_12 = getelementptr [32 x i32]* %y_v, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="y_v_addr_12"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="5">
<![CDATA[
:52  %x_v_load_12 = load i32* %x_v_addr_12, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_12"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:53  store i32 %x_v_load_12, i32* %y_v_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %y_v_addr_13 = getelementptr [32 x i32]* %y_v, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="y_v_addr_13"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="5">
<![CDATA[
:56  %x_v_load_13 = load i32* %x_v_addr_13, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_13"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:57  store i32 %x_v_load_13, i32* %y_v_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %x_v_addr_14 = getelementptr [32 x i32]* %x_v, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="x_v_addr_14"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="5">
<![CDATA[
:60  %x_v_load_14 = load i32* %x_v_addr_14, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_14"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %x_v_addr_15 = getelementptr [32 x i32]* %x_v, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="x_v_addr_15"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="5">
<![CDATA[
:64  %x_v_load_15 = load i32* %x_v_addr_15, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %y_v_addr_14 = getelementptr [32 x i32]* %y_v, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="y_v_addr_14"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="5">
<![CDATA[
:60  %x_v_load_14 = load i32* %x_v_addr_14, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_14"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:61  store i32 %x_v_load_14, i32* %y_v_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %y_v_addr_15 = getelementptr [32 x i32]* %y_v, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="y_v_addr_15"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="5">
<![CDATA[
:64  %x_v_load_15 = load i32* %x_v_addr_15, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_15"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:65  store i32 %x_v_load_15, i32* %y_v_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %x_v_addr_16 = getelementptr [32 x i32]* %x_v, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="x_v_addr_16"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="5">
<![CDATA[
:68  %x_v_load_16 = load i32* %x_v_addr_16, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_16"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %x_v_addr_17 = getelementptr [32 x i32]* %x_v, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="x_v_addr_17"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="5">
<![CDATA[
:72  %x_v_load_17 = load i32* %x_v_addr_17, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %y_v_addr_16 = getelementptr [32 x i32]* %y_v, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="y_v_addr_16"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="5">
<![CDATA[
:68  %x_v_load_16 = load i32* %x_v_addr_16, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_16"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:69  store i32 %x_v_load_16, i32* %y_v_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %y_v_addr_17 = getelementptr [32 x i32]* %y_v, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="y_v_addr_17"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="5">
<![CDATA[
:72  %x_v_load_17 = load i32* %x_v_addr_17, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_17"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:73  store i32 %x_v_load_17, i32* %y_v_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %x_v_addr_18 = getelementptr [32 x i32]* %x_v, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="x_v_addr_18"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="5">
<![CDATA[
:76  %x_v_load_18 = load i32* %x_v_addr_18, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_18"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %x_v_addr_19 = getelementptr [32 x i32]* %x_v, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="x_v_addr_19"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="5">
<![CDATA[
:80  %x_v_load_19 = load i32* %x_v_addr_19, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %y_v_addr_18 = getelementptr [32 x i32]* %y_v, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="y_v_addr_18"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="5">
<![CDATA[
:76  %x_v_load_18 = load i32* %x_v_addr_18, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_18"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:77  store i32 %x_v_load_18, i32* %y_v_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %y_v_addr_19 = getelementptr [32 x i32]* %y_v, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="y_v_addr_19"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="5">
<![CDATA[
:80  %x_v_load_19 = load i32* %x_v_addr_19, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_19"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:81  store i32 %x_v_load_19, i32* %y_v_addr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %x_v_addr_20 = getelementptr [32 x i32]* %x_v, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="x_v_addr_20"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="5">
<![CDATA[
:84  %x_v_load_20 = load i32* %x_v_addr_20, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_20"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %x_v_addr_21 = getelementptr [32 x i32]* %x_v, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="x_v_addr_21"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="5">
<![CDATA[
:88  %x_v_load_21 = load i32* %x_v_addr_21, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %y_v_addr_20 = getelementptr [32 x i32]* %y_v, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="y_v_addr_20"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="5">
<![CDATA[
:84  %x_v_load_20 = load i32* %x_v_addr_20, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_20"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:85  store i32 %x_v_load_20, i32* %y_v_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %y_v_addr_21 = getelementptr [32 x i32]* %y_v, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="y_v_addr_21"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="5">
<![CDATA[
:88  %x_v_load_21 = load i32* %x_v_addr_21, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_21"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:89  store i32 %x_v_load_21, i32* %y_v_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %x_v_addr_22 = getelementptr [32 x i32]* %x_v, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="x_v_addr_22"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="5">
<![CDATA[
:92  %x_v_load_22 = load i32* %x_v_addr_22, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_22"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %x_v_addr_23 = getelementptr [32 x i32]* %x_v, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="x_v_addr_23"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="5">
<![CDATA[
:96  %x_v_load_23 = load i32* %x_v_addr_23, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %y_v_addr_22 = getelementptr [32 x i32]* %y_v, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="y_v_addr_22"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="5">
<![CDATA[
:92  %x_v_load_22 = load i32* %x_v_addr_22, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_22"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:93  store i32 %x_v_load_22, i32* %y_v_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %y_v_addr_23 = getelementptr [32 x i32]* %y_v, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="y_v_addr_23"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="5">
<![CDATA[
:96  %x_v_load_23 = load i32* %x_v_addr_23, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_23"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:97  store i32 %x_v_load_23, i32* %y_v_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %x_v_addr_24 = getelementptr [32 x i32]* %x_v, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="x_v_addr_24"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="5">
<![CDATA[
:100  %x_v_load_24 = load i32* %x_v_addr_24, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_24"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %x_v_addr_25 = getelementptr [32 x i32]* %x_v, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="x_v_addr_25"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="5">
<![CDATA[
:104  %x_v_load_25 = load i32* %x_v_addr_25, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %y_v_addr_24 = getelementptr [32 x i32]* %y_v, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="y_v_addr_24"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="5">
<![CDATA[
:100  %x_v_load_24 = load i32* %x_v_addr_24, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_24"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:101  store i32 %x_v_load_24, i32* %y_v_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %y_v_addr_25 = getelementptr [32 x i32]* %y_v, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="y_v_addr_25"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="5">
<![CDATA[
:104  %x_v_load_25 = load i32* %x_v_addr_25, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_25"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:105  store i32 %x_v_load_25, i32* %y_v_addr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %x_v_addr_26 = getelementptr [32 x i32]* %x_v, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="x_v_addr_26"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="5">
<![CDATA[
:108  %x_v_load_26 = load i32* %x_v_addr_26, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_26"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %x_v_addr_27 = getelementptr [32 x i32]* %x_v, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="x_v_addr_27"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="5">
<![CDATA[
:112  %x_v_load_27 = load i32* %x_v_addr_27, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="157" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %y_v_addr_26 = getelementptr [32 x i32]* %y_v, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="y_v_addr_26"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="5">
<![CDATA[
:108  %x_v_load_26 = load i32* %x_v_addr_26, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_26"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:109  store i32 %x_v_load_26, i32* %y_v_addr_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %y_v_addr_27 = getelementptr [32 x i32]* %y_v, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="y_v_addr_27"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="5">
<![CDATA[
:112  %x_v_load_27 = load i32* %x_v_addr_27, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_27"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:113  store i32 %x_v_load_27, i32* %y_v_addr_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %x_v_addr_28 = getelementptr [32 x i32]* %x_v, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="x_v_addr_28"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="5">
<![CDATA[
:116  %x_v_load_28 = load i32* %x_v_addr_28, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_28"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %x_v_addr_29 = getelementptr [32 x i32]* %x_v, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="x_v_addr_29"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="5">
<![CDATA[
:120  %x_v_load_29 = load i32* %x_v_addr_29, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="167" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %y_v_addr_28 = getelementptr [32 x i32]* %y_v, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="y_v_addr_28"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="5">
<![CDATA[
:116  %x_v_load_28 = load i32* %x_v_addr_28, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_28"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:117  store i32 %x_v_load_28, i32* %y_v_addr_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %y_v_addr_29 = getelementptr [32 x i32]* %y_v, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="y_v_addr_29"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="5">
<![CDATA[
:120  %x_v_load_29 = load i32* %x_v_addr_29, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_29"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:121  store i32 %x_v_load_29, i32* %y_v_addr_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %x_v_addr_30 = getelementptr [32 x i32]* %x_v, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="x_v_addr_30"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="5">
<![CDATA[
:124  %x_v_load_30 = load i32* %x_v_addr_30, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_30"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %x_v_addr_31 = getelementptr [32 x i32]* %x_v, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="x_v_addr_31"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="5">
<![CDATA[
:128  %x_v_load_31 = load i32* %x_v_addr_31, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_31"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="177" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %y_v_addr_30 = getelementptr [32 x i32]* %y_v, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="y_v_addr_30"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="5">
<![CDATA[
:124  %x_v_load_30 = load i32* %x_v_addr_30, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_30"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:125  store i32 %x_v_load_30, i32* %y_v_addr_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %y_v_addr_31 = getelementptr [32 x i32]* %y_v, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="y_v_addr_31"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="5">
<![CDATA[
:128  %x_v_load_31 = load i32* %x_v_addr_31, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_31"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:129  store i32 %x_v_load_31, i32* %y_v_addr_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="183" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:130  call fastcc void @crypto_sign_ed25519_.21([32 x i32]* %y_v)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([64 x i8]* %r, [1 x i8]* @p_str12, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str12, i32 -1, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:130  call fastcc void @crypto_sign_ed25519_.21([32 x i32]* %y_v)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
:131  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="187" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i = phi i6 [ 0, %0 ], [ %i_22, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="188" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond = icmp eq i6 %i, -32

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="189" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="190" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i_22 = add i6 %i, 1

]]></Node>
<StgValue><ssdm name="i_22"/></StgValue>
</operation>

<operation id="191" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp = zext i6 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="193" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %y_v_addr_32 = getelementptr [32 x i32]* %y_v, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="y_v_addr_32"/></StgValue>
</operation>

<operation id="194" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="5">
<![CDATA[
:2  %y_v_load = load i32* %y_v_addr_32, align 4

]]></Node>
<StgValue><ssdm name="y_v_load"/></StgValue>
</operation>

<operation id="195" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="196" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="5">
<![CDATA[
:2  %y_v_load = load i32* %y_v_addr_32, align 4

]]></Node>
<StgValue><ssdm name="y_v_load"/></StgValue>
</operation>

<operation id="197" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="32">
<![CDATA[
:3  %tmp_758 = trunc i32 %y_v_load to i8

]]></Node>
<StgValue><ssdm name="tmp_758"/></StgValue>
</operation>

<operation id="198" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %r_addr = getelementptr [64 x i8]* %r, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="r_addr"/></StgValue>
</operation>

<operation id="199" st_id="21" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:5  store i8 %tmp_758, i8* %r_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
