$date
	Sat Oct 22 21:49:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#82693
b10000 !
1"
#82694
b10000 &
b10000 %
1$
#82695
0"
#82698
b1000 &
b1000 %
#82702
b100 &
b100 %
#82706
b10 &
b10 %
#82710
b1 &
1#
b1 %
#82714
b0 &
b0 %
0#
0$
#1090287
b10110 !
1"
#1090290
b10110 &
b10110 %
1$
#1090291
0"
#1090294
b1011 &
b1011 %
#1090298
b100010 &
b100010 %
#1090302
b10001 &
b10001 %
#1090306
b110100 &
b110100 %
#1090310
b11010 &
b11010 %
#1090314
b1101 &
b1101 %
#1090318
b101000 &
b101000 %
#1090322
b10100 &
b10100 %
#1090326
b1010 &
b1010 %
#1090330
b101 &
b101 %
#1090334
b10000 &
b10000 %
#1090338
b1000 &
b1000 %
#1090342
b100 &
b100 %
#1090346
b10 &
b10 %
#1090350
b1 &
1#
b1 %
#1090354
b0 &
b0 %
0#
0$
#2169827
b1010 !
1"
#2169830
b1010 &
b1010 %
1$
#2169831
0"
#2169834
b101 &
b101 %
#2169838
b10000 &
b10000 %
#2169842
b1000 &
b1000 %
#2169846
b100 &
b100 %
#2169850
b10 &
b10 %
#2169854
b1 &
1#
b1 %
#2169858
b0 &
b0 %
0#
0$
#4500012
