{
 "awd_id": "8552436",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Continuing Grant",
 "awd_titl_txt": "Presidential Young Investigator Award:  Computer Aided      Design",
 "cfda_num": "47.041",
 "org_code": "07030000",
 "po_phone": null,
 "po_email": "",
 "po_sign_block_name": "",
 "awd_eff_date": "1986-08-01",
 "awd_exp_date": "1992-07-31",
 "tot_intn_awd_amt": 312000.0,
 "awd_amount": 312000.0,
 "awd_min_amd_letter_date": "1986-07-30",
 "awd_max_amd_letter_date": "1992-03-31",
 "awd_abstract_narration": "This research is concerned with statistically based computer-aided              design and manufacturing of VLSI processes and circuits.  Due to the            complexity of VLSI circuits, the design cycle must contain a design             verification feedback loop.  In a fully automated design system (e.g.,          silicon compilers), several verification tools (e.g. design rule                checking, logic simulation) may be unnecessary because the system               produces correct designs.  However, there exists a need for IC                  performance evaluation prior to IC manufacturing.  Circuit simulation           is the most powerful and widely used technique for performance                  verification.  The accuracy of such a verification depends strongly on          the accuracy of the device model parameters used in the simulation.             These model parameters can be determined by a process simulator which           contains physical models of the IC fabrication process steps and                semiconductor devices.  The objective of the research is to develop             efficient techniques for process/device simulation and apply them to a          number of design tasks such as nominal design, worst-case design and            statistical design.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "ENG",
 "org_dir_long_name": "Directorate for Engineering",
 "div_abbr": "CMMI",
 "org_div_long_name": "Division of Civil, Mechanical, and Manufacturing Innovation",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "Andrzej",
   "pi_last_name": "Strojwas",
   "pi_mid_init": "J",
   "pi_sufx_name": "",
   "pi_full_name": "Andrzej J Strojwas",
   "pi_email_addr": "ajs@ece.cmu.edu",
   "nsf_id": "000209815",
   "pi_start_date": "1986-08-01",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "Carnegie-Mellon University",
  "inst_street_address": "5000 FORBES AVE",
  "inst_street_address_2": "",
  "inst_city_name": "PITTSBURGH",
  "inst_state_code": "PA",
  "inst_state_name": "Pennsylvania",
  "inst_phone_num": "4122688746",
  "inst_zip_code": "152133815",
  "inst_country_name": "United States",
  "cong_dist_code": "12",
  "st_cong_dist_code": "PA12",
  "org_lgl_bus_name": "CARNEGIE MELLON UNIVERSITY",
  "org_prnt_uei_num": "U3NKNFLNQ613",
  "org_uei_num": "U3NKNFLNQ613"
 },
 "perf_inst": {
  "perf_inst_name": "DATA NOT AVAILABLE",
  "perf_str_addr": "",
  "perf_city_name": "",
  "perf_st_code": "",
  "perf_st_name": "RI REQUIRED",
  "perf_zip_code": "",
  "perf_ctry_code": "",
  "perf_cong_dist": "",
  "perf_st_cong_dist": "",
  "perf_ctry_name": "",
  "perf_ctry_flag": "0"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "146300",
   "pgm_ele_name": "INTEGRATION ENGINEERING"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "9227",
   "pgm_ref_txt": "PRESID. YOUNG INVESTIGATORS"
  }
 ],
 "app_fund": [
  {
   "app_code": "",
   "app_name": "",
   "app_symb_id": "",
   "fund_code": "",
   "fund_name": "",
   "fund_symb_id": ""
  },
  {
   "app_code": "0193",
   "app_name": "NSF RESEARCH & RELATED ACTIVIT",
   "app_symb_id": "490100",
   "fund_code": "app-0193",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 1986,
   "fund_oblg_amt": 62500.0
  },
  {
   "fund_oblg_fiscal_yr": 1988,
   "fund_oblg_amt": 125000.0
  },
  {
   "fund_oblg_fiscal_yr": 1990,
   "fund_oblg_amt": 62000.0
  },
  {
   "fund_oblg_fiscal_yr": 1991,
   "fund_oblg_amt": 62500.0
  }
 ],
 "por": null
}