
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 4.39

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.82 source latency CPU_src2_value_a3[5]$_DFF_P_/CLK ^
  -0.78 target latency CPU_result_a4[3]$_DFF_P_/CLK ^
   0.48 clock uncertainty
   0.00 CRPR
--------------
   0.51 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: CPU_Xreg_value_a4[0][13]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_src1_value_a3[13]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.34    0.34    0.33    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.34    0.01    0.34 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.14    0.29    0.63 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_7_0_clk (net)
                  0.14    0.00    0.63 ^ clkbuf_leaf_35_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.17    0.81 ^ clkbuf_leaf_35_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_35_clk (net)
                  0.06    0.00    0.81 ^ CPU_Xreg_value_a4[0][13]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.02    0.09    0.36    1.16 ^ CPU_Xreg_value_a4[0][13]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         CPU_Xreg_value_a4[0][13] (net)
                  0.09    0.00    1.16 ^ _10273_/A1 (sky130_fd_sc_hd__o22ai_4)
     1    0.03    0.09    0.12    1.28 v _10273_/Y (sky130_fd_sc_hd__o22ai_4)
                                         _04368_ (net)
                  0.09    0.00    1.28 v _10275_/A0 (sky130_fd_sc_hd__mux2i_4)
     1    0.02    0.21    0.22    1.50 ^ _10275_/Y (sky130_fd_sc_hd__mux2i_4)
                                         CPU_src1_value_a2[13] (net)
                  0.21    0.00    1.50 ^ CPU_src1_value_a3[13]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.50   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.34    0.34    0.33    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.34    0.01    0.34 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.14    0.29    0.63 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6_0_clk (net)
                  0.14    0.00    0.63 ^ clkbuf_leaf_14_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.06    0.17    0.80 ^ clkbuf_leaf_14_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_14_clk (net)
                  0.06    0.00    0.80 ^ CPU_src1_value_a3[13]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.76    1.57   clock uncertainty
                          0.00    1.57   clock reconvergence pessimism
                         -0.06    1.51   library hold time
                                  1.51   data required time
-----------------------------------------------------------------------------
                                  1.51   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: CPU_imm_a3[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[15][29]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.34    0.34    0.33    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.34    0.01    0.34 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.13    0.14    0.29    0.63 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2_0_clk (net)
                  0.14    0.01    0.64 ^ clkbuf_leaf_109_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.18    0.81 ^ clkbuf_leaf_109_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_109_clk (net)
                  0.06    0.00    0.81 ^ CPU_imm_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
    51    0.28    0.77    0.83    1.65 ^ CPU_imm_a3[30]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         CPU_imm_a3[10] (net)
                  0.78    0.04    1.69 ^ _11541_/A (sky130_fd_sc_hd__ha_2)
     8    0.03    0.18    0.43    2.12 ^ _11541_/SUM (sky130_fd_sc_hd__ha_2)
                                         _05599_ (net)
                  0.18    0.00    2.12 ^ _08327_/C_N (sky130_fd_sc_hd__or3b_1)
     1    0.00    0.07    0.36    2.48 v _08327_/X (sky130_fd_sc_hd__or3b_1)
                                         _02926_ (net)
                  0.07    0.00    2.48 v _08328_/A3 (sky130_fd_sc_hd__a311o_2)
     3    0.02    0.11    0.46    2.94 v _08328_/X (sky130_fd_sc_hd__a311o_2)
                                         _02927_ (net)
                  0.11    0.00    2.94 v _08330_/D (sky130_fd_sc_hd__nand4_1)
     1    0.01    0.10    0.13    3.07 ^ _08330_/Y (sky130_fd_sc_hd__nand4_1)
                                         _02929_ (net)
                  0.10    0.00    3.07 ^ _08331_/A2_N (sky130_fd_sc_hd__a2bb2oi_2)
     2    0.01    0.20    0.22    3.29 ^ _08331_/Y (sky130_fd_sc_hd__a2bb2oi_2)
                                         _02930_ (net)
                  0.20    0.00    3.29 ^ _08332_/B (sky130_fd_sc_hd__nand2_1)
     3    0.02    0.16    0.16    3.46 v _08332_/Y (sky130_fd_sc_hd__nand2_1)
                                         _02931_ (net)
                  0.16    0.00    3.46 v _08543_/A2 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.15    0.21    3.66 ^ _08543_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         _03134_ (net)
                  0.15    0.00    3.66 ^ _08544_/C_N (sky130_fd_sc_hd__or3b_4)
    16    0.07    0.15    0.51    4.18 v _08544_/X (sky130_fd_sc_hd__or3b_4)
                                         _03135_ (net)
                  0.15    0.01    4.19 v _09173_/C1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.00    0.48    0.46    4.65 ^ _09173_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _03601_ (net)
                  0.48    0.00    4.65 ^ _09176_/B1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.00    0.15    0.14    4.79 v _09176_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _00725_ (net)
                  0.15    0.00    4.79 v hold1481/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.60    5.39 v hold1481/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1594 (net)
                  0.05    0.00    5.39 v CPU_Xreg_value_a4[15][29]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.39   data arrival time

                          9.55    9.55   clock clk (rise edge)
                          0.00    9.55   clock source latency
     1    0.06    0.00    0.00    9.55 ^ clk (in)
                                         clk (net)
                  0.00    0.00    9.55 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.34    0.34    0.33    9.88 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.34    0.01    9.89 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.14    0.29   10.18 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6_0_clk (net)
                  0.14    0.00   10.18 ^ clkbuf_leaf_44_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.05    0.06    0.18   10.36 ^ clkbuf_leaf_44_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_44_clk (net)
                  0.06    0.00   10.36 ^ CPU_Xreg_value_a4[15][29]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.48    9.88   clock uncertainty
                          0.00    9.88   clock reconvergence pessimism
                         -0.11    9.77   library setup time
                                  9.77   data required time
-----------------------------------------------------------------------------
                                  9.77   data required time
                                 -5.39   data arrival time
-----------------------------------------------------------------------------
                                  4.39   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: CPU_imm_a3[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[15][29]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.34    0.34    0.33    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.34    0.01    0.34 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.13    0.14    0.29    0.63 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2_0_clk (net)
                  0.14    0.01    0.64 ^ clkbuf_leaf_109_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.18    0.81 ^ clkbuf_leaf_109_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_109_clk (net)
                  0.06    0.00    0.81 ^ CPU_imm_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
    51    0.28    0.77    0.83    1.65 ^ CPU_imm_a3[30]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         CPU_imm_a3[10] (net)
                  0.78    0.04    1.69 ^ _11541_/A (sky130_fd_sc_hd__ha_2)
     8    0.03    0.18    0.43    2.12 ^ _11541_/SUM (sky130_fd_sc_hd__ha_2)
                                         _05599_ (net)
                  0.18    0.00    2.12 ^ _08327_/C_N (sky130_fd_sc_hd__or3b_1)
     1    0.00    0.07    0.36    2.48 v _08327_/X (sky130_fd_sc_hd__or3b_1)
                                         _02926_ (net)
                  0.07    0.00    2.48 v _08328_/A3 (sky130_fd_sc_hd__a311o_2)
     3    0.02    0.11    0.46    2.94 v _08328_/X (sky130_fd_sc_hd__a311o_2)
                                         _02927_ (net)
                  0.11    0.00    2.94 v _08330_/D (sky130_fd_sc_hd__nand4_1)
     1    0.01    0.10    0.13    3.07 ^ _08330_/Y (sky130_fd_sc_hd__nand4_1)
                                         _02929_ (net)
                  0.10    0.00    3.07 ^ _08331_/A2_N (sky130_fd_sc_hd__a2bb2oi_2)
     2    0.01    0.20    0.22    3.29 ^ _08331_/Y (sky130_fd_sc_hd__a2bb2oi_2)
                                         _02930_ (net)
                  0.20    0.00    3.29 ^ _08332_/B (sky130_fd_sc_hd__nand2_1)
     3    0.02    0.16    0.16    3.46 v _08332_/Y (sky130_fd_sc_hd__nand2_1)
                                         _02931_ (net)
                  0.16    0.00    3.46 v _08543_/A2 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.15    0.21    3.66 ^ _08543_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         _03134_ (net)
                  0.15    0.00    3.66 ^ _08544_/C_N (sky130_fd_sc_hd__or3b_4)
    16    0.07    0.15    0.51    4.18 v _08544_/X (sky130_fd_sc_hd__or3b_4)
                                         _03135_ (net)
                  0.15    0.01    4.19 v _09173_/C1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.00    0.48    0.46    4.65 ^ _09173_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _03601_ (net)
                  0.48    0.00    4.65 ^ _09176_/B1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.00    0.15    0.14    4.79 v _09176_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _00725_ (net)
                  0.15    0.00    4.79 v hold1481/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.60    5.39 v hold1481/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1594 (net)
                  0.05    0.00    5.39 v CPU_Xreg_value_a4[15][29]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.39   data arrival time

                          9.55    9.55   clock clk (rise edge)
                          0.00    9.55   clock source latency
     1    0.06    0.00    0.00    9.55 ^ clk (in)
                                         clk (net)
                  0.00    0.00    9.55 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.34    0.34    0.33    9.88 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.34    0.01    9.89 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.14    0.29   10.18 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6_0_clk (net)
                  0.14    0.00   10.18 ^ clkbuf_leaf_44_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.05    0.06    0.18   10.36 ^ clkbuf_leaf_44_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_44_clk (net)
                  0.06    0.00   10.36 ^ CPU_Xreg_value_a4[15][29]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.48    9.88   clock uncertainty
                          0.00    9.88   clock reconvergence pessimism
                         -0.11    9.77   library setup time
                                  9.77   data required time
-----------------------------------------------------------------------------
                                  9.77   data required time
                                 -5.39   data arrival time
-----------------------------------------------------------------------------
                                  4.39   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.09198731184005737

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0613

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.015468722209334373

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7343

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 2

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: CPU_imm_a3[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[15][29]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.33    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.63 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.81 ^ clkbuf_leaf_109_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.81 ^ CPU_imm_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
   0.83    1.65 ^ CPU_imm_a3[30]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
   0.47    2.12 ^ _11541_/SUM (sky130_fd_sc_hd__ha_2)
   0.36    2.48 v _08327_/X (sky130_fd_sc_hd__or3b_1)
   0.46    2.94 v _08328_/X (sky130_fd_sc_hd__a311o_2)
   0.13    3.07 ^ _08330_/Y (sky130_fd_sc_hd__nand4_1)
   0.22    3.29 ^ _08331_/Y (sky130_fd_sc_hd__a2bb2oi_2)
   0.16    3.46 v _08332_/Y (sky130_fd_sc_hd__nand2_1)
   0.21    3.66 ^ _08543_/Y (sky130_fd_sc_hd__o2111ai_1)
   0.51    4.18 v _08544_/X (sky130_fd_sc_hd__or3b_4)
   0.47    4.65 ^ _09173_/Y (sky130_fd_sc_hd__a2111oi_0)
   0.14    4.79 v _09176_/Y (sky130_fd_sc_hd__a2111oi_0)
   0.60    5.39 v hold1481/X (sky130_fd_sc_hd__dlygate4sd3_1)
   0.00    5.39 v CPU_Xreg_value_a4[15][29]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           5.39   data arrival time

   9.55    9.55   clock clk (rise edge)
   0.00    9.55   clock source latency
   0.00    9.55 ^ clk (in)
   0.33    9.88 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.30   10.18 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18   10.36 ^ clkbuf_leaf_44_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00   10.36 ^ CPU_Xreg_value_a4[15][29]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.48    9.88   clock uncertainty
   0.00    9.88   clock reconvergence pessimism
  -0.11    9.77   library setup time
           9.77   data required time
---------------------------------------------------------
           9.77   data required time
          -5.39   data arrival time
---------------------------------------------------------
           4.39   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: CPU_Xreg_value_a4[0][13]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_src1_value_a3[13]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.33    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.63 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.81 ^ clkbuf_leaf_35_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.81 ^ CPU_Xreg_value_a4[0][13]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_2)
   0.36    1.16 ^ CPU_Xreg_value_a4[0][13]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_2)
   0.12    1.28 v _10273_/Y (sky130_fd_sc_hd__o22ai_4)
   0.22    1.50 ^ _10275_/Y (sky130_fd_sc_hd__mux2i_4)
   0.00    1.50 ^ CPU_src1_value_a3[13]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           1.50   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.33    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.63 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.80 ^ clkbuf_leaf_14_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.80 ^ CPU_src1_value_a3[13]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.76    1.57   clock uncertainty
   0.00    1.57   clock reconvergence pessimism
  -0.06    1.51   library hold time
           1.51   data required time
---------------------------------------------------------
           1.51   data required time
          -1.50   data arrival time
---------------------------------------------------------
           0.00   slack (VIOLATED)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
5.3875

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
4.3871

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
81.431090

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.80e-03   7.66e-04   1.04e-08   6.57e-03  35.6%
Combinational          1.96e-03   4.12e-03   2.26e-08   6.08e-03  32.9%
Clock                  3.47e-03   2.34e-03   2.42e-09   5.81e-03  31.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.12e-02   7.22e-03   3.54e-08   1.85e-02 100.0%
                          60.9%      39.1%       0.0%
