# MISP-FPU-Processor

# Task
- Design a MIPS processor
- Support assembly commands: ADD, SUB, ADDI, ADD.S, AND, OR, XOR, BEQ, J, LW, SW, LWC1, SWC1
- 32 general-purpose 32-bit registers
- 64-byte instruction memory
- 64-byte data memory

# Summary
- Assisted in building a single clock cycle MIPS processor and Coprocessor 1, Floating Point Unit
- Tested the output correctness with SystemVerilog testbench using Vivado 