

================================================================
== Vitis HLS Report for 'norm1_Pipeline_L12_L13'
================================================================
* Date:           Sat Jan 25 18:22:26 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       norm1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      798|      798|  7.980 us|  7.980 us|  730|  730|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L12_L13  |      796|      796|        69|          1|          1|   729|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 69


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 69
* Pipeline : 1
  Pipeline-0 : II = 1, D = 69, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.84>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:110]   --->   Operation 72 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 73 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%indvar_flatten51 = alloca i32 1"   --->   Operation 74 'alloca' 'indvar_flatten51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln107_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln107"   --->   Operation 75 'read' 'sext_ln107_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln107_cast = sext i62 %sext_ln107_read"   --->   Operation 76 'sext' 'sext_ln107_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten51"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln107 = store i5 0, i5 %x" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 79 'store' 'store_ln107' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln110 = store i5 0, i5 %y" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:110]   --->   Operation 80 'store' 'store_ln110' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %L14"   --->   Operation 81 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%indvar_flatten51_load = load i10 %indvar_flatten51" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 82 'load' 'indvar_flatten51_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.78ns)   --->   "%icmp_ln107 = icmp_eq  i10 %indvar_flatten51_load, i10 729" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 84 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.78ns)   --->   "%add_ln107 = add i10 %indvar_flatten51_load, i10 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 85 'add' 'add_ln107' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %for.inc260, void %L15.exitStub" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 86 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%y_load = load i5 %y" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:110]   --->   Operation 87 'load' 'y_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%x_load = load i5 %x" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 88 'load' 'x_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.78ns)   --->   "%add_ln107_1 = add i5 %x_load, i5 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 89 'add' 'add_ln107_1' <Predicate = (!icmp_ln107)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.78ns)   --->   "%icmp_ln110 = icmp_eq  i5 %y_load, i5 27" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:110]   --->   Operation 90 'icmp' 'icmp_ln110' <Predicate = (!icmp_ln107)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.41ns)   --->   "%select_ln107 = select i1 %icmp_ln110, i5 0, i5 %y_load" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 91 'select' 'select_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.41ns)   --->   "%select_ln107_1 = select i1 %icmp_ln110, i5 %add_ln107_1, i5 %x_load" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 92 'select' 'select_ln107_1' <Predicate = (!icmp_ln107)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i5 %select_ln107_1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 93 'zext' 'zext_ln115' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 94 [3/3] (0.99ns) (grouped into DSP with root node add_ln115)   --->   "%mul_ln115 = mul i10 %zext_ln115, i10 27" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 94 'mul' 'mul_ln115' <Predicate = (!icmp_ln107)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 95 [1/1] (0.78ns)   --->   "%add_ln110 = add i5 %select_ln107, i5 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:110]   --->   Operation 95 'add' 'add_ln110' <Predicate = (!icmp_ln107)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln107 = store i10 %add_ln107, i10 %indvar_flatten51" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 96 'store' 'store_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.42>
ST_1 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln107 = store i5 %select_ln107_1, i5 %x" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 97 'store' 'store_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.42>
ST_1 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln110 = store i5 %add_ln110, i5 %y" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:110]   --->   Operation 98 'store' 'store_ln110' <Predicate = (!icmp_ln107)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 99 [2/3] (0.99ns) (grouped into DSP with root node add_ln115)   --->   "%mul_ln115 = mul i10 %zext_ln115, i10 27" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 99 'mul' 'mul_ln115' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 100 [1/3] (0.00ns) (grouped into DSP with root node add_ln115)   --->   "%mul_ln115 = mul i10 %zext_ln115, i10 27" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 100 'mul' 'mul_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i5 %select_ln107" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 101 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln115 = add i10 %mul_ln115, i10 %zext_ln115_1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 102 'add' 'add_ln115' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 103 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln115 = add i10 %mul_ln115, i10 %zext_ln115_1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 103 'add' 'add_ln115' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i10 %add_ln115" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 104 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%inp_image_92_addr = getelementptr i32 %inp_image_92, i64 0, i64 %zext_ln115_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 105 'getelementptr' 'inp_image_92_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [2/2] (1.23ns)   --->   "%inp_image_92_load = load i10 %inp_image_92_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 106 'load' 'inp_image_92_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>

State 5 <SV = 4> <Delay = 2.47>
ST_5 : Operation 107 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_92_load = load i10 %inp_image_92_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 107 'load' 'inp_image_92_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 108 [13/13] (1.23ns)   --->   "%tmp_18 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 108 'call' 'tmp_18' <Predicate = (!icmp_ln107)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 7.23>
ST_6 : Operation 109 [12/13] (7.23ns)   --->   "%tmp_18 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 109 'call' 'tmp_18' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 7.23>
ST_7 : Operation 110 [11/13] (7.23ns)   --->   "%tmp_18 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 110 'call' 'tmp_18' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 7.23>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%inp_image_93_addr = getelementptr i32 %inp_image_93, i64 0, i64 %zext_ln115_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 111 'getelementptr' 'inp_image_93_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [10/13] (7.23ns)   --->   "%tmp_18 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 112 'call' 'tmp_18' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 113 [2/2] (1.23ns)   --->   "%inp_image_93_load = load i10 %inp_image_93_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 113 'load' 'inp_image_93_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>

State 9 <SV = 8> <Delay = 7.23>
ST_9 : Operation 114 [9/13] (7.23ns)   --->   "%tmp_18 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 114 'call' 'tmp_18' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 115 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_93_load = load i10 %inp_image_93_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 115 'load' 'inp_image_93_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_9 : Operation 116 [13/13] (1.23ns)   --->   "%tmp_19 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 116 'call' 'tmp_19' <Predicate = (!icmp_ln107)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 7.23>
ST_10 : Operation 117 [8/13] (7.23ns)   --->   "%tmp_18 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 117 'call' 'tmp_18' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 118 [12/13] (7.23ns)   --->   "%tmp_19 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 118 'call' 'tmp_19' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 7.23>
ST_11 : Operation 119 [7/13] (7.23ns)   --->   "%tmp_18 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 119 'call' 'tmp_18' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 120 [11/13] (7.23ns)   --->   "%tmp_19 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 120 'call' 'tmp_19' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 7.23>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%inp_image_94_addr = getelementptr i32 %inp_image_94, i64 0, i64 %zext_ln115_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 121 'getelementptr' 'inp_image_94_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [6/13] (7.23ns)   --->   "%tmp_18 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 122 'call' 'tmp_18' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 123 [10/13] (7.23ns)   --->   "%tmp_19 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 123 'call' 'tmp_19' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 124 [2/2] (1.23ns)   --->   "%inp_image_94_load = load i10 %inp_image_94_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 124 'load' 'inp_image_94_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>

State 13 <SV = 12> <Delay = 7.23>
ST_13 : Operation 125 [5/13] (7.23ns)   --->   "%tmp_18 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 125 'call' 'tmp_18' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 126 [9/13] (7.23ns)   --->   "%tmp_19 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 126 'call' 'tmp_19' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 127 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_94_load = load i10 %inp_image_94_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 127 'load' 'inp_image_94_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_13 : Operation 128 [13/13] (1.23ns)   --->   "%tmp_20 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 128 'call' 'tmp_20' <Predicate = (!icmp_ln107)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 7.23>
ST_14 : Operation 129 [4/13] (7.23ns)   --->   "%tmp_18 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 129 'call' 'tmp_18' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 130 [8/13] (7.23ns)   --->   "%tmp_19 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 130 'call' 'tmp_19' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 131 [12/13] (7.23ns)   --->   "%tmp_20 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 131 'call' 'tmp_20' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 7.23>
ST_15 : Operation 132 [3/13] (7.23ns)   --->   "%tmp_18 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 132 'call' 'tmp_18' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 133 [7/13] (7.23ns)   --->   "%tmp_19 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 133 'call' 'tmp_19' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 134 [11/13] (7.23ns)   --->   "%tmp_20 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 134 'call' 'tmp_20' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 7.23>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%inp_image_95_addr = getelementptr i32 %inp_image_95, i64 0, i64 %zext_ln115_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 135 'getelementptr' 'inp_image_95_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [2/13] (7.23ns)   --->   "%tmp_18 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 136 'call' 'tmp_18' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 137 [6/13] (7.23ns)   --->   "%tmp_19 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 137 'call' 'tmp_19' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 138 [10/13] (7.23ns)   --->   "%tmp_20 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 138 'call' 'tmp_20' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 139 [2/2] (1.23ns)   --->   "%inp_image_95_load = load i10 %inp_image_95_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 139 'load' 'inp_image_95_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>

State 17 <SV = 16> <Delay = 7.23>
ST_17 : Operation 140 [1/13] (2.44ns)   --->   "%tmp_18 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 140 'call' 'tmp_18' <Predicate = (!icmp_ln107)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 141 [5/13] (7.23ns)   --->   "%tmp_19 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 141 'call' 'tmp_19' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 142 [9/13] (7.23ns)   --->   "%tmp_20 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 142 'call' 'tmp_20' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 143 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_95_load = load i10 %inp_image_95_addr" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 143 'load' 'inp_image_95_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_17 : Operation 144 [13/13] (1.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 144 'call' 'tmp_s' <Predicate = (!icmp_ln107)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 7.23>
ST_18 : Operation 145 [4/4] (6.43ns)   --->   "%add4 = fadd i32 %tmp_18, i32 0" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 145 'fadd' 'add4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 146 [4/13] (7.23ns)   --->   "%tmp_19 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 146 'call' 'tmp_19' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 147 [8/13] (7.23ns)   --->   "%tmp_20 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 147 'call' 'tmp_20' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 148 [12/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 148 'call' 'tmp_s' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 7.23>
ST_19 : Operation 149 [3/4] (6.43ns)   --->   "%add4 = fadd i32 %tmp_18, i32 0" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 149 'fadd' 'add4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 150 [3/13] (7.23ns)   --->   "%tmp_19 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 150 'call' 'tmp_19' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 151 [7/13] (7.23ns)   --->   "%tmp_20 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 151 'call' 'tmp_20' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 152 [11/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 152 'call' 'tmp_s' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 7.23>
ST_20 : Operation 153 [2/4] (6.43ns)   --->   "%add4 = fadd i32 %tmp_18, i32 0" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 153 'fadd' 'add4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 154 [2/13] (7.23ns)   --->   "%tmp_19 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 154 'call' 'tmp_19' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 155 [6/13] (7.23ns)   --->   "%tmp_20 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 155 'call' 'tmp_20' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 156 [10/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 156 'call' 'tmp_s' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 7.23>
ST_21 : Operation 157 [1/4] (6.43ns)   --->   "%add4 = fadd i32 %tmp_18, i32 0" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 157 'fadd' 'add4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 158 [1/13] (2.44ns)   --->   "%tmp_19 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 158 'call' 'tmp_19' <Predicate = (!icmp_ln107)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 159 [5/13] (7.23ns)   --->   "%tmp_20 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 159 'call' 'tmp_20' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 160 [9/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 160 'call' 'tmp_s' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 7.23>
ST_22 : Operation 161 [4/4] (6.43ns)   --->   "%add234_1 = fadd i32 %add4, i32 %tmp_19" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 161 'fadd' 'add234_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 162 [4/13] (7.23ns)   --->   "%tmp_20 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 162 'call' 'tmp_20' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_22 : Operation 163 [8/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 163 'call' 'tmp_s' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 7.23>
ST_23 : Operation 164 [3/4] (6.43ns)   --->   "%add234_1 = fadd i32 %add4, i32 %tmp_19" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 164 'fadd' 'add234_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 165 [3/13] (7.23ns)   --->   "%tmp_20 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 165 'call' 'tmp_20' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_23 : Operation 166 [7/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 166 'call' 'tmp_s' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 7.23>
ST_24 : Operation 167 [2/4] (6.43ns)   --->   "%add234_1 = fadd i32 %add4, i32 %tmp_19" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 167 'fadd' 'add234_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 168 [2/13] (7.23ns)   --->   "%tmp_20 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 168 'call' 'tmp_20' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_24 : Operation 169 [6/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 169 'call' 'tmp_s' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 25 <SV = 24> <Delay = 7.23>
ST_25 : Operation 170 [1/4] (6.43ns)   --->   "%add234_1 = fadd i32 %add4, i32 %tmp_19" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 170 'fadd' 'add234_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 171 [1/13] (2.44ns)   --->   "%tmp_20 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 171 'call' 'tmp_20' <Predicate = (!icmp_ln107)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core
ST_25 : Operation 172 [5/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 172 'call' 'tmp_s' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 26 <SV = 25> <Delay = 7.23>
ST_26 : Operation 173 [4/4] (6.43ns)   --->   "%add234_2 = fadd i32 %add234_1, i32 %tmp_20" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 173 'fadd' 'add234_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 174 [4/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 174 'call' 'tmp_s' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 27 <SV = 26> <Delay = 7.23>
ST_27 : Operation 175 [3/4] (6.43ns)   --->   "%add234_2 = fadd i32 %add234_1, i32 %tmp_20" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 175 'fadd' 'add234_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 176 [3/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 176 'call' 'tmp_s' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 28 <SV = 27> <Delay = 7.23>
ST_28 : Operation 177 [2/4] (6.43ns)   --->   "%add234_2 = fadd i32 %add234_1, i32 %tmp_20" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 177 'fadd' 'add234_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 178 [2/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 178 'call' 'tmp_s' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 179 [1/4] (6.43ns)   --->   "%add234_2 = fadd i32 %add234_1, i32 %tmp_20" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 179 'fadd' 'add234_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 180 [1/13] (2.44ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 180 'call' 'tmp_s' <Predicate = (!icmp_ln107)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 181 [4/4] (6.43ns)   --->   "%add234_3 = fadd i32 %add234_2, i32 %tmp_s" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 181 'fadd' 'add234_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 182 [3/4] (6.43ns)   --->   "%add234_3 = fadd i32 %add234_2, i32 %tmp_s" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 182 'fadd' 'add234_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 183 [2/4] (6.43ns)   --->   "%add234_3 = fadd i32 %add234_2, i32 %tmp_s" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 183 'fadd' 'add234_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 184 [1/4] (6.43ns)   --->   "%add234_3 = fadd i32 %add234_2, i32 %tmp_s" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115]   --->   Operation 184 'fadd' 'add234_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.30>
ST_34 : Operation 185 [2/2] (2.30ns)   --->   "%conv4 = fpext i32 %add234_3" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 185 'fpext' 'conv4' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.30>
ST_35 : Operation 186 [1/2] (2.30ns)   --->   "%conv4 = fpext i32 %add234_3" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 186 'fpext' 'conv4' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.04>
ST_36 : Operation 187 [5/5] (7.04ns)   --->   "%mul2 = dmul i64 %conv4, i64 2e-05" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 187 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.04>
ST_37 : Operation 188 [4/5] (7.04ns)   --->   "%mul2 = dmul i64 %conv4, i64 2e-05" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 188 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.04>
ST_38 : Operation 189 [3/5] (7.04ns)   --->   "%mul2 = dmul i64 %conv4, i64 2e-05" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 189 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.04>
ST_39 : Operation 190 [2/5] (7.04ns)   --->   "%mul2 = dmul i64 %conv4, i64 2e-05" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 190 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.04>
ST_40 : Operation 191 [1/5] (7.04ns)   --->   "%mul2 = dmul i64 %conv4, i64 2e-05" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 191 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.06>
ST_41 : Operation 192 [5/5] (5.06ns)   --->   "%add5 = dadd i64 %mul2, i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 192 'dadd' 'add5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.06>
ST_42 : Operation 193 [4/5] (5.06ns)   --->   "%add5 = dadd i64 %mul2, i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 193 'dadd' 'add5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.06>
ST_43 : Operation 194 [3/5] (5.06ns)   --->   "%add5 = dadd i64 %mul2, i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 194 'dadd' 'add5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.06>
ST_44 : Operation 195 [2/5] (5.06ns)   --->   "%add5 = dadd i64 %mul2, i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 195 'dadd' 'add5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.06>
ST_45 : Operation 196 [1/5] (5.06ns)   --->   "%add5 = dadd i64 %mul2, i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 196 'dadd' 'add5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.89>
ST_46 : Operation 197 [2/2] (2.89ns)   --->   "%x_assign_7 = fptrunc i64 %add5" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 197 'fptrunc' 'x_assign_7' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.12>
ST_47 : Operation 198 [1/2] (2.89ns)   --->   "%x_assign_7 = fptrunc i64 %add5" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 198 'fptrunc' 'x_assign_7' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 199 [13/13] (1.23ns)   --->   "%tmp_21 = call i32 @pow_generic<float>, i32 %x_assign_7, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 199 'call' 'tmp_21' <Predicate = (!icmp_ln107)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 48 <SV = 47> <Delay = 7.23>
ST_48 : Operation 200 [12/13] (7.23ns)   --->   "%tmp_21 = call i32 @pow_generic<float>, i32 %x_assign_7, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 200 'call' 'tmp_21' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 49 <SV = 48> <Delay = 7.23>
ST_49 : Operation 201 [11/13] (7.23ns)   --->   "%tmp_21 = call i32 @pow_generic<float>, i32 %x_assign_7, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 201 'call' 'tmp_21' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 50 <SV = 49> <Delay = 7.23>
ST_50 : Operation 202 [10/13] (7.23ns)   --->   "%tmp_21 = call i32 @pow_generic<float>, i32 %x_assign_7, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 202 'call' 'tmp_21' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 51 <SV = 50> <Delay = 7.23>
ST_51 : Operation 203 [9/13] (7.23ns)   --->   "%tmp_21 = call i32 @pow_generic<float>, i32 %x_assign_7, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 203 'call' 'tmp_21' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 52 <SV = 51> <Delay = 7.23>
ST_52 : Operation 204 [8/13] (7.23ns)   --->   "%tmp_21 = call i32 @pow_generic<float>, i32 %x_assign_7, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 204 'call' 'tmp_21' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 53 <SV = 52> <Delay = 7.23>
ST_53 : Operation 205 [7/13] (7.23ns)   --->   "%tmp_21 = call i32 @pow_generic<float>, i32 %x_assign_7, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 205 'call' 'tmp_21' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 54 <SV = 53> <Delay = 7.23>
ST_54 : Operation 206 [6/13] (7.23ns)   --->   "%tmp_21 = call i32 @pow_generic<float>, i32 %x_assign_7, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 206 'call' 'tmp_21' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 55 <SV = 54> <Delay = 7.23>
ST_55 : Operation 207 [5/13] (7.23ns)   --->   "%tmp_21 = call i32 @pow_generic<float>, i32 %x_assign_7, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 207 'call' 'tmp_21' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 56 <SV = 55> <Delay = 7.23>
ST_56 : Operation 208 [4/13] (7.23ns)   --->   "%tmp_21 = call i32 @pow_generic<float>, i32 %x_assign_7, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 208 'call' 'tmp_21' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 57 <SV = 56> <Delay = 7.23>
ST_57 : Operation 209 [3/13] (7.23ns)   --->   "%tmp_21 = call i32 @pow_generic<float>, i32 %x_assign_7, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 209 'call' 'tmp_21' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 58 <SV = 57> <Delay = 7.23>
ST_58 : Operation 210 [2/13] (7.23ns)   --->   "%tmp_21 = call i32 @pow_generic<float>, i32 %x_assign_7, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 210 'call' 'tmp_21' <Predicate = (!icmp_ln107)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 59 <SV = 58> <Delay = 2.44>
ST_59 : Operation 211 [1/13] (2.44ns)   --->   "%tmp_21 = call i32 @pow_generic<float>, i32 %x_assign_7, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 211 'call' 'tmp_21' <Predicate = (!icmp_ln107)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core

State 60 <SV = 59> <Delay = 7.05>
ST_60 : Operation 212 [9/9] (7.05ns)   --->   "%div2 = fdiv i32 %inp_image_94_load, i32 %tmp_21" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 212 'fdiv' 'div2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.05>
ST_61 : Operation 213 [8/9] (7.05ns)   --->   "%div2 = fdiv i32 %inp_image_94_load, i32 %tmp_21" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 213 'fdiv' 'div2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.05>
ST_62 : Operation 214 [7/9] (7.05ns)   --->   "%div2 = fdiv i32 %inp_image_94_load, i32 %tmp_21" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 214 'fdiv' 'div2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.05>
ST_63 : Operation 215 [6/9] (7.05ns)   --->   "%div2 = fdiv i32 %inp_image_94_load, i32 %tmp_21" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 215 'fdiv' 'div2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.05>
ST_64 : Operation 216 [5/9] (7.05ns)   --->   "%div2 = fdiv i32 %inp_image_94_load, i32 %tmp_21" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 216 'fdiv' 'div2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.05>
ST_65 : Operation 217 [4/9] (7.05ns)   --->   "%div2 = fdiv i32 %inp_image_94_load, i32 %tmp_21" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 217 'fdiv' 'div2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.05>
ST_66 : Operation 218 [3/9] (7.05ns)   --->   "%div2 = fdiv i32 %inp_image_94_load, i32 %tmp_21" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 218 'fdiv' 'div2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.05>
ST_67 : Operation 219 [2/9] (7.05ns)   --->   "%div2 = fdiv i32 %inp_image_94_load, i32 %tmp_21" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 219 'fdiv' 'div2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.05>
ST_68 : Operation 220 [1/9] (7.05ns)   --->   "%div2 = fdiv i32 %inp_image_94_load, i32 %tmp_21" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 220 'fdiv' 'div2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 228 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 228 'ret' 'ret_ln0' <Predicate = (icmp_ln107)> <Delay = 0.42>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 221 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln107_cast" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 221 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 222 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L12_L13_str"   --->   Operation 222 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 223 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 729, i64 729, i64 729"   --->   Operation 223 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 224 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:111]   --->   Operation 224 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 225 [1/1] (0.00ns)   --->   "%bitcast_ln116 = bitcast i32 %div2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 225 'bitcast' 'bitcast_ln116' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 226 [1/1] (7.30ns)   --->   "%write_ln116 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %bitcast_ln116, i4 15" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 226 'write' 'write_ln116' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln110 = br void %L14" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:110]   --->   Operation 227 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.846ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln110', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:110) of constant 0 on local variable 'y', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:110 [22]  (0.427 ns)
	'load' operation 5 bit ('y_load', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:110) on local variable 'y', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:110 [31]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln110', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:110) [37]  (0.789 ns)
	'select' operation 5 bit ('select_ln107', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107) [38]  (0.414 ns)
	'add' operation 5 bit ('add_ln110', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:110) [70]  (0.789 ns)
	'store' operation 0 bit ('store_ln110', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:110) of variable 'add_ln110', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:110 on local variable 'y', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:110 [73]  (0.427 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'mul' operation 10 bit of DSP[43] ('mul_ln115', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) [41]  (0.996 ns)

 <State 3>: 0.645ns
The critical path consists of the following:
	'mul' operation 10 bit of DSP[43] ('mul_ln115', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) [41]  (0.000 ns)
	'add' operation 10 bit of DSP[43] ('add_ln115', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) [43]  (0.645 ns)

 <State 4>: 1.882ns
The critical path consists of the following:
	'add' operation 10 bit of DSP[43] ('add_ln115', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) [43]  (0.645 ns)
	'getelementptr' operation 10 bit ('inp_image_92_addr', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) [45]  (0.000 ns)
	'load' operation 32 bit ('x', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) on array 'inp_image_92' [50]  (1.237 ns)

 <State 5>: 2.474ns
The critical path consists of the following:
	'load' operation 32 bit ('x', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) on array 'inp_image_92' [50]  (1.237 ns)
	'call' operation 32 bit ('tmp_18', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) to 'pow_generic<float>' [51]  (1.237 ns)

 <State 6>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_18', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) to 'pow_generic<float>' [51]  (7.232 ns)

 <State 7>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_18', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) to 'pow_generic<float>' [51]  (7.232 ns)

 <State 8>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_18', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) to 'pow_generic<float>' [51]  (7.232 ns)

 <State 9>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_18', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) to 'pow_generic<float>' [51]  (7.232 ns)

 <State 10>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_18', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) to 'pow_generic<float>' [51]  (7.232 ns)

 <State 11>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_18', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) to 'pow_generic<float>' [51]  (7.232 ns)

 <State 12>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_18', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) to 'pow_generic<float>' [51]  (7.232 ns)

 <State 13>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_18', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) to 'pow_generic<float>' [51]  (7.232 ns)

 <State 14>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_18', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) to 'pow_generic<float>' [51]  (7.232 ns)

 <State 15>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_18', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) to 'pow_generic<float>' [51]  (7.232 ns)

 <State 16>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_18', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) to 'pow_generic<float>' [51]  (7.232 ns)

 <State 17>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_19', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) to 'pow_generic<float>' [54]  (7.232 ns)

 <State 18>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_19', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) to 'pow_generic<float>' [54]  (7.232 ns)

 <State 19>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_19', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) to 'pow_generic<float>' [54]  (7.232 ns)

 <State 20>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_19', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) to 'pow_generic<float>' [54]  (7.232 ns)

 <State 21>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_20', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) to 'pow_generic<float>' [57]  (7.232 ns)

 <State 22>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_20', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) to 'pow_generic<float>' [57]  (7.232 ns)

 <State 23>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_20', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) to 'pow_generic<float>' [57]  (7.232 ns)

 <State 24>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_20', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) to 'pow_generic<float>' [57]  (7.232 ns)

 <State 25>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) to 'pow_generic<float>' [60]  (7.232 ns)

 <State 26>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) to 'pow_generic<float>' [60]  (7.232 ns)

 <State 27>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) to 'pow_generic<float>' [60]  (7.232 ns)

 <State 28>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) to 'pow_generic<float>' [60]  (7.232 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add234_2', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) [58]  (6.437 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add234_3', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) [61]  (6.437 ns)

 <State 31>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add234_3', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) [61]  (6.437 ns)

 <State 32>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add234_3', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) [61]  (6.437 ns)

 <State 33>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add234_3', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115) [61]  (6.437 ns)

 <State 34>: 2.306ns
The critical path consists of the following:
	'fpext' operation 64 bit ('conv4', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [62]  (2.306 ns)

 <State 35>: 2.306ns
The critical path consists of the following:
	'fpext' operation 64 bit ('conv4', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [62]  (2.306 ns)

 <State 36>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [63]  (7.042 ns)

 <State 37>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [63]  (7.042 ns)

 <State 38>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [63]  (7.042 ns)

 <State 39>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [63]  (7.042 ns)

 <State 40>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [63]  (7.042 ns)

 <State 41>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add5', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [64]  (5.069 ns)

 <State 42>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add5', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [64]  (5.069 ns)

 <State 43>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add5', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [64]  (5.069 ns)

 <State 44>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add5', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [64]  (5.069 ns)

 <State 45>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add5', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [64]  (5.069 ns)

 <State 46>: 2.891ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('x', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [65]  (2.891 ns)

 <State 47>: 4.128ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('x', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [65]  (2.891 ns)
	'call' operation 32 bit ('tmp_21', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [66]  (1.237 ns)

 <State 48>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_21', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [66]  (7.232 ns)

 <State 49>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_21', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [66]  (7.232 ns)

 <State 50>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_21', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [66]  (7.232 ns)

 <State 51>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_21', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [66]  (7.232 ns)

 <State 52>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_21', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [66]  (7.232 ns)

 <State 53>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_21', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [66]  (7.232 ns)

 <State 54>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_21', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [66]  (7.232 ns)

 <State 55>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_21', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [66]  (7.232 ns)

 <State 56>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_21', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [66]  (7.232 ns)

 <State 57>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_21', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [66]  (7.232 ns)

 <State 58>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_21', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [66]  (7.232 ns)

 <State 59>: 2.443ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_21', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [66]  (2.443 ns)

 <State 60>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div2', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [67]  (7.057 ns)

 <State 61>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div2', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [67]  (7.057 ns)

 <State 62>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div2', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [67]  (7.057 ns)

 <State 63>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div2', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [67]  (7.057 ns)

 <State 64>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div2', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [67]  (7.057 ns)

 <State 65>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div2', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [67]  (7.057 ns)

 <State 66>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div2', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [67]  (7.057 ns)

 <State 67>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div2', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [67]  (7.057 ns)

 <State 68>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div2', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [67]  (7.057 ns)

 <State 69>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem0_addr', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107) [33]  (0.000 ns)
	bus write operation ('write_ln116', AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) on port 'gmem0' (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [69]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
