actions:
- make_config
- sbt_run
- src
- read_verilog_top
- read_yaml_registers
process:
- filename: config.yaml
  name: make_config
  parameters:
  - reset_clocks
  processor: yaml
- args: +runMain UartApbCtrl config.yaml .. ${name}
  main_scala: apb_ctrl.scala
  name: sbt_run
  processor: sbt
  with_build_sbt: true
- name: src
  processor: sources
  sources:
  - file: ${name}.v
    language: verilog
- name: read_verilog_top
  processor: read_verilog_top
  source: ${name}
- name: read_yaml_registers
  processor: read_yaml_registers
  source: ${name}_regs
