#Mon Dec 04 18:06:26 MST 2017
com.xilinx.sdk.linkgen.prefs.hello_world_0\:.sbss=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.hello_world_dma\:Heap=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.real_time_clock\:.sdata=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.SpaceInvaders\:Heap=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.SpaceInvaders\:.text=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.real_time_clock\:Stack-size=1024
com.xilinx.sdk.linkgen.prefs.hello_world_dma\:.text=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.hello_world_0\:.sdata2=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.hello_world_0\:.bss=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.real_time_clock\:Stack=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.hello_world_dma\:Stack-size=4096
com.xilinx.sdk.linkgen.prefs.real_time_clock\:.data=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.SpaceInvaders\:Heap-size=1024
com.xilinx.sdk.linkgen.prefs.SpaceInvaders\:.sdata2=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.hello_world_0\:.rodata=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.real_time_clock\:.bss=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.SpaceInvaders\:Stack=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.hello_world_0\:Heap=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.hello_world_dma\:Stack=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.hello_world_0\:.text=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.hello_world_dma\:Heap-size=1024
com.xilinx.sdk.linkgen.prefs.real_time_clock\:.sbss=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.SpaceInvaders\:.data=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.hello_world_dma\:.data=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.real_time_clock\:.sdata2=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.SpaceInvaders\:.rodata=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.hello_world_0\:Stack-size=4096
com.xilinx.sdk.linkgen.prefs.real_time_clock\:Heap=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.hello_world_dma\:.sdata2=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.hello_world_0\:Heap-size=1024
eclipse.preferences.version=1
com.xilinx.sdk.linkgen.prefs.SpaceInvaders\:.sbss2=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.SpaceInvaders\:.sbss=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.hello_world_dma\:.sbss=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.hello_world_0\:Stack=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.hello_world_0\:.sbss2=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.real_time_clock\:.rodata=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.SpaceInvaders\:.sdata=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.hello_world_dma\:.bss=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.hello_world_0\:.sdata=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.SpaceInvaders\:.bss=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.hello_world_dma\:.sbss2=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.hello_world_0\:.data=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.real_time_clock\:Heap-size=1024
com.xilinx.sdk.linkgen.prefs.SpaceInvaders\:Stack-size=4096
com.xilinx.sdk.linkgen.prefs.hello_world_dma\:.rodata=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.real_time_clock\:.text=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.hello_world_dma\:.sdata=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.real_time_clock\:.sbss2=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
