{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 16:44:31 2024 " "Info: Processing started: Sat Dec 21 16:44:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myComputer -c myComputer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off myComputer -c myComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../scan_led3/scan_led3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../scan_led3/scan_led3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 scan_led3 " "Info: Found entity 1: scan_led3" {  } { { "../scan_led3/scan_led3.bdf" "" { Schematic "E:/FPGA/scan_led3/scan_led3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../scan_led3/mux4_3_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../scan_led3/mux4_3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_3_1-rtl " "Info: Found design unit 1: mux4_3_1-rtl" {  } { { "../scan_led3/mux4_3_1.vhd" "" { Text "E:/FPGA/scan_led3/mux4_3_1.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux4_3_1 " "Info: Found entity 1: mux4_3_1" {  } { { "../scan_led3/mux4_3_1.vhd" "" { Text "E:/FPGA/scan_led3/mux4_3_1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../scan_led3/HDdecoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../scan_led3/HDdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HDdecoder-exa " "Info: Found design unit 1: HDdecoder-exa" {  } { { "../scan_led3/HDdecoder.vhd" "" { Text "E:/FPGA/scan_led3/HDdecoder.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HDdecoder " "Info: Found entity 1: HDdecoder" {  } { { "../scan_led3/HDdecoder.vhd" "" { Text "E:/FPGA/scan_led3/HDdecoder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../scan_led3/decoder2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../scan_led3/decoder2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_3 " "Info: Found entity 1: decoder2_3" {  } { { "../scan_led3/decoder2_3.bdf" "" { Schematic "E:/FPGA/scan_led3/decoder2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../scan_led3/counter4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../scan_led3/counter4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Info: Found entity 1: counter4" {  } { { "../scan_led3/counter4.bdf" "" { Schematic "E:/FPGA/scan_led3/counter4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../sm/sm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../sm/sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm " "Info: Found entity 1: sm" {  } { { "../sm/sm.v" "" { Text "E:/FPGA/sm/sm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../reg_group/reg_group.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../reg_group/reg_group.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_group " "Info: Found entity 1: reg_group" {  } { { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../psw/psw.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../psw/psw.v" { { "Info" "ISGN_ENTITY_NAME" "1 psw " "Info: Found entity 1: psw" {  } { { "../psw/psw.v" "" { Text "E:/FPGA/psw/psw.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../pc/pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "../pc/pc.v" "" { Text "E:/FPGA/pc/pc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../mux3_1/mux3_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../mux3_1/mux3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Info: Found entity 1: mux3_1" {  } { { "../mux3_1/mux3_1.v" "" { Text "E:/FPGA/mux3_1/mux3_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../mux2_1/mux2_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../mux2_1/mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Info: Found entity 1: mux2_1" {  } { { "../mux2_1/mux2_1.v" "" { Text "E:/FPGA/mux2_1/mux2_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ir/ir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ir/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Info: Found entity 1: ir" {  } { { "../ir/ir.v" "" { Text "E:/FPGA/ir/ir.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ins_decode/ins_decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ins_decode/ins_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ins_decode " "Info: Found entity 1: ins_decode" {  } { { "../ins_decode/ins_decode.v" "" { Text "E:/FPGA/ins_decode/ins_decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../con_signal/con_signal.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../con_signal/con_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_signal " "Info: Found entity 1: con_signal" {  } { { "../con_signal/con_signal.v" "" { Text "E:/FPGA/con_signal/con_signal.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../au/au.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../au/au.v" { { "Info" "ISGN_ENTITY_NAME" "1 au " "Info: Found entity 1: au" {  } { { "../au/au.v" "" { Text "E:/FPGA/au/au.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myComputer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file myComputer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 myComputer " "Info: Found entity 1: myComputer" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "myComputer " "Info: Elaborating entity \"myComputer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDdecoder HDdecoder:inst16 " "Info: Elaborating entity \"HDdecoder\" for hierarchy \"HDdecoder:inst16\"" {  } { { "myComputer.bdf" "inst16" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1440 1264 1408 1632 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7449 7449:inst5 " "Info: Elaborating entity \"7449\" for hierarchy \"7449:inst5\"" {  } { { "myComputer.bdf" "inst5" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1464 1080 1200 1608 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "7449:inst5 " "Info: Elaborated megafunction instantiation \"7449:inst5\"" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1464 1080 1200 1608 "inst5" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_3_1 mux4_3_1:inst3 " "Info: Elaborating entity \"mux4_3_1\" for hierarchy \"mux4_3_1:inst3\"" {  } { { "myComputer.bdf" "inst3" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1424 800 944 1552 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst\"" {  } { { "myComputer.bdf" "inst" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 776 1128 1256 904 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 776 1128 1256 904 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst " "Info: Instantiated megafunction \"LPM_RAM_IO:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./FPGA.mif " "Info: Parameter \"LPM_FILE\" = \"./FPGA.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 776 1128 1256 904 "inst" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 776 1128 1256 904 "inst" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst\|altram:sram LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 776 1128 1256 904 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 776 1128 1256 904 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hi91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hi91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hi91 " "Info: Found entity 1: altsyncram_hi91" {  } { { "db/altsyncram_hi91.tdf" "" { Text "E:/FPGA/myComputer/db/altsyncram_hi91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hi91 LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated " "Info: Elaborating entity \"altsyncram_hi91\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_signal con_signal:inst15 " "Info: Elaborating entity \"con_signal\" for hierarchy \"con_signal:inst15\"" {  } { { "myComputer.bdf" "inst15" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 1400 1544 736 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_decode ins_decode:inst13 " "Info: Elaborating entity \"ins_decode\" for hierarchy \"ins_decode:inst13\"" {  } { { "myComputer.bdf" "inst13" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 1208 1320 672 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm sm:inst14 " "Info: Elaborating entity \"sm\" for hierarchy \"sm:inst14\"" {  } { { "myComputer.bdf" "inst14" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 1024 1120 512 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:inst1 " "Info: Elaborating entity \"ir\" for hierarchy \"ir:inst1\"" {  } { { "myComputer.bdf" "inst1" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 768 1416 1536 864 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psw psw:inst12 " "Info: Elaborating entity \"psw\" for hierarchy \"psw:inst12\"" {  } { { "myComputer.bdf" "inst12" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1032 1464 1560 1128 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "au au:inst11 " "Info: Elaborating entity \"au\" for hierarchy \"au:inst11\"" {  } { { "myComputer.bdf" "inst11" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1048 1216 1336 1176 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_group reg_group:inst9 " "Info: Elaborating entity \"reg_group\" for hierarchy \"reg_group:inst9\"" {  } { { "myComputer.bdf" "inst9" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1016 920 1040 1144 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:inst10 " "Info: Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:inst10\"" {  } { { "myComputer.bdf" "inst10" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1080 704 824 1176 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst8 " "Info: Elaborating entity \"pc\" for hierarchy \"pc:inst8\"" {  } { { "myComputer.bdf" "inst8" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 768 688 808 896 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pc.v(10) " "Info (10264): Verilog HDL Case Statement information at pc.v(10): all case item expressions in this case statement are onehot" {  } { { "../pc/pc.v" "" { Text "E:/FPGA/pc/pc.v" 10 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1 mux3_1:inst7 " "Info: Elaborating entity \"mux3_1\" for hierarchy \"mux3_1:inst7\"" {  } { { "myComputer.bdf" "inst7" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 768 920 1040 896 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4 counter4:inst2 " "Info: Elaborating entity \"counter4\" for hierarchy \"counter4:inst2\"" {  } { { "myComputer.bdf" "inst2" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1280 832 928 1376 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 counter4:inst2\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"counter4:inst2\|74161:inst\"" {  } { { "../scan_led3/counter4.bdf" "inst" { Schematic "E:/FPGA/scan_led3/counter4.bdf" { { 56 200 320 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter4:inst2\|74161:inst " "Info: Elaborated megafunction instantiation \"counter4:inst2\|74161:inst\"" {  } { { "../scan_led3/counter4.bdf" "" { Schematic "E:/FPGA/scan_led3/counter4.bdf" { { 56 200 320 240 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 counter4:inst2\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"counter4:inst2\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/90sp1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter4:inst2\|74161:inst\|f74161:sub counter4:inst2\|74161:inst " "Info: Elaborated megafunction instantiation \"counter4:inst2\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"counter4:inst2\|74161:inst\"" {  } { { "74161.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "../scan_led3/counter4.bdf" "" { Schematic "E:/FPGA/scan_led3/counter4.bdf" { { 56 200 320 240 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2_3 decoder2_3:inst4 " "Info: Elaborating entity \"decoder2_3\" for hierarchy \"decoder2_3:inst4\"" {  } { { "myComputer.bdf" "inst4" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1280 1008 1168 1376 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139 decoder2_3:inst4\|74139:inst " "Info: Elaborating entity \"74139\" for hierarchy \"decoder2_3:inst4\|74139:inst\"" {  } { { "../scan_led3/decoder2_3.bdf" "inst" { Schematic "E:/FPGA/scan_led3/decoder2_3.bdf" { { 104 296 416 264 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder2_3:inst4\|74139:inst " "Info: Elaborated megafunction instantiation \"decoder2_3:inst4\|74139:inst\"" {  } { { "../scan_led3/decoder2_3.bdf" "" { Schematic "E:/FPGA/scan_led3/decoder2_3.bdf" { { 104 296 416 264 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "1 " "Info: Ignored 1 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "1 " "Info: Ignored 1 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst22\[5\] mux4_3_1:inst3\|dout\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst22\[5\]\" to the node \"mux4_3_1:inst3\|dout\[1\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 616 688 736 648 "inst22" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst22\[1\] mux4_3_1:inst3\|dout\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst22\[1\]\" to the node \"mux4_3_1:inst3\|dout\[1\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 616 688 736 648 "inst22" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst22\[7\] mux4_3_1:inst3\|dout\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst22\[7\]\" to the node \"mux4_3_1:inst3\|dout\[3\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 616 688 736 648 "inst22" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst22\[3\] mux4_3_1:inst3\|dout\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst22\[3\]\" to the node \"mux4_3_1:inst3\|dout\[3\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 616 688 736 648 "inst22" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst22\[4\] mux4_3_1:inst3\|dout\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst22\[4\]\" to the node \"mux4_3_1:inst3\|dout\[0\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 616 688 736 648 "inst22" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst22\[0\] mux4_3_1:inst3\|dout\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst22\[0\]\" to the node \"mux4_3_1:inst3\|dout\[0\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 616 688 736 648 "inst22" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst22\[6\] mux4_3_1:inst3\|dout\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst22\[6\]\" to the node \"mux4_3_1:inst3\|dout\[2\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 616 688 736 648 "inst22" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst22\[2\] mux4_3_1:inst3\|dout\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst22\[2\]\" to the node \"mux4_3_1:inst3\|dout\[2\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 616 688 736 648 "inst22" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst20\[5\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst20\[5\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst20\[1\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst20\[1\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst20\[7\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst20\[7\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst20\[3\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst20\[3\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst20\[4\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst20\[4\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst20\[0\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst20\[0\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst20\[6\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst20\[6\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst20\[2\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst20\[2\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "255 " "Info: Implemented 255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "214 " "Info: Implemented 214 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 16:44:36 2024 " "Info: Processing ended: Sat Dec 21 16:44:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
