Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue May 25 21:56:26 2021
| Host         : DangDang running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dig_clock_control_sets_placed.rpt
| Design       : dig_clock
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            3 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              38 |            5 |
| Yes          | No                    | No                     |               8 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              98 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------+------------------+------------------+----------------+
|    Clock Signal    |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+--------------------------+------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG | U0/E[0]                  | U2/SR[0]         |                1 |              8 |
|  sys_clk_IBUF_BUFG | U5/an[3]_i_1_n_0         |                  |                1 |              8 |
|  sys_clk_IBUF_BUFG | U5/x7seg_data[3]_i_1_n_0 | U2/SR[0]         |                4 |              8 |
|  sys_clk_IBUF_BUFG | U2/sec[7]_i_1_n_0        | U2/SR[0]         |                3 |             16 |
|  sys_clk_IBUF_BUFG | U2/min[7]_i_1_n_0        | U2/SR[0]         |                3 |             16 |
|  sys_clk_IBUF_BUFG |                          | U2/SR[0]         |                5 |             38 |
|  sys_clk_IBUF_BUFG | U1/start_flag            | U2/SR[0]         |                7 |             50 |
+--------------------+--------------------------+------------------+------------------+----------------+


