
Home1_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000055e4  080001f8  080001f8  000011f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  080057dc  080057dc  000067dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005818  08005818  00007154  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005818  08005818  00006818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005820  08005820  00007154  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005820  08005820  00006820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005824  08005824  00006824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08005828  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000014  0800583c  00007014  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200000b4  080058dc  000070b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000006e4  20000154  0800597c  00007154  2**2
                  ALLOC
 12 ._user_heap_stack 00000800  20000838  0800597c  00007838  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  00007154  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001831e  00000000  00000000  00007182  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000348c  00000000  00000000  0001f4a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000013c0  00000000  00000000  00022930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000f53  00000000  00000000  00023cf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002a347  00000000  00000000  00024c43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00019956  00000000  00000000  0004ef8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00103873  00000000  00000000  000688e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0016c153  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000052f4  00000000  00000000  0016c198  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 000000b8  00000000  00000000  0017148c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	@ (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000154 	.word	0x20000154
 8000214:	00000000 	.word	0x00000000
 8000218:	080057c4 	.word	0x080057c4

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	@ (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	@ (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000158 	.word	0x20000158
 8000234:	080057c4 	.word	0x080057c4

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <__aeabi_uldivmod>:
 8000248:	b953      	cbnz	r3, 8000260 <__aeabi_uldivmod+0x18>
 800024a:	b94a      	cbnz	r2, 8000260 <__aeabi_uldivmod+0x18>
 800024c:	2900      	cmp	r1, #0
 800024e:	bf08      	it	eq
 8000250:	2800      	cmpeq	r0, #0
 8000252:	bf1c      	itt	ne
 8000254:	f04f 31ff 	movne.w	r1, #4294967295
 8000258:	f04f 30ff 	movne.w	r0, #4294967295
 800025c:	f000 b988 	b.w	8000570 <__aeabi_idiv0>
 8000260:	f1ad 0c08 	sub.w	ip, sp, #8
 8000264:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000268:	f000 f806 	bl	8000278 <__udivmoddi4>
 800026c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000270:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000274:	b004      	add	sp, #16
 8000276:	4770      	bx	lr

08000278 <__udivmoddi4>:
 8000278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800027c:	9d08      	ldr	r5, [sp, #32]
 800027e:	468e      	mov	lr, r1
 8000280:	4604      	mov	r4, r0
 8000282:	4688      	mov	r8, r1
 8000284:	2b00      	cmp	r3, #0
 8000286:	d14a      	bne.n	800031e <__udivmoddi4+0xa6>
 8000288:	428a      	cmp	r2, r1
 800028a:	4617      	mov	r7, r2
 800028c:	d962      	bls.n	8000354 <__udivmoddi4+0xdc>
 800028e:	fab2 f682 	clz	r6, r2
 8000292:	b14e      	cbz	r6, 80002a8 <__udivmoddi4+0x30>
 8000294:	f1c6 0320 	rsb	r3, r6, #32
 8000298:	fa01 f806 	lsl.w	r8, r1, r6
 800029c:	fa20 f303 	lsr.w	r3, r0, r3
 80002a0:	40b7      	lsls	r7, r6
 80002a2:	ea43 0808 	orr.w	r8, r3, r8
 80002a6:	40b4      	lsls	r4, r6
 80002a8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ac:	fa1f fc87 	uxth.w	ip, r7
 80002b0:	fbb8 f1fe 	udiv	r1, r8, lr
 80002b4:	0c23      	lsrs	r3, r4, #16
 80002b6:	fb0e 8811 	mls	r8, lr, r1, r8
 80002ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002be:	fb01 f20c 	mul.w	r2, r1, ip
 80002c2:	429a      	cmp	r2, r3
 80002c4:	d909      	bls.n	80002da <__udivmoddi4+0x62>
 80002c6:	18fb      	adds	r3, r7, r3
 80002c8:	f101 30ff 	add.w	r0, r1, #4294967295
 80002cc:	f080 80ea 	bcs.w	80004a4 <__udivmoddi4+0x22c>
 80002d0:	429a      	cmp	r2, r3
 80002d2:	f240 80e7 	bls.w	80004a4 <__udivmoddi4+0x22c>
 80002d6:	3902      	subs	r1, #2
 80002d8:	443b      	add	r3, r7
 80002da:	1a9a      	subs	r2, r3, r2
 80002dc:	b2a3      	uxth	r3, r4
 80002de:	fbb2 f0fe 	udiv	r0, r2, lr
 80002e2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ea:	fb00 fc0c 	mul.w	ip, r0, ip
 80002ee:	459c      	cmp	ip, r3
 80002f0:	d909      	bls.n	8000306 <__udivmoddi4+0x8e>
 80002f2:	18fb      	adds	r3, r7, r3
 80002f4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002f8:	f080 80d6 	bcs.w	80004a8 <__udivmoddi4+0x230>
 80002fc:	459c      	cmp	ip, r3
 80002fe:	f240 80d3 	bls.w	80004a8 <__udivmoddi4+0x230>
 8000302:	443b      	add	r3, r7
 8000304:	3802      	subs	r0, #2
 8000306:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800030a:	eba3 030c 	sub.w	r3, r3, ip
 800030e:	2100      	movs	r1, #0
 8000310:	b11d      	cbz	r5, 800031a <__udivmoddi4+0xa2>
 8000312:	40f3      	lsrs	r3, r6
 8000314:	2200      	movs	r2, #0
 8000316:	e9c5 3200 	strd	r3, r2, [r5]
 800031a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031e:	428b      	cmp	r3, r1
 8000320:	d905      	bls.n	800032e <__udivmoddi4+0xb6>
 8000322:	b10d      	cbz	r5, 8000328 <__udivmoddi4+0xb0>
 8000324:	e9c5 0100 	strd	r0, r1, [r5]
 8000328:	2100      	movs	r1, #0
 800032a:	4608      	mov	r0, r1
 800032c:	e7f5      	b.n	800031a <__udivmoddi4+0xa2>
 800032e:	fab3 f183 	clz	r1, r3
 8000332:	2900      	cmp	r1, #0
 8000334:	d146      	bne.n	80003c4 <__udivmoddi4+0x14c>
 8000336:	4573      	cmp	r3, lr
 8000338:	d302      	bcc.n	8000340 <__udivmoddi4+0xc8>
 800033a:	4282      	cmp	r2, r0
 800033c:	f200 8105 	bhi.w	800054a <__udivmoddi4+0x2d2>
 8000340:	1a84      	subs	r4, r0, r2
 8000342:	eb6e 0203 	sbc.w	r2, lr, r3
 8000346:	2001      	movs	r0, #1
 8000348:	4690      	mov	r8, r2
 800034a:	2d00      	cmp	r5, #0
 800034c:	d0e5      	beq.n	800031a <__udivmoddi4+0xa2>
 800034e:	e9c5 4800 	strd	r4, r8, [r5]
 8000352:	e7e2      	b.n	800031a <__udivmoddi4+0xa2>
 8000354:	2a00      	cmp	r2, #0
 8000356:	f000 8090 	beq.w	800047a <__udivmoddi4+0x202>
 800035a:	fab2 f682 	clz	r6, r2
 800035e:	2e00      	cmp	r6, #0
 8000360:	f040 80a4 	bne.w	80004ac <__udivmoddi4+0x234>
 8000364:	1a8a      	subs	r2, r1, r2
 8000366:	0c03      	lsrs	r3, r0, #16
 8000368:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800036c:	b280      	uxth	r0, r0
 800036e:	b2bc      	uxth	r4, r7
 8000370:	2101      	movs	r1, #1
 8000372:	fbb2 fcfe 	udiv	ip, r2, lr
 8000376:	fb0e 221c 	mls	r2, lr, ip, r2
 800037a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037e:	fb04 f20c 	mul.w	r2, r4, ip
 8000382:	429a      	cmp	r2, r3
 8000384:	d907      	bls.n	8000396 <__udivmoddi4+0x11e>
 8000386:	18fb      	adds	r3, r7, r3
 8000388:	f10c 38ff 	add.w	r8, ip, #4294967295
 800038c:	d202      	bcs.n	8000394 <__udivmoddi4+0x11c>
 800038e:	429a      	cmp	r2, r3
 8000390:	f200 80e0 	bhi.w	8000554 <__udivmoddi4+0x2dc>
 8000394:	46c4      	mov	ip, r8
 8000396:	1a9b      	subs	r3, r3, r2
 8000398:	fbb3 f2fe 	udiv	r2, r3, lr
 800039c:	fb0e 3312 	mls	r3, lr, r2, r3
 80003a0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003a4:	fb02 f404 	mul.w	r4, r2, r4
 80003a8:	429c      	cmp	r4, r3
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x144>
 80003ac:	18fb      	adds	r3, r7, r3
 80003ae:	f102 30ff 	add.w	r0, r2, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x142>
 80003b4:	429c      	cmp	r4, r3
 80003b6:	f200 80ca 	bhi.w	800054e <__udivmoddi4+0x2d6>
 80003ba:	4602      	mov	r2, r0
 80003bc:	1b1b      	subs	r3, r3, r4
 80003be:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003c2:	e7a5      	b.n	8000310 <__udivmoddi4+0x98>
 80003c4:	f1c1 0620 	rsb	r6, r1, #32
 80003c8:	408b      	lsls	r3, r1
 80003ca:	fa22 f706 	lsr.w	r7, r2, r6
 80003ce:	431f      	orrs	r7, r3
 80003d0:	fa0e f401 	lsl.w	r4, lr, r1
 80003d4:	fa20 f306 	lsr.w	r3, r0, r6
 80003d8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003dc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003e0:	4323      	orrs	r3, r4
 80003e2:	fa00 f801 	lsl.w	r8, r0, r1
 80003e6:	fa1f fc87 	uxth.w	ip, r7
 80003ea:	fbbe f0f9 	udiv	r0, lr, r9
 80003ee:	0c1c      	lsrs	r4, r3, #16
 80003f0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003f4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003f8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003fc:	45a6      	cmp	lr, r4
 80003fe:	fa02 f201 	lsl.w	r2, r2, r1
 8000402:	d909      	bls.n	8000418 <__udivmoddi4+0x1a0>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f100 3aff 	add.w	sl, r0, #4294967295
 800040a:	f080 809c 	bcs.w	8000546 <__udivmoddi4+0x2ce>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f240 8099 	bls.w	8000546 <__udivmoddi4+0x2ce>
 8000414:	3802      	subs	r0, #2
 8000416:	443c      	add	r4, r7
 8000418:	eba4 040e 	sub.w	r4, r4, lr
 800041c:	fa1f fe83 	uxth.w	lr, r3
 8000420:	fbb4 f3f9 	udiv	r3, r4, r9
 8000424:	fb09 4413 	mls	r4, r9, r3, r4
 8000428:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800042c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000430:	45a4      	cmp	ip, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x1ce>
 8000434:	193c      	adds	r4, r7, r4
 8000436:	f103 3eff 	add.w	lr, r3, #4294967295
 800043a:	f080 8082 	bcs.w	8000542 <__udivmoddi4+0x2ca>
 800043e:	45a4      	cmp	ip, r4
 8000440:	d97f      	bls.n	8000542 <__udivmoddi4+0x2ca>
 8000442:	3b02      	subs	r3, #2
 8000444:	443c      	add	r4, r7
 8000446:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800044a:	eba4 040c 	sub.w	r4, r4, ip
 800044e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000452:	4564      	cmp	r4, ip
 8000454:	4673      	mov	r3, lr
 8000456:	46e1      	mov	r9, ip
 8000458:	d362      	bcc.n	8000520 <__udivmoddi4+0x2a8>
 800045a:	d05f      	beq.n	800051c <__udivmoddi4+0x2a4>
 800045c:	b15d      	cbz	r5, 8000476 <__udivmoddi4+0x1fe>
 800045e:	ebb8 0203 	subs.w	r2, r8, r3
 8000462:	eb64 0409 	sbc.w	r4, r4, r9
 8000466:	fa04 f606 	lsl.w	r6, r4, r6
 800046a:	fa22 f301 	lsr.w	r3, r2, r1
 800046e:	431e      	orrs	r6, r3
 8000470:	40cc      	lsrs	r4, r1
 8000472:	e9c5 6400 	strd	r6, r4, [r5]
 8000476:	2100      	movs	r1, #0
 8000478:	e74f      	b.n	800031a <__udivmoddi4+0xa2>
 800047a:	fbb1 fcf2 	udiv	ip, r1, r2
 800047e:	0c01      	lsrs	r1, r0, #16
 8000480:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000484:	b280      	uxth	r0, r0
 8000486:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800048a:	463b      	mov	r3, r7
 800048c:	4638      	mov	r0, r7
 800048e:	463c      	mov	r4, r7
 8000490:	46b8      	mov	r8, r7
 8000492:	46be      	mov	lr, r7
 8000494:	2620      	movs	r6, #32
 8000496:	fbb1 f1f7 	udiv	r1, r1, r7
 800049a:	eba2 0208 	sub.w	r2, r2, r8
 800049e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004a2:	e766      	b.n	8000372 <__udivmoddi4+0xfa>
 80004a4:	4601      	mov	r1, r0
 80004a6:	e718      	b.n	80002da <__udivmoddi4+0x62>
 80004a8:	4610      	mov	r0, r2
 80004aa:	e72c      	b.n	8000306 <__udivmoddi4+0x8e>
 80004ac:	f1c6 0220 	rsb	r2, r6, #32
 80004b0:	fa2e f302 	lsr.w	r3, lr, r2
 80004b4:	40b7      	lsls	r7, r6
 80004b6:	40b1      	lsls	r1, r6
 80004b8:	fa20 f202 	lsr.w	r2, r0, r2
 80004bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004c0:	430a      	orrs	r2, r1
 80004c2:	fbb3 f8fe 	udiv	r8, r3, lr
 80004c6:	b2bc      	uxth	r4, r7
 80004c8:	fb0e 3318 	mls	r3, lr, r8, r3
 80004cc:	0c11      	lsrs	r1, r2, #16
 80004ce:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004d2:	fb08 f904 	mul.w	r9, r8, r4
 80004d6:	40b0      	lsls	r0, r6
 80004d8:	4589      	cmp	r9, r1
 80004da:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004de:	b280      	uxth	r0, r0
 80004e0:	d93e      	bls.n	8000560 <__udivmoddi4+0x2e8>
 80004e2:	1879      	adds	r1, r7, r1
 80004e4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004e8:	d201      	bcs.n	80004ee <__udivmoddi4+0x276>
 80004ea:	4589      	cmp	r9, r1
 80004ec:	d81f      	bhi.n	800052e <__udivmoddi4+0x2b6>
 80004ee:	eba1 0109 	sub.w	r1, r1, r9
 80004f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f6:	fb09 f804 	mul.w	r8, r9, r4
 80004fa:	fb0e 1119 	mls	r1, lr, r9, r1
 80004fe:	b292      	uxth	r2, r2
 8000500:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000504:	4542      	cmp	r2, r8
 8000506:	d229      	bcs.n	800055c <__udivmoddi4+0x2e4>
 8000508:	18ba      	adds	r2, r7, r2
 800050a:	f109 31ff 	add.w	r1, r9, #4294967295
 800050e:	d2c4      	bcs.n	800049a <__udivmoddi4+0x222>
 8000510:	4542      	cmp	r2, r8
 8000512:	d2c2      	bcs.n	800049a <__udivmoddi4+0x222>
 8000514:	f1a9 0102 	sub.w	r1, r9, #2
 8000518:	443a      	add	r2, r7
 800051a:	e7be      	b.n	800049a <__udivmoddi4+0x222>
 800051c:	45f0      	cmp	r8, lr
 800051e:	d29d      	bcs.n	800045c <__udivmoddi4+0x1e4>
 8000520:	ebbe 0302 	subs.w	r3, lr, r2
 8000524:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000528:	3801      	subs	r0, #1
 800052a:	46e1      	mov	r9, ip
 800052c:	e796      	b.n	800045c <__udivmoddi4+0x1e4>
 800052e:	eba7 0909 	sub.w	r9, r7, r9
 8000532:	4449      	add	r1, r9
 8000534:	f1a8 0c02 	sub.w	ip, r8, #2
 8000538:	fbb1 f9fe 	udiv	r9, r1, lr
 800053c:	fb09 f804 	mul.w	r8, r9, r4
 8000540:	e7db      	b.n	80004fa <__udivmoddi4+0x282>
 8000542:	4673      	mov	r3, lr
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1ce>
 8000546:	4650      	mov	r0, sl
 8000548:	e766      	b.n	8000418 <__udivmoddi4+0x1a0>
 800054a:	4608      	mov	r0, r1
 800054c:	e6fd      	b.n	800034a <__udivmoddi4+0xd2>
 800054e:	443b      	add	r3, r7
 8000550:	3a02      	subs	r2, #2
 8000552:	e733      	b.n	80003bc <__udivmoddi4+0x144>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	443b      	add	r3, r7
 800055a:	e71c      	b.n	8000396 <__udivmoddi4+0x11e>
 800055c:	4649      	mov	r1, r9
 800055e:	e79c      	b.n	800049a <__udivmoddi4+0x222>
 8000560:	eba1 0109 	sub.w	r1, r1, r9
 8000564:	46c4      	mov	ip, r8
 8000566:	fbb1 f9fe 	udiv	r9, r1, lr
 800056a:	fb09 f804 	mul.w	r8, r9, r4
 800056e:	e7c4      	b.n	80004fa <__udivmoddi4+0x282>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000578:	4b1f      	ldr	r3, [pc, #124]	@ (80005f8 <MX_ETH_Init+0x84>)
 800057a:	4a20      	ldr	r2, [pc, #128]	@ (80005fc <MX_ETH_Init+0x88>)
 800057c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800057e:	4b20      	ldr	r3, [pc, #128]	@ (8000600 <MX_ETH_Init+0x8c>)
 8000580:	2200      	movs	r2, #0
 8000582:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000584:	4b1e      	ldr	r3, [pc, #120]	@ (8000600 <MX_ETH_Init+0x8c>)
 8000586:	2280      	movs	r2, #128	@ 0x80
 8000588:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800058a:	4b1d      	ldr	r3, [pc, #116]	@ (8000600 <MX_ETH_Init+0x8c>)
 800058c:	22e1      	movs	r2, #225	@ 0xe1
 800058e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000590:	4b1b      	ldr	r3, [pc, #108]	@ (8000600 <MX_ETH_Init+0x8c>)
 8000592:	2200      	movs	r2, #0
 8000594:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000596:	4b1a      	ldr	r3, [pc, #104]	@ (8000600 <MX_ETH_Init+0x8c>)
 8000598:	2200      	movs	r2, #0
 800059a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 800059c:	4b18      	ldr	r3, [pc, #96]	@ (8000600 <MX_ETH_Init+0x8c>)
 800059e:	2200      	movs	r2, #0
 80005a0:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80005a2:	4b15      	ldr	r3, [pc, #84]	@ (80005f8 <MX_ETH_Init+0x84>)
 80005a4:	4a16      	ldr	r2, [pc, #88]	@ (8000600 <MX_ETH_Init+0x8c>)
 80005a6:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80005a8:	4b13      	ldr	r3, [pc, #76]	@ (80005f8 <MX_ETH_Init+0x84>)
 80005aa:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80005ae:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80005b0:	4b11      	ldr	r3, [pc, #68]	@ (80005f8 <MX_ETH_Init+0x84>)
 80005b2:	4a14      	ldr	r2, [pc, #80]	@ (8000604 <MX_ETH_Init+0x90>)
 80005b4:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80005b6:	4b10      	ldr	r3, [pc, #64]	@ (80005f8 <MX_ETH_Init+0x84>)
 80005b8:	4a13      	ldr	r2, [pc, #76]	@ (8000608 <MX_ETH_Init+0x94>)
 80005ba:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80005bc:	4b0e      	ldr	r3, [pc, #56]	@ (80005f8 <MX_ETH_Init+0x84>)
 80005be:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80005c2:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80005c4:	480c      	ldr	r0, [pc, #48]	@ (80005f8 <MX_ETH_Init+0x84>)
 80005c6:	f000 ff45 	bl	8001454 <HAL_ETH_Init>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d001      	beq.n	80005d4 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80005d0:	f000 fb18 	bl	8000c04 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80005d4:	2238      	movs	r2, #56	@ 0x38
 80005d6:	2100      	movs	r1, #0
 80005d8:	480c      	ldr	r0, [pc, #48]	@ (800060c <MX_ETH_Init+0x98>)
 80005da:	f005 f8c6 	bl	800576a <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80005de:	4b0b      	ldr	r3, [pc, #44]	@ (800060c <MX_ETH_Init+0x98>)
 80005e0:	2221      	movs	r2, #33	@ 0x21
 80005e2:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80005e4:	4b09      	ldr	r3, [pc, #36]	@ (800060c <MX_ETH_Init+0x98>)
 80005e6:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80005ea:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80005ec:	4b07      	ldr	r3, [pc, #28]	@ (800060c <MX_ETH_Init+0x98>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80005f2:	bf00      	nop
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	200001a8 	.word	0x200001a8
 80005fc:	40028000 	.word	0x40028000
 8000600:	20000258 	.word	0x20000258
 8000604:	200000b4 	.word	0x200000b4
 8000608:	20000014 	.word	0x20000014
 800060c:	20000170 	.word	0x20000170

08000610 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b08e      	sub	sp, #56	@ 0x38
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000618:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800061c:	2200      	movs	r2, #0
 800061e:	601a      	str	r2, [r3, #0]
 8000620:	605a      	str	r2, [r3, #4]
 8000622:	609a      	str	r2, [r3, #8]
 8000624:	60da      	str	r2, [r3, #12]
 8000626:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	4a4e      	ldr	r2, [pc, #312]	@ (8000768 <HAL_ETH_MspInit+0x158>)
 800062e:	4293      	cmp	r3, r2
 8000630:	f040 8096 	bne.w	8000760 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000634:	4b4d      	ldr	r3, [pc, #308]	@ (800076c <HAL_ETH_MspInit+0x15c>)
 8000636:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000638:	4a4c      	ldr	r2, [pc, #304]	@ (800076c <HAL_ETH_MspInit+0x15c>)
 800063a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800063e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000640:	4b4a      	ldr	r3, [pc, #296]	@ (800076c <HAL_ETH_MspInit+0x15c>)
 8000642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000644:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000648:	623b      	str	r3, [r7, #32]
 800064a:	6a3b      	ldr	r3, [r7, #32]
 800064c:	4b47      	ldr	r3, [pc, #284]	@ (800076c <HAL_ETH_MspInit+0x15c>)
 800064e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000650:	4a46      	ldr	r2, [pc, #280]	@ (800076c <HAL_ETH_MspInit+0x15c>)
 8000652:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000656:	6313      	str	r3, [r2, #48]	@ 0x30
 8000658:	4b44      	ldr	r3, [pc, #272]	@ (800076c <HAL_ETH_MspInit+0x15c>)
 800065a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800065c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000660:	61fb      	str	r3, [r7, #28]
 8000662:	69fb      	ldr	r3, [r7, #28]
 8000664:	4b41      	ldr	r3, [pc, #260]	@ (800076c <HAL_ETH_MspInit+0x15c>)
 8000666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000668:	4a40      	ldr	r2, [pc, #256]	@ (800076c <HAL_ETH_MspInit+0x15c>)
 800066a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800066e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000670:	4b3e      	ldr	r3, [pc, #248]	@ (800076c <HAL_ETH_MspInit+0x15c>)
 8000672:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000674:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000678:	61bb      	str	r3, [r7, #24]
 800067a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800067c:	4b3b      	ldr	r3, [pc, #236]	@ (800076c <HAL_ETH_MspInit+0x15c>)
 800067e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000680:	4a3a      	ldr	r2, [pc, #232]	@ (800076c <HAL_ETH_MspInit+0x15c>)
 8000682:	f043 0304 	orr.w	r3, r3, #4
 8000686:	6313      	str	r3, [r2, #48]	@ 0x30
 8000688:	4b38      	ldr	r3, [pc, #224]	@ (800076c <HAL_ETH_MspInit+0x15c>)
 800068a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800068c:	f003 0304 	and.w	r3, r3, #4
 8000690:	617b      	str	r3, [r7, #20]
 8000692:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000694:	4b35      	ldr	r3, [pc, #212]	@ (800076c <HAL_ETH_MspInit+0x15c>)
 8000696:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000698:	4a34      	ldr	r2, [pc, #208]	@ (800076c <HAL_ETH_MspInit+0x15c>)
 800069a:	f043 0301 	orr.w	r3, r3, #1
 800069e:	6313      	str	r3, [r2, #48]	@ 0x30
 80006a0:	4b32      	ldr	r3, [pc, #200]	@ (800076c <HAL_ETH_MspInit+0x15c>)
 80006a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a4:	f003 0301 	and.w	r3, r3, #1
 80006a8:	613b      	str	r3, [r7, #16]
 80006aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ac:	4b2f      	ldr	r3, [pc, #188]	@ (800076c <HAL_ETH_MspInit+0x15c>)
 80006ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b0:	4a2e      	ldr	r2, [pc, #184]	@ (800076c <HAL_ETH_MspInit+0x15c>)
 80006b2:	f043 0302 	orr.w	r3, r3, #2
 80006b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80006b8:	4b2c      	ldr	r3, [pc, #176]	@ (800076c <HAL_ETH_MspInit+0x15c>)
 80006ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006bc:	f003 0302 	and.w	r3, r3, #2
 80006c0:	60fb      	str	r3, [r7, #12]
 80006c2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80006c4:	4b29      	ldr	r3, [pc, #164]	@ (800076c <HAL_ETH_MspInit+0x15c>)
 80006c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c8:	4a28      	ldr	r2, [pc, #160]	@ (800076c <HAL_ETH_MspInit+0x15c>)
 80006ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80006ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80006d0:	4b26      	ldr	r3, [pc, #152]	@ (800076c <HAL_ETH_MspInit+0x15c>)
 80006d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80006d8:	60bb      	str	r3, [r7, #8]
 80006da:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80006dc:	2332      	movs	r3, #50	@ 0x32
 80006de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006e0:	2302      	movs	r3, #2
 80006e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e4:	2300      	movs	r3, #0
 80006e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006e8:	2303      	movs	r3, #3
 80006ea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80006ec:	230b      	movs	r3, #11
 80006ee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006f4:	4619      	mov	r1, r3
 80006f6:	481e      	ldr	r0, [pc, #120]	@ (8000770 <HAL_ETH_MspInit+0x160>)
 80006f8:	f001 f9fa 	bl	8001af0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80006fc:	2386      	movs	r3, #134	@ 0x86
 80006fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000700:	2302      	movs	r3, #2
 8000702:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000704:	2300      	movs	r3, #0
 8000706:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000708:	2303      	movs	r3, #3
 800070a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800070c:	230b      	movs	r3, #11
 800070e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000710:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000714:	4619      	mov	r1, r3
 8000716:	4817      	ldr	r0, [pc, #92]	@ (8000774 <HAL_ETH_MspInit+0x164>)
 8000718:	f001 f9ea 	bl	8001af0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800071c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000720:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000722:	2302      	movs	r3, #2
 8000724:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000726:	2300      	movs	r3, #0
 8000728:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800072a:	2303      	movs	r3, #3
 800072c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800072e:	230b      	movs	r3, #11
 8000730:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000732:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000736:	4619      	mov	r1, r3
 8000738:	480f      	ldr	r0, [pc, #60]	@ (8000778 <HAL_ETH_MspInit+0x168>)
 800073a:	f001 f9d9 	bl	8001af0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800073e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000742:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000744:	2302      	movs	r3, #2
 8000746:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000748:	2300      	movs	r3, #0
 800074a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800074c:	2303      	movs	r3, #3
 800074e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000750:	230b      	movs	r3, #11
 8000752:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000754:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000758:	4619      	mov	r1, r3
 800075a:	4808      	ldr	r0, [pc, #32]	@ (800077c <HAL_ETH_MspInit+0x16c>)
 800075c:	f001 f9c8 	bl	8001af0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8000760:	bf00      	nop
 8000762:	3738      	adds	r7, #56	@ 0x38
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	40028000 	.word	0x40028000
 800076c:	40023800 	.word	0x40023800
 8000770:	40020800 	.word	0x40020800
 8000774:	40020000 	.word	0x40020000
 8000778:	40020400 	.word	0x40020400
 800077c:	40021800 	.word	0x40021800

08000780 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b08c      	sub	sp, #48	@ 0x30
 8000784:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000786:	f107 031c 	add.w	r3, r7, #28
 800078a:	2200      	movs	r2, #0
 800078c:	601a      	str	r2, [r3, #0]
 800078e:	605a      	str	r2, [r3, #4]
 8000790:	609a      	str	r2, [r3, #8]
 8000792:	60da      	str	r2, [r3, #12]
 8000794:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000796:	4b47      	ldr	r3, [pc, #284]	@ (80008b4 <MX_GPIO_Init+0x134>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079a:	4a46      	ldr	r2, [pc, #280]	@ (80008b4 <MX_GPIO_Init+0x134>)
 800079c:	f043 0304 	orr.w	r3, r3, #4
 80007a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007a2:	4b44      	ldr	r3, [pc, #272]	@ (80008b4 <MX_GPIO_Init+0x134>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a6:	f003 0304 	and.w	r3, r3, #4
 80007aa:	61bb      	str	r3, [r7, #24]
 80007ac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007ae:	4b41      	ldr	r3, [pc, #260]	@ (80008b4 <MX_GPIO_Init+0x134>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b2:	4a40      	ldr	r2, [pc, #256]	@ (80008b4 <MX_GPIO_Init+0x134>)
 80007b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ba:	4b3e      	ldr	r3, [pc, #248]	@ (80008b4 <MX_GPIO_Init+0x134>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007c2:	617b      	str	r3, [r7, #20]
 80007c4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c6:	4b3b      	ldr	r3, [pc, #236]	@ (80008b4 <MX_GPIO_Init+0x134>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ca:	4a3a      	ldr	r2, [pc, #232]	@ (80008b4 <MX_GPIO_Init+0x134>)
 80007cc:	f043 0301 	orr.w	r3, r3, #1
 80007d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007d2:	4b38      	ldr	r3, [pc, #224]	@ (80008b4 <MX_GPIO_Init+0x134>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d6:	f003 0301 	and.w	r3, r3, #1
 80007da:	613b      	str	r3, [r7, #16]
 80007dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007de:	4b35      	ldr	r3, [pc, #212]	@ (80008b4 <MX_GPIO_Init+0x134>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e2:	4a34      	ldr	r2, [pc, #208]	@ (80008b4 <MX_GPIO_Init+0x134>)
 80007e4:	f043 0302 	orr.w	r3, r3, #2
 80007e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ea:	4b32      	ldr	r3, [pc, #200]	@ (80008b4 <MX_GPIO_Init+0x134>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ee:	f003 0302 	and.w	r3, r3, #2
 80007f2:	60fb      	str	r3, [r7, #12]
 80007f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007f6:	4b2f      	ldr	r3, [pc, #188]	@ (80008b4 <MX_GPIO_Init+0x134>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fa:	4a2e      	ldr	r2, [pc, #184]	@ (80008b4 <MX_GPIO_Init+0x134>)
 80007fc:	f043 0308 	orr.w	r3, r3, #8
 8000800:	6313      	str	r3, [r2, #48]	@ 0x30
 8000802:	4b2c      	ldr	r3, [pc, #176]	@ (80008b4 <MX_GPIO_Init+0x134>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	f003 0308 	and.w	r3, r3, #8
 800080a:	60bb      	str	r3, [r7, #8]
 800080c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800080e:	4b29      	ldr	r3, [pc, #164]	@ (80008b4 <MX_GPIO_Init+0x134>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000812:	4a28      	ldr	r2, [pc, #160]	@ (80008b4 <MX_GPIO_Init+0x134>)
 8000814:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000818:	6313      	str	r3, [r2, #48]	@ 0x30
 800081a:	4b26      	ldr	r3, [pc, #152]	@ (80008b4 <MX_GPIO_Init+0x134>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000822:	607b      	str	r3, [r7, #4]
 8000824:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000826:	2200      	movs	r2, #0
 8000828:	f244 0181 	movw	r1, #16513	@ 0x4081
 800082c:	4822      	ldr	r0, [pc, #136]	@ (80008b8 <MX_GPIO_Init+0x138>)
 800082e:	f001 fb0b 	bl	8001e48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000832:	2200      	movs	r2, #0
 8000834:	2140      	movs	r1, #64	@ 0x40
 8000836:	4821      	ldr	r0, [pc, #132]	@ (80008bc <MX_GPIO_Init+0x13c>)
 8000838:	f001 fb06 	bl	8001e48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800083c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000840:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000842:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000846:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000848:	2300      	movs	r3, #0
 800084a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800084c:	f107 031c 	add.w	r3, r7, #28
 8000850:	4619      	mov	r1, r3
 8000852:	481b      	ldr	r0, [pc, #108]	@ (80008c0 <MX_GPIO_Init+0x140>)
 8000854:	f001 f94c 	bl	8001af0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000858:	f244 0381 	movw	r3, #16513	@ 0x4081
 800085c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800085e:	2301      	movs	r3, #1
 8000860:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000862:	2300      	movs	r3, #0
 8000864:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000866:	2300      	movs	r3, #0
 8000868:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800086a:	f107 031c 	add.w	r3, r7, #28
 800086e:	4619      	mov	r1, r3
 8000870:	4811      	ldr	r0, [pc, #68]	@ (80008b8 <MX_GPIO_Init+0x138>)
 8000872:	f001 f93d 	bl	8001af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000876:	2340      	movs	r3, #64	@ 0x40
 8000878:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800087a:	2301      	movs	r3, #1
 800087c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087e:	2300      	movs	r3, #0
 8000880:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000882:	2300      	movs	r3, #0
 8000884:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000886:	f107 031c 	add.w	r3, r7, #28
 800088a:	4619      	mov	r1, r3
 800088c:	480b      	ldr	r0, [pc, #44]	@ (80008bc <MX_GPIO_Init+0x13c>)
 800088e:	f001 f92f 	bl	8001af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000892:	2380      	movs	r3, #128	@ 0x80
 8000894:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000896:	2300      	movs	r3, #0
 8000898:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089a:	2300      	movs	r3, #0
 800089c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800089e:	f107 031c 	add.w	r3, r7, #28
 80008a2:	4619      	mov	r1, r3
 80008a4:	4805      	ldr	r0, [pc, #20]	@ (80008bc <MX_GPIO_Init+0x13c>)
 80008a6:	f001 f923 	bl	8001af0 <HAL_GPIO_Init>

}
 80008aa:	bf00      	nop
 80008ac:	3730      	adds	r7, #48	@ 0x30
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	40023800 	.word	0x40023800
 80008b8:	40020400 	.word	0x40020400
 80008bc:	40021800 	.word	0x40021800
 80008c0:	40020800 	.word	0x40020800

080008c4 <ledSwitch>:
const char* msgERR = "error invalid arguments\r\n";
const char* msgOK  = "Ok\r\n";

// Вкл и Выкл светодиодов
void ledSwitch( uint8_t ledNum, uint8_t ledState )
{
 80008c4:	b480      	push	{r7}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	4603      	mov	r3, r0
 80008cc:	460a      	mov	r2, r1
 80008ce:	71fb      	strb	r3, [r7, #7]
 80008d0:	4613      	mov	r3, r2
 80008d2:	71bb      	strb	r3, [r7, #6]
	ledNum -= 1;
 80008d4:	79fb      	ldrb	r3, [r7, #7]
 80008d6:	3b01      	subs	r3, #1
 80008d8:	71fb      	strb	r3, [r7, #7]

	if( ledState == 0 ) { GPIOB->BSRR |= (0x1 << (ledNum * 7)) << 16; }
 80008da:	79bb      	ldrb	r3, [r7, #6]
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d10c      	bne.n	80008fa <ledSwitch+0x36>
 80008e0:	4b10      	ldr	r3, [pc, #64]	@ (8000924 <ledSwitch+0x60>)
 80008e2:	6999      	ldr	r1, [r3, #24]
 80008e4:	79fa      	ldrb	r2, [r7, #7]
 80008e6:	4613      	mov	r3, r2
 80008e8:	00db      	lsls	r3, r3, #3
 80008ea:	1a9b      	subs	r3, r3, r2
 80008ec:	2201      	movs	r2, #1
 80008ee:	fa02 f303 	lsl.w	r3, r2, r3
 80008f2:	041b      	lsls	r3, r3, #16
 80008f4:	4a0b      	ldr	r2, [pc, #44]	@ (8000924 <ledSwitch+0x60>)
 80008f6:	430b      	orrs	r3, r1
 80008f8:	6193      	str	r3, [r2, #24]

	if( ledState == 1 ) { GPIOB->BSRR |= (0x1 << (ledNum * 7)); }
 80008fa:	79bb      	ldrb	r3, [r7, #6]
 80008fc:	2b01      	cmp	r3, #1
 80008fe:	d10b      	bne.n	8000918 <ledSwitch+0x54>
 8000900:	4b08      	ldr	r3, [pc, #32]	@ (8000924 <ledSwitch+0x60>)
 8000902:	6999      	ldr	r1, [r3, #24]
 8000904:	79fa      	ldrb	r2, [r7, #7]
 8000906:	4613      	mov	r3, r2
 8000908:	00db      	lsls	r3, r3, #3
 800090a:	1a9b      	subs	r3, r3, r2
 800090c:	2201      	movs	r2, #1
 800090e:	fa02 f303 	lsl.w	r3, r2, r3
 8000912:	4a04      	ldr	r2, [pc, #16]	@ (8000924 <ledSwitch+0x60>)
 8000914:	430b      	orrs	r3, r1
 8000916:	6193      	str	r3, [r2, #24]
}
 8000918:	bf00      	nop
 800091a:	370c      	adds	r7, #12
 800091c:	46bd      	mov	sp, r7
 800091e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000922:	4770      	bx	lr
 8000924:	40020400 	.word	0x40020400

08000928 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback( UART_HandleTypeDef *huart )
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
	if( huart == &huart3 )
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	4a17      	ldr	r2, [pc, #92]	@ (8000990 <HAL_UART_RxCpltCallback+0x68>)
 8000934:	4293      	cmp	r3, r2
 8000936:	d127      	bne.n	8000988 <HAL_UART_RxCpltCallback+0x60>
	{
		if( rxPos >= UART_BUF_SIZE ) { rxPos = 0; }
 8000938:	4b16      	ldr	r3, [pc, #88]	@ (8000994 <HAL_UART_RxCpltCallback+0x6c>)
 800093a:	781b      	ldrb	r3, [r3, #0]
 800093c:	2b1d      	cmp	r3, #29
 800093e:	d902      	bls.n	8000946 <HAL_UART_RxCpltCallback+0x1e>
 8000940:	4b14      	ldr	r3, [pc, #80]	@ (8000994 <HAL_UART_RxCpltCallback+0x6c>)
 8000942:	2200      	movs	r2, #0
 8000944:	701a      	strb	r2, [r3, #0]

		rxPos++;
 8000946:	4b13      	ldr	r3, [pc, #76]	@ (8000994 <HAL_UART_RxCpltCallback+0x6c>)
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	3301      	adds	r3, #1
 800094c:	b2da      	uxtb	r2, r3
 800094e:	4b11      	ldr	r3, [pc, #68]	@ (8000994 <HAL_UART_RxCpltCallback+0x6c>)
 8000950:	701a      	strb	r2, [r3, #0]
		if( ( rxPos > 0 ) && ( rxBuf[rxPos - 1] == '\r' ) )
 8000952:	4b10      	ldr	r3, [pc, #64]	@ (8000994 <HAL_UART_RxCpltCallback+0x6c>)
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	2b00      	cmp	r3, #0
 8000958:	d00c      	beq.n	8000974 <HAL_UART_RxCpltCallback+0x4c>
 800095a:	4b0e      	ldr	r3, [pc, #56]	@ (8000994 <HAL_UART_RxCpltCallback+0x6c>)
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	3b01      	subs	r3, #1
 8000960:	4a0d      	ldr	r2, [pc, #52]	@ (8000998 <HAL_UART_RxCpltCallback+0x70>)
 8000962:	5cd3      	ldrb	r3, [r2, r3]
 8000964:	2b0d      	cmp	r3, #13
 8000966:	d105      	bne.n	8000974 <HAL_UART_RxCpltCallback+0x4c>
		{
			HAL_UART_Receive_IT( &huart3, rxBuf, 1);
 8000968:	2201      	movs	r2, #1
 800096a:	490b      	ldr	r1, [pc, #44]	@ (8000998 <HAL_UART_RxCpltCallback+0x70>)
 800096c:	4808      	ldr	r0, [pc, #32]	@ (8000990 <HAL_UART_RxCpltCallback+0x68>)
 800096e:	f003 f8cd 	bl	8003b0c <HAL_UART_Receive_IT>
		else
		{
			HAL_UART_Receive_IT( &huart3, rxBuf + rxPos, 1);
		}
	}
}
 8000972:	e009      	b.n	8000988 <HAL_UART_RxCpltCallback+0x60>
			HAL_UART_Receive_IT( &huart3, rxBuf + rxPos, 1);
 8000974:	4b07      	ldr	r3, [pc, #28]	@ (8000994 <HAL_UART_RxCpltCallback+0x6c>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	461a      	mov	r2, r3
 800097a:	4b07      	ldr	r3, [pc, #28]	@ (8000998 <HAL_UART_RxCpltCallback+0x70>)
 800097c:	4413      	add	r3, r2
 800097e:	2201      	movs	r2, #1
 8000980:	4619      	mov	r1, r3
 8000982:	4803      	ldr	r0, [pc, #12]	@ (8000990 <HAL_UART_RxCpltCallback+0x68>)
 8000984:	f003 f8c2 	bl	8003b0c <HAL_UART_Receive_IT>
}
 8000988:	bf00      	nop
 800098a:	3708      	adds	r7, #8
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	200002cc 	.word	0x200002cc
 8000994:	2000025e 	.word	0x2000025e
 8000998:	20000260 	.word	0x20000260

0800099c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800099c:	b590      	push	{r4, r7, lr}
 800099e:	b083      	sub	sp, #12
 80009a0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009a2:	f000 fb92 	bl	80010ca <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009a6:	f000 f8ab 	bl	8000b00 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009aa:	f7ff fee9 	bl	8000780 <MX_GPIO_Init>
  MX_ETH_Init();
 80009ae:	f7ff fde1 	bl	8000574 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80009b2:	f000 fa21 	bl	8000df8 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80009b6:	f000 fab7 	bl	8000f28 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT( &huart3, rxBuf, 1 );
 80009ba:	2201      	movs	r2, #1
 80009bc:	494b      	ldr	r1, [pc, #300]	@ (8000aec <main+0x150>)
 80009be:	484c      	ldr	r0, [pc, #304]	@ (8000af0 <main+0x154>)
 80009c0:	f003 f8a4 	bl	8003b0c <HAL_UART_Receive_IT>
			Домашнее задание №1

			Стурис Алексей
		******************************************
	  */
	  if( ( rxPos > 0 ) && ( rxBuf[rxPos - 1] == '\r' ) )
 80009c4:	4b4b      	ldr	r3, [pc, #300]	@ (8000af4 <main+0x158>)
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d0fb      	beq.n	80009c4 <main+0x28>
 80009cc:	4b49      	ldr	r3, [pc, #292]	@ (8000af4 <main+0x158>)
 80009ce:	781b      	ldrb	r3, [r3, #0]
 80009d0:	3b01      	subs	r3, #1
 80009d2:	4a46      	ldr	r2, [pc, #280]	@ (8000aec <main+0x150>)
 80009d4:	5cd3      	ldrb	r3, [r2, r3]
 80009d6:	2b0d      	cmp	r3, #13
 80009d8:	d1f4      	bne.n	80009c4 <main+0x28>
	  {
		  uint8_t ledNum  = 0xFF; // 0xFF означает, что пришла некорректная команда
 80009da:	23ff      	movs	r3, #255	@ 0xff
 80009dc:	71fb      	strb	r3, [r7, #7]
		  uint8_t ledStat = 0; // 0 - светодиод выключить; 1 - светодиод включить
 80009de:	2300      	movs	r3, #0
 80009e0:	71bb      	strb	r3, [r7, #6]

		  if( (rxBuf[0] == 'o') && (rxBuf[1] == 'n') && (rxBuf[2] == ' ') )
 80009e2:	4b42      	ldr	r3, [pc, #264]	@ (8000aec <main+0x150>)
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	2b6f      	cmp	r3, #111	@ 0x6f
 80009e8:	d122      	bne.n	8000a30 <main+0x94>
 80009ea:	4b40      	ldr	r3, [pc, #256]	@ (8000aec <main+0x150>)
 80009ec:	785b      	ldrb	r3, [r3, #1]
 80009ee:	2b6e      	cmp	r3, #110	@ 0x6e
 80009f0:	d11e      	bne.n	8000a30 <main+0x94>
 80009f2:	4b3e      	ldr	r3, [pc, #248]	@ (8000aec <main+0x150>)
 80009f4:	789b      	ldrb	r3, [r3, #2]
 80009f6:	2b20      	cmp	r3, #32
 80009f8:	d11a      	bne.n	8000a30 <main+0x94>
		  {
			  if( ((rxBuf[3] == '0') || (rxBuf[3] == '1') || (rxBuf[3] == '2') || (rxBuf[3] == '3')) && (rxBuf[4] == '\r') )
 80009fa:	4b3c      	ldr	r3, [pc, #240]	@ (8000aec <main+0x150>)
 80009fc:	78db      	ldrb	r3, [r3, #3]
 80009fe:	2b30      	cmp	r3, #48	@ 0x30
 8000a00:	d00b      	beq.n	8000a1a <main+0x7e>
 8000a02:	4b3a      	ldr	r3, [pc, #232]	@ (8000aec <main+0x150>)
 8000a04:	78db      	ldrb	r3, [r3, #3]
 8000a06:	2b31      	cmp	r3, #49	@ 0x31
 8000a08:	d007      	beq.n	8000a1a <main+0x7e>
 8000a0a:	4b38      	ldr	r3, [pc, #224]	@ (8000aec <main+0x150>)
 8000a0c:	78db      	ldrb	r3, [r3, #3]
 8000a0e:	2b32      	cmp	r3, #50	@ 0x32
 8000a10:	d003      	beq.n	8000a1a <main+0x7e>
 8000a12:	4b36      	ldr	r3, [pc, #216]	@ (8000aec <main+0x150>)
 8000a14:	78db      	ldrb	r3, [r3, #3]
 8000a16:	2b33      	cmp	r3, #51	@ 0x33
 8000a18:	d135      	bne.n	8000a86 <main+0xea>
 8000a1a:	4b34      	ldr	r3, [pc, #208]	@ (8000aec <main+0x150>)
 8000a1c:	791b      	ldrb	r3, [r3, #4]
 8000a1e:	2b0d      	cmp	r3, #13
 8000a20:	d131      	bne.n	8000a86 <main+0xea>
			  {
				  ledStat = 1; // включить светодиод
 8000a22:	2301      	movs	r3, #1
 8000a24:	71bb      	strb	r3, [r7, #6]
				  ledNum = rxBuf[3] - 48; // '0' = 48 в таблице ASCII
 8000a26:	4b31      	ldr	r3, [pc, #196]	@ (8000aec <main+0x150>)
 8000a28:	78db      	ldrb	r3, [r3, #3]
 8000a2a:	3b30      	subs	r3, #48	@ 0x30
 8000a2c:	71fb      	strb	r3, [r7, #7]
			  if( ((rxBuf[3] == '0') || (rxBuf[3] == '1') || (rxBuf[3] == '2') || (rxBuf[3] == '3')) && (rxBuf[4] == '\r') )
 8000a2e:	e02a      	b.n	8000a86 <main+0xea>
			  }
		  }
		  else if( (rxBuf[0] == 'o') && (rxBuf[1] == 'f') && (rxBuf[2] == 'f') && (rxBuf[3] == ' ') )
 8000a30:	4b2e      	ldr	r3, [pc, #184]	@ (8000aec <main+0x150>)
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	2b6f      	cmp	r3, #111	@ 0x6f
 8000a36:	d127      	bne.n	8000a88 <main+0xec>
 8000a38:	4b2c      	ldr	r3, [pc, #176]	@ (8000aec <main+0x150>)
 8000a3a:	785b      	ldrb	r3, [r3, #1]
 8000a3c:	2b66      	cmp	r3, #102	@ 0x66
 8000a3e:	d123      	bne.n	8000a88 <main+0xec>
 8000a40:	4b2a      	ldr	r3, [pc, #168]	@ (8000aec <main+0x150>)
 8000a42:	789b      	ldrb	r3, [r3, #2]
 8000a44:	2b66      	cmp	r3, #102	@ 0x66
 8000a46:	d11f      	bne.n	8000a88 <main+0xec>
 8000a48:	4b28      	ldr	r3, [pc, #160]	@ (8000aec <main+0x150>)
 8000a4a:	78db      	ldrb	r3, [r3, #3]
 8000a4c:	2b20      	cmp	r3, #32
 8000a4e:	d11b      	bne.n	8000a88 <main+0xec>
		  {
			  if( ((rxBuf[4] == '0') || (rxBuf[4] == '1') || (rxBuf[4] == '2') || (rxBuf[4] == '3')) && (rxBuf[5] == '\r') )
 8000a50:	4b26      	ldr	r3, [pc, #152]	@ (8000aec <main+0x150>)
 8000a52:	791b      	ldrb	r3, [r3, #4]
 8000a54:	2b30      	cmp	r3, #48	@ 0x30
 8000a56:	d00b      	beq.n	8000a70 <main+0xd4>
 8000a58:	4b24      	ldr	r3, [pc, #144]	@ (8000aec <main+0x150>)
 8000a5a:	791b      	ldrb	r3, [r3, #4]
 8000a5c:	2b31      	cmp	r3, #49	@ 0x31
 8000a5e:	d007      	beq.n	8000a70 <main+0xd4>
 8000a60:	4b22      	ldr	r3, [pc, #136]	@ (8000aec <main+0x150>)
 8000a62:	791b      	ldrb	r3, [r3, #4]
 8000a64:	2b32      	cmp	r3, #50	@ 0x32
 8000a66:	d003      	beq.n	8000a70 <main+0xd4>
 8000a68:	4b20      	ldr	r3, [pc, #128]	@ (8000aec <main+0x150>)
 8000a6a:	791b      	ldrb	r3, [r3, #4]
 8000a6c:	2b33      	cmp	r3, #51	@ 0x33
 8000a6e:	d10b      	bne.n	8000a88 <main+0xec>
 8000a70:	4b1e      	ldr	r3, [pc, #120]	@ (8000aec <main+0x150>)
 8000a72:	795b      	ldrb	r3, [r3, #5]
 8000a74:	2b0d      	cmp	r3, #13
 8000a76:	d107      	bne.n	8000a88 <main+0xec>
			  {
				  ledStat = 0;  // выключить светодиод
 8000a78:	2300      	movs	r3, #0
 8000a7a:	71bb      	strb	r3, [r7, #6]
				  ledNum = rxBuf[4] - 48; // '0' = 48 в таблице ASCII
 8000a7c:	4b1b      	ldr	r3, [pc, #108]	@ (8000aec <main+0x150>)
 8000a7e:	791b      	ldrb	r3, [r3, #4]
 8000a80:	3b30      	subs	r3, #48	@ 0x30
 8000a82:	71fb      	strb	r3, [r7, #7]
 8000a84:	e000      	b.n	8000a88 <main+0xec>
			  if( ((rxBuf[3] == '0') || (rxBuf[3] == '1') || (rxBuf[3] == '2') || (rxBuf[3] == '3')) && (rxBuf[4] == '\r') )
 8000a86:	bf00      	nop
			  }
		  }
		  // если не зашли в if, то ledNum = 0xFF;

		  if( ledNum != 0xFF )
 8000a88:	79fb      	ldrb	r3, [r7, #7]
 8000a8a:	2bff      	cmp	r3, #255	@ 0xff
 8000a8c:	d017      	beq.n	8000abe <main+0x122>
		  {
			  if( ledNum > 0 ) { ledSwitch( ledNum, ledStat); } // LD0 нет на плате
 8000a8e:	79fb      	ldrb	r3, [r7, #7]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d005      	beq.n	8000aa0 <main+0x104>
 8000a94:	79ba      	ldrb	r2, [r7, #6]
 8000a96:	79fb      	ldrb	r3, [r7, #7]
 8000a98:	4611      	mov	r1, r2
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f7ff ff12 	bl	80008c4 <ledSwitch>
			  HAL_UART_Transmit_IT( &huart3, (uint8_t*)msgOK,  strlen(msgOK));
 8000aa0:	4b15      	ldr	r3, [pc, #84]	@ (8000af8 <main+0x15c>)
 8000aa2:	681c      	ldr	r4, [r3, #0]
 8000aa4:	4b14      	ldr	r3, [pc, #80]	@ (8000af8 <main+0x15c>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f7ff fbc5 	bl	8000238 <strlen>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	b29b      	uxth	r3, r3
 8000ab2:	461a      	mov	r2, r3
 8000ab4:	4621      	mov	r1, r4
 8000ab6:	480e      	ldr	r0, [pc, #56]	@ (8000af0 <main+0x154>)
 8000ab8:	f002 ffca 	bl	8003a50 <HAL_UART_Transmit_IT>
 8000abc:	e00d      	b.n	8000ada <main+0x13e>
		  }
		  else
		  {
			  HAL_UART_Transmit_IT( &huart3, (uint8_t*)msgERR, strlen(msgERR));
 8000abe:	4b0f      	ldr	r3, [pc, #60]	@ (8000afc <main+0x160>)
 8000ac0:	681c      	ldr	r4, [r3, #0]
 8000ac2:	4b0e      	ldr	r3, [pc, #56]	@ (8000afc <main+0x160>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f7ff fbb6 	bl	8000238 <strlen>
 8000acc:	4603      	mov	r3, r0
 8000ace:	b29b      	uxth	r3, r3
 8000ad0:	461a      	mov	r2, r3
 8000ad2:	4621      	mov	r1, r4
 8000ad4:	4806      	ldr	r0, [pc, #24]	@ (8000af0 <main+0x154>)
 8000ad6:	f002 ffbb 	bl	8003a50 <HAL_UART_Transmit_IT>
		  }

		  memset(rxBuf, 0, UART_BUF_SIZE);
 8000ada:	221e      	movs	r2, #30
 8000adc:	2100      	movs	r1, #0
 8000ade:	4803      	ldr	r0, [pc, #12]	@ (8000aec <main+0x150>)
 8000ae0:	f004 fe43 	bl	800576a <memset>
		  rxPos = 0;
 8000ae4:	4b03      	ldr	r3, [pc, #12]	@ (8000af4 <main+0x158>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	701a      	strb	r2, [r3, #0]
	  if( ( rxPos > 0 ) && ( rxBuf[rxPos - 1] == '\r' ) )
 8000aea:	e76b      	b.n	80009c4 <main+0x28>
 8000aec:	20000260 	.word	0x20000260
 8000af0:	200002cc 	.word	0x200002cc
 8000af4:	2000025e 	.word	0x2000025e
 8000af8:	20000004 	.word	0x20000004
 8000afc:	20000000 	.word	0x20000000

08000b00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b094      	sub	sp, #80	@ 0x50
 8000b04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b06:	f107 031c 	add.w	r3, r7, #28
 8000b0a:	2234      	movs	r2, #52	@ 0x34
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f004 fe2b 	bl	800576a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b14:	f107 0308 	add.w	r3, r7, #8
 8000b18:	2200      	movs	r2, #0
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	605a      	str	r2, [r3, #4]
 8000b1e:	609a      	str	r2, [r3, #8]
 8000b20:	60da      	str	r2, [r3, #12]
 8000b22:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000b24:	f001 fae4 	bl	80020f0 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b28:	4b2b      	ldr	r3, [pc, #172]	@ (8000bd8 <SystemClock_Config+0xd8>)
 8000b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b2c:	4a2a      	ldr	r2, [pc, #168]	@ (8000bd8 <SystemClock_Config+0xd8>)
 8000b2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b32:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b34:	4b28      	ldr	r3, [pc, #160]	@ (8000bd8 <SystemClock_Config+0xd8>)
 8000b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b3c:	607b      	str	r3, [r7, #4]
 8000b3e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b40:	4b26      	ldr	r3, [pc, #152]	@ (8000bdc <SystemClock_Config+0xdc>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a25      	ldr	r2, [pc, #148]	@ (8000bdc <SystemClock_Config+0xdc>)
 8000b46:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000b4a:	6013      	str	r3, [r2, #0]
 8000b4c:	4b23      	ldr	r3, [pc, #140]	@ (8000bdc <SystemClock_Config+0xdc>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b54:	603b      	str	r3, [r7, #0]
 8000b56:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b58:	2301      	movs	r3, #1
 8000b5a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000b5c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000b60:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b62:	2302      	movs	r3, #2
 8000b64:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b66:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000b6a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000b6c:	2304      	movs	r3, #4
 8000b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000b70:	23d8      	movs	r3, #216	@ 0xd8
 8000b72:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b74:	2302      	movs	r3, #2
 8000b76:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000b78:	2309      	movs	r3, #9
 8000b7a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b80:	f107 031c 	add.w	r3, r7, #28
 8000b84:	4618      	mov	r0, r3
 8000b86:	f001 fb13 	bl	80021b0 <HAL_RCC_OscConfig>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000b90:	f000 f838 	bl	8000c04 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000b94:	f001 fabc 	bl	8002110 <HAL_PWREx_EnableOverDrive>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000b9e:	f000 f831 	bl	8000c04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ba2:	230f      	movs	r3, #15
 8000ba4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ba6:	2302      	movs	r3, #2
 8000ba8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000baa:	2300      	movs	r3, #0
 8000bac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000bae:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000bb2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000bb4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bb8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000bba:	f107 0308 	add.w	r3, r7, #8
 8000bbe:	2107      	movs	r1, #7
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f001 fda3 	bl	800270c <HAL_RCC_ClockConfig>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000bcc:	f000 f81a 	bl	8000c04 <Error_Handler>
  }
}
 8000bd0:	bf00      	nop
 8000bd2:	3750      	adds	r7, #80	@ 0x50
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	40023800 	.word	0x40023800
 8000bdc:	40007000 	.word	0x40007000

08000be0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a04      	ldr	r2, [pc, #16]	@ (8000c00 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d101      	bne.n	8000bf6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000bf2:	f000 fa77 	bl	80010e4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000bf6:	bf00      	nop
 8000bf8:	3708      	adds	r7, #8
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	40001000 	.word	0x40001000

08000c04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c08:	b672      	cpsid	i
}
 8000c0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c0c:	bf00      	nop
 8000c0e:	e7fd      	b.n	8000c0c <Error_Handler+0x8>

08000c10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000c16:	4b0f      	ldr	r3, [pc, #60]	@ (8000c54 <HAL_MspInit+0x44>)
 8000c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c1a:	4a0e      	ldr	r2, [pc, #56]	@ (8000c54 <HAL_MspInit+0x44>)
 8000c1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c20:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c22:	4b0c      	ldr	r3, [pc, #48]	@ (8000c54 <HAL_MspInit+0x44>)
 8000c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c2a:	607b      	str	r3, [r7, #4]
 8000c2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c2e:	4b09      	ldr	r3, [pc, #36]	@ (8000c54 <HAL_MspInit+0x44>)
 8000c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c32:	4a08      	ldr	r2, [pc, #32]	@ (8000c54 <HAL_MspInit+0x44>)
 8000c34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c38:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c3a:	4b06      	ldr	r3, [pc, #24]	@ (8000c54 <HAL_MspInit+0x44>)
 8000c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c42:	603b      	str	r3, [r7, #0]
 8000c44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c46:	bf00      	nop
 8000c48:	370c      	adds	r7, #12
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop
 8000c54:	40023800 	.word	0x40023800

08000c58 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b08e      	sub	sp, #56	@ 0x38
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000c60:	2300      	movs	r3, #0
 8000c62:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000c64:	2300      	movs	r3, #0
 8000c66:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000c68:	4b33      	ldr	r3, [pc, #204]	@ (8000d38 <HAL_InitTick+0xe0>)
 8000c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c6c:	4a32      	ldr	r2, [pc, #200]	@ (8000d38 <HAL_InitTick+0xe0>)
 8000c6e:	f043 0310 	orr.w	r3, r3, #16
 8000c72:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c74:	4b30      	ldr	r3, [pc, #192]	@ (8000d38 <HAL_InitTick+0xe0>)
 8000c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c78:	f003 0310 	and.w	r3, r3, #16
 8000c7c:	60fb      	str	r3, [r7, #12]
 8000c7e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c80:	f107 0210 	add.w	r2, r7, #16
 8000c84:	f107 0314 	add.w	r3, r7, #20
 8000c88:	4611      	mov	r1, r2
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f001 ff64 	bl	8002b58 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000c90:	6a3b      	ldr	r3, [r7, #32]
 8000c92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d103      	bne.n	8000ca2 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c9a:	f001 ff35 	bl	8002b08 <HAL_RCC_GetPCLK1Freq>
 8000c9e:	6378      	str	r0, [r7, #52]	@ 0x34
 8000ca0:	e004      	b.n	8000cac <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000ca2:	f001 ff31 	bl	8002b08 <HAL_RCC_GetPCLK1Freq>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	005b      	lsls	r3, r3, #1
 8000caa:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000cac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000cae:	4a23      	ldr	r2, [pc, #140]	@ (8000d3c <HAL_InitTick+0xe4>)
 8000cb0:	fba2 2303 	umull	r2, r3, r2, r3
 8000cb4:	0c9b      	lsrs	r3, r3, #18
 8000cb6:	3b01      	subs	r3, #1
 8000cb8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000cba:	4b21      	ldr	r3, [pc, #132]	@ (8000d40 <HAL_InitTick+0xe8>)
 8000cbc:	4a21      	ldr	r2, [pc, #132]	@ (8000d44 <HAL_InitTick+0xec>)
 8000cbe:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000cc0:	4b1f      	ldr	r3, [pc, #124]	@ (8000d40 <HAL_InitTick+0xe8>)
 8000cc2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000cc6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000cc8:	4a1d      	ldr	r2, [pc, #116]	@ (8000d40 <HAL_InitTick+0xe8>)
 8000cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ccc:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000cce:	4b1c      	ldr	r3, [pc, #112]	@ (8000d40 <HAL_InitTick+0xe8>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cd4:	4b1a      	ldr	r3, [pc, #104]	@ (8000d40 <HAL_InitTick+0xe8>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cda:	4b19      	ldr	r3, [pc, #100]	@ (8000d40 <HAL_InitTick+0xe8>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000ce0:	4817      	ldr	r0, [pc, #92]	@ (8000d40 <HAL_InitTick+0xe8>)
 8000ce2:	f002 fb93 	bl	800340c <HAL_TIM_Base_Init>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000cec:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d11b      	bne.n	8000d2c <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000cf4:	4812      	ldr	r0, [pc, #72]	@ (8000d40 <HAL_InitTick+0xe8>)
 8000cf6:	f002 fbeb 	bl	80034d0 <HAL_TIM_Base_Start_IT>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000d00:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d111      	bne.n	8000d2c <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000d08:	2036      	movs	r0, #54	@ 0x36
 8000d0a:	f000 fb03 	bl	8001314 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	2b0f      	cmp	r3, #15
 8000d12:	d808      	bhi.n	8000d26 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000d14:	2200      	movs	r2, #0
 8000d16:	6879      	ldr	r1, [r7, #4]
 8000d18:	2036      	movs	r0, #54	@ 0x36
 8000d1a:	f000 fadf 	bl	80012dc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d48 <HAL_InitTick+0xf0>)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	6013      	str	r3, [r2, #0]
 8000d24:	e002      	b.n	8000d2c <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8000d26:	2301      	movs	r3, #1
 8000d28:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000d2c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	3738      	adds	r7, #56	@ 0x38
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	40023800 	.word	0x40023800
 8000d3c:	431bde83 	.word	0x431bde83
 8000d40:	20000280 	.word	0x20000280
 8000d44:	40001000 	.word	0x40001000
 8000d48:	2000000c 	.word	0x2000000c

08000d4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d50:	bf00      	nop
 8000d52:	e7fd      	b.n	8000d50 <NMI_Handler+0x4>

08000d54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d58:	bf00      	nop
 8000d5a:	e7fd      	b.n	8000d58 <HardFault_Handler+0x4>

08000d5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d60:	bf00      	nop
 8000d62:	e7fd      	b.n	8000d60 <MemManage_Handler+0x4>

08000d64 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d68:	bf00      	nop
 8000d6a:	e7fd      	b.n	8000d68 <BusFault_Handler+0x4>

08000d6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d70:	bf00      	nop
 8000d72:	e7fd      	b.n	8000d70 <UsageFault_Handler+0x4>

08000d74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d78:	bf00      	nop
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr

08000d82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d82:	b480      	push	{r7}
 8000d84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d86:	bf00      	nop
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr

08000d90 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d94:	bf00      	nop
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr

08000d9e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d9e:	b480      	push	{r7}
 8000da0:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000da2:	bf00      	nop
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr

08000dac <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000db0:	4802      	ldr	r0, [pc, #8]	@ (8000dbc <USART3_IRQHandler+0x10>)
 8000db2:	f002 feef 	bl	8003b94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000db6:	bf00      	nop
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	200002cc 	.word	0x200002cc

08000dc0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000dc4:	4802      	ldr	r0, [pc, #8]	@ (8000dd0 <TIM6_DAC_IRQHandler+0x10>)
 8000dc6:	f002 fbfb 	bl	80035c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000dca:	bf00      	nop
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	20000280 	.word	0x20000280

08000dd4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000dd8:	4b06      	ldr	r3, [pc, #24]	@ (8000df4 <SystemInit+0x20>)
 8000dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dde:	4a05      	ldr	r2, [pc, #20]	@ (8000df4 <SystemInit+0x20>)
 8000de0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000de4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000de8:	bf00      	nop
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	e000ed00 	.word	0xe000ed00

08000df8 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000dfc:	4b14      	ldr	r3, [pc, #80]	@ (8000e50 <MX_USART3_UART_Init+0x58>)
 8000dfe:	4a15      	ldr	r2, [pc, #84]	@ (8000e54 <MX_USART3_UART_Init+0x5c>)
 8000e00:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e02:	4b13      	ldr	r3, [pc, #76]	@ (8000e50 <MX_USART3_UART_Init+0x58>)
 8000e04:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e08:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e0a:	4b11      	ldr	r3, [pc, #68]	@ (8000e50 <MX_USART3_UART_Init+0x58>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e10:	4b0f      	ldr	r3, [pc, #60]	@ (8000e50 <MX_USART3_UART_Init+0x58>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e16:	4b0e      	ldr	r3, [pc, #56]	@ (8000e50 <MX_USART3_UART_Init+0x58>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000e50 <MX_USART3_UART_Init+0x58>)
 8000e1e:	220c      	movs	r2, #12
 8000e20:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e22:	4b0b      	ldr	r3, [pc, #44]	@ (8000e50 <MX_USART3_UART_Init+0x58>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e28:	4b09      	ldr	r3, [pc, #36]	@ (8000e50 <MX_USART3_UART_Init+0x58>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e2e:	4b08      	ldr	r3, [pc, #32]	@ (8000e50 <MX_USART3_UART_Init+0x58>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e34:	4b06      	ldr	r3, [pc, #24]	@ (8000e50 <MX_USART3_UART_Init+0x58>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e3a:	4805      	ldr	r0, [pc, #20]	@ (8000e50 <MX_USART3_UART_Init+0x58>)
 8000e3c:	f002 fdba 	bl	80039b4 <HAL_UART_Init>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d001      	beq.n	8000e4a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000e46:	f7ff fedd 	bl	8000c04 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000e4a:	bf00      	nop
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	200002cc 	.word	0x200002cc
 8000e54:	40004800 	.word	0x40004800

08000e58 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b0ae      	sub	sp, #184	@ 0xb8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e60:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000e64:	2200      	movs	r2, #0
 8000e66:	601a      	str	r2, [r3, #0]
 8000e68:	605a      	str	r2, [r3, #4]
 8000e6a:	609a      	str	r2, [r3, #8]
 8000e6c:	60da      	str	r2, [r3, #12]
 8000e6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e70:	f107 0314 	add.w	r3, r7, #20
 8000e74:	2290      	movs	r2, #144	@ 0x90
 8000e76:	2100      	movs	r1, #0
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f004 fc76 	bl	800576a <memset>
  if(uartHandle->Instance==USART3)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	4a26      	ldr	r2, [pc, #152]	@ (8000f1c <HAL_UART_MspInit+0xc4>)
 8000e84:	4293      	cmp	r3, r2
 8000e86:	d144      	bne.n	8000f12 <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000e88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e8c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e92:	f107 0314 	add.w	r3, r7, #20
 8000e96:	4618      	mov	r0, r3
 8000e98:	f001 fe90 	bl	8002bbc <HAL_RCCEx_PeriphCLKConfig>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000ea2:	f7ff feaf 	bl	8000c04 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000ea6:	4b1e      	ldr	r3, [pc, #120]	@ (8000f20 <HAL_UART_MspInit+0xc8>)
 8000ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eaa:	4a1d      	ldr	r2, [pc, #116]	@ (8000f20 <HAL_UART_MspInit+0xc8>)
 8000eac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000eb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000eb2:	4b1b      	ldr	r3, [pc, #108]	@ (8000f20 <HAL_UART_MspInit+0xc8>)
 8000eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eb6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000eba:	613b      	str	r3, [r7, #16]
 8000ebc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ebe:	4b18      	ldr	r3, [pc, #96]	@ (8000f20 <HAL_UART_MspInit+0xc8>)
 8000ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ec2:	4a17      	ldr	r2, [pc, #92]	@ (8000f20 <HAL_UART_MspInit+0xc8>)
 8000ec4:	f043 0308 	orr.w	r3, r3, #8
 8000ec8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eca:	4b15      	ldr	r3, [pc, #84]	@ (8000f20 <HAL_UART_MspInit+0xc8>)
 8000ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ece:	f003 0308 	and.w	r3, r3, #8
 8000ed2:	60fb      	str	r3, [r7, #12]
 8000ed4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000ed6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000eda:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ede:	2302      	movs	r3, #2
 8000ee0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eea:	2303      	movs	r3, #3
 8000eec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ef0:	2307      	movs	r3, #7
 8000ef2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ef6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000efa:	4619      	mov	r1, r3
 8000efc:	4809      	ldr	r0, [pc, #36]	@ (8000f24 <HAL_UART_MspInit+0xcc>)
 8000efe:	f000 fdf7 	bl	8001af0 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 10, 0);
 8000f02:	2200      	movs	r2, #0
 8000f04:	210a      	movs	r1, #10
 8000f06:	2027      	movs	r0, #39	@ 0x27
 8000f08:	f000 f9e8 	bl	80012dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000f0c:	2027      	movs	r0, #39	@ 0x27
 8000f0e:	f000 fa01 	bl	8001314 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000f12:	bf00      	nop
 8000f14:	37b8      	adds	r7, #184	@ 0xb8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	40004800 	.word	0x40004800
 8000f20:	40023800 	.word	0x40023800
 8000f24:	40020c00 	.word	0x40020c00

08000f28 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000f2c:	4b14      	ldr	r3, [pc, #80]	@ (8000f80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f2e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000f32:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000f34:	4b12      	ldr	r3, [pc, #72]	@ (8000f80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f36:	2206      	movs	r2, #6
 8000f38:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000f3a:	4b11      	ldr	r3, [pc, #68]	@ (8000f80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f3c:	2202      	movs	r2, #2
 8000f3e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000f40:	4b0f      	ldr	r3, [pc, #60]	@ (8000f80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000f46:	4b0e      	ldr	r3, [pc, #56]	@ (8000f80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f48:	2202      	movs	r2, #2
 8000f4a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000f4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f4e:	2201      	movs	r2, #1
 8000f50:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000f52:	4b0b      	ldr	r3, [pc, #44]	@ (8000f80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000f58:	4b09      	ldr	r3, [pc, #36]	@ (8000f80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000f5e:	4b08      	ldr	r3, [pc, #32]	@ (8000f80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f60:	2201      	movs	r2, #1
 8000f62:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000f64:	4b06      	ldr	r3, [pc, #24]	@ (8000f80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000f6a:	4805      	ldr	r0, [pc, #20]	@ (8000f80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f6c:	f000 ff85 	bl	8001e7a <HAL_PCD_Init>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d001      	beq.n	8000f7a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000f76:	f7ff fe45 	bl	8000c04 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000f7a:	bf00      	nop
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	20000354 	.word	0x20000354

08000f84 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b0ae      	sub	sp, #184	@ 0xb8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f8c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
 8000f94:	605a      	str	r2, [r3, #4]
 8000f96:	609a      	str	r2, [r3, #8]
 8000f98:	60da      	str	r2, [r3, #12]
 8000f9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f9c:	f107 0314 	add.w	r3, r7, #20
 8000fa0:	2290      	movs	r2, #144	@ 0x90
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f004 fbe0 	bl	800576a <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000fb2:	d159      	bne.n	8001068 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8000fb4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8000fb8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fc0:	f107 0314 	add.w	r3, r7, #20
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f001 fdf9 	bl	8002bbc <HAL_RCCEx_PeriphCLKConfig>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8000fd0:	f7ff fe18 	bl	8000c04 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fd4:	4b26      	ldr	r3, [pc, #152]	@ (8001070 <HAL_PCD_MspInit+0xec>)
 8000fd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd8:	4a25      	ldr	r2, [pc, #148]	@ (8001070 <HAL_PCD_MspInit+0xec>)
 8000fda:	f043 0301 	orr.w	r3, r3, #1
 8000fde:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fe0:	4b23      	ldr	r3, [pc, #140]	@ (8001070 <HAL_PCD_MspInit+0xec>)
 8000fe2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe4:	f003 0301 	and.w	r3, r3, #1
 8000fe8:	613b      	str	r3, [r7, #16]
 8000fea:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000fec:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000ff0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001000:	2303      	movs	r3, #3
 8001002:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001006:	230a      	movs	r3, #10
 8001008:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800100c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001010:	4619      	mov	r1, r3
 8001012:	4818      	ldr	r0, [pc, #96]	@ (8001074 <HAL_PCD_MspInit+0xf0>)
 8001014:	f000 fd6c 	bl	8001af0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001018:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800101c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001020:	2300      	movs	r3, #0
 8001022:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001026:	2300      	movs	r3, #0
 8001028:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800102c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001030:	4619      	mov	r1, r3
 8001032:	4810      	ldr	r0, [pc, #64]	@ (8001074 <HAL_PCD_MspInit+0xf0>)
 8001034:	f000 fd5c 	bl	8001af0 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001038:	4b0d      	ldr	r3, [pc, #52]	@ (8001070 <HAL_PCD_MspInit+0xec>)
 800103a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800103c:	4a0c      	ldr	r2, [pc, #48]	@ (8001070 <HAL_PCD_MspInit+0xec>)
 800103e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001042:	6353      	str	r3, [r2, #52]	@ 0x34
 8001044:	4b0a      	ldr	r3, [pc, #40]	@ (8001070 <HAL_PCD_MspInit+0xec>)
 8001046:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001048:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800104c:	60fb      	str	r3, [r7, #12]
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	4b07      	ldr	r3, [pc, #28]	@ (8001070 <HAL_PCD_MspInit+0xec>)
 8001052:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001054:	4a06      	ldr	r2, [pc, #24]	@ (8001070 <HAL_PCD_MspInit+0xec>)
 8001056:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800105a:	6453      	str	r3, [r2, #68]	@ 0x44
 800105c:	4b04      	ldr	r3, [pc, #16]	@ (8001070 <HAL_PCD_MspInit+0xec>)
 800105e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001060:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001064:	60bb      	str	r3, [r7, #8]
 8001066:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001068:	bf00      	nop
 800106a:	37b8      	adds	r7, #184	@ 0xb8
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	40023800 	.word	0x40023800
 8001074:	40020000 	.word	0x40020000

08001078 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001078:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80010b0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800107c:	f7ff feaa 	bl	8000dd4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001080:	480c      	ldr	r0, [pc, #48]	@ (80010b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001082:	490d      	ldr	r1, [pc, #52]	@ (80010b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001084:	4a0d      	ldr	r2, [pc, #52]	@ (80010bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001086:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001088:	e002      	b.n	8001090 <LoopCopyDataInit>

0800108a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800108a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800108c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800108e:	3304      	adds	r3, #4

08001090 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001090:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001092:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001094:	d3f9      	bcc.n	800108a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001096:	4a0a      	ldr	r2, [pc, #40]	@ (80010c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001098:	4c0a      	ldr	r4, [pc, #40]	@ (80010c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800109a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800109c:	e001      	b.n	80010a2 <LoopFillZerobss>

0800109e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800109e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010a0:	3204      	adds	r2, #4

080010a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010a4:	d3fb      	bcc.n	800109e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80010a6:	f004 fb69 	bl	800577c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010aa:	f7ff fc77 	bl	800099c <main>
  bx  lr    
 80010ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80010b0:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80010b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010b8:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80010bc:	08005828 	.word	0x08005828
  ldr r2, =_sbss
 80010c0:	20000154 	.word	0x20000154
  ldr r4, =_ebss
 80010c4:	20000838 	.word	0x20000838

080010c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010c8:	e7fe      	b.n	80010c8 <ADC_IRQHandler>

080010ca <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010ca:	b580      	push	{r7, lr}
 80010cc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010ce:	2003      	movs	r0, #3
 80010d0:	f000 f8f9 	bl	80012c6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010d4:	200f      	movs	r0, #15
 80010d6:	f7ff fdbf 	bl	8000c58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010da:	f7ff fd99 	bl	8000c10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010de:	2300      	movs	r3, #0
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	bd80      	pop	{r7, pc}

080010e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010e8:	4b06      	ldr	r3, [pc, #24]	@ (8001104 <HAL_IncTick+0x20>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	461a      	mov	r2, r3
 80010ee:	4b06      	ldr	r3, [pc, #24]	@ (8001108 <HAL_IncTick+0x24>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	4413      	add	r3, r2
 80010f4:	4a04      	ldr	r2, [pc, #16]	@ (8001108 <HAL_IncTick+0x24>)
 80010f6:	6013      	str	r3, [r2, #0]
}
 80010f8:	bf00      	nop
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	20000010 	.word	0x20000010
 8001108:	20000834 	.word	0x20000834

0800110c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
  return uwTick;
 8001110:	4b03      	ldr	r3, [pc, #12]	@ (8001120 <HAL_GetTick+0x14>)
 8001112:	681b      	ldr	r3, [r3, #0]
}
 8001114:	4618      	mov	r0, r3
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	20000834 	.word	0x20000834

08001124 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800112c:	f7ff ffee 	bl	800110c <HAL_GetTick>
 8001130:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800113c:	d005      	beq.n	800114a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800113e:	4b0a      	ldr	r3, [pc, #40]	@ (8001168 <HAL_Delay+0x44>)
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	461a      	mov	r2, r3
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	4413      	add	r3, r2
 8001148:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800114a:	bf00      	nop
 800114c:	f7ff ffde 	bl	800110c <HAL_GetTick>
 8001150:	4602      	mov	r2, r0
 8001152:	68bb      	ldr	r3, [r7, #8]
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	68fa      	ldr	r2, [r7, #12]
 8001158:	429a      	cmp	r2, r3
 800115a:	d8f7      	bhi.n	800114c <HAL_Delay+0x28>
  {
  }
}
 800115c:	bf00      	nop
 800115e:	bf00      	nop
 8001160:	3710      	adds	r7, #16
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	20000010 	.word	0x20000010

0800116c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800116c:	b480      	push	{r7}
 800116e:	b085      	sub	sp, #20
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f003 0307 	and.w	r3, r3, #7
 800117a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800117c:	4b0b      	ldr	r3, [pc, #44]	@ (80011ac <__NVIC_SetPriorityGrouping+0x40>)
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001182:	68ba      	ldr	r2, [r7, #8]
 8001184:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001188:	4013      	ands	r3, r2
 800118a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001194:	4b06      	ldr	r3, [pc, #24]	@ (80011b0 <__NVIC_SetPriorityGrouping+0x44>)
 8001196:	4313      	orrs	r3, r2
 8001198:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800119a:	4a04      	ldr	r2, [pc, #16]	@ (80011ac <__NVIC_SetPriorityGrouping+0x40>)
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	60d3      	str	r3, [r2, #12]
}
 80011a0:	bf00      	nop
 80011a2:	3714      	adds	r7, #20
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	e000ed00 	.word	0xe000ed00
 80011b0:	05fa0000 	.word	0x05fa0000

080011b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011b8:	4b04      	ldr	r3, [pc, #16]	@ (80011cc <__NVIC_GetPriorityGrouping+0x18>)
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	0a1b      	lsrs	r3, r3, #8
 80011be:	f003 0307 	and.w	r3, r3, #7
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr
 80011cc:	e000ed00 	.word	0xe000ed00

080011d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4603      	mov	r3, r0
 80011d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	db0b      	blt.n	80011fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011e2:	79fb      	ldrb	r3, [r7, #7]
 80011e4:	f003 021f 	and.w	r2, r3, #31
 80011e8:	4907      	ldr	r1, [pc, #28]	@ (8001208 <__NVIC_EnableIRQ+0x38>)
 80011ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ee:	095b      	lsrs	r3, r3, #5
 80011f0:	2001      	movs	r0, #1
 80011f2:	fa00 f202 	lsl.w	r2, r0, r2
 80011f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011fa:	bf00      	nop
 80011fc:	370c      	adds	r7, #12
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	e000e100 	.word	0xe000e100

0800120c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	4603      	mov	r3, r0
 8001214:	6039      	str	r1, [r7, #0]
 8001216:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121c:	2b00      	cmp	r3, #0
 800121e:	db0a      	blt.n	8001236 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	b2da      	uxtb	r2, r3
 8001224:	490c      	ldr	r1, [pc, #48]	@ (8001258 <__NVIC_SetPriority+0x4c>)
 8001226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122a:	0112      	lsls	r2, r2, #4
 800122c:	b2d2      	uxtb	r2, r2
 800122e:	440b      	add	r3, r1
 8001230:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001234:	e00a      	b.n	800124c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	b2da      	uxtb	r2, r3
 800123a:	4908      	ldr	r1, [pc, #32]	@ (800125c <__NVIC_SetPriority+0x50>)
 800123c:	79fb      	ldrb	r3, [r7, #7]
 800123e:	f003 030f 	and.w	r3, r3, #15
 8001242:	3b04      	subs	r3, #4
 8001244:	0112      	lsls	r2, r2, #4
 8001246:	b2d2      	uxtb	r2, r2
 8001248:	440b      	add	r3, r1
 800124a:	761a      	strb	r2, [r3, #24]
}
 800124c:	bf00      	nop
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr
 8001258:	e000e100 	.word	0xe000e100
 800125c:	e000ed00 	.word	0xe000ed00

08001260 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001260:	b480      	push	{r7}
 8001262:	b089      	sub	sp, #36	@ 0x24
 8001264:	af00      	add	r7, sp, #0
 8001266:	60f8      	str	r0, [r7, #12]
 8001268:	60b9      	str	r1, [r7, #8]
 800126a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	f003 0307 	and.w	r3, r3, #7
 8001272:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001274:	69fb      	ldr	r3, [r7, #28]
 8001276:	f1c3 0307 	rsb	r3, r3, #7
 800127a:	2b04      	cmp	r3, #4
 800127c:	bf28      	it	cs
 800127e:	2304      	movcs	r3, #4
 8001280:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	3304      	adds	r3, #4
 8001286:	2b06      	cmp	r3, #6
 8001288:	d902      	bls.n	8001290 <NVIC_EncodePriority+0x30>
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	3b03      	subs	r3, #3
 800128e:	e000      	b.n	8001292 <NVIC_EncodePriority+0x32>
 8001290:	2300      	movs	r3, #0
 8001292:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001294:	f04f 32ff 	mov.w	r2, #4294967295
 8001298:	69bb      	ldr	r3, [r7, #24]
 800129a:	fa02 f303 	lsl.w	r3, r2, r3
 800129e:	43da      	mvns	r2, r3
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	401a      	ands	r2, r3
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012a8:	f04f 31ff 	mov.w	r1, #4294967295
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	fa01 f303 	lsl.w	r3, r1, r3
 80012b2:	43d9      	mvns	r1, r3
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b8:	4313      	orrs	r3, r2
         );
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3724      	adds	r7, #36	@ 0x24
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr

080012c6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012c6:	b580      	push	{r7, lr}
 80012c8:	b082      	sub	sp, #8
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f7ff ff4c 	bl	800116c <__NVIC_SetPriorityGrouping>
}
 80012d4:	bf00      	nop
 80012d6:	3708      	adds	r7, #8
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}

080012dc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012dc:	b580      	push	{r7, lr}
 80012de:	b086      	sub	sp, #24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	60b9      	str	r1, [r7, #8]
 80012e6:	607a      	str	r2, [r7, #4]
 80012e8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80012ea:	2300      	movs	r3, #0
 80012ec:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012ee:	f7ff ff61 	bl	80011b4 <__NVIC_GetPriorityGrouping>
 80012f2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012f4:	687a      	ldr	r2, [r7, #4]
 80012f6:	68b9      	ldr	r1, [r7, #8]
 80012f8:	6978      	ldr	r0, [r7, #20]
 80012fa:	f7ff ffb1 	bl	8001260 <NVIC_EncodePriority>
 80012fe:	4602      	mov	r2, r0
 8001300:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001304:	4611      	mov	r1, r2
 8001306:	4618      	mov	r0, r3
 8001308:	f7ff ff80 	bl	800120c <__NVIC_SetPriority>
}
 800130c:	bf00      	nop
 800130e:	3718      	adds	r7, #24
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}

08001314 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	4603      	mov	r3, r0
 800131c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800131e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff ff54 	bl	80011d0 <__NVIC_EnableIRQ>
}
 8001328:	bf00      	nop
 800132a:	3708      	adds	r7, #8
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}

08001330 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800133c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800133e:	f7ff fee5 	bl	800110c <HAL_GetTick>
 8001342:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800134a:	b2db      	uxtb	r3, r3
 800134c:	2b02      	cmp	r3, #2
 800134e:	d008      	beq.n	8001362 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2280      	movs	r2, #128	@ 0x80
 8001354:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2200      	movs	r2, #0
 800135a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800135e:	2301      	movs	r3, #1
 8001360:	e052      	b.n	8001408 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	681a      	ldr	r2, [r3, #0]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f022 0216 	bic.w	r2, r2, #22
 8001370:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	695a      	ldr	r2, [r3, #20]
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001380:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001386:	2b00      	cmp	r3, #0
 8001388:	d103      	bne.n	8001392 <HAL_DMA_Abort+0x62>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800138e:	2b00      	cmp	r3, #0
 8001390:	d007      	beq.n	80013a2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f022 0208 	bic.w	r2, r2, #8
 80013a0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f022 0201 	bic.w	r2, r2, #1
 80013b0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80013b2:	e013      	b.n	80013dc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80013b4:	f7ff feaa 	bl	800110c <HAL_GetTick>
 80013b8:	4602      	mov	r2, r0
 80013ba:	68bb      	ldr	r3, [r7, #8]
 80013bc:	1ad3      	subs	r3, r2, r3
 80013be:	2b05      	cmp	r3, #5
 80013c0:	d90c      	bls.n	80013dc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2220      	movs	r2, #32
 80013c6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2203      	movs	r2, #3
 80013cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2200      	movs	r2, #0
 80013d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80013d8:	2303      	movs	r3, #3
 80013da:	e015      	b.n	8001408 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 0301 	and.w	r3, r3, #1
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d1e4      	bne.n	80013b4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013ee:	223f      	movs	r2, #63	@ 0x3f
 80013f0:	409a      	lsls	r2, r3
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	2201      	movs	r2, #1
 80013fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2200      	movs	r2, #0
 8001402:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8001406:	2300      	movs	r3, #0
}
 8001408:	4618      	mov	r0, r3
 800140a:	3710      	adds	r7, #16
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}

08001410 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800141e:	b2db      	uxtb	r3, r3
 8001420:	2b02      	cmp	r3, #2
 8001422:	d004      	beq.n	800142e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2280      	movs	r2, #128	@ 0x80
 8001428:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	e00c      	b.n	8001448 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2205      	movs	r2, #5
 8001432:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f022 0201 	bic.w	r2, r2, #1
 8001444:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001446:	2300      	movs	r3, #0
}
 8001448:	4618      	mov	r0, r3
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d101      	bne.n	8001466 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e086      	b.n	8001574 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800146c:	2b00      	cmp	r3, #0
 800146e:	d106      	bne.n	800147e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2223      	movs	r2, #35	@ 0x23
 8001474:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001478:	6878      	ldr	r0, [r7, #4]
 800147a:	f7ff f8c9 	bl	8000610 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800147e:	4b3f      	ldr	r3, [pc, #252]	@ (800157c <HAL_ETH_Init+0x128>)
 8001480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001482:	4a3e      	ldr	r2, [pc, #248]	@ (800157c <HAL_ETH_Init+0x128>)
 8001484:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001488:	6453      	str	r3, [r2, #68]	@ 0x44
 800148a:	4b3c      	ldr	r3, [pc, #240]	@ (800157c <HAL_ETH_Init+0x128>)
 800148c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800148e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001492:	60bb      	str	r3, [r7, #8]
 8001494:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001496:	4b3a      	ldr	r3, [pc, #232]	@ (8001580 <HAL_ETH_Init+0x12c>)
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	4a39      	ldr	r2, [pc, #228]	@ (8001580 <HAL_ETH_Init+0x12c>)
 800149c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80014a0:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80014a2:	4b37      	ldr	r3, [pc, #220]	@ (8001580 <HAL_ETH_Init+0x12c>)
 80014a4:	685a      	ldr	r2, [r3, #4]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	4935      	ldr	r1, [pc, #212]	@ (8001580 <HAL_ETH_Init+0x12c>)
 80014ac:	4313      	orrs	r3, r2
 80014ae:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80014b0:	4b33      	ldr	r3, [pc, #204]	@ (8001580 <HAL_ETH_Init+0x12c>)
 80014b2:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	687a      	ldr	r2, [r7, #4]
 80014c0:	6812      	ldr	r2, [r2, #0]
 80014c2:	f043 0301 	orr.w	r3, r3, #1
 80014c6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80014ca:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014cc:	f7ff fe1e 	bl	800110c <HAL_GetTick>
 80014d0:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80014d2:	e011      	b.n	80014f8 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80014d4:	f7ff fe1a 	bl	800110c <HAL_GetTick>
 80014d8:	4602      	mov	r2, r0
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80014e2:	d909      	bls.n	80014f8 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2204      	movs	r2, #4
 80014e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	22e0      	movs	r2, #224	@ 0xe0
 80014f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80014f4:	2301      	movs	r3, #1
 80014f6:	e03d      	b.n	8001574 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f003 0301 	and.w	r3, r3, #1
 8001506:	2b00      	cmp	r3, #0
 8001508:	d1e4      	bne.n	80014d4 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800150a:	6878      	ldr	r0, [r7, #4]
 800150c:	f000 f97a 	bl	8001804 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001510:	6878      	ldr	r0, [r7, #4]
 8001512:	f000 fa25 	bl	8001960 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f000 fa7b 	bl	8001a12 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	461a      	mov	r2, r3
 8001522:	2100      	movs	r1, #0
 8001524:	6878      	ldr	r0, [r7, #4]
 8001526:	f000 f9e3 	bl	80018f0 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8001538:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	4b0f      	ldr	r3, [pc, #60]	@ (8001584 <HAL_ETH_Init+0x130>)
 8001548:	430b      	orrs	r3, r1
 800154a:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 800155e:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2200      	movs	r2, #0
 8001566:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2210      	movs	r2, #16
 800156e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8001572:	2300      	movs	r3, #0
}
 8001574:	4618      	mov	r0, r3
 8001576:	3710      	adds	r7, #16
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	40023800 	.word	0x40023800
 8001580:	40013800 	.word	0x40013800
 8001584:	00020060 	.word	0x00020060

08001588 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b084      	sub	sp, #16
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 8001590:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800159a:	68fa      	ldr	r2, [r7, #12]
 800159c:	4b53      	ldr	r3, [pc, #332]	@ (80016ec <ETH_SetMACConfig+0x164>)
 800159e:	4013      	ands	r3, r2
 80015a0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	7b9b      	ldrb	r3, [r3, #14]
 80015a6:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80015a8:	683a      	ldr	r2, [r7, #0]
 80015aa:	7c12      	ldrb	r2, [r2, #16]
 80015ac:	2a00      	cmp	r2, #0
 80015ae:	d102      	bne.n	80015b6 <ETH_SetMACConfig+0x2e>
 80015b0:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80015b4:	e000      	b.n	80015b8 <ETH_SetMACConfig+0x30>
 80015b6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80015b8:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80015ba:	683a      	ldr	r2, [r7, #0]
 80015bc:	7c52      	ldrb	r2, [r2, #17]
 80015be:	2a00      	cmp	r2, #0
 80015c0:	d102      	bne.n	80015c8 <ETH_SetMACConfig+0x40>
 80015c2:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80015c6:	e000      	b.n	80015ca <ETH_SetMACConfig+0x42>
 80015c8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80015ca:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80015d0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	7fdb      	ldrb	r3, [r3, #31]
 80015d6:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80015d8:	431a      	orrs	r2, r3
                        macconf->Speed |
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80015de:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80015e0:	683a      	ldr	r2, [r7, #0]
 80015e2:	7f92      	ldrb	r2, [r2, #30]
 80015e4:	2a00      	cmp	r2, #0
 80015e6:	d102      	bne.n	80015ee <ETH_SetMACConfig+0x66>
 80015e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015ec:	e000      	b.n	80015f0 <ETH_SetMACConfig+0x68>
 80015ee:	2200      	movs	r2, #0
                        macconf->Speed |
 80015f0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	7f1b      	ldrb	r3, [r3, #28]
 80015f6:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80015f8:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80015fe:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	791b      	ldrb	r3, [r3, #4]
 8001604:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001606:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001608:	683a      	ldr	r2, [r7, #0]
 800160a:	f892 2020 	ldrb.w	r2, [r2, #32]
 800160e:	2a00      	cmp	r2, #0
 8001610:	d102      	bne.n	8001618 <ETH_SetMACConfig+0x90>
 8001612:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001616:	e000      	b.n	800161a <ETH_SetMACConfig+0x92>
 8001618:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800161a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	7bdb      	ldrb	r3, [r3, #15]
 8001620:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001622:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001628:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001630:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001632:	4313      	orrs	r3, r2
 8001634:	68fa      	ldr	r2, [r7, #12]
 8001636:	4313      	orrs	r3, r2
 8001638:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	68fa      	ldr	r2, [r7, #12]
 8001640:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800164a:	2001      	movs	r0, #1
 800164c:	f7ff fd6a 	bl	8001124 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	68fa      	ldr	r2, [r7, #12]
 8001656:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	699b      	ldr	r3, [r3, #24]
 800165e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001660:	68fa      	ldr	r2, [r7, #12]
 8001662:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8001666:	4013      	ands	r3, r2
 8001668:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800166e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001670:	683a      	ldr	r2, [r7, #0]
 8001672:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8001676:	2a00      	cmp	r2, #0
 8001678:	d101      	bne.n	800167e <ETH_SetMACConfig+0xf6>
 800167a:	2280      	movs	r2, #128	@ 0x80
 800167c:	e000      	b.n	8001680 <ETH_SetMACConfig+0xf8>
 800167e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001680:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001686:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001688:	683a      	ldr	r2, [r7, #0]
 800168a:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 800168e:	2a01      	cmp	r2, #1
 8001690:	d101      	bne.n	8001696 <ETH_SetMACConfig+0x10e>
 8001692:	2208      	movs	r2, #8
 8001694:	e000      	b.n	8001698 <ETH_SetMACConfig+0x110>
 8001696:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001698:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800169a:	683a      	ldr	r2, [r7, #0]
 800169c:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80016a0:	2a01      	cmp	r2, #1
 80016a2:	d101      	bne.n	80016a8 <ETH_SetMACConfig+0x120>
 80016a4:	2204      	movs	r2, #4
 80016a6:	e000      	b.n	80016aa <ETH_SetMACConfig+0x122>
 80016a8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80016aa:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80016ac:	683a      	ldr	r2, [r7, #0]
 80016ae:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80016b2:	2a01      	cmp	r2, #1
 80016b4:	d101      	bne.n	80016ba <ETH_SetMACConfig+0x132>
 80016b6:	2202      	movs	r2, #2
 80016b8:	e000      	b.n	80016bc <ETH_SetMACConfig+0x134>
 80016ba:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80016bc:	4313      	orrs	r3, r2
 80016be:	68fa      	ldr	r2, [r7, #12]
 80016c0:	4313      	orrs	r3, r2
 80016c2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	68fa      	ldr	r2, [r7, #12]
 80016ca:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	699b      	ldr	r3, [r3, #24]
 80016d2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80016d4:	2001      	movs	r0, #1
 80016d6:	f7ff fd25 	bl	8001124 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	68fa      	ldr	r2, [r7, #12]
 80016e0:	619a      	str	r2, [r3, #24]
}
 80016e2:	bf00      	nop
 80016e4:	3710      	adds	r7, #16
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	fd20810f 	.word	0xfd20810f

080016f0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001702:	699b      	ldr	r3, [r3, #24]
 8001704:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001706:	68fa      	ldr	r2, [r7, #12]
 8001708:	4b3d      	ldr	r3, [pc, #244]	@ (8001800 <ETH_SetDMAConfig+0x110>)
 800170a:	4013      	ands	r3, r2
 800170c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	7b1b      	ldrb	r3, [r3, #12]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d102      	bne.n	800171c <ETH_SetDMAConfig+0x2c>
 8001716:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800171a:	e000      	b.n	800171e <ETH_SetDMAConfig+0x2e>
 800171c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	7b5b      	ldrb	r3, [r3, #13]
 8001722:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001724:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001726:	683a      	ldr	r2, [r7, #0]
 8001728:	7f52      	ldrb	r2, [r2, #29]
 800172a:	2a00      	cmp	r2, #0
 800172c:	d102      	bne.n	8001734 <ETH_SetDMAConfig+0x44>
 800172e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001732:	e000      	b.n	8001736 <ETH_SetDMAConfig+0x46>
 8001734:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001736:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	7b9b      	ldrb	r3, [r3, #14]
 800173c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800173e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001744:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	7f1b      	ldrb	r3, [r3, #28]
 800174a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 800174c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	7f9b      	ldrb	r3, [r3, #30]
 8001752:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001754:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800175a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001762:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001764:	4313      	orrs	r3, r2
 8001766:	68fa      	ldr	r2, [r7, #12]
 8001768:	4313      	orrs	r3, r2
 800176a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001774:	461a      	mov	r2, r3
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001782:	699b      	ldr	r3, [r3, #24]
 8001784:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001786:	2001      	movs	r0, #1
 8001788:	f7ff fccc 	bl	8001124 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001794:	461a      	mov	r2, r3
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	791b      	ldrb	r3, [r3, #4]
 800179e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80017a4:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80017aa:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80017b0:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80017b8:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80017ba:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017c0:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80017c2:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80017c8:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80017ca:	687a      	ldr	r2, [r7, #4]
 80017cc:	6812      	ldr	r2, [r2, #0]
 80017ce:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80017d2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80017d6:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80017e4:	2001      	movs	r0, #1
 80017e6:	f7ff fc9d 	bl	8001124 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017f2:	461a      	mov	r2, r3
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	6013      	str	r3, [r2, #0]
}
 80017f8:	bf00      	nop
 80017fa:	3710      	adds	r7, #16
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	f8de3f23 	.word	0xf8de3f23

08001804 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b0a6      	sub	sp, #152	@ 0x98
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 800180c:	2301      	movs	r3, #1
 800180e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8001812:	2301      	movs	r3, #1
 8001814:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001818:	2300      	movs	r3, #0
 800181a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800181c:	2300      	movs	r3, #0
 800181e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8001822:	2301      	movs	r3, #1
 8001824:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001828:	2300      	movs	r3, #0
 800182a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800182e:	2301      	movs	r3, #1
 8001830:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8001834:	2301      	movs	r3, #1
 8001836:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 800183a:	2300      	movs	r3, #0
 800183c:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8001840:	2300      	movs	r3, #0
 8001842:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001846:	2300      	movs	r3, #0
 8001848:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 800184a:	2300      	movs	r3, #0
 800184c:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8001850:	2300      	movs	r3, #0
 8001852:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8001854:	2300      	movs	r3, #0
 8001856:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800185a:	2300      	movs	r3, #0
 800185c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001860:	2300      	movs	r3, #0
 8001862:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001866:	2300      	movs	r3, #0
 8001868:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800186c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001870:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001872:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001876:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001878:	2300      	movs	r3, #0
 800187a:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800187e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001882:	4619      	mov	r1, r3
 8001884:	6878      	ldr	r0, [r7, #4]
 8001886:	f7ff fe7f 	bl	8001588 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800188a:	2301      	movs	r3, #1
 800188c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800188e:	2301      	movs	r3, #1
 8001890:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8001892:	2301      	movs	r3, #1
 8001894:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001898:	2301      	movs	r3, #1
 800189a:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800189c:	2300      	movs	r3, #0
 800189e:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80018a0:	2300      	movs	r3, #0
 80018a2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80018a6:	2300      	movs	r3, #0
 80018a8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80018ac:	2300      	movs	r3, #0
 80018ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80018b0:	2301      	movs	r3, #1
 80018b2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80018b6:	2301      	movs	r3, #1
 80018b8:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80018ba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80018be:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80018c0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80018c4:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80018c6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018ca:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80018cc:	2301      	movs	r3, #1
 80018ce:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80018d2:	2300      	movs	r3, #0
 80018d4:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80018d6:	2300      	movs	r3, #0
 80018d8:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80018da:	f107 0308 	add.w	r3, r7, #8
 80018de:	4619      	mov	r1, r3
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	f7ff ff05 	bl	80016f0 <ETH_SetDMAConfig>
}
 80018e6:	bf00      	nop
 80018e8:	3798      	adds	r7, #152	@ 0x98
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
	...

080018f0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b087      	sub	sp, #28
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	60f8      	str	r0, [r7, #12]
 80018f8:	60b9      	str	r1, [r7, #8]
 80018fa:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	3305      	adds	r3, #5
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	021b      	lsls	r3, r3, #8
 8001904:	687a      	ldr	r2, [r7, #4]
 8001906:	3204      	adds	r2, #4
 8001908:	7812      	ldrb	r2, [r2, #0]
 800190a:	4313      	orrs	r3, r2
 800190c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800190e:	68ba      	ldr	r2, [r7, #8]
 8001910:	4b11      	ldr	r3, [pc, #68]	@ (8001958 <ETH_MACAddressConfig+0x68>)
 8001912:	4413      	add	r3, r2
 8001914:	461a      	mov	r2, r3
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	3303      	adds	r3, #3
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	061a      	lsls	r2, r3, #24
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	3302      	adds	r3, #2
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	041b      	lsls	r3, r3, #16
 800192a:	431a      	orrs	r2, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	3301      	adds	r3, #1
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	021b      	lsls	r3, r3, #8
 8001934:	4313      	orrs	r3, r2
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	7812      	ldrb	r2, [r2, #0]
 800193a:	4313      	orrs	r3, r2
 800193c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800193e:	68ba      	ldr	r2, [r7, #8]
 8001940:	4b06      	ldr	r3, [pc, #24]	@ (800195c <ETH_MACAddressConfig+0x6c>)
 8001942:	4413      	add	r3, r2
 8001944:	461a      	mov	r2, r3
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	6013      	str	r3, [r2, #0]
}
 800194a:	bf00      	nop
 800194c:	371c      	adds	r7, #28
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	40028040 	.word	0x40028040
 800195c:	40028044 	.word	0x40028044

08001960 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001960:	b480      	push	{r7}
 8001962:	b085      	sub	sp, #20
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001968:	2300      	movs	r3, #0
 800196a:	60fb      	str	r3, [r7, #12]
 800196c:	e03e      	b.n	80019ec <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	68d9      	ldr	r1, [r3, #12]
 8001972:	68fa      	ldr	r2, [r7, #12]
 8001974:	4613      	mov	r3, r2
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	4413      	add	r3, r2
 800197a:	00db      	lsls	r3, r3, #3
 800197c:	440b      	add	r3, r1
 800197e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	2200      	movs	r2, #0
 8001984:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8001986:	68bb      	ldr	r3, [r7, #8]
 8001988:	2200      	movs	r2, #0
 800198a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	2200      	movs	r2, #0
 8001990:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	2200      	movs	r2, #0
 8001996:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001998:	68b9      	ldr	r1, [r7, #8]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	68fa      	ldr	r2, [r7, #12]
 800199e:	3206      	adds	r2, #6
 80019a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	2b02      	cmp	r3, #2
 80019b4:	d80c      	bhi.n	80019d0 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	68d9      	ldr	r1, [r3, #12]
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	1c5a      	adds	r2, r3, #1
 80019be:	4613      	mov	r3, r2
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	4413      	add	r3, r2
 80019c4:	00db      	lsls	r3, r3, #3
 80019c6:	440b      	add	r3, r1
 80019c8:	461a      	mov	r2, r3
 80019ca:	68bb      	ldr	r3, [r7, #8]
 80019cc:	60da      	str	r2, [r3, #12]
 80019ce:	e004      	b.n	80019da <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	461a      	mov	r2, r3
 80019d6:	68bb      	ldr	r3, [r7, #8]
 80019d8:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80019e2:	68bb      	ldr	r3, [r7, #8]
 80019e4:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	3301      	adds	r3, #1
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	2b03      	cmp	r3, #3
 80019f0:	d9bd      	bls.n	800196e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2200      	movs	r2, #0
 80019f6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	68da      	ldr	r2, [r3, #12]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a04:	611a      	str	r2, [r3, #16]
}
 8001a06:	bf00      	nop
 8001a08:	3714      	adds	r7, #20
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr

08001a12 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001a12:	b480      	push	{r7}
 8001a14:	b085      	sub	sp, #20
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	e048      	b.n	8001ab2 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6919      	ldr	r1, [r3, #16]
 8001a24:	68fa      	ldr	r2, [r7, #12]
 8001a26:	4613      	mov	r3, r2
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	4413      	add	r3, r2
 8001a2c:	00db      	lsls	r3, r3, #3
 8001a2e:	440b      	add	r3, r1
 8001a30:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	2200      	movs	r2, #0
 8001a36:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8001a3e:	68bb      	ldr	r3, [r7, #8]
 8001a40:	2200      	movs	r2, #0
 8001a42:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	2200      	movs	r2, #0
 8001a48:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	2200      	movs	r2, #0
 8001a54:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001a5c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	695b      	ldr	r3, [r3, #20]
 8001a62:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8001a6a:	68bb      	ldr	r3, [r7, #8]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001a72:	68bb      	ldr	r3, [r7, #8]
 8001a74:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001a76:	68b9      	ldr	r1, [r7, #8]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	68fa      	ldr	r2, [r7, #12]
 8001a7c:	3212      	adds	r2, #18
 8001a7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	2b02      	cmp	r3, #2
 8001a86:	d80c      	bhi.n	8001aa2 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6919      	ldr	r1, [r3, #16]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	1c5a      	adds	r2, r3, #1
 8001a90:	4613      	mov	r3, r2
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	4413      	add	r3, r2
 8001a96:	00db      	lsls	r3, r3, #3
 8001a98:	440b      	add	r3, r1
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	68bb      	ldr	r3, [r7, #8]
 8001a9e:	60da      	str	r2, [r3, #12]
 8001aa0:	e004      	b.n	8001aac <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	691b      	ldr	r3, [r3, #16]
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	3301      	adds	r3, #1
 8001ab0:	60fb      	str	r3, [r7, #12]
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	2b03      	cmp	r3, #3
 8001ab6:	d9b3      	bls.n	8001a20 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2200      	movs	r2, #0
 8001abc:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2200      	movs	r2, #0
 8001ace:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	691a      	ldr	r2, [r3, #16]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ae2:	60da      	str	r2, [r3, #12]
}
 8001ae4:	bf00      	nop
 8001ae6:	3714      	adds	r7, #20
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr

08001af0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b089      	sub	sp, #36	@ 0x24
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001afa:	2300      	movs	r3, #0
 8001afc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001afe:	2300      	movs	r3, #0
 8001b00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001b02:	2300      	movs	r3, #0
 8001b04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001b06:	2300      	movs	r3, #0
 8001b08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	61fb      	str	r3, [r7, #28]
 8001b0e:	e175      	b.n	8001dfc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001b10:	2201      	movs	r2, #1
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	fa02 f303 	lsl.w	r3, r2, r3
 8001b18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	697a      	ldr	r2, [r7, #20]
 8001b20:	4013      	ands	r3, r2
 8001b22:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001b24:	693a      	ldr	r2, [r7, #16]
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	f040 8164 	bne.w	8001df6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	f003 0303 	and.w	r3, r3, #3
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	d005      	beq.n	8001b46 <HAL_GPIO_Init+0x56>
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	f003 0303 	and.w	r3, r3, #3
 8001b42:	2b02      	cmp	r3, #2
 8001b44:	d130      	bne.n	8001ba8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001b4c:	69fb      	ldr	r3, [r7, #28]
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	2203      	movs	r2, #3
 8001b52:	fa02 f303 	lsl.w	r3, r2, r3
 8001b56:	43db      	mvns	r3, r3
 8001b58:	69ba      	ldr	r2, [r7, #24]
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	68da      	ldr	r2, [r3, #12]
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6a:	69ba      	ldr	r2, [r7, #24]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	69ba      	ldr	r2, [r7, #24]
 8001b74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	fa02 f303 	lsl.w	r3, r2, r3
 8001b84:	43db      	mvns	r3, r3
 8001b86:	69ba      	ldr	r2, [r7, #24]
 8001b88:	4013      	ands	r3, r2
 8001b8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	091b      	lsrs	r3, r3, #4
 8001b92:	f003 0201 	and.w	r2, r3, #1
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9c:	69ba      	ldr	r2, [r7, #24]
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	69ba      	ldr	r2, [r7, #24]
 8001ba6:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f003 0303 	and.w	r3, r3, #3
 8001bb0:	2b03      	cmp	r3, #3
 8001bb2:	d017      	beq.n	8001be4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	68db      	ldr	r3, [r3, #12]
 8001bb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	005b      	lsls	r3, r3, #1
 8001bbe:	2203      	movs	r2, #3
 8001bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc4:	43db      	mvns	r3, r3
 8001bc6:	69ba      	ldr	r2, [r7, #24]
 8001bc8:	4013      	ands	r3, r2
 8001bca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	689a      	ldr	r2, [r3, #8]
 8001bd0:	69fb      	ldr	r3, [r7, #28]
 8001bd2:	005b      	lsls	r3, r3, #1
 8001bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd8:	69ba      	ldr	r2, [r7, #24]
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	69ba      	ldr	r2, [r7, #24]
 8001be2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f003 0303 	and.w	r3, r3, #3
 8001bec:	2b02      	cmp	r3, #2
 8001bee:	d123      	bne.n	8001c38 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001bf0:	69fb      	ldr	r3, [r7, #28]
 8001bf2:	08da      	lsrs	r2, r3, #3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	3208      	adds	r2, #8
 8001bf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	f003 0307 	and.w	r3, r3, #7
 8001c04:	009b      	lsls	r3, r3, #2
 8001c06:	220f      	movs	r2, #15
 8001c08:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0c:	43db      	mvns	r3, r3
 8001c0e:	69ba      	ldr	r2, [r7, #24]
 8001c10:	4013      	ands	r3, r2
 8001c12:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	691a      	ldr	r2, [r3, #16]
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	f003 0307 	and.w	r3, r3, #7
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	fa02 f303 	lsl.w	r3, r2, r3
 8001c24:	69ba      	ldr	r2, [r7, #24]
 8001c26:	4313      	orrs	r3, r2
 8001c28:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	08da      	lsrs	r2, r3, #3
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	3208      	adds	r2, #8
 8001c32:	69b9      	ldr	r1, [r7, #24]
 8001c34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	005b      	lsls	r3, r3, #1
 8001c42:	2203      	movs	r2, #3
 8001c44:	fa02 f303 	lsl.w	r3, r2, r3
 8001c48:	43db      	mvns	r3, r3
 8001c4a:	69ba      	ldr	r2, [r7, #24]
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	f003 0203 	and.w	r2, r3, #3
 8001c58:	69fb      	ldr	r3, [r7, #28]
 8001c5a:	005b      	lsls	r3, r3, #1
 8001c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c60:	69ba      	ldr	r2, [r7, #24]
 8001c62:	4313      	orrs	r3, r2
 8001c64:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	69ba      	ldr	r2, [r7, #24]
 8001c6a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	f000 80be 	beq.w	8001df6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c7a:	4b66      	ldr	r3, [pc, #408]	@ (8001e14 <HAL_GPIO_Init+0x324>)
 8001c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c7e:	4a65      	ldr	r2, [pc, #404]	@ (8001e14 <HAL_GPIO_Init+0x324>)
 8001c80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c84:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c86:	4b63      	ldr	r3, [pc, #396]	@ (8001e14 <HAL_GPIO_Init+0x324>)
 8001c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c8e:	60fb      	str	r3, [r7, #12]
 8001c90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001c92:	4a61      	ldr	r2, [pc, #388]	@ (8001e18 <HAL_GPIO_Init+0x328>)
 8001c94:	69fb      	ldr	r3, [r7, #28]
 8001c96:	089b      	lsrs	r3, r3, #2
 8001c98:	3302      	adds	r3, #2
 8001c9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001ca0:	69fb      	ldr	r3, [r7, #28]
 8001ca2:	f003 0303 	and.w	r3, r3, #3
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	220f      	movs	r2, #15
 8001caa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cae:	43db      	mvns	r3, r3
 8001cb0:	69ba      	ldr	r2, [r7, #24]
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	4a58      	ldr	r2, [pc, #352]	@ (8001e1c <HAL_GPIO_Init+0x32c>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d037      	beq.n	8001d2e <HAL_GPIO_Init+0x23e>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a57      	ldr	r2, [pc, #348]	@ (8001e20 <HAL_GPIO_Init+0x330>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d031      	beq.n	8001d2a <HAL_GPIO_Init+0x23a>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	4a56      	ldr	r2, [pc, #344]	@ (8001e24 <HAL_GPIO_Init+0x334>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d02b      	beq.n	8001d26 <HAL_GPIO_Init+0x236>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a55      	ldr	r2, [pc, #340]	@ (8001e28 <HAL_GPIO_Init+0x338>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d025      	beq.n	8001d22 <HAL_GPIO_Init+0x232>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4a54      	ldr	r2, [pc, #336]	@ (8001e2c <HAL_GPIO_Init+0x33c>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d01f      	beq.n	8001d1e <HAL_GPIO_Init+0x22e>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	4a53      	ldr	r2, [pc, #332]	@ (8001e30 <HAL_GPIO_Init+0x340>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d019      	beq.n	8001d1a <HAL_GPIO_Init+0x22a>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4a52      	ldr	r2, [pc, #328]	@ (8001e34 <HAL_GPIO_Init+0x344>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d013      	beq.n	8001d16 <HAL_GPIO_Init+0x226>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4a51      	ldr	r2, [pc, #324]	@ (8001e38 <HAL_GPIO_Init+0x348>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d00d      	beq.n	8001d12 <HAL_GPIO_Init+0x222>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4a50      	ldr	r2, [pc, #320]	@ (8001e3c <HAL_GPIO_Init+0x34c>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d007      	beq.n	8001d0e <HAL_GPIO_Init+0x21e>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4a4f      	ldr	r2, [pc, #316]	@ (8001e40 <HAL_GPIO_Init+0x350>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d101      	bne.n	8001d0a <HAL_GPIO_Init+0x21a>
 8001d06:	2309      	movs	r3, #9
 8001d08:	e012      	b.n	8001d30 <HAL_GPIO_Init+0x240>
 8001d0a:	230a      	movs	r3, #10
 8001d0c:	e010      	b.n	8001d30 <HAL_GPIO_Init+0x240>
 8001d0e:	2308      	movs	r3, #8
 8001d10:	e00e      	b.n	8001d30 <HAL_GPIO_Init+0x240>
 8001d12:	2307      	movs	r3, #7
 8001d14:	e00c      	b.n	8001d30 <HAL_GPIO_Init+0x240>
 8001d16:	2306      	movs	r3, #6
 8001d18:	e00a      	b.n	8001d30 <HAL_GPIO_Init+0x240>
 8001d1a:	2305      	movs	r3, #5
 8001d1c:	e008      	b.n	8001d30 <HAL_GPIO_Init+0x240>
 8001d1e:	2304      	movs	r3, #4
 8001d20:	e006      	b.n	8001d30 <HAL_GPIO_Init+0x240>
 8001d22:	2303      	movs	r3, #3
 8001d24:	e004      	b.n	8001d30 <HAL_GPIO_Init+0x240>
 8001d26:	2302      	movs	r3, #2
 8001d28:	e002      	b.n	8001d30 <HAL_GPIO_Init+0x240>
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e000      	b.n	8001d30 <HAL_GPIO_Init+0x240>
 8001d2e:	2300      	movs	r3, #0
 8001d30:	69fa      	ldr	r2, [r7, #28]
 8001d32:	f002 0203 	and.w	r2, r2, #3
 8001d36:	0092      	lsls	r2, r2, #2
 8001d38:	4093      	lsls	r3, r2
 8001d3a:	69ba      	ldr	r2, [r7, #24]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001d40:	4935      	ldr	r1, [pc, #212]	@ (8001e18 <HAL_GPIO_Init+0x328>)
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	089b      	lsrs	r3, r3, #2
 8001d46:	3302      	adds	r3, #2
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d4e:	4b3d      	ldr	r3, [pc, #244]	@ (8001e44 <HAL_GPIO_Init+0x354>)
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	43db      	mvns	r3, r3
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d003      	beq.n	8001d72 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001d6a:	69ba      	ldr	r2, [r7, #24]
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d72:	4a34      	ldr	r2, [pc, #208]	@ (8001e44 <HAL_GPIO_Init+0x354>)
 8001d74:	69bb      	ldr	r3, [r7, #24]
 8001d76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d78:	4b32      	ldr	r3, [pc, #200]	@ (8001e44 <HAL_GPIO_Init+0x354>)
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	43db      	mvns	r3, r3
 8001d82:	69ba      	ldr	r2, [r7, #24]
 8001d84:	4013      	ands	r3, r2
 8001d86:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d003      	beq.n	8001d9c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001d94:	69ba      	ldr	r2, [r7, #24]
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d9c:	4a29      	ldr	r2, [pc, #164]	@ (8001e44 <HAL_GPIO_Init+0x354>)
 8001d9e:	69bb      	ldr	r3, [r7, #24]
 8001da0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001da2:	4b28      	ldr	r3, [pc, #160]	@ (8001e44 <HAL_GPIO_Init+0x354>)
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	43db      	mvns	r3, r3
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	4013      	ands	r3, r2
 8001db0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d003      	beq.n	8001dc6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001dbe:	69ba      	ldr	r2, [r7, #24]
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001dc6:	4a1f      	ldr	r2, [pc, #124]	@ (8001e44 <HAL_GPIO_Init+0x354>)
 8001dc8:	69bb      	ldr	r3, [r7, #24]
 8001dca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001dcc:	4b1d      	ldr	r3, [pc, #116]	@ (8001e44 <HAL_GPIO_Init+0x354>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	43db      	mvns	r3, r3
 8001dd6:	69ba      	ldr	r2, [r7, #24]
 8001dd8:	4013      	ands	r3, r2
 8001dda:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d003      	beq.n	8001df0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001de8:	69ba      	ldr	r2, [r7, #24]
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	4313      	orrs	r3, r2
 8001dee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001df0:	4a14      	ldr	r2, [pc, #80]	@ (8001e44 <HAL_GPIO_Init+0x354>)
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	3301      	adds	r3, #1
 8001dfa:	61fb      	str	r3, [r7, #28]
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	2b0f      	cmp	r3, #15
 8001e00:	f67f ae86 	bls.w	8001b10 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001e04:	bf00      	nop
 8001e06:	bf00      	nop
 8001e08:	3724      	adds	r7, #36	@ 0x24
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	40023800 	.word	0x40023800
 8001e18:	40013800 	.word	0x40013800
 8001e1c:	40020000 	.word	0x40020000
 8001e20:	40020400 	.word	0x40020400
 8001e24:	40020800 	.word	0x40020800
 8001e28:	40020c00 	.word	0x40020c00
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	40021400 	.word	0x40021400
 8001e34:	40021800 	.word	0x40021800
 8001e38:	40021c00 	.word	0x40021c00
 8001e3c:	40022000 	.word	0x40022000
 8001e40:	40022400 	.word	0x40022400
 8001e44:	40013c00 	.word	0x40013c00

08001e48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	460b      	mov	r3, r1
 8001e52:	807b      	strh	r3, [r7, #2]
 8001e54:	4613      	mov	r3, r2
 8001e56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e58:	787b      	ldrb	r3, [r7, #1]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d003      	beq.n	8001e66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e5e:	887a      	ldrh	r2, [r7, #2]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001e64:	e003      	b.n	8001e6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001e66:	887b      	ldrh	r3, [r7, #2]
 8001e68:	041a      	lsls	r2, r3, #16
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	619a      	str	r2, [r3, #24]
}
 8001e6e:	bf00      	nop
 8001e70:	370c      	adds	r7, #12
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr

08001e7a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b086      	sub	sp, #24
 8001e7e:	af02      	add	r7, sp, #8
 8001e80:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d101      	bne.n	8001e8c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e108      	b.n	800209e <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d106      	bne.n	8001eac <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	f7ff f86c 	bl	8000f84 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2203      	movs	r2, #3
 8001eb0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001eba:	d102      	bne.n	8001ec2 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f003 f9ba 	bl	8005240 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6818      	ldr	r0, [r3, #0]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	7c1a      	ldrb	r2, [r3, #16]
 8001ed4:	f88d 2000 	strb.w	r2, [sp]
 8001ed8:	3304      	adds	r3, #4
 8001eda:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001edc:	f003 f956 	bl	800518c <USB_CoreInit>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d005      	beq.n	8001ef2 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2202      	movs	r2, #2
 8001eea:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e0d5      	b.n	800209e <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f003 f9b2 	bl	8005262 <USB_SetCurrentMode>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d005      	beq.n	8001f10 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2202      	movs	r2, #2
 8001f08:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e0c6      	b.n	800209e <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f10:	2300      	movs	r3, #0
 8001f12:	73fb      	strb	r3, [r7, #15]
 8001f14:	e04a      	b.n	8001fac <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001f16:	7bfa      	ldrb	r2, [r7, #15]
 8001f18:	6879      	ldr	r1, [r7, #4]
 8001f1a:	4613      	mov	r3, r2
 8001f1c:	00db      	lsls	r3, r3, #3
 8001f1e:	4413      	add	r3, r2
 8001f20:	009b      	lsls	r3, r3, #2
 8001f22:	440b      	add	r3, r1
 8001f24:	3315      	adds	r3, #21
 8001f26:	2201      	movs	r2, #1
 8001f28:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001f2a:	7bfa      	ldrb	r2, [r7, #15]
 8001f2c:	6879      	ldr	r1, [r7, #4]
 8001f2e:	4613      	mov	r3, r2
 8001f30:	00db      	lsls	r3, r3, #3
 8001f32:	4413      	add	r3, r2
 8001f34:	009b      	lsls	r3, r3, #2
 8001f36:	440b      	add	r3, r1
 8001f38:	3314      	adds	r3, #20
 8001f3a:	7bfa      	ldrb	r2, [r7, #15]
 8001f3c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001f3e:	7bfa      	ldrb	r2, [r7, #15]
 8001f40:	7bfb      	ldrb	r3, [r7, #15]
 8001f42:	b298      	uxth	r0, r3
 8001f44:	6879      	ldr	r1, [r7, #4]
 8001f46:	4613      	mov	r3, r2
 8001f48:	00db      	lsls	r3, r3, #3
 8001f4a:	4413      	add	r3, r2
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	440b      	add	r3, r1
 8001f50:	332e      	adds	r3, #46	@ 0x2e
 8001f52:	4602      	mov	r2, r0
 8001f54:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001f56:	7bfa      	ldrb	r2, [r7, #15]
 8001f58:	6879      	ldr	r1, [r7, #4]
 8001f5a:	4613      	mov	r3, r2
 8001f5c:	00db      	lsls	r3, r3, #3
 8001f5e:	4413      	add	r3, r2
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	440b      	add	r3, r1
 8001f64:	3318      	adds	r3, #24
 8001f66:	2200      	movs	r2, #0
 8001f68:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001f6a:	7bfa      	ldrb	r2, [r7, #15]
 8001f6c:	6879      	ldr	r1, [r7, #4]
 8001f6e:	4613      	mov	r3, r2
 8001f70:	00db      	lsls	r3, r3, #3
 8001f72:	4413      	add	r3, r2
 8001f74:	009b      	lsls	r3, r3, #2
 8001f76:	440b      	add	r3, r1
 8001f78:	331c      	adds	r3, #28
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001f7e:	7bfa      	ldrb	r2, [r7, #15]
 8001f80:	6879      	ldr	r1, [r7, #4]
 8001f82:	4613      	mov	r3, r2
 8001f84:	00db      	lsls	r3, r3, #3
 8001f86:	4413      	add	r3, r2
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	440b      	add	r3, r1
 8001f8c:	3320      	adds	r3, #32
 8001f8e:	2200      	movs	r2, #0
 8001f90:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001f92:	7bfa      	ldrb	r2, [r7, #15]
 8001f94:	6879      	ldr	r1, [r7, #4]
 8001f96:	4613      	mov	r3, r2
 8001f98:	00db      	lsls	r3, r3, #3
 8001f9a:	4413      	add	r3, r2
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	440b      	add	r3, r1
 8001fa0:	3324      	adds	r3, #36	@ 0x24
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001fa6:	7bfb      	ldrb	r3, [r7, #15]
 8001fa8:	3301      	adds	r3, #1
 8001faa:	73fb      	strb	r3, [r7, #15]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	791b      	ldrb	r3, [r3, #4]
 8001fb0:	7bfa      	ldrb	r2, [r7, #15]
 8001fb2:	429a      	cmp	r2, r3
 8001fb4:	d3af      	bcc.n	8001f16 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	73fb      	strb	r3, [r7, #15]
 8001fba:	e044      	b.n	8002046 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001fbc:	7bfa      	ldrb	r2, [r7, #15]
 8001fbe:	6879      	ldr	r1, [r7, #4]
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	00db      	lsls	r3, r3, #3
 8001fc4:	4413      	add	r3, r2
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	440b      	add	r3, r1
 8001fca:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001fce:	2200      	movs	r2, #0
 8001fd0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001fd2:	7bfa      	ldrb	r2, [r7, #15]
 8001fd4:	6879      	ldr	r1, [r7, #4]
 8001fd6:	4613      	mov	r3, r2
 8001fd8:	00db      	lsls	r3, r3, #3
 8001fda:	4413      	add	r3, r2
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	440b      	add	r3, r1
 8001fe0:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001fe4:	7bfa      	ldrb	r2, [r7, #15]
 8001fe6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001fe8:	7bfa      	ldrb	r2, [r7, #15]
 8001fea:	6879      	ldr	r1, [r7, #4]
 8001fec:	4613      	mov	r3, r2
 8001fee:	00db      	lsls	r3, r3, #3
 8001ff0:	4413      	add	r3, r2
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	440b      	add	r3, r1
 8001ff6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001ffe:	7bfa      	ldrb	r2, [r7, #15]
 8002000:	6879      	ldr	r1, [r7, #4]
 8002002:	4613      	mov	r3, r2
 8002004:	00db      	lsls	r3, r3, #3
 8002006:	4413      	add	r3, r2
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	440b      	add	r3, r1
 800200c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002010:	2200      	movs	r2, #0
 8002012:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002014:	7bfa      	ldrb	r2, [r7, #15]
 8002016:	6879      	ldr	r1, [r7, #4]
 8002018:	4613      	mov	r3, r2
 800201a:	00db      	lsls	r3, r3, #3
 800201c:	4413      	add	r3, r2
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	440b      	add	r3, r1
 8002022:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002026:	2200      	movs	r2, #0
 8002028:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800202a:	7bfa      	ldrb	r2, [r7, #15]
 800202c:	6879      	ldr	r1, [r7, #4]
 800202e:	4613      	mov	r3, r2
 8002030:	00db      	lsls	r3, r3, #3
 8002032:	4413      	add	r3, r2
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	440b      	add	r3, r1
 8002038:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002040:	7bfb      	ldrb	r3, [r7, #15]
 8002042:	3301      	adds	r3, #1
 8002044:	73fb      	strb	r3, [r7, #15]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	791b      	ldrb	r3, [r3, #4]
 800204a:	7bfa      	ldrb	r2, [r7, #15]
 800204c:	429a      	cmp	r2, r3
 800204e:	d3b5      	bcc.n	8001fbc <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6818      	ldr	r0, [r3, #0]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	7c1a      	ldrb	r2, [r3, #16]
 8002058:	f88d 2000 	strb.w	r2, [sp]
 800205c:	3304      	adds	r3, #4
 800205e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002060:	f003 f94c 	bl	80052fc <USB_DevInit>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d005      	beq.n	8002076 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2202      	movs	r2, #2
 800206e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e013      	b.n	800209e <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2200      	movs	r2, #0
 800207a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2201      	movs	r2, #1
 8002080:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	7b1b      	ldrb	r3, [r3, #12]
 8002088:	2b01      	cmp	r3, #1
 800208a:	d102      	bne.n	8002092 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f000 f80b 	bl	80020a8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4618      	mov	r0, r3
 8002098:	f003 fb07 	bl	80056aa <USB_DevDisconnect>

  return HAL_OK;
 800209c:	2300      	movs	r3, #0
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3710      	adds	r7, #16
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
	...

080020a8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2201      	movs	r2, #1
 80020ba:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	699b      	ldr	r3, [r3, #24]
 80020ca:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80020d6:	4b05      	ldr	r3, [pc, #20]	@ (80020ec <HAL_PCDEx_ActivateLPM+0x44>)
 80020d8:	4313      	orrs	r3, r2
 80020da:	68fa      	ldr	r2, [r7, #12]
 80020dc:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80020de:	2300      	movs	r3, #0
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	3714      	adds	r7, #20
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr
 80020ec:	10000003 	.word	0x10000003

080020f0 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80020f4:	4b05      	ldr	r3, [pc, #20]	@ (800210c <HAL_PWR_EnableBkUpAccess+0x1c>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a04      	ldr	r2, [pc, #16]	@ (800210c <HAL_PWR_EnableBkUpAccess+0x1c>)
 80020fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020fe:	6013      	str	r3, [r2, #0]
}
 8002100:	bf00      	nop
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr
 800210a:	bf00      	nop
 800210c:	40007000 	.word	0x40007000

08002110 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002116:	2300      	movs	r3, #0
 8002118:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800211a:	4b23      	ldr	r3, [pc, #140]	@ (80021a8 <HAL_PWREx_EnableOverDrive+0x98>)
 800211c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211e:	4a22      	ldr	r2, [pc, #136]	@ (80021a8 <HAL_PWREx_EnableOverDrive+0x98>)
 8002120:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002124:	6413      	str	r3, [r2, #64]	@ 0x40
 8002126:	4b20      	ldr	r3, [pc, #128]	@ (80021a8 <HAL_PWREx_EnableOverDrive+0x98>)
 8002128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800212e:	603b      	str	r3, [r7, #0]
 8002130:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002132:	4b1e      	ldr	r3, [pc, #120]	@ (80021ac <HAL_PWREx_EnableOverDrive+0x9c>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a1d      	ldr	r2, [pc, #116]	@ (80021ac <HAL_PWREx_EnableOverDrive+0x9c>)
 8002138:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800213c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800213e:	f7fe ffe5 	bl	800110c <HAL_GetTick>
 8002142:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002144:	e009      	b.n	800215a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002146:	f7fe ffe1 	bl	800110c <HAL_GetTick>
 800214a:	4602      	mov	r2, r0
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	1ad3      	subs	r3, r2, r3
 8002150:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002154:	d901      	bls.n	800215a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002156:	2303      	movs	r3, #3
 8002158:	e022      	b.n	80021a0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800215a:	4b14      	ldr	r3, [pc, #80]	@ (80021ac <HAL_PWREx_EnableOverDrive+0x9c>)
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002162:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002166:	d1ee      	bne.n	8002146 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002168:	4b10      	ldr	r3, [pc, #64]	@ (80021ac <HAL_PWREx_EnableOverDrive+0x9c>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a0f      	ldr	r2, [pc, #60]	@ (80021ac <HAL_PWREx_EnableOverDrive+0x9c>)
 800216e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002172:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002174:	f7fe ffca 	bl	800110c <HAL_GetTick>
 8002178:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800217a:	e009      	b.n	8002190 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800217c:	f7fe ffc6 	bl	800110c <HAL_GetTick>
 8002180:	4602      	mov	r2, r0
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800218a:	d901      	bls.n	8002190 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800218c:	2303      	movs	r3, #3
 800218e:	e007      	b.n	80021a0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002190:	4b06      	ldr	r3, [pc, #24]	@ (80021ac <HAL_PWREx_EnableOverDrive+0x9c>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002198:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800219c:	d1ee      	bne.n	800217c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800219e:	2300      	movs	r3, #0
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3708      	adds	r7, #8
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	40023800 	.word	0x40023800
 80021ac:	40007000 	.word	0x40007000

080021b0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b086      	sub	sp, #24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80021b8:	2300      	movs	r3, #0
 80021ba:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d101      	bne.n	80021c6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e29b      	b.n	80026fe <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0301 	and.w	r3, r3, #1
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	f000 8087 	beq.w	80022e2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80021d4:	4b96      	ldr	r3, [pc, #600]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	f003 030c 	and.w	r3, r3, #12
 80021dc:	2b04      	cmp	r3, #4
 80021de:	d00c      	beq.n	80021fa <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021e0:	4b93      	ldr	r3, [pc, #588]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	f003 030c 	and.w	r3, r3, #12
 80021e8:	2b08      	cmp	r3, #8
 80021ea:	d112      	bne.n	8002212 <HAL_RCC_OscConfig+0x62>
 80021ec:	4b90      	ldr	r3, [pc, #576]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80021f8:	d10b      	bne.n	8002212 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021fa:	4b8d      	ldr	r3, [pc, #564]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d06c      	beq.n	80022e0 <HAL_RCC_OscConfig+0x130>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d168      	bne.n	80022e0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	e275      	b.n	80026fe <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800221a:	d106      	bne.n	800222a <HAL_RCC_OscConfig+0x7a>
 800221c:	4b84      	ldr	r3, [pc, #528]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a83      	ldr	r2, [pc, #524]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 8002222:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002226:	6013      	str	r3, [r2, #0]
 8002228:	e02e      	b.n	8002288 <HAL_RCC_OscConfig+0xd8>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d10c      	bne.n	800224c <HAL_RCC_OscConfig+0x9c>
 8002232:	4b7f      	ldr	r3, [pc, #508]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a7e      	ldr	r2, [pc, #504]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 8002238:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800223c:	6013      	str	r3, [r2, #0]
 800223e:	4b7c      	ldr	r3, [pc, #496]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a7b      	ldr	r2, [pc, #492]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 8002244:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002248:	6013      	str	r3, [r2, #0]
 800224a:	e01d      	b.n	8002288 <HAL_RCC_OscConfig+0xd8>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002254:	d10c      	bne.n	8002270 <HAL_RCC_OscConfig+0xc0>
 8002256:	4b76      	ldr	r3, [pc, #472]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a75      	ldr	r2, [pc, #468]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 800225c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002260:	6013      	str	r3, [r2, #0]
 8002262:	4b73      	ldr	r3, [pc, #460]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a72      	ldr	r2, [pc, #456]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 8002268:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800226c:	6013      	str	r3, [r2, #0]
 800226e:	e00b      	b.n	8002288 <HAL_RCC_OscConfig+0xd8>
 8002270:	4b6f      	ldr	r3, [pc, #444]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a6e      	ldr	r2, [pc, #440]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 8002276:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800227a:	6013      	str	r3, [r2, #0]
 800227c:	4b6c      	ldr	r3, [pc, #432]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a6b      	ldr	r2, [pc, #428]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 8002282:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002286:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d013      	beq.n	80022b8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002290:	f7fe ff3c 	bl	800110c <HAL_GetTick>
 8002294:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002296:	e008      	b.n	80022aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002298:	f7fe ff38 	bl	800110c <HAL_GetTick>
 800229c:	4602      	mov	r2, r0
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	2b64      	cmp	r3, #100	@ 0x64
 80022a4:	d901      	bls.n	80022aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80022a6:	2303      	movs	r3, #3
 80022a8:	e229      	b.n	80026fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022aa:	4b61      	ldr	r3, [pc, #388]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d0f0      	beq.n	8002298 <HAL_RCC_OscConfig+0xe8>
 80022b6:	e014      	b.n	80022e2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b8:	f7fe ff28 	bl	800110c <HAL_GetTick>
 80022bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022be:	e008      	b.n	80022d2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022c0:	f7fe ff24 	bl	800110c <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	2b64      	cmp	r3, #100	@ 0x64
 80022cc:	d901      	bls.n	80022d2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80022ce:	2303      	movs	r3, #3
 80022d0:	e215      	b.n	80026fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022d2:	4b57      	ldr	r3, [pc, #348]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d1f0      	bne.n	80022c0 <HAL_RCC_OscConfig+0x110>
 80022de:	e000      	b.n	80022e2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d069      	beq.n	80023c2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022ee:	4b50      	ldr	r3, [pc, #320]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	f003 030c 	and.w	r3, r3, #12
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d00b      	beq.n	8002312 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022fa:	4b4d      	ldr	r3, [pc, #308]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	f003 030c 	and.w	r3, r3, #12
 8002302:	2b08      	cmp	r3, #8
 8002304:	d11c      	bne.n	8002340 <HAL_RCC_OscConfig+0x190>
 8002306:	4b4a      	ldr	r3, [pc, #296]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800230e:	2b00      	cmp	r3, #0
 8002310:	d116      	bne.n	8002340 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002312:	4b47      	ldr	r3, [pc, #284]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 0302 	and.w	r3, r3, #2
 800231a:	2b00      	cmp	r3, #0
 800231c:	d005      	beq.n	800232a <HAL_RCC_OscConfig+0x17a>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	68db      	ldr	r3, [r3, #12]
 8002322:	2b01      	cmp	r3, #1
 8002324:	d001      	beq.n	800232a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e1e9      	b.n	80026fe <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800232a:	4b41      	ldr	r3, [pc, #260]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	691b      	ldr	r3, [r3, #16]
 8002336:	00db      	lsls	r3, r3, #3
 8002338:	493d      	ldr	r1, [pc, #244]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 800233a:	4313      	orrs	r3, r2
 800233c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800233e:	e040      	b.n	80023c2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d023      	beq.n	8002390 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002348:	4b39      	ldr	r3, [pc, #228]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a38      	ldr	r2, [pc, #224]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 800234e:	f043 0301 	orr.w	r3, r3, #1
 8002352:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002354:	f7fe feda 	bl	800110c <HAL_GetTick>
 8002358:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800235a:	e008      	b.n	800236e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800235c:	f7fe fed6 	bl	800110c <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b02      	cmp	r3, #2
 8002368:	d901      	bls.n	800236e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e1c7      	b.n	80026fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800236e:	4b30      	ldr	r3, [pc, #192]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0302 	and.w	r3, r3, #2
 8002376:	2b00      	cmp	r3, #0
 8002378:	d0f0      	beq.n	800235c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800237a:	4b2d      	ldr	r3, [pc, #180]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	691b      	ldr	r3, [r3, #16]
 8002386:	00db      	lsls	r3, r3, #3
 8002388:	4929      	ldr	r1, [pc, #164]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 800238a:	4313      	orrs	r3, r2
 800238c:	600b      	str	r3, [r1, #0]
 800238e:	e018      	b.n	80023c2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002390:	4b27      	ldr	r3, [pc, #156]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a26      	ldr	r2, [pc, #152]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 8002396:	f023 0301 	bic.w	r3, r3, #1
 800239a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800239c:	f7fe feb6 	bl	800110c <HAL_GetTick>
 80023a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023a2:	e008      	b.n	80023b6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023a4:	f7fe feb2 	bl	800110c <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d901      	bls.n	80023b6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80023b2:	2303      	movs	r3, #3
 80023b4:	e1a3      	b.n	80026fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023b6:	4b1e      	ldr	r3, [pc, #120]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 0302 	and.w	r3, r3, #2
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d1f0      	bne.n	80023a4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 0308 	and.w	r3, r3, #8
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d038      	beq.n	8002440 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	695b      	ldr	r3, [r3, #20]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d019      	beq.n	800240a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023d6:	4b16      	ldr	r3, [pc, #88]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 80023d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023da:	4a15      	ldr	r2, [pc, #84]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 80023dc:	f043 0301 	orr.w	r3, r3, #1
 80023e0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023e2:	f7fe fe93 	bl	800110c <HAL_GetTick>
 80023e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023e8:	e008      	b.n	80023fc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023ea:	f7fe fe8f 	bl	800110c <HAL_GetTick>
 80023ee:	4602      	mov	r2, r0
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d901      	bls.n	80023fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80023f8:	2303      	movs	r3, #3
 80023fa:	e180      	b.n	80026fe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 80023fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002400:	f003 0302 	and.w	r3, r3, #2
 8002404:	2b00      	cmp	r3, #0
 8002406:	d0f0      	beq.n	80023ea <HAL_RCC_OscConfig+0x23a>
 8002408:	e01a      	b.n	8002440 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800240a:	4b09      	ldr	r3, [pc, #36]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 800240c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800240e:	4a08      	ldr	r2, [pc, #32]	@ (8002430 <HAL_RCC_OscConfig+0x280>)
 8002410:	f023 0301 	bic.w	r3, r3, #1
 8002414:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002416:	f7fe fe79 	bl	800110c <HAL_GetTick>
 800241a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800241c:	e00a      	b.n	8002434 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800241e:	f7fe fe75 	bl	800110c <HAL_GetTick>
 8002422:	4602      	mov	r2, r0
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	2b02      	cmp	r3, #2
 800242a:	d903      	bls.n	8002434 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800242c:	2303      	movs	r3, #3
 800242e:	e166      	b.n	80026fe <HAL_RCC_OscConfig+0x54e>
 8002430:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002434:	4b92      	ldr	r3, [pc, #584]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 8002436:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002438:	f003 0302 	and.w	r3, r3, #2
 800243c:	2b00      	cmp	r3, #0
 800243e:	d1ee      	bne.n	800241e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f003 0304 	and.w	r3, r3, #4
 8002448:	2b00      	cmp	r3, #0
 800244a:	f000 80a4 	beq.w	8002596 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800244e:	4b8c      	ldr	r3, [pc, #560]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 8002450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002452:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d10d      	bne.n	8002476 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800245a:	4b89      	ldr	r3, [pc, #548]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 800245c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245e:	4a88      	ldr	r2, [pc, #544]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 8002460:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002464:	6413      	str	r3, [r2, #64]	@ 0x40
 8002466:	4b86      	ldr	r3, [pc, #536]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 8002468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800246e:	60bb      	str	r3, [r7, #8]
 8002470:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002472:	2301      	movs	r3, #1
 8002474:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002476:	4b83      	ldr	r3, [pc, #524]	@ (8002684 <HAL_RCC_OscConfig+0x4d4>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800247e:	2b00      	cmp	r3, #0
 8002480:	d118      	bne.n	80024b4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002482:	4b80      	ldr	r3, [pc, #512]	@ (8002684 <HAL_RCC_OscConfig+0x4d4>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a7f      	ldr	r2, [pc, #508]	@ (8002684 <HAL_RCC_OscConfig+0x4d4>)
 8002488:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800248c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800248e:	f7fe fe3d 	bl	800110c <HAL_GetTick>
 8002492:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002494:	e008      	b.n	80024a8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002496:	f7fe fe39 	bl	800110c <HAL_GetTick>
 800249a:	4602      	mov	r2, r0
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	1ad3      	subs	r3, r2, r3
 80024a0:	2b64      	cmp	r3, #100	@ 0x64
 80024a2:	d901      	bls.n	80024a8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80024a4:	2303      	movs	r3, #3
 80024a6:	e12a      	b.n	80026fe <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024a8:	4b76      	ldr	r3, [pc, #472]	@ (8002684 <HAL_RCC_OscConfig+0x4d4>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d0f0      	beq.n	8002496 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d106      	bne.n	80024ca <HAL_RCC_OscConfig+0x31a>
 80024bc:	4b70      	ldr	r3, [pc, #448]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 80024be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024c0:	4a6f      	ldr	r2, [pc, #444]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 80024c2:	f043 0301 	orr.w	r3, r3, #1
 80024c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80024c8:	e02d      	b.n	8002526 <HAL_RCC_OscConfig+0x376>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d10c      	bne.n	80024ec <HAL_RCC_OscConfig+0x33c>
 80024d2:	4b6b      	ldr	r3, [pc, #428]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 80024d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024d6:	4a6a      	ldr	r2, [pc, #424]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 80024d8:	f023 0301 	bic.w	r3, r3, #1
 80024dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80024de:	4b68      	ldr	r3, [pc, #416]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 80024e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024e2:	4a67      	ldr	r2, [pc, #412]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 80024e4:	f023 0304 	bic.w	r3, r3, #4
 80024e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80024ea:	e01c      	b.n	8002526 <HAL_RCC_OscConfig+0x376>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	2b05      	cmp	r3, #5
 80024f2:	d10c      	bne.n	800250e <HAL_RCC_OscConfig+0x35e>
 80024f4:	4b62      	ldr	r3, [pc, #392]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 80024f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024f8:	4a61      	ldr	r2, [pc, #388]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 80024fa:	f043 0304 	orr.w	r3, r3, #4
 80024fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8002500:	4b5f      	ldr	r3, [pc, #380]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 8002502:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002504:	4a5e      	ldr	r2, [pc, #376]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 8002506:	f043 0301 	orr.w	r3, r3, #1
 800250a:	6713      	str	r3, [r2, #112]	@ 0x70
 800250c:	e00b      	b.n	8002526 <HAL_RCC_OscConfig+0x376>
 800250e:	4b5c      	ldr	r3, [pc, #368]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 8002510:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002512:	4a5b      	ldr	r2, [pc, #364]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 8002514:	f023 0301 	bic.w	r3, r3, #1
 8002518:	6713      	str	r3, [r2, #112]	@ 0x70
 800251a:	4b59      	ldr	r3, [pc, #356]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 800251c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800251e:	4a58      	ldr	r2, [pc, #352]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 8002520:	f023 0304 	bic.w	r3, r3, #4
 8002524:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d015      	beq.n	800255a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800252e:	f7fe fded 	bl	800110c <HAL_GetTick>
 8002532:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002534:	e00a      	b.n	800254c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002536:	f7fe fde9 	bl	800110c <HAL_GetTick>
 800253a:	4602      	mov	r2, r0
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002544:	4293      	cmp	r3, r2
 8002546:	d901      	bls.n	800254c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002548:	2303      	movs	r3, #3
 800254a:	e0d8      	b.n	80026fe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800254c:	4b4c      	ldr	r3, [pc, #304]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 800254e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002550:	f003 0302 	and.w	r3, r3, #2
 8002554:	2b00      	cmp	r3, #0
 8002556:	d0ee      	beq.n	8002536 <HAL_RCC_OscConfig+0x386>
 8002558:	e014      	b.n	8002584 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800255a:	f7fe fdd7 	bl	800110c <HAL_GetTick>
 800255e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002560:	e00a      	b.n	8002578 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002562:	f7fe fdd3 	bl	800110c <HAL_GetTick>
 8002566:	4602      	mov	r2, r0
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002570:	4293      	cmp	r3, r2
 8002572:	d901      	bls.n	8002578 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002574:	2303      	movs	r3, #3
 8002576:	e0c2      	b.n	80026fe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002578:	4b41      	ldr	r3, [pc, #260]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 800257a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800257c:	f003 0302 	and.w	r3, r3, #2
 8002580:	2b00      	cmp	r3, #0
 8002582:	d1ee      	bne.n	8002562 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002584:	7dfb      	ldrb	r3, [r7, #23]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d105      	bne.n	8002596 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800258a:	4b3d      	ldr	r3, [pc, #244]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 800258c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800258e:	4a3c      	ldr	r2, [pc, #240]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 8002590:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002594:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	699b      	ldr	r3, [r3, #24]
 800259a:	2b00      	cmp	r3, #0
 800259c:	f000 80ae 	beq.w	80026fc <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025a0:	4b37      	ldr	r3, [pc, #220]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	f003 030c 	and.w	r3, r3, #12
 80025a8:	2b08      	cmp	r3, #8
 80025aa:	d06d      	beq.n	8002688 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	699b      	ldr	r3, [r3, #24]
 80025b0:	2b02      	cmp	r3, #2
 80025b2:	d14b      	bne.n	800264c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025b4:	4b32      	ldr	r3, [pc, #200]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a31      	ldr	r2, [pc, #196]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 80025ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80025be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c0:	f7fe fda4 	bl	800110c <HAL_GetTick>
 80025c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025c6:	e008      	b.n	80025da <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025c8:	f7fe fda0 	bl	800110c <HAL_GetTick>
 80025cc:	4602      	mov	r2, r0
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d901      	bls.n	80025da <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80025d6:	2303      	movs	r3, #3
 80025d8:	e091      	b.n	80026fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025da:	4b29      	ldr	r3, [pc, #164]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d1f0      	bne.n	80025c8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	69da      	ldr	r2, [r3, #28]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6a1b      	ldr	r3, [r3, #32]
 80025ee:	431a      	orrs	r2, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025f4:	019b      	lsls	r3, r3, #6
 80025f6:	431a      	orrs	r2, r3
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025fc:	085b      	lsrs	r3, r3, #1
 80025fe:	3b01      	subs	r3, #1
 8002600:	041b      	lsls	r3, r3, #16
 8002602:	431a      	orrs	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002608:	061b      	lsls	r3, r3, #24
 800260a:	431a      	orrs	r2, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002610:	071b      	lsls	r3, r3, #28
 8002612:	491b      	ldr	r1, [pc, #108]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 8002614:	4313      	orrs	r3, r2
 8002616:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002618:	4b19      	ldr	r3, [pc, #100]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a18      	ldr	r2, [pc, #96]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 800261e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002622:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002624:	f7fe fd72 	bl	800110c <HAL_GetTick>
 8002628:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800262a:	e008      	b.n	800263e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800262c:	f7fe fd6e 	bl	800110c <HAL_GetTick>
 8002630:	4602      	mov	r2, r0
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	2b02      	cmp	r3, #2
 8002638:	d901      	bls.n	800263e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e05f      	b.n	80026fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800263e:	4b10      	ldr	r3, [pc, #64]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002646:	2b00      	cmp	r3, #0
 8002648:	d0f0      	beq.n	800262c <HAL_RCC_OscConfig+0x47c>
 800264a:	e057      	b.n	80026fc <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800264c:	4b0c      	ldr	r3, [pc, #48]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a0b      	ldr	r2, [pc, #44]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 8002652:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002656:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002658:	f7fe fd58 	bl	800110c <HAL_GetTick>
 800265c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800265e:	e008      	b.n	8002672 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002660:	f7fe fd54 	bl	800110c <HAL_GetTick>
 8002664:	4602      	mov	r2, r0
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	1ad3      	subs	r3, r2, r3
 800266a:	2b02      	cmp	r3, #2
 800266c:	d901      	bls.n	8002672 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800266e:	2303      	movs	r3, #3
 8002670:	e045      	b.n	80026fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002672:	4b03      	ldr	r3, [pc, #12]	@ (8002680 <HAL_RCC_OscConfig+0x4d0>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800267a:	2b00      	cmp	r3, #0
 800267c:	d1f0      	bne.n	8002660 <HAL_RCC_OscConfig+0x4b0>
 800267e:	e03d      	b.n	80026fc <HAL_RCC_OscConfig+0x54c>
 8002680:	40023800 	.word	0x40023800
 8002684:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002688:	4b1f      	ldr	r3, [pc, #124]	@ (8002708 <HAL_RCC_OscConfig+0x558>)
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	699b      	ldr	r3, [r3, #24]
 8002692:	2b01      	cmp	r3, #1
 8002694:	d030      	beq.n	80026f8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d129      	bne.n	80026f8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d122      	bne.n	80026f8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026b2:	68fa      	ldr	r2, [r7, #12]
 80026b4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80026b8:	4013      	ands	r3, r2
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80026be:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d119      	bne.n	80026f8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ce:	085b      	lsrs	r3, r3, #1
 80026d0:	3b01      	subs	r3, #1
 80026d2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d10f      	bne.n	80026f8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026e2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80026e4:	429a      	cmp	r2, r3
 80026e6:	d107      	bne.n	80026f8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f2:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d001      	beq.n	80026fc <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e000      	b.n	80026fe <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80026fc:	2300      	movs	r3, #0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3718      	adds	r7, #24
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	40023800 	.word	0x40023800

0800270c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b084      	sub	sp, #16
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
 8002714:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002716:	2300      	movs	r3, #0
 8002718:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d101      	bne.n	8002724 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002720:	2301      	movs	r3, #1
 8002722:	e0d0      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002724:	4b6a      	ldr	r3, [pc, #424]	@ (80028d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 030f 	and.w	r3, r3, #15
 800272c:	683a      	ldr	r2, [r7, #0]
 800272e:	429a      	cmp	r2, r3
 8002730:	d910      	bls.n	8002754 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002732:	4b67      	ldr	r3, [pc, #412]	@ (80028d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f023 020f 	bic.w	r2, r3, #15
 800273a:	4965      	ldr	r1, [pc, #404]	@ (80028d0 <HAL_RCC_ClockConfig+0x1c4>)
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	4313      	orrs	r3, r2
 8002740:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002742:	4b63      	ldr	r3, [pc, #396]	@ (80028d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 030f 	and.w	r3, r3, #15
 800274a:	683a      	ldr	r2, [r7, #0]
 800274c:	429a      	cmp	r2, r3
 800274e:	d001      	beq.n	8002754 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e0b8      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0302 	and.w	r3, r3, #2
 800275c:	2b00      	cmp	r3, #0
 800275e:	d020      	beq.n	80027a2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0304 	and.w	r3, r3, #4
 8002768:	2b00      	cmp	r3, #0
 800276a:	d005      	beq.n	8002778 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800276c:	4b59      	ldr	r3, [pc, #356]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c8>)
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	4a58      	ldr	r2, [pc, #352]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c8>)
 8002772:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002776:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0308 	and.w	r3, r3, #8
 8002780:	2b00      	cmp	r3, #0
 8002782:	d005      	beq.n	8002790 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002784:	4b53      	ldr	r3, [pc, #332]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c8>)
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	4a52      	ldr	r2, [pc, #328]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c8>)
 800278a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800278e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002790:	4b50      	ldr	r3, [pc, #320]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c8>)
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	494d      	ldr	r1, [pc, #308]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c8>)
 800279e:	4313      	orrs	r3, r2
 80027a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 0301 	and.w	r3, r3, #1
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d040      	beq.n	8002830 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d107      	bne.n	80027c6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027b6:	4b47      	ldr	r3, [pc, #284]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c8>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d115      	bne.n	80027ee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e07f      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d107      	bne.n	80027de <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027ce:	4b41      	ldr	r3, [pc, #260]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c8>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d109      	bne.n	80027ee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e073      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027de:	4b3d      	ldr	r3, [pc, #244]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c8>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d101      	bne.n	80027ee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e06b      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027ee:	4b39      	ldr	r3, [pc, #228]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c8>)
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	f023 0203 	bic.w	r2, r3, #3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	4936      	ldr	r1, [pc, #216]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c8>)
 80027fc:	4313      	orrs	r3, r2
 80027fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002800:	f7fe fc84 	bl	800110c <HAL_GetTick>
 8002804:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002806:	e00a      	b.n	800281e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002808:	f7fe fc80 	bl	800110c <HAL_GetTick>
 800280c:	4602      	mov	r2, r0
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002816:	4293      	cmp	r3, r2
 8002818:	d901      	bls.n	800281e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800281a:	2303      	movs	r3, #3
 800281c:	e053      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800281e:	4b2d      	ldr	r3, [pc, #180]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c8>)
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	f003 020c 	and.w	r2, r3, #12
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	429a      	cmp	r2, r3
 800282e:	d1eb      	bne.n	8002808 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002830:	4b27      	ldr	r3, [pc, #156]	@ (80028d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 030f 	and.w	r3, r3, #15
 8002838:	683a      	ldr	r2, [r7, #0]
 800283a:	429a      	cmp	r2, r3
 800283c:	d210      	bcs.n	8002860 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800283e:	4b24      	ldr	r3, [pc, #144]	@ (80028d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f023 020f 	bic.w	r2, r3, #15
 8002846:	4922      	ldr	r1, [pc, #136]	@ (80028d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	4313      	orrs	r3, r2
 800284c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800284e:	4b20      	ldr	r3, [pc, #128]	@ (80028d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 030f 	and.w	r3, r3, #15
 8002856:	683a      	ldr	r2, [r7, #0]
 8002858:	429a      	cmp	r2, r3
 800285a:	d001      	beq.n	8002860 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e032      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 0304 	and.w	r3, r3, #4
 8002868:	2b00      	cmp	r3, #0
 800286a:	d008      	beq.n	800287e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800286c:	4b19      	ldr	r3, [pc, #100]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c8>)
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	4916      	ldr	r1, [pc, #88]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c8>)
 800287a:	4313      	orrs	r3, r2
 800287c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0308 	and.w	r3, r3, #8
 8002886:	2b00      	cmp	r3, #0
 8002888:	d009      	beq.n	800289e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800288a:	4b12      	ldr	r3, [pc, #72]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c8>)
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	691b      	ldr	r3, [r3, #16]
 8002896:	00db      	lsls	r3, r3, #3
 8002898:	490e      	ldr	r1, [pc, #56]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c8>)
 800289a:	4313      	orrs	r3, r2
 800289c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800289e:	f000 f821 	bl	80028e4 <HAL_RCC_GetSysClockFreq>
 80028a2:	4602      	mov	r2, r0
 80028a4:	4b0b      	ldr	r3, [pc, #44]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c8>)
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	091b      	lsrs	r3, r3, #4
 80028aa:	f003 030f 	and.w	r3, r3, #15
 80028ae:	490a      	ldr	r1, [pc, #40]	@ (80028d8 <HAL_RCC_ClockConfig+0x1cc>)
 80028b0:	5ccb      	ldrb	r3, [r1, r3]
 80028b2:	fa22 f303 	lsr.w	r3, r2, r3
 80028b6:	4a09      	ldr	r2, [pc, #36]	@ (80028dc <HAL_RCC_ClockConfig+0x1d0>)
 80028b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80028ba:	4b09      	ldr	r3, [pc, #36]	@ (80028e0 <HAL_RCC_ClockConfig+0x1d4>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4618      	mov	r0, r3
 80028c0:	f7fe f9ca 	bl	8000c58 <HAL_InitTick>

  return HAL_OK;
 80028c4:	2300      	movs	r3, #0
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3710      	adds	r7, #16
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	40023c00 	.word	0x40023c00
 80028d4:	40023800 	.word	0x40023800
 80028d8:	08005800 	.word	0x08005800
 80028dc:	20000008 	.word	0x20000008
 80028e0:	2000000c 	.word	0x2000000c

080028e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80028e8:	b094      	sub	sp, #80	@ 0x50
 80028ea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80028ec:	2300      	movs	r3, #0
 80028ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80028f0:	2300      	movs	r3, #0
 80028f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80028f4:	2300      	movs	r3, #0
 80028f6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80028f8:	2300      	movs	r3, #0
 80028fa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80028fc:	4b79      	ldr	r3, [pc, #484]	@ (8002ae4 <HAL_RCC_GetSysClockFreq+0x200>)
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	f003 030c 	and.w	r3, r3, #12
 8002904:	2b08      	cmp	r3, #8
 8002906:	d00d      	beq.n	8002924 <HAL_RCC_GetSysClockFreq+0x40>
 8002908:	2b08      	cmp	r3, #8
 800290a:	f200 80e1 	bhi.w	8002ad0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800290e:	2b00      	cmp	r3, #0
 8002910:	d002      	beq.n	8002918 <HAL_RCC_GetSysClockFreq+0x34>
 8002912:	2b04      	cmp	r3, #4
 8002914:	d003      	beq.n	800291e <HAL_RCC_GetSysClockFreq+0x3a>
 8002916:	e0db      	b.n	8002ad0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002918:	4b73      	ldr	r3, [pc, #460]	@ (8002ae8 <HAL_RCC_GetSysClockFreq+0x204>)
 800291a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800291c:	e0db      	b.n	8002ad6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800291e:	4b73      	ldr	r3, [pc, #460]	@ (8002aec <HAL_RCC_GetSysClockFreq+0x208>)
 8002920:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002922:	e0d8      	b.n	8002ad6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002924:	4b6f      	ldr	r3, [pc, #444]	@ (8002ae4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800292c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800292e:	4b6d      	ldr	r3, [pc, #436]	@ (8002ae4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d063      	beq.n	8002a02 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800293a:	4b6a      	ldr	r3, [pc, #424]	@ (8002ae4 <HAL_RCC_GetSysClockFreq+0x200>)
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	099b      	lsrs	r3, r3, #6
 8002940:	2200      	movs	r2, #0
 8002942:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002944:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002948:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800294c:	633b      	str	r3, [r7, #48]	@ 0x30
 800294e:	2300      	movs	r3, #0
 8002950:	637b      	str	r3, [r7, #52]	@ 0x34
 8002952:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002956:	4622      	mov	r2, r4
 8002958:	462b      	mov	r3, r5
 800295a:	f04f 0000 	mov.w	r0, #0
 800295e:	f04f 0100 	mov.w	r1, #0
 8002962:	0159      	lsls	r1, r3, #5
 8002964:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002968:	0150      	lsls	r0, r2, #5
 800296a:	4602      	mov	r2, r0
 800296c:	460b      	mov	r3, r1
 800296e:	4621      	mov	r1, r4
 8002970:	1a51      	subs	r1, r2, r1
 8002972:	6139      	str	r1, [r7, #16]
 8002974:	4629      	mov	r1, r5
 8002976:	eb63 0301 	sbc.w	r3, r3, r1
 800297a:	617b      	str	r3, [r7, #20]
 800297c:	f04f 0200 	mov.w	r2, #0
 8002980:	f04f 0300 	mov.w	r3, #0
 8002984:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002988:	4659      	mov	r1, fp
 800298a:	018b      	lsls	r3, r1, #6
 800298c:	4651      	mov	r1, sl
 800298e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002992:	4651      	mov	r1, sl
 8002994:	018a      	lsls	r2, r1, #6
 8002996:	4651      	mov	r1, sl
 8002998:	ebb2 0801 	subs.w	r8, r2, r1
 800299c:	4659      	mov	r1, fp
 800299e:	eb63 0901 	sbc.w	r9, r3, r1
 80029a2:	f04f 0200 	mov.w	r2, #0
 80029a6:	f04f 0300 	mov.w	r3, #0
 80029aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80029ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80029b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80029b6:	4690      	mov	r8, r2
 80029b8:	4699      	mov	r9, r3
 80029ba:	4623      	mov	r3, r4
 80029bc:	eb18 0303 	adds.w	r3, r8, r3
 80029c0:	60bb      	str	r3, [r7, #8]
 80029c2:	462b      	mov	r3, r5
 80029c4:	eb49 0303 	adc.w	r3, r9, r3
 80029c8:	60fb      	str	r3, [r7, #12]
 80029ca:	f04f 0200 	mov.w	r2, #0
 80029ce:	f04f 0300 	mov.w	r3, #0
 80029d2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80029d6:	4629      	mov	r1, r5
 80029d8:	024b      	lsls	r3, r1, #9
 80029da:	4621      	mov	r1, r4
 80029dc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80029e0:	4621      	mov	r1, r4
 80029e2:	024a      	lsls	r2, r1, #9
 80029e4:	4610      	mov	r0, r2
 80029e6:	4619      	mov	r1, r3
 80029e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029ea:	2200      	movs	r2, #0
 80029ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80029ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80029f0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80029f4:	f7fd fc28 	bl	8000248 <__aeabi_uldivmod>
 80029f8:	4602      	mov	r2, r0
 80029fa:	460b      	mov	r3, r1
 80029fc:	4613      	mov	r3, r2
 80029fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a00:	e058      	b.n	8002ab4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a02:	4b38      	ldr	r3, [pc, #224]	@ (8002ae4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	099b      	lsrs	r3, r3, #6
 8002a08:	2200      	movs	r2, #0
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	4611      	mov	r1, r2
 8002a0e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002a12:	623b      	str	r3, [r7, #32]
 8002a14:	2300      	movs	r3, #0
 8002a16:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a18:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002a1c:	4642      	mov	r2, r8
 8002a1e:	464b      	mov	r3, r9
 8002a20:	f04f 0000 	mov.w	r0, #0
 8002a24:	f04f 0100 	mov.w	r1, #0
 8002a28:	0159      	lsls	r1, r3, #5
 8002a2a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a2e:	0150      	lsls	r0, r2, #5
 8002a30:	4602      	mov	r2, r0
 8002a32:	460b      	mov	r3, r1
 8002a34:	4641      	mov	r1, r8
 8002a36:	ebb2 0a01 	subs.w	sl, r2, r1
 8002a3a:	4649      	mov	r1, r9
 8002a3c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002a40:	f04f 0200 	mov.w	r2, #0
 8002a44:	f04f 0300 	mov.w	r3, #0
 8002a48:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002a4c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002a50:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002a54:	ebb2 040a 	subs.w	r4, r2, sl
 8002a58:	eb63 050b 	sbc.w	r5, r3, fp
 8002a5c:	f04f 0200 	mov.w	r2, #0
 8002a60:	f04f 0300 	mov.w	r3, #0
 8002a64:	00eb      	lsls	r3, r5, #3
 8002a66:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a6a:	00e2      	lsls	r2, r4, #3
 8002a6c:	4614      	mov	r4, r2
 8002a6e:	461d      	mov	r5, r3
 8002a70:	4643      	mov	r3, r8
 8002a72:	18e3      	adds	r3, r4, r3
 8002a74:	603b      	str	r3, [r7, #0]
 8002a76:	464b      	mov	r3, r9
 8002a78:	eb45 0303 	adc.w	r3, r5, r3
 8002a7c:	607b      	str	r3, [r7, #4]
 8002a7e:	f04f 0200 	mov.w	r2, #0
 8002a82:	f04f 0300 	mov.w	r3, #0
 8002a86:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002a8a:	4629      	mov	r1, r5
 8002a8c:	028b      	lsls	r3, r1, #10
 8002a8e:	4621      	mov	r1, r4
 8002a90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a94:	4621      	mov	r1, r4
 8002a96:	028a      	lsls	r2, r1, #10
 8002a98:	4610      	mov	r0, r2
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	61bb      	str	r3, [r7, #24]
 8002aa2:	61fa      	str	r2, [r7, #28]
 8002aa4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002aa8:	f7fd fbce 	bl	8000248 <__aeabi_uldivmod>
 8002aac:	4602      	mov	r2, r0
 8002aae:	460b      	mov	r3, r1
 8002ab0:	4613      	mov	r3, r2
 8002ab2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002ab4:	4b0b      	ldr	r3, [pc, #44]	@ (8002ae4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	0c1b      	lsrs	r3, r3, #16
 8002aba:	f003 0303 	and.w	r3, r3, #3
 8002abe:	3301      	adds	r3, #1
 8002ac0:	005b      	lsls	r3, r3, #1
 8002ac2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002ac4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002ac6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ac8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002acc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ace:	e002      	b.n	8002ad6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ad0:	4b05      	ldr	r3, [pc, #20]	@ (8002ae8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002ad2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ad4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ad6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3750      	adds	r7, #80	@ 0x50
 8002adc:	46bd      	mov	sp, r7
 8002ade:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ae2:	bf00      	nop
 8002ae4:	40023800 	.word	0x40023800
 8002ae8:	00f42400 	.word	0x00f42400
 8002aec:	007a1200 	.word	0x007a1200

08002af0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002af4:	4b03      	ldr	r3, [pc, #12]	@ (8002b04 <HAL_RCC_GetHCLKFreq+0x14>)
 8002af6:	681b      	ldr	r3, [r3, #0]
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	20000008 	.word	0x20000008

08002b08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002b0c:	f7ff fff0 	bl	8002af0 <HAL_RCC_GetHCLKFreq>
 8002b10:	4602      	mov	r2, r0
 8002b12:	4b05      	ldr	r3, [pc, #20]	@ (8002b28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	0a9b      	lsrs	r3, r3, #10
 8002b18:	f003 0307 	and.w	r3, r3, #7
 8002b1c:	4903      	ldr	r1, [pc, #12]	@ (8002b2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b1e:	5ccb      	ldrb	r3, [r1, r3]
 8002b20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	40023800 	.word	0x40023800
 8002b2c:	08005810 	.word	0x08005810

08002b30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b34:	f7ff ffdc 	bl	8002af0 <HAL_RCC_GetHCLKFreq>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	4b05      	ldr	r3, [pc, #20]	@ (8002b50 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	0b5b      	lsrs	r3, r3, #13
 8002b40:	f003 0307 	and.w	r3, r3, #7
 8002b44:	4903      	ldr	r1, [pc, #12]	@ (8002b54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b46:	5ccb      	ldrb	r3, [r1, r3]
 8002b48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	40023800 	.word	0x40023800
 8002b54:	08005810 	.word	0x08005810

08002b58 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	220f      	movs	r2, #15
 8002b66:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002b68:	4b12      	ldr	r3, [pc, #72]	@ (8002bb4 <HAL_RCC_GetClockConfig+0x5c>)
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f003 0203 	and.w	r2, r3, #3
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002b74:	4b0f      	ldr	r3, [pc, #60]	@ (8002bb4 <HAL_RCC_GetClockConfig+0x5c>)
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002b80:	4b0c      	ldr	r3, [pc, #48]	@ (8002bb4 <HAL_RCC_GetClockConfig+0x5c>)
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002b8c:	4b09      	ldr	r3, [pc, #36]	@ (8002bb4 <HAL_RCC_GetClockConfig+0x5c>)
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	08db      	lsrs	r3, r3, #3
 8002b92:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002b9a:	4b07      	ldr	r3, [pc, #28]	@ (8002bb8 <HAL_RCC_GetClockConfig+0x60>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 020f 	and.w	r2, r3, #15
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	601a      	str	r2, [r3, #0]
}
 8002ba6:	bf00      	nop
 8002ba8:	370c      	adds	r7, #12
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	40023800 	.word	0x40023800
 8002bb8:	40023c00 	.word	0x40023c00

08002bbc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b088      	sub	sp, #32
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 0301 	and.w	r3, r3, #1
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d012      	beq.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002be4:	4b69      	ldr	r3, [pc, #420]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	4a68      	ldr	r2, [pc, #416]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bea:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002bee:	6093      	str	r3, [r2, #8]
 8002bf0:	4b66      	ldr	r3, [pc, #408]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bf2:	689a      	ldr	r2, [r3, #8]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bf8:	4964      	ldr	r1, [pc, #400]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d101      	bne.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002c06:	2301      	movs	r3, #1
 8002c08:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d017      	beq.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002c16:	4b5d      	ldr	r3, [pc, #372]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c1c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c24:	4959      	ldr	r1, [pc, #356]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c26:	4313      	orrs	r3, r2
 8002c28:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c30:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002c34:	d101      	bne.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002c36:	2301      	movs	r3, #1
 8002c38:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d101      	bne.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002c42:	2301      	movs	r3, #1
 8002c44:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d017      	beq.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002c52:	4b4e      	ldr	r3, [pc, #312]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c58:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c60:	494a      	ldr	r1, [pc, #296]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c62:	4313      	orrs	r3, r2
 8002c64:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c6c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c70:	d101      	bne.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002c72:	2301      	movs	r3, #1
 8002c74:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d101      	bne.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d001      	beq.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0320 	and.w	r3, r3, #32
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	f000 808b 	beq.w	8002db6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002ca0:	4b3a      	ldr	r3, [pc, #232]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca4:	4a39      	ldr	r2, [pc, #228]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ca6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002caa:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cac:	4b37      	ldr	r3, [pc, #220]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cb4:	60bb      	str	r3, [r7, #8]
 8002cb6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002cb8:	4b35      	ldr	r3, [pc, #212]	@ (8002d90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a34      	ldr	r2, [pc, #208]	@ (8002d90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002cbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cc2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cc4:	f7fe fa22 	bl	800110c <HAL_GetTick>
 8002cc8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002cca:	e008      	b.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ccc:	f7fe fa1e 	bl	800110c <HAL_GetTick>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	2b64      	cmp	r3, #100	@ 0x64
 8002cd8:	d901      	bls.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e38f      	b.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002cde:	4b2c      	ldr	r3, [pc, #176]	@ (8002d90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d0f0      	beq.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002cea:	4b28      	ldr	r3, [pc, #160]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002cf2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d035      	beq.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d02:	693a      	ldr	r2, [r7, #16]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d02e      	beq.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d08:	4b20      	ldr	r3, [pc, #128]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d10:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002d12:	4b1e      	ldr	r3, [pc, #120]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d16:	4a1d      	ldr	r2, [pc, #116]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d1c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002d1e:	4b1b      	ldr	r3, [pc, #108]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d22:	4a1a      	ldr	r2, [pc, #104]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d28:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002d2a:	4a18      	ldr	r2, [pc, #96]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002d30:	4b16      	ldr	r3, [pc, #88]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d34:	f003 0301 	and.w	r3, r3, #1
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d114      	bne.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d3c:	f7fe f9e6 	bl	800110c <HAL_GetTick>
 8002d40:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d42:	e00a      	b.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d44:	f7fe f9e2 	bl	800110c <HAL_GetTick>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d901      	bls.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002d56:	2303      	movs	r3, #3
 8002d58:	e351      	b.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d5e:	f003 0302 	and.w	r3, r3, #2
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d0ee      	beq.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002d72:	d111      	bne.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002d74:	4b05      	ldr	r3, [pc, #20]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002d80:	4b04      	ldr	r3, [pc, #16]	@ (8002d94 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002d82:	400b      	ands	r3, r1
 8002d84:	4901      	ldr	r1, [pc, #4]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d86:	4313      	orrs	r3, r2
 8002d88:	608b      	str	r3, [r1, #8]
 8002d8a:	e00b      	b.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002d8c:	40023800 	.word	0x40023800
 8002d90:	40007000 	.word	0x40007000
 8002d94:	0ffffcff 	.word	0x0ffffcff
 8002d98:	4bac      	ldr	r3, [pc, #688]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	4aab      	ldr	r2, [pc, #684]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d9e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002da2:	6093      	str	r3, [r2, #8]
 8002da4:	4ba9      	ldr	r3, [pc, #676]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002da6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002db0:	49a6      	ldr	r1, [pc, #664]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002db2:	4313      	orrs	r3, r2
 8002db4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 0310 	and.w	r3, r3, #16
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d010      	beq.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002dc2:	4ba2      	ldr	r3, [pc, #648]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002dc8:	4aa0      	ldr	r2, [pc, #640]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002dce:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002dd2:	4b9e      	ldr	r3, [pc, #632]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dd4:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ddc:	499b      	ldr	r1, [pc, #620]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dde:	4313      	orrs	r3, r2
 8002de0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d00a      	beq.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002df0:	4b96      	ldr	r3, [pc, #600]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002df6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002dfe:	4993      	ldr	r1, [pc, #588]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e00:	4313      	orrs	r3, r2
 8002e02:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d00a      	beq.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002e12:	4b8e      	ldr	r3, [pc, #568]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e18:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e20:	498a      	ldr	r1, [pc, #552]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e22:	4313      	orrs	r3, r2
 8002e24:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d00a      	beq.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002e34:	4b85      	ldr	r3, [pc, #532]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e3a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e42:	4982      	ldr	r1, [pc, #520]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e44:	4313      	orrs	r3, r2
 8002e46:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d00a      	beq.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002e56:	4b7d      	ldr	r3, [pc, #500]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e5c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e64:	4979      	ldr	r1, [pc, #484]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e66:	4313      	orrs	r3, r2
 8002e68:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d00a      	beq.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e78:	4b74      	ldr	r3, [pc, #464]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e7e:	f023 0203 	bic.w	r2, r3, #3
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e86:	4971      	ldr	r1, [pc, #452]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d00a      	beq.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e9a:	4b6c      	ldr	r3, [pc, #432]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ea0:	f023 020c 	bic.w	r2, r3, #12
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ea8:	4968      	ldr	r1, [pc, #416]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d00a      	beq.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002ebc:	4b63      	ldr	r3, [pc, #396]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ec2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eca:	4960      	ldr	r1, [pc, #384]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d00a      	beq.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002ede:	4b5b      	ldr	r3, [pc, #364]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ee4:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eec:	4957      	ldr	r1, [pc, #348]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d00a      	beq.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002f00:	4b52      	ldr	r3, [pc, #328]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f06:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f0e:	494f      	ldr	r1, [pc, #316]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f10:	4313      	orrs	r3, r2
 8002f12:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d00a      	beq.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002f22:	4b4a      	ldr	r3, [pc, #296]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f28:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f30:	4946      	ldr	r1, [pc, #280]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f32:	4313      	orrs	r3, r2
 8002f34:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d00a      	beq.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002f44:	4b41      	ldr	r3, [pc, #260]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f4a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f52:	493e      	ldr	r1, [pc, #248]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f54:	4313      	orrs	r3, r2
 8002f56:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d00a      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002f66:	4b39      	ldr	r3, [pc, #228]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f6c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f74:	4935      	ldr	r1, [pc, #212]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f76:	4313      	orrs	r3, r2
 8002f78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d00a      	beq.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002f88:	4b30      	ldr	r3, [pc, #192]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f8e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f96:	492d      	ldr	r1, [pc, #180]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d011      	beq.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002faa:	4b28      	ldr	r3, [pc, #160]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fb0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002fb8:	4924      	ldr	r1, [pc, #144]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002fc4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002fc8:	d101      	bne.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0308 	and.w	r3, r3, #8
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d001      	beq.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d00a      	beq.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002fea:	4b18      	ldr	r3, [pc, #96]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ff0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ff8:	4914      	ldr	r1, [pc, #80]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003008:	2b00      	cmp	r3, #0
 800300a:	d00b      	beq.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800300c:	4b0f      	ldr	r3, [pc, #60]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800300e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003012:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800301c:	490b      	ldr	r1, [pc, #44]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800301e:	4313      	orrs	r3, r2
 8003020:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d00f      	beq.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003030:	4b06      	ldr	r3, [pc, #24]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003032:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003036:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003040:	4902      	ldr	r1, [pc, #8]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003042:	4313      	orrs	r3, r2
 8003044:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003048:	e002      	b.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800304a:	bf00      	nop
 800304c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003058:	2b00      	cmp	r3, #0
 800305a:	d00b      	beq.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800305c:	4b8a      	ldr	r3, [pc, #552]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800305e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003062:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800306c:	4986      	ldr	r1, [pc, #536]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800306e:	4313      	orrs	r3, r2
 8003070:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800307c:	2b00      	cmp	r3, #0
 800307e:	d00b      	beq.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003080:	4b81      	ldr	r3, [pc, #516]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003082:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003086:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003090:	497d      	ldr	r1, [pc, #500]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003092:	4313      	orrs	r3, r2
 8003094:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003098:	69fb      	ldr	r3, [r7, #28]
 800309a:	2b01      	cmp	r3, #1
 800309c:	d006      	beq.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	f000 80d6 	beq.w	8003258 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80030ac:	4b76      	ldr	r3, [pc, #472]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a75      	ldr	r2, [pc, #468]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030b2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80030b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030b8:	f7fe f828 	bl	800110c <HAL_GetTick>
 80030bc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80030be:	e008      	b.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80030c0:	f7fe f824 	bl	800110c <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	2b64      	cmp	r3, #100	@ 0x64
 80030cc:	d901      	bls.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e195      	b.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80030d2:	4b6d      	ldr	r3, [pc, #436]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d1f0      	bne.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0301 	and.w	r3, r3, #1
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d021      	beq.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x572>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d11d      	bne.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80030f2:	4b65      	ldr	r3, [pc, #404]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030f8:	0c1b      	lsrs	r3, r3, #16
 80030fa:	f003 0303 	and.w	r3, r3, #3
 80030fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003100:	4b61      	ldr	r3, [pc, #388]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003102:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003106:	0e1b      	lsrs	r3, r3, #24
 8003108:	f003 030f 	and.w	r3, r3, #15
 800310c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	019a      	lsls	r2, r3, #6
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	041b      	lsls	r3, r3, #16
 8003118:	431a      	orrs	r2, r3
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	061b      	lsls	r3, r3, #24
 800311e:	431a      	orrs	r2, r3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	071b      	lsls	r3, r3, #28
 8003126:	4958      	ldr	r1, [pc, #352]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003128:	4313      	orrs	r3, r2
 800312a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003136:	2b00      	cmp	r3, #0
 8003138:	d004      	beq.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800313e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003142:	d00a      	beq.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800314c:	2b00      	cmp	r3, #0
 800314e:	d02e      	beq.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003154:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003158:	d129      	bne.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800315a:	4b4b      	ldr	r3, [pc, #300]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800315c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003160:	0c1b      	lsrs	r3, r3, #16
 8003162:	f003 0303 	and.w	r3, r3, #3
 8003166:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003168:	4b47      	ldr	r3, [pc, #284]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800316a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800316e:	0f1b      	lsrs	r3, r3, #28
 8003170:	f003 0307 	and.w	r3, r3, #7
 8003174:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	019a      	lsls	r2, r3, #6
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	041b      	lsls	r3, r3, #16
 8003180:	431a      	orrs	r2, r3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	68db      	ldr	r3, [r3, #12]
 8003186:	061b      	lsls	r3, r3, #24
 8003188:	431a      	orrs	r2, r3
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	071b      	lsls	r3, r3, #28
 800318e:	493e      	ldr	r1, [pc, #248]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003190:	4313      	orrs	r3, r2
 8003192:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003196:	4b3c      	ldr	r3, [pc, #240]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003198:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800319c:	f023 021f 	bic.w	r2, r3, #31
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a4:	3b01      	subs	r3, #1
 80031a6:	4938      	ldr	r1, [pc, #224]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031a8:	4313      	orrs	r3, r2
 80031aa:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d01d      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80031ba:	4b33      	ldr	r3, [pc, #204]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80031c0:	0e1b      	lsrs	r3, r3, #24
 80031c2:	f003 030f 	and.w	r3, r3, #15
 80031c6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80031c8:	4b2f      	ldr	r3, [pc, #188]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80031ce:	0f1b      	lsrs	r3, r3, #28
 80031d0:	f003 0307 	and.w	r3, r3, #7
 80031d4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	019a      	lsls	r2, r3, #6
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	691b      	ldr	r3, [r3, #16]
 80031e0:	041b      	lsls	r3, r3, #16
 80031e2:	431a      	orrs	r2, r3
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	061b      	lsls	r3, r3, #24
 80031e8:	431a      	orrs	r2, r3
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	071b      	lsls	r3, r3, #28
 80031ee:	4926      	ldr	r1, [pc, #152]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031f0:	4313      	orrs	r3, r2
 80031f2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d011      	beq.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	019a      	lsls	r2, r3, #6
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	691b      	ldr	r3, [r3, #16]
 800320c:	041b      	lsls	r3, r3, #16
 800320e:	431a      	orrs	r2, r3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	68db      	ldr	r3, [r3, #12]
 8003214:	061b      	lsls	r3, r3, #24
 8003216:	431a      	orrs	r2, r3
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	071b      	lsls	r3, r3, #28
 800321e:	491a      	ldr	r1, [pc, #104]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003220:	4313      	orrs	r3, r2
 8003222:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003226:	4b18      	ldr	r3, [pc, #96]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a17      	ldr	r2, [pc, #92]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800322c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003230:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003232:	f7fd ff6b 	bl	800110c <HAL_GetTick>
 8003236:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003238:	e008      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800323a:	f7fd ff67 	bl	800110c <HAL_GetTick>
 800323e:	4602      	mov	r2, r0
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	1ad3      	subs	r3, r2, r3
 8003244:	2b64      	cmp	r3, #100	@ 0x64
 8003246:	d901      	bls.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003248:	2303      	movs	r3, #3
 800324a:	e0d8      	b.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800324c:	4b0e      	ldr	r3, [pc, #56]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d0f0      	beq.n	800323a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003258:	69bb      	ldr	r3, [r7, #24]
 800325a:	2b01      	cmp	r3, #1
 800325c:	f040 80ce 	bne.w	80033fc <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003260:	4b09      	ldr	r3, [pc, #36]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a08      	ldr	r2, [pc, #32]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003266:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800326a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800326c:	f7fd ff4e 	bl	800110c <HAL_GetTick>
 8003270:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003272:	e00b      	b.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003274:	f7fd ff4a 	bl	800110c <HAL_GetTick>
 8003278:	4602      	mov	r2, r0
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	1ad3      	subs	r3, r2, r3
 800327e:	2b64      	cmp	r3, #100	@ 0x64
 8003280:	d904      	bls.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003282:	2303      	movs	r3, #3
 8003284:	e0bb      	b.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003286:	bf00      	nop
 8003288:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800328c:	4b5e      	ldr	r3, [pc, #376]	@ (8003408 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003294:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003298:	d0ec      	beq.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d003      	beq.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d009      	beq.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d02e      	beq.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d12a      	bne.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80032c2:	4b51      	ldr	r3, [pc, #324]	@ (8003408 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032c8:	0c1b      	lsrs	r3, r3, #16
 80032ca:	f003 0303 	and.w	r3, r3, #3
 80032ce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80032d0:	4b4d      	ldr	r3, [pc, #308]	@ (8003408 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032d6:	0f1b      	lsrs	r3, r3, #28
 80032d8:	f003 0307 	and.w	r3, r3, #7
 80032dc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	695b      	ldr	r3, [r3, #20]
 80032e2:	019a      	lsls	r2, r3, #6
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	041b      	lsls	r3, r3, #16
 80032e8:	431a      	orrs	r2, r3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	699b      	ldr	r3, [r3, #24]
 80032ee:	061b      	lsls	r3, r3, #24
 80032f0:	431a      	orrs	r2, r3
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	071b      	lsls	r3, r3, #28
 80032f6:	4944      	ldr	r1, [pc, #272]	@ (8003408 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032f8:	4313      	orrs	r3, r2
 80032fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80032fe:	4b42      	ldr	r3, [pc, #264]	@ (8003408 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003300:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003304:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800330c:	3b01      	subs	r3, #1
 800330e:	021b      	lsls	r3, r3, #8
 8003310:	493d      	ldr	r1, [pc, #244]	@ (8003408 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003312:	4313      	orrs	r3, r2
 8003314:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d022      	beq.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003328:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800332c:	d11d      	bne.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800332e:	4b36      	ldr	r3, [pc, #216]	@ (8003408 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003330:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003334:	0e1b      	lsrs	r3, r3, #24
 8003336:	f003 030f 	and.w	r3, r3, #15
 800333a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800333c:	4b32      	ldr	r3, [pc, #200]	@ (8003408 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800333e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003342:	0f1b      	lsrs	r3, r3, #28
 8003344:	f003 0307 	and.w	r3, r3, #7
 8003348:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	695b      	ldr	r3, [r3, #20]
 800334e:	019a      	lsls	r2, r3, #6
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6a1b      	ldr	r3, [r3, #32]
 8003354:	041b      	lsls	r3, r3, #16
 8003356:	431a      	orrs	r2, r3
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	061b      	lsls	r3, r3, #24
 800335c:	431a      	orrs	r2, r3
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	071b      	lsls	r3, r3, #28
 8003362:	4929      	ldr	r1, [pc, #164]	@ (8003408 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003364:	4313      	orrs	r3, r2
 8003366:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0308 	and.w	r3, r3, #8
 8003372:	2b00      	cmp	r3, #0
 8003374:	d028      	beq.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003376:	4b24      	ldr	r3, [pc, #144]	@ (8003408 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003378:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800337c:	0e1b      	lsrs	r3, r3, #24
 800337e:	f003 030f 	and.w	r3, r3, #15
 8003382:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003384:	4b20      	ldr	r3, [pc, #128]	@ (8003408 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003386:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800338a:	0c1b      	lsrs	r3, r3, #16
 800338c:	f003 0303 	and.w	r3, r3, #3
 8003390:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	695b      	ldr	r3, [r3, #20]
 8003396:	019a      	lsls	r2, r3, #6
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	041b      	lsls	r3, r3, #16
 800339c:	431a      	orrs	r2, r3
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	061b      	lsls	r3, r3, #24
 80033a2:	431a      	orrs	r2, r3
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	69db      	ldr	r3, [r3, #28]
 80033a8:	071b      	lsls	r3, r3, #28
 80033aa:	4917      	ldr	r1, [pc, #92]	@ (8003408 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80033ac:	4313      	orrs	r3, r2
 80033ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80033b2:	4b15      	ldr	r3, [pc, #84]	@ (8003408 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80033b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80033b8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033c0:	4911      	ldr	r1, [pc, #68]	@ (8003408 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80033c2:	4313      	orrs	r3, r2
 80033c4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80033c8:	4b0f      	ldr	r3, [pc, #60]	@ (8003408 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a0e      	ldr	r2, [pc, #56]	@ (8003408 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80033ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033d4:	f7fd fe9a 	bl	800110c <HAL_GetTick>
 80033d8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80033da:	e008      	b.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80033dc:	f7fd fe96 	bl	800110c <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	2b64      	cmp	r3, #100	@ 0x64
 80033e8:	d901      	bls.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e007      	b.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80033ee:	4b06      	ldr	r3, [pc, #24]	@ (8003408 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80033f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80033fa:	d1ef      	bne.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80033fc:	2300      	movs	r3, #0
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3720      	adds	r7, #32
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	40023800 	.word	0x40023800

0800340c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b082      	sub	sp, #8
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d101      	bne.n	800341e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e049      	b.n	80034b2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003424:	b2db      	uxtb	r3, r3
 8003426:	2b00      	cmp	r3, #0
 8003428:	d106      	bne.n	8003438 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2200      	movs	r2, #0
 800342e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f000 f841 	bl	80034ba <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2202      	movs	r2, #2
 800343c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	3304      	adds	r3, #4
 8003448:	4619      	mov	r1, r3
 800344a:	4610      	mov	r0, r2
 800344c:	f000 f9e8 	bl	8003820 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2201      	movs	r2, #1
 8003464:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2201      	movs	r2, #1
 800346c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2201      	movs	r2, #1
 8003474:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2201      	movs	r2, #1
 800347c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2201      	movs	r2, #1
 8003484:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2201      	movs	r2, #1
 800348c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2201      	movs	r2, #1
 800349c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2201      	movs	r2, #1
 80034a4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2201      	movs	r2, #1
 80034ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80034b0:	2300      	movs	r3, #0
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3708      	adds	r7, #8
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}

080034ba <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80034ba:	b480      	push	{r7}
 80034bc:	b083      	sub	sp, #12
 80034be:	af00      	add	r7, sp, #0
 80034c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80034c2:	bf00      	nop
 80034c4:	370c      	adds	r7, #12
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr
	...

080034d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b085      	sub	sp, #20
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d001      	beq.n	80034e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e054      	b.n	8003592 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2202      	movs	r2, #2
 80034ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	68da      	ldr	r2, [r3, #12]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f042 0201 	orr.w	r2, r2, #1
 80034fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a26      	ldr	r2, [pc, #152]	@ (80035a0 <HAL_TIM_Base_Start_IT+0xd0>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d022      	beq.n	8003550 <HAL_TIM_Base_Start_IT+0x80>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003512:	d01d      	beq.n	8003550 <HAL_TIM_Base_Start_IT+0x80>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a22      	ldr	r2, [pc, #136]	@ (80035a4 <HAL_TIM_Base_Start_IT+0xd4>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d018      	beq.n	8003550 <HAL_TIM_Base_Start_IT+0x80>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a21      	ldr	r2, [pc, #132]	@ (80035a8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d013      	beq.n	8003550 <HAL_TIM_Base_Start_IT+0x80>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a1f      	ldr	r2, [pc, #124]	@ (80035ac <HAL_TIM_Base_Start_IT+0xdc>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d00e      	beq.n	8003550 <HAL_TIM_Base_Start_IT+0x80>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a1e      	ldr	r2, [pc, #120]	@ (80035b0 <HAL_TIM_Base_Start_IT+0xe0>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d009      	beq.n	8003550 <HAL_TIM_Base_Start_IT+0x80>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a1c      	ldr	r2, [pc, #112]	@ (80035b4 <HAL_TIM_Base_Start_IT+0xe4>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d004      	beq.n	8003550 <HAL_TIM_Base_Start_IT+0x80>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a1b      	ldr	r2, [pc, #108]	@ (80035b8 <HAL_TIM_Base_Start_IT+0xe8>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d115      	bne.n	800357c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	689a      	ldr	r2, [r3, #8]
 8003556:	4b19      	ldr	r3, [pc, #100]	@ (80035bc <HAL_TIM_Base_Start_IT+0xec>)
 8003558:	4013      	ands	r3, r2
 800355a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2b06      	cmp	r3, #6
 8003560:	d015      	beq.n	800358e <HAL_TIM_Base_Start_IT+0xbe>
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003568:	d011      	beq.n	800358e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f042 0201 	orr.w	r2, r2, #1
 8003578:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800357a:	e008      	b.n	800358e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f042 0201 	orr.w	r2, r2, #1
 800358a:	601a      	str	r2, [r3, #0]
 800358c:	e000      	b.n	8003590 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800358e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003590:	2300      	movs	r3, #0
}
 8003592:	4618      	mov	r0, r3
 8003594:	3714      	adds	r7, #20
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
 800359e:	bf00      	nop
 80035a0:	40010000 	.word	0x40010000
 80035a4:	40000400 	.word	0x40000400
 80035a8:	40000800 	.word	0x40000800
 80035ac:	40000c00 	.word	0x40000c00
 80035b0:	40010400 	.word	0x40010400
 80035b4:	40014000 	.word	0x40014000
 80035b8:	40001800 	.word	0x40001800
 80035bc:	00010007 	.word	0x00010007

080035c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b084      	sub	sp, #16
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	68db      	ldr	r3, [r3, #12]
 80035ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	691b      	ldr	r3, [r3, #16]
 80035d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	f003 0302 	and.w	r3, r3, #2
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d020      	beq.n	8003624 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	f003 0302 	and.w	r3, r3, #2
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d01b      	beq.n	8003624 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f06f 0202 	mvn.w	r2, #2
 80035f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2201      	movs	r2, #1
 80035fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	699b      	ldr	r3, [r3, #24]
 8003602:	f003 0303 	and.w	r3, r3, #3
 8003606:	2b00      	cmp	r3, #0
 8003608:	d003      	beq.n	8003612 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f000 f8e9 	bl	80037e2 <HAL_TIM_IC_CaptureCallback>
 8003610:	e005      	b.n	800361e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f000 f8db 	bl	80037ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	f000 f8ec 	bl	80037f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	f003 0304 	and.w	r3, r3, #4
 800362a:	2b00      	cmp	r3, #0
 800362c:	d020      	beq.n	8003670 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	f003 0304 	and.w	r3, r3, #4
 8003634:	2b00      	cmp	r3, #0
 8003636:	d01b      	beq.n	8003670 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f06f 0204 	mvn.w	r2, #4
 8003640:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2202      	movs	r2, #2
 8003646:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	699b      	ldr	r3, [r3, #24]
 800364e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003652:	2b00      	cmp	r3, #0
 8003654:	d003      	beq.n	800365e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f000 f8c3 	bl	80037e2 <HAL_TIM_IC_CaptureCallback>
 800365c:	e005      	b.n	800366a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	f000 f8b5 	bl	80037ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003664:	6878      	ldr	r0, [r7, #4]
 8003666:	f000 f8c6 	bl	80037f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2200      	movs	r2, #0
 800366e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	f003 0308 	and.w	r3, r3, #8
 8003676:	2b00      	cmp	r3, #0
 8003678:	d020      	beq.n	80036bc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	f003 0308 	and.w	r3, r3, #8
 8003680:	2b00      	cmp	r3, #0
 8003682:	d01b      	beq.n	80036bc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f06f 0208 	mvn.w	r2, #8
 800368c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2204      	movs	r2, #4
 8003692:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	69db      	ldr	r3, [r3, #28]
 800369a:	f003 0303 	and.w	r3, r3, #3
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d003      	beq.n	80036aa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f000 f89d 	bl	80037e2 <HAL_TIM_IC_CaptureCallback>
 80036a8:	e005      	b.n	80036b6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036aa:	6878      	ldr	r0, [r7, #4]
 80036ac:	f000 f88f 	bl	80037ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	f000 f8a0 	bl	80037f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	f003 0310 	and.w	r3, r3, #16
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d020      	beq.n	8003708 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	f003 0310 	and.w	r3, r3, #16
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d01b      	beq.n	8003708 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f06f 0210 	mvn.w	r2, #16
 80036d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2208      	movs	r2, #8
 80036de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	69db      	ldr	r3, [r3, #28]
 80036e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d003      	beq.n	80036f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036ee:	6878      	ldr	r0, [r7, #4]
 80036f0:	f000 f877 	bl	80037e2 <HAL_TIM_IC_CaptureCallback>
 80036f4:	e005      	b.n	8003702 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f000 f869 	bl	80037ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f000 f87a 	bl	80037f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2200      	movs	r2, #0
 8003706:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	f003 0301 	and.w	r3, r3, #1
 800370e:	2b00      	cmp	r3, #0
 8003710:	d00c      	beq.n	800372c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	f003 0301 	and.w	r3, r3, #1
 8003718:	2b00      	cmp	r3, #0
 800371a:	d007      	beq.n	800372c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f06f 0201 	mvn.w	r2, #1
 8003724:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f7fd fa5a 	bl	8000be0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003732:	2b00      	cmp	r3, #0
 8003734:	d104      	bne.n	8003740 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800373c:	2b00      	cmp	r3, #0
 800373e:	d00c      	beq.n	800375a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003746:	2b00      	cmp	r3, #0
 8003748:	d007      	beq.n	800375a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003752:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003754:	6878      	ldr	r0, [r7, #4]
 8003756:	f000 f919 	bl	800398c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003760:	2b00      	cmp	r3, #0
 8003762:	d00c      	beq.n	800377e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800376a:	2b00      	cmp	r3, #0
 800376c:	d007      	beq.n	800377e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003776:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f000 f911 	bl	80039a0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003784:	2b00      	cmp	r3, #0
 8003786:	d00c      	beq.n	80037a2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800378e:	2b00      	cmp	r3, #0
 8003790:	d007      	beq.n	80037a2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800379a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f000 f834 	bl	800380a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	f003 0320 	and.w	r3, r3, #32
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d00c      	beq.n	80037c6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	f003 0320 	and.w	r3, r3, #32
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d007      	beq.n	80037c6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f06f 0220 	mvn.w	r2, #32
 80037be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f000 f8d9 	bl	8003978 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80037c6:	bf00      	nop
 80037c8:	3710      	adds	r7, #16
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}

080037ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037ce:	b480      	push	{r7}
 80037d0:	b083      	sub	sp, #12
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037d6:	bf00      	nop
 80037d8:	370c      	adds	r7, #12
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr

080037e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80037e2:	b480      	push	{r7}
 80037e4:	b083      	sub	sp, #12
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80037ea:	bf00      	nop
 80037ec:	370c      	adds	r7, #12
 80037ee:	46bd      	mov	sp, r7
 80037f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f4:	4770      	bx	lr

080037f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80037f6:	b480      	push	{r7}
 80037f8:	b083      	sub	sp, #12
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80037fe:	bf00      	nop
 8003800:	370c      	adds	r7, #12
 8003802:	46bd      	mov	sp, r7
 8003804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003808:	4770      	bx	lr

0800380a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800380a:	b480      	push	{r7}
 800380c:	b083      	sub	sp, #12
 800380e:	af00      	add	r7, sp, #0
 8003810:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003812:	bf00      	nop
 8003814:	370c      	adds	r7, #12
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
	...

08003820 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003820:	b480      	push	{r7}
 8003822:	b085      	sub	sp, #20
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
 8003828:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	4a46      	ldr	r2, [pc, #280]	@ (800394c <TIM_Base_SetConfig+0x12c>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d013      	beq.n	8003860 <TIM_Base_SetConfig+0x40>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800383e:	d00f      	beq.n	8003860 <TIM_Base_SetConfig+0x40>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	4a43      	ldr	r2, [pc, #268]	@ (8003950 <TIM_Base_SetConfig+0x130>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d00b      	beq.n	8003860 <TIM_Base_SetConfig+0x40>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	4a42      	ldr	r2, [pc, #264]	@ (8003954 <TIM_Base_SetConfig+0x134>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d007      	beq.n	8003860 <TIM_Base_SetConfig+0x40>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	4a41      	ldr	r2, [pc, #260]	@ (8003958 <TIM_Base_SetConfig+0x138>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d003      	beq.n	8003860 <TIM_Base_SetConfig+0x40>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	4a40      	ldr	r2, [pc, #256]	@ (800395c <TIM_Base_SetConfig+0x13c>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d108      	bne.n	8003872 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003866:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	68fa      	ldr	r2, [r7, #12]
 800386e:	4313      	orrs	r3, r2
 8003870:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a35      	ldr	r2, [pc, #212]	@ (800394c <TIM_Base_SetConfig+0x12c>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d02b      	beq.n	80038d2 <TIM_Base_SetConfig+0xb2>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003880:	d027      	beq.n	80038d2 <TIM_Base_SetConfig+0xb2>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	4a32      	ldr	r2, [pc, #200]	@ (8003950 <TIM_Base_SetConfig+0x130>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d023      	beq.n	80038d2 <TIM_Base_SetConfig+0xb2>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a31      	ldr	r2, [pc, #196]	@ (8003954 <TIM_Base_SetConfig+0x134>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d01f      	beq.n	80038d2 <TIM_Base_SetConfig+0xb2>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a30      	ldr	r2, [pc, #192]	@ (8003958 <TIM_Base_SetConfig+0x138>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d01b      	beq.n	80038d2 <TIM_Base_SetConfig+0xb2>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	4a2f      	ldr	r2, [pc, #188]	@ (800395c <TIM_Base_SetConfig+0x13c>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d017      	beq.n	80038d2 <TIM_Base_SetConfig+0xb2>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4a2e      	ldr	r2, [pc, #184]	@ (8003960 <TIM_Base_SetConfig+0x140>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d013      	beq.n	80038d2 <TIM_Base_SetConfig+0xb2>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a2d      	ldr	r2, [pc, #180]	@ (8003964 <TIM_Base_SetConfig+0x144>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d00f      	beq.n	80038d2 <TIM_Base_SetConfig+0xb2>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a2c      	ldr	r2, [pc, #176]	@ (8003968 <TIM_Base_SetConfig+0x148>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d00b      	beq.n	80038d2 <TIM_Base_SetConfig+0xb2>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a2b      	ldr	r2, [pc, #172]	@ (800396c <TIM_Base_SetConfig+0x14c>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d007      	beq.n	80038d2 <TIM_Base_SetConfig+0xb2>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a2a      	ldr	r2, [pc, #168]	@ (8003970 <TIM_Base_SetConfig+0x150>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d003      	beq.n	80038d2 <TIM_Base_SetConfig+0xb2>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	4a29      	ldr	r2, [pc, #164]	@ (8003974 <TIM_Base_SetConfig+0x154>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d108      	bne.n	80038e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	68fa      	ldr	r2, [r7, #12]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	695b      	ldr	r3, [r3, #20]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	68fa      	ldr	r2, [r7, #12]
 80038f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	689a      	ldr	r2, [r3, #8]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	4a10      	ldr	r2, [pc, #64]	@ (800394c <TIM_Base_SetConfig+0x12c>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d003      	beq.n	8003918 <TIM_Base_SetConfig+0xf8>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	4a12      	ldr	r2, [pc, #72]	@ (800395c <TIM_Base_SetConfig+0x13c>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d103      	bne.n	8003920 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	691a      	ldr	r2, [r3, #16]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	691b      	ldr	r3, [r3, #16]
 800392a:	f003 0301 	and.w	r3, r3, #1
 800392e:	2b01      	cmp	r3, #1
 8003930:	d105      	bne.n	800393e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	691b      	ldr	r3, [r3, #16]
 8003936:	f023 0201 	bic.w	r2, r3, #1
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	611a      	str	r2, [r3, #16]
  }
}
 800393e:	bf00      	nop
 8003940:	3714      	adds	r7, #20
 8003942:	46bd      	mov	sp, r7
 8003944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003948:	4770      	bx	lr
 800394a:	bf00      	nop
 800394c:	40010000 	.word	0x40010000
 8003950:	40000400 	.word	0x40000400
 8003954:	40000800 	.word	0x40000800
 8003958:	40000c00 	.word	0x40000c00
 800395c:	40010400 	.word	0x40010400
 8003960:	40014000 	.word	0x40014000
 8003964:	40014400 	.word	0x40014400
 8003968:	40014800 	.word	0x40014800
 800396c:	40001800 	.word	0x40001800
 8003970:	40001c00 	.word	0x40001c00
 8003974:	40002000 	.word	0x40002000

08003978 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003980:	bf00      	nop
 8003982:	370c      	adds	r7, #12
 8003984:	46bd      	mov	sp, r7
 8003986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398a:	4770      	bx	lr

0800398c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800398c:	b480      	push	{r7}
 800398e:	b083      	sub	sp, #12
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003994:	bf00      	nop
 8003996:	370c      	adds	r7, #12
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr

080039a0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80039a8:	bf00      	nop
 80039aa:	370c      	adds	r7, #12
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr

080039b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d101      	bne.n	80039c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e040      	b.n	8003a48 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d106      	bne.n	80039dc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2200      	movs	r2, #0
 80039d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f7fd fa3e 	bl	8000e58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2224      	movs	r2, #36	@ 0x24
 80039e0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f022 0201 	bic.w	r2, r2, #1
 80039f0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d002      	beq.n	8003a00 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f000 fe40 	bl	8004680 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	f000 fbd9 	bl	80041b8 <UART_SetConfig>
 8003a06:	4603      	mov	r3, r0
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d101      	bne.n	8003a10 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e01b      	b.n	8003a48 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	685a      	ldr	r2, [r3, #4]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003a1e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	689a      	ldr	r2, [r3, #8]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003a2e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f042 0201 	orr.w	r2, r2, #1
 8003a3e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	f000 febf 	bl	80047c4 <UART_CheckIdleState>
 8003a46:	4603      	mov	r3, r0
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	3708      	adds	r7, #8
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}

08003a50 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b08b      	sub	sp, #44	@ 0x2c
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	60f8      	str	r0, [r7, #12]
 8003a58:	60b9      	str	r1, [r7, #8]
 8003a5a:	4613      	mov	r3, r2
 8003a5c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003a62:	2b20      	cmp	r3, #32
 8003a64:	d147      	bne.n	8003af6 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d002      	beq.n	8003a72 <HAL_UART_Transmit_IT+0x22>
 8003a6c:	88fb      	ldrh	r3, [r7, #6]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d101      	bne.n	8003a76 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e040      	b.n	8003af8 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	68ba      	ldr	r2, [r7, #8]
 8003a7a:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	88fa      	ldrh	r2, [r7, #6]
 8003a80:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	88fa      	ldrh	r2, [r7, #6]
 8003a88:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2200      	movs	r2, #0
 8003a96:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2221      	movs	r2, #33	@ 0x21
 8003a9e:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003aa8:	d107      	bne.n	8003aba <HAL_UART_Transmit_IT+0x6a>
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	691b      	ldr	r3, [r3, #16]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d103      	bne.n	8003aba <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	4a13      	ldr	r2, [pc, #76]	@ (8003b04 <HAL_UART_Transmit_IT+0xb4>)
 8003ab6:	66da      	str	r2, [r3, #108]	@ 0x6c
 8003ab8:	e002      	b.n	8003ac0 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	4a12      	ldr	r2, [pc, #72]	@ (8003b08 <HAL_UART_Transmit_IT+0xb8>)
 8003abe:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	e853 3f00 	ldrex	r3, [r3]
 8003acc:	613b      	str	r3, [r7, #16]
   return(result);
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ad4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	461a      	mov	r2, r3
 8003adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ade:	623b      	str	r3, [r7, #32]
 8003ae0:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ae2:	69f9      	ldr	r1, [r7, #28]
 8003ae4:	6a3a      	ldr	r2, [r7, #32]
 8003ae6:	e841 2300 	strex	r3, r2, [r1]
 8003aea:	61bb      	str	r3, [r7, #24]
   return(result);
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d1e6      	bne.n	8003ac0 <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 8003af2:	2300      	movs	r3, #0
 8003af4:	e000      	b.n	8003af8 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8003af6:	2302      	movs	r3, #2
  }
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	372c      	adds	r7, #44	@ 0x2c
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr
 8003b04:	08004d27 	.word	0x08004d27
 8003b08:	08004c71 	.word	0x08004c71

08003b0c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b08a      	sub	sp, #40	@ 0x28
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	60f8      	str	r0, [r7, #12]
 8003b14:	60b9      	str	r1, [r7, #8]
 8003b16:	4613      	mov	r3, r2
 8003b18:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b20:	2b20      	cmp	r3, #32
 8003b22:	d132      	bne.n	8003b8a <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d002      	beq.n	8003b30 <HAL_UART_Receive_IT+0x24>
 8003b2a:	88fb      	ldrh	r3, [r7, #6]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d101      	bne.n	8003b34 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e02b      	b.n	8003b8c <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2200      	movs	r2, #0
 8003b38:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d018      	beq.n	8003b7a <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	e853 3f00 	ldrex	r3, [r3]
 8003b54:	613b      	str	r3, [r7, #16]
   return(result);
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003b5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	461a      	mov	r2, r3
 8003b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b66:	623b      	str	r3, [r7, #32]
 8003b68:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b6a:	69f9      	ldr	r1, [r7, #28]
 8003b6c:	6a3a      	ldr	r2, [r7, #32]
 8003b6e:	e841 2300 	strex	r3, r2, [r1]
 8003b72:	61bb      	str	r3, [r7, #24]
   return(result);
 8003b74:	69bb      	ldr	r3, [r7, #24]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d1e6      	bne.n	8003b48 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003b7a:	88fb      	ldrh	r3, [r7, #6]
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	68b9      	ldr	r1, [r7, #8]
 8003b80:	68f8      	ldr	r0, [r7, #12]
 8003b82:	f000 ff35 	bl	80049f0 <UART_Start_Receive_IT>
 8003b86:	4603      	mov	r3, r0
 8003b88:	e000      	b.n	8003b8c <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8003b8a:	2302      	movs	r3, #2
  }
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	3728      	adds	r7, #40	@ 0x28
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}

08003b94 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b0ba      	sub	sp, #232	@ 0xe8
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	69db      	ldr	r3, [r3, #28]
 8003ba2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003bba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8003bbe:	f640 030f 	movw	r3, #2063	@ 0x80f
 8003bc2:	4013      	ands	r3, r2
 8003bc4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003bc8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d115      	bne.n	8003bfc <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003bd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bd4:	f003 0320 	and.w	r3, r3, #32
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d00f      	beq.n	8003bfc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003bdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003be0:	f003 0320 	and.w	r3, r3, #32
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d009      	beq.n	8003bfc <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	f000 82ac 	beq.w	800414a <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	4798      	blx	r3
      }
      return;
 8003bfa:	e2a6      	b.n	800414a <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003bfc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	f000 8117 	beq.w	8003e34 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003c06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c0a:	f003 0301 	and.w	r3, r3, #1
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d106      	bne.n	8003c20 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003c12:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003c16:	4b85      	ldr	r3, [pc, #532]	@ (8003e2c <HAL_UART_IRQHandler+0x298>)
 8003c18:	4013      	ands	r3, r2
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	f000 810a 	beq.w	8003e34 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003c20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c24:	f003 0301 	and.w	r3, r3, #1
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d011      	beq.n	8003c50 <HAL_UART_IRQHandler+0xbc>
 8003c2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d00b      	beq.n	8003c50 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c46:	f043 0201 	orr.w	r2, r3, #1
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003c50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c54:	f003 0302 	and.w	r3, r3, #2
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d011      	beq.n	8003c80 <HAL_UART_IRQHandler+0xec>
 8003c5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c60:	f003 0301 	and.w	r3, r3, #1
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d00b      	beq.n	8003c80 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	2202      	movs	r2, #2
 8003c6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c76:	f043 0204 	orr.w	r2, r3, #4
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003c80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c84:	f003 0304 	and.w	r3, r3, #4
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d011      	beq.n	8003cb0 <HAL_UART_IRQHandler+0x11c>
 8003c8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c90:	f003 0301 	and.w	r3, r3, #1
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d00b      	beq.n	8003cb0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	2204      	movs	r2, #4
 8003c9e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ca6:	f043 0202 	orr.w	r2, r3, #2
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003cb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cb4:	f003 0308 	and.w	r3, r3, #8
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d017      	beq.n	8003cec <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003cbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003cc0:	f003 0320 	and.w	r3, r3, #32
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d105      	bne.n	8003cd4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003cc8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ccc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d00b      	beq.n	8003cec <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	2208      	movs	r2, #8
 8003cda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ce2:	f043 0208 	orr.w	r2, r3, #8
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003cec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cf0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d012      	beq.n	8003d1e <HAL_UART_IRQHandler+0x18a>
 8003cf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003cfc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d00c      	beq.n	8003d1e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003d0c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d14:	f043 0220 	orr.w	r2, r3, #32
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	f000 8212 	beq.w	800414e <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003d2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d2e:	f003 0320 	and.w	r3, r3, #32
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d00d      	beq.n	8003d52 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003d36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d3a:	f003 0320 	and.w	r3, r3, #32
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d007      	beq.n	8003d52 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d003      	beq.n	8003d52 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d4e:	6878      	ldr	r0, [r7, #4]
 8003d50:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d58:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d66:	2b40      	cmp	r3, #64	@ 0x40
 8003d68:	d005      	beq.n	8003d76 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003d6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d6e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d04f      	beq.n	8003e16 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f000 ff00 	bl	8004b7c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d86:	2b40      	cmp	r3, #64	@ 0x40
 8003d88:	d141      	bne.n	8003e0e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	3308      	adds	r3, #8
 8003d90:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d94:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003d98:	e853 3f00 	ldrex	r3, [r3]
 8003d9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003da0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003da4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003da8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	3308      	adds	r3, #8
 8003db2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003db6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003dba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dbe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003dc2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003dc6:	e841 2300 	strex	r3, r2, [r1]
 8003dca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003dce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d1d9      	bne.n	8003d8a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d013      	beq.n	8003e06 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003de2:	4a13      	ldr	r2, [pc, #76]	@ (8003e30 <HAL_UART_IRQHandler+0x29c>)
 8003de4:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003dea:	4618      	mov	r0, r3
 8003dec:	f7fd fb10 	bl	8001410 <HAL_DMA_Abort_IT>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d017      	beq.n	8003e26 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003dfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dfc:	687a      	ldr	r2, [r7, #4]
 8003dfe:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003e00:	4610      	mov	r0, r2
 8003e02:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e04:	e00f      	b.n	8003e26 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003e06:	6878      	ldr	r0, [r7, #4]
 8003e08:	f000 f9b6 	bl	8004178 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e0c:	e00b      	b.n	8003e26 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f000 f9b2 	bl	8004178 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e14:	e007      	b.n	8003e26 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003e16:	6878      	ldr	r0, [r7, #4]
 8003e18:	f000 f9ae 	bl	8004178 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8003e24:	e193      	b.n	800414e <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e26:	bf00      	nop
    return;
 8003e28:	e191      	b.n	800414e <HAL_UART_IRQHandler+0x5ba>
 8003e2a:	bf00      	nop
 8003e2c:	04000120 	.word	0x04000120
 8003e30:	08004c45 	.word	0x08004c45

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	f040 814c 	bne.w	80040d6 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003e3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e42:	f003 0310 	and.w	r3, r3, #16
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	f000 8145 	beq.w	80040d6 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003e4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e50:	f003 0310 	and.w	r3, r3, #16
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f000 813e 	beq.w	80040d6 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	2210      	movs	r2, #16
 8003e60:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e6c:	2b40      	cmp	r3, #64	@ 0x40
 8003e6e:	f040 80b6 	bne.w	8003fde <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003e7e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	f000 8165 	beq.w	8004152 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003e8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003e92:	429a      	cmp	r2, r3
 8003e94:	f080 815d 	bcs.w	8004152 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003e9e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ea6:	69db      	ldr	r3, [r3, #28]
 8003ea8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003eac:	f000 8086 	beq.w	8003fbc <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eb8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003ebc:	e853 3f00 	ldrex	r3, [r3]
 8003ec0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003ec4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003ec8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ecc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003eda:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003ede:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ee2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003ee6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003eea:	e841 2300 	strex	r3, r2, [r1]
 8003eee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003ef2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d1da      	bne.n	8003eb0 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	3308      	adds	r3, #8
 8003f00:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f04:	e853 3f00 	ldrex	r3, [r3]
 8003f08:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003f0a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003f0c:	f023 0301 	bic.w	r3, r3, #1
 8003f10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	3308      	adds	r3, #8
 8003f1a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003f1e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003f22:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f24:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003f26:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003f2a:	e841 2300 	strex	r3, r2, [r1]
 8003f2e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003f30:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d1e1      	bne.n	8003efa <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	3308      	adds	r3, #8
 8003f3c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003f40:	e853 3f00 	ldrex	r3, [r3]
 8003f44:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003f46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	3308      	adds	r3, #8
 8003f56:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003f5a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003f5c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f5e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003f60:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003f62:	e841 2300 	strex	r3, r2, [r1]
 8003f66:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003f68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d1e3      	bne.n	8003f36 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2220      	movs	r2, #32
 8003f72:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f84:	e853 3f00 	ldrex	r3, [r3]
 8003f88:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003f8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f8c:	f023 0310 	bic.w	r3, r3, #16
 8003f90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	461a      	mov	r2, r3
 8003f9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003f9e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003fa0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fa2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003fa4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003fa6:	e841 2300 	strex	r3, r2, [r1]
 8003faa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003fac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d1e4      	bne.n	8003f7c <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f7fd f9ba 	bl	8001330 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2202      	movs	r2, #2
 8003fc0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	b29b      	uxth	r3, r3
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f000 f8d8 	bl	800418c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003fdc:	e0b9      	b.n	8004152 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003fea:	b29b      	uxth	r3, r3
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003ff8:	b29b      	uxth	r3, r3
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	f000 80ab 	beq.w	8004156 <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8004000:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004004:	2b00      	cmp	r3, #0
 8004006:	f000 80a6 	beq.w	8004156 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004012:	e853 3f00 	ldrex	r3, [r3]
 8004016:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004018:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800401a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800401e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	461a      	mov	r2, r3
 8004028:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800402c:	647b      	str	r3, [r7, #68]	@ 0x44
 800402e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004030:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004032:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004034:	e841 2300 	strex	r3, r2, [r1]
 8004038:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800403a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800403c:	2b00      	cmp	r3, #0
 800403e:	d1e4      	bne.n	800400a <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	3308      	adds	r3, #8
 8004046:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800404a:	e853 3f00 	ldrex	r3, [r3]
 800404e:	623b      	str	r3, [r7, #32]
   return(result);
 8004050:	6a3b      	ldr	r3, [r7, #32]
 8004052:	f023 0301 	bic.w	r3, r3, #1
 8004056:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	3308      	adds	r3, #8
 8004060:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004064:	633a      	str	r2, [r7, #48]	@ 0x30
 8004066:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004068:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800406a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800406c:	e841 2300 	strex	r3, r2, [r1]
 8004070:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004072:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004074:	2b00      	cmp	r3, #0
 8004076:	d1e3      	bne.n	8004040 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2220      	movs	r2, #32
 800407c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2200      	movs	r2, #0
 8004084:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2200      	movs	r2, #0
 800408a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	e853 3f00 	ldrex	r3, [r3]
 8004098:	60fb      	str	r3, [r7, #12]
   return(result);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	f023 0310 	bic.w	r3, r3, #16
 80040a0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	461a      	mov	r2, r3
 80040aa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80040ae:	61fb      	str	r3, [r7, #28]
 80040b0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040b2:	69b9      	ldr	r1, [r7, #24]
 80040b4:	69fa      	ldr	r2, [r7, #28]
 80040b6:	e841 2300 	strex	r3, r2, [r1]
 80040ba:	617b      	str	r3, [r7, #20]
   return(result);
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d1e4      	bne.n	800408c <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2202      	movs	r2, #2
 80040c6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80040c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80040cc:	4619      	mov	r1, r3
 80040ce:	6878      	ldr	r0, [r7, #4]
 80040d0:	f000 f85c 	bl	800418c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80040d4:	e03f      	b.n	8004156 <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80040d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d00e      	beq.n	8004100 <HAL_UART_IRQHandler+0x56c>
 80040e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d008      	beq.n	8004100 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80040f6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f000 f853 	bl	80041a4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80040fe:	e02d      	b.n	800415c <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004100:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004104:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004108:	2b00      	cmp	r3, #0
 800410a:	d00e      	beq.n	800412a <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800410c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004110:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004114:	2b00      	cmp	r3, #0
 8004116:	d008      	beq.n	800412a <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800411c:	2b00      	cmp	r3, #0
 800411e:	d01c      	beq.n	800415a <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	4798      	blx	r3
    }
    return;
 8004128:	e017      	b.n	800415a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800412a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800412e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004132:	2b00      	cmp	r3, #0
 8004134:	d012      	beq.n	800415c <HAL_UART_IRQHandler+0x5c8>
 8004136:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800413a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800413e:	2b00      	cmp	r3, #0
 8004140:	d00c      	beq.n	800415c <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f000 fe4f 	bl	8004de6 <UART_EndTransmit_IT>
    return;
 8004148:	e008      	b.n	800415c <HAL_UART_IRQHandler+0x5c8>
      return;
 800414a:	bf00      	nop
 800414c:	e006      	b.n	800415c <HAL_UART_IRQHandler+0x5c8>
    return;
 800414e:	bf00      	nop
 8004150:	e004      	b.n	800415c <HAL_UART_IRQHandler+0x5c8>
      return;
 8004152:	bf00      	nop
 8004154:	e002      	b.n	800415c <HAL_UART_IRQHandler+0x5c8>
      return;
 8004156:	bf00      	nop
 8004158:	e000      	b.n	800415c <HAL_UART_IRQHandler+0x5c8>
    return;
 800415a:	bf00      	nop
  }

}
 800415c:	37e8      	adds	r7, #232	@ 0xe8
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}
 8004162:	bf00      	nop

08004164 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004164:	b480      	push	{r7}
 8004166:	b083      	sub	sp, #12
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800416c:	bf00      	nop
 800416e:	370c      	adds	r7, #12
 8004170:	46bd      	mov	sp, r7
 8004172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004176:	4770      	bx	lr

08004178 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004178:	b480      	push	{r7}
 800417a:	b083      	sub	sp, #12
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004180:	bf00      	nop
 8004182:	370c      	adds	r7, #12
 8004184:	46bd      	mov	sp, r7
 8004186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418a:	4770      	bx	lr

0800418c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800418c:	b480      	push	{r7}
 800418e:	b083      	sub	sp, #12
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
 8004194:	460b      	mov	r3, r1
 8004196:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004198:	bf00      	nop
 800419a:	370c      	adds	r7, #12
 800419c:	46bd      	mov	sp, r7
 800419e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a2:	4770      	bx	lr

080041a4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b083      	sub	sp, #12
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80041ac:	bf00      	nop
 80041ae:	370c      	adds	r7, #12
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr

080041b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b088      	sub	sp, #32
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80041c0:	2300      	movs	r3, #0
 80041c2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	689a      	ldr	r2, [r3, #8]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	691b      	ldr	r3, [r3, #16]
 80041cc:	431a      	orrs	r2, r3
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	695b      	ldr	r3, [r3, #20]
 80041d2:	431a      	orrs	r2, r3
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	69db      	ldr	r3, [r3, #28]
 80041d8:	4313      	orrs	r3, r2
 80041da:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	4ba6      	ldr	r3, [pc, #664]	@ (800447c <UART_SetConfig+0x2c4>)
 80041e4:	4013      	ands	r3, r2
 80041e6:	687a      	ldr	r2, [r7, #4]
 80041e8:	6812      	ldr	r2, [r2, #0]
 80041ea:	6979      	ldr	r1, [r7, #20]
 80041ec:	430b      	orrs	r3, r1
 80041ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	68da      	ldr	r2, [r3, #12]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	430a      	orrs	r2, r1
 8004204:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	699b      	ldr	r3, [r3, #24]
 800420a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6a1b      	ldr	r3, [r3, #32]
 8004210:	697a      	ldr	r2, [r7, #20]
 8004212:	4313      	orrs	r3, r2
 8004214:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	689b      	ldr	r3, [r3, #8]
 800421c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	697a      	ldr	r2, [r7, #20]
 8004226:	430a      	orrs	r2, r1
 8004228:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a94      	ldr	r2, [pc, #592]	@ (8004480 <UART_SetConfig+0x2c8>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d120      	bne.n	8004276 <UART_SetConfig+0xbe>
 8004234:	4b93      	ldr	r3, [pc, #588]	@ (8004484 <UART_SetConfig+0x2cc>)
 8004236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800423a:	f003 0303 	and.w	r3, r3, #3
 800423e:	2b03      	cmp	r3, #3
 8004240:	d816      	bhi.n	8004270 <UART_SetConfig+0xb8>
 8004242:	a201      	add	r2, pc, #4	@ (adr r2, 8004248 <UART_SetConfig+0x90>)
 8004244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004248:	08004259 	.word	0x08004259
 800424c:	08004265 	.word	0x08004265
 8004250:	0800425f 	.word	0x0800425f
 8004254:	0800426b 	.word	0x0800426b
 8004258:	2301      	movs	r3, #1
 800425a:	77fb      	strb	r3, [r7, #31]
 800425c:	e150      	b.n	8004500 <UART_SetConfig+0x348>
 800425e:	2302      	movs	r3, #2
 8004260:	77fb      	strb	r3, [r7, #31]
 8004262:	e14d      	b.n	8004500 <UART_SetConfig+0x348>
 8004264:	2304      	movs	r3, #4
 8004266:	77fb      	strb	r3, [r7, #31]
 8004268:	e14a      	b.n	8004500 <UART_SetConfig+0x348>
 800426a:	2308      	movs	r3, #8
 800426c:	77fb      	strb	r3, [r7, #31]
 800426e:	e147      	b.n	8004500 <UART_SetConfig+0x348>
 8004270:	2310      	movs	r3, #16
 8004272:	77fb      	strb	r3, [r7, #31]
 8004274:	e144      	b.n	8004500 <UART_SetConfig+0x348>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a83      	ldr	r2, [pc, #524]	@ (8004488 <UART_SetConfig+0x2d0>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d132      	bne.n	80042e6 <UART_SetConfig+0x12e>
 8004280:	4b80      	ldr	r3, [pc, #512]	@ (8004484 <UART_SetConfig+0x2cc>)
 8004282:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004286:	f003 030c 	and.w	r3, r3, #12
 800428a:	2b0c      	cmp	r3, #12
 800428c:	d828      	bhi.n	80042e0 <UART_SetConfig+0x128>
 800428e:	a201      	add	r2, pc, #4	@ (adr r2, 8004294 <UART_SetConfig+0xdc>)
 8004290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004294:	080042c9 	.word	0x080042c9
 8004298:	080042e1 	.word	0x080042e1
 800429c:	080042e1 	.word	0x080042e1
 80042a0:	080042e1 	.word	0x080042e1
 80042a4:	080042d5 	.word	0x080042d5
 80042a8:	080042e1 	.word	0x080042e1
 80042ac:	080042e1 	.word	0x080042e1
 80042b0:	080042e1 	.word	0x080042e1
 80042b4:	080042cf 	.word	0x080042cf
 80042b8:	080042e1 	.word	0x080042e1
 80042bc:	080042e1 	.word	0x080042e1
 80042c0:	080042e1 	.word	0x080042e1
 80042c4:	080042db 	.word	0x080042db
 80042c8:	2300      	movs	r3, #0
 80042ca:	77fb      	strb	r3, [r7, #31]
 80042cc:	e118      	b.n	8004500 <UART_SetConfig+0x348>
 80042ce:	2302      	movs	r3, #2
 80042d0:	77fb      	strb	r3, [r7, #31]
 80042d2:	e115      	b.n	8004500 <UART_SetConfig+0x348>
 80042d4:	2304      	movs	r3, #4
 80042d6:	77fb      	strb	r3, [r7, #31]
 80042d8:	e112      	b.n	8004500 <UART_SetConfig+0x348>
 80042da:	2308      	movs	r3, #8
 80042dc:	77fb      	strb	r3, [r7, #31]
 80042de:	e10f      	b.n	8004500 <UART_SetConfig+0x348>
 80042e0:	2310      	movs	r3, #16
 80042e2:	77fb      	strb	r3, [r7, #31]
 80042e4:	e10c      	b.n	8004500 <UART_SetConfig+0x348>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a68      	ldr	r2, [pc, #416]	@ (800448c <UART_SetConfig+0x2d4>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d120      	bne.n	8004332 <UART_SetConfig+0x17a>
 80042f0:	4b64      	ldr	r3, [pc, #400]	@ (8004484 <UART_SetConfig+0x2cc>)
 80042f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042f6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80042fa:	2b30      	cmp	r3, #48	@ 0x30
 80042fc:	d013      	beq.n	8004326 <UART_SetConfig+0x16e>
 80042fe:	2b30      	cmp	r3, #48	@ 0x30
 8004300:	d814      	bhi.n	800432c <UART_SetConfig+0x174>
 8004302:	2b20      	cmp	r3, #32
 8004304:	d009      	beq.n	800431a <UART_SetConfig+0x162>
 8004306:	2b20      	cmp	r3, #32
 8004308:	d810      	bhi.n	800432c <UART_SetConfig+0x174>
 800430a:	2b00      	cmp	r3, #0
 800430c:	d002      	beq.n	8004314 <UART_SetConfig+0x15c>
 800430e:	2b10      	cmp	r3, #16
 8004310:	d006      	beq.n	8004320 <UART_SetConfig+0x168>
 8004312:	e00b      	b.n	800432c <UART_SetConfig+0x174>
 8004314:	2300      	movs	r3, #0
 8004316:	77fb      	strb	r3, [r7, #31]
 8004318:	e0f2      	b.n	8004500 <UART_SetConfig+0x348>
 800431a:	2302      	movs	r3, #2
 800431c:	77fb      	strb	r3, [r7, #31]
 800431e:	e0ef      	b.n	8004500 <UART_SetConfig+0x348>
 8004320:	2304      	movs	r3, #4
 8004322:	77fb      	strb	r3, [r7, #31]
 8004324:	e0ec      	b.n	8004500 <UART_SetConfig+0x348>
 8004326:	2308      	movs	r3, #8
 8004328:	77fb      	strb	r3, [r7, #31]
 800432a:	e0e9      	b.n	8004500 <UART_SetConfig+0x348>
 800432c:	2310      	movs	r3, #16
 800432e:	77fb      	strb	r3, [r7, #31]
 8004330:	e0e6      	b.n	8004500 <UART_SetConfig+0x348>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a56      	ldr	r2, [pc, #344]	@ (8004490 <UART_SetConfig+0x2d8>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d120      	bne.n	800437e <UART_SetConfig+0x1c6>
 800433c:	4b51      	ldr	r3, [pc, #324]	@ (8004484 <UART_SetConfig+0x2cc>)
 800433e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004342:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004346:	2bc0      	cmp	r3, #192	@ 0xc0
 8004348:	d013      	beq.n	8004372 <UART_SetConfig+0x1ba>
 800434a:	2bc0      	cmp	r3, #192	@ 0xc0
 800434c:	d814      	bhi.n	8004378 <UART_SetConfig+0x1c0>
 800434e:	2b80      	cmp	r3, #128	@ 0x80
 8004350:	d009      	beq.n	8004366 <UART_SetConfig+0x1ae>
 8004352:	2b80      	cmp	r3, #128	@ 0x80
 8004354:	d810      	bhi.n	8004378 <UART_SetConfig+0x1c0>
 8004356:	2b00      	cmp	r3, #0
 8004358:	d002      	beq.n	8004360 <UART_SetConfig+0x1a8>
 800435a:	2b40      	cmp	r3, #64	@ 0x40
 800435c:	d006      	beq.n	800436c <UART_SetConfig+0x1b4>
 800435e:	e00b      	b.n	8004378 <UART_SetConfig+0x1c0>
 8004360:	2300      	movs	r3, #0
 8004362:	77fb      	strb	r3, [r7, #31]
 8004364:	e0cc      	b.n	8004500 <UART_SetConfig+0x348>
 8004366:	2302      	movs	r3, #2
 8004368:	77fb      	strb	r3, [r7, #31]
 800436a:	e0c9      	b.n	8004500 <UART_SetConfig+0x348>
 800436c:	2304      	movs	r3, #4
 800436e:	77fb      	strb	r3, [r7, #31]
 8004370:	e0c6      	b.n	8004500 <UART_SetConfig+0x348>
 8004372:	2308      	movs	r3, #8
 8004374:	77fb      	strb	r3, [r7, #31]
 8004376:	e0c3      	b.n	8004500 <UART_SetConfig+0x348>
 8004378:	2310      	movs	r3, #16
 800437a:	77fb      	strb	r3, [r7, #31]
 800437c:	e0c0      	b.n	8004500 <UART_SetConfig+0x348>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a44      	ldr	r2, [pc, #272]	@ (8004494 <UART_SetConfig+0x2dc>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d125      	bne.n	80043d4 <UART_SetConfig+0x21c>
 8004388:	4b3e      	ldr	r3, [pc, #248]	@ (8004484 <UART_SetConfig+0x2cc>)
 800438a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800438e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004392:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004396:	d017      	beq.n	80043c8 <UART_SetConfig+0x210>
 8004398:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800439c:	d817      	bhi.n	80043ce <UART_SetConfig+0x216>
 800439e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043a2:	d00b      	beq.n	80043bc <UART_SetConfig+0x204>
 80043a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043a8:	d811      	bhi.n	80043ce <UART_SetConfig+0x216>
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d003      	beq.n	80043b6 <UART_SetConfig+0x1fe>
 80043ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043b2:	d006      	beq.n	80043c2 <UART_SetConfig+0x20a>
 80043b4:	e00b      	b.n	80043ce <UART_SetConfig+0x216>
 80043b6:	2300      	movs	r3, #0
 80043b8:	77fb      	strb	r3, [r7, #31]
 80043ba:	e0a1      	b.n	8004500 <UART_SetConfig+0x348>
 80043bc:	2302      	movs	r3, #2
 80043be:	77fb      	strb	r3, [r7, #31]
 80043c0:	e09e      	b.n	8004500 <UART_SetConfig+0x348>
 80043c2:	2304      	movs	r3, #4
 80043c4:	77fb      	strb	r3, [r7, #31]
 80043c6:	e09b      	b.n	8004500 <UART_SetConfig+0x348>
 80043c8:	2308      	movs	r3, #8
 80043ca:	77fb      	strb	r3, [r7, #31]
 80043cc:	e098      	b.n	8004500 <UART_SetConfig+0x348>
 80043ce:	2310      	movs	r3, #16
 80043d0:	77fb      	strb	r3, [r7, #31]
 80043d2:	e095      	b.n	8004500 <UART_SetConfig+0x348>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a2f      	ldr	r2, [pc, #188]	@ (8004498 <UART_SetConfig+0x2e0>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d125      	bne.n	800442a <UART_SetConfig+0x272>
 80043de:	4b29      	ldr	r3, [pc, #164]	@ (8004484 <UART_SetConfig+0x2cc>)
 80043e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043e4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80043e8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80043ec:	d017      	beq.n	800441e <UART_SetConfig+0x266>
 80043ee:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80043f2:	d817      	bhi.n	8004424 <UART_SetConfig+0x26c>
 80043f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043f8:	d00b      	beq.n	8004412 <UART_SetConfig+0x25a>
 80043fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043fe:	d811      	bhi.n	8004424 <UART_SetConfig+0x26c>
 8004400:	2b00      	cmp	r3, #0
 8004402:	d003      	beq.n	800440c <UART_SetConfig+0x254>
 8004404:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004408:	d006      	beq.n	8004418 <UART_SetConfig+0x260>
 800440a:	e00b      	b.n	8004424 <UART_SetConfig+0x26c>
 800440c:	2301      	movs	r3, #1
 800440e:	77fb      	strb	r3, [r7, #31]
 8004410:	e076      	b.n	8004500 <UART_SetConfig+0x348>
 8004412:	2302      	movs	r3, #2
 8004414:	77fb      	strb	r3, [r7, #31]
 8004416:	e073      	b.n	8004500 <UART_SetConfig+0x348>
 8004418:	2304      	movs	r3, #4
 800441a:	77fb      	strb	r3, [r7, #31]
 800441c:	e070      	b.n	8004500 <UART_SetConfig+0x348>
 800441e:	2308      	movs	r3, #8
 8004420:	77fb      	strb	r3, [r7, #31]
 8004422:	e06d      	b.n	8004500 <UART_SetConfig+0x348>
 8004424:	2310      	movs	r3, #16
 8004426:	77fb      	strb	r3, [r7, #31]
 8004428:	e06a      	b.n	8004500 <UART_SetConfig+0x348>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a1b      	ldr	r2, [pc, #108]	@ (800449c <UART_SetConfig+0x2e4>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d138      	bne.n	80044a6 <UART_SetConfig+0x2ee>
 8004434:	4b13      	ldr	r3, [pc, #76]	@ (8004484 <UART_SetConfig+0x2cc>)
 8004436:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800443a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800443e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004442:	d017      	beq.n	8004474 <UART_SetConfig+0x2bc>
 8004444:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004448:	d82a      	bhi.n	80044a0 <UART_SetConfig+0x2e8>
 800444a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800444e:	d00b      	beq.n	8004468 <UART_SetConfig+0x2b0>
 8004450:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004454:	d824      	bhi.n	80044a0 <UART_SetConfig+0x2e8>
 8004456:	2b00      	cmp	r3, #0
 8004458:	d003      	beq.n	8004462 <UART_SetConfig+0x2aa>
 800445a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800445e:	d006      	beq.n	800446e <UART_SetConfig+0x2b6>
 8004460:	e01e      	b.n	80044a0 <UART_SetConfig+0x2e8>
 8004462:	2300      	movs	r3, #0
 8004464:	77fb      	strb	r3, [r7, #31]
 8004466:	e04b      	b.n	8004500 <UART_SetConfig+0x348>
 8004468:	2302      	movs	r3, #2
 800446a:	77fb      	strb	r3, [r7, #31]
 800446c:	e048      	b.n	8004500 <UART_SetConfig+0x348>
 800446e:	2304      	movs	r3, #4
 8004470:	77fb      	strb	r3, [r7, #31]
 8004472:	e045      	b.n	8004500 <UART_SetConfig+0x348>
 8004474:	2308      	movs	r3, #8
 8004476:	77fb      	strb	r3, [r7, #31]
 8004478:	e042      	b.n	8004500 <UART_SetConfig+0x348>
 800447a:	bf00      	nop
 800447c:	efff69f3 	.word	0xefff69f3
 8004480:	40011000 	.word	0x40011000
 8004484:	40023800 	.word	0x40023800
 8004488:	40004400 	.word	0x40004400
 800448c:	40004800 	.word	0x40004800
 8004490:	40004c00 	.word	0x40004c00
 8004494:	40005000 	.word	0x40005000
 8004498:	40011400 	.word	0x40011400
 800449c:	40007800 	.word	0x40007800
 80044a0:	2310      	movs	r3, #16
 80044a2:	77fb      	strb	r3, [r7, #31]
 80044a4:	e02c      	b.n	8004500 <UART_SetConfig+0x348>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a72      	ldr	r2, [pc, #456]	@ (8004674 <UART_SetConfig+0x4bc>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d125      	bne.n	80044fc <UART_SetConfig+0x344>
 80044b0:	4b71      	ldr	r3, [pc, #452]	@ (8004678 <UART_SetConfig+0x4c0>)
 80044b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044b6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80044ba:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80044be:	d017      	beq.n	80044f0 <UART_SetConfig+0x338>
 80044c0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80044c4:	d817      	bhi.n	80044f6 <UART_SetConfig+0x33e>
 80044c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044ca:	d00b      	beq.n	80044e4 <UART_SetConfig+0x32c>
 80044cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044d0:	d811      	bhi.n	80044f6 <UART_SetConfig+0x33e>
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d003      	beq.n	80044de <UART_SetConfig+0x326>
 80044d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80044da:	d006      	beq.n	80044ea <UART_SetConfig+0x332>
 80044dc:	e00b      	b.n	80044f6 <UART_SetConfig+0x33e>
 80044de:	2300      	movs	r3, #0
 80044e0:	77fb      	strb	r3, [r7, #31]
 80044e2:	e00d      	b.n	8004500 <UART_SetConfig+0x348>
 80044e4:	2302      	movs	r3, #2
 80044e6:	77fb      	strb	r3, [r7, #31]
 80044e8:	e00a      	b.n	8004500 <UART_SetConfig+0x348>
 80044ea:	2304      	movs	r3, #4
 80044ec:	77fb      	strb	r3, [r7, #31]
 80044ee:	e007      	b.n	8004500 <UART_SetConfig+0x348>
 80044f0:	2308      	movs	r3, #8
 80044f2:	77fb      	strb	r3, [r7, #31]
 80044f4:	e004      	b.n	8004500 <UART_SetConfig+0x348>
 80044f6:	2310      	movs	r3, #16
 80044f8:	77fb      	strb	r3, [r7, #31]
 80044fa:	e001      	b.n	8004500 <UART_SetConfig+0x348>
 80044fc:	2310      	movs	r3, #16
 80044fe:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	69db      	ldr	r3, [r3, #28]
 8004504:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004508:	d15b      	bne.n	80045c2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800450a:	7ffb      	ldrb	r3, [r7, #31]
 800450c:	2b08      	cmp	r3, #8
 800450e:	d828      	bhi.n	8004562 <UART_SetConfig+0x3aa>
 8004510:	a201      	add	r2, pc, #4	@ (adr r2, 8004518 <UART_SetConfig+0x360>)
 8004512:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004516:	bf00      	nop
 8004518:	0800453d 	.word	0x0800453d
 800451c:	08004545 	.word	0x08004545
 8004520:	0800454d 	.word	0x0800454d
 8004524:	08004563 	.word	0x08004563
 8004528:	08004553 	.word	0x08004553
 800452c:	08004563 	.word	0x08004563
 8004530:	08004563 	.word	0x08004563
 8004534:	08004563 	.word	0x08004563
 8004538:	0800455b 	.word	0x0800455b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800453c:	f7fe fae4 	bl	8002b08 <HAL_RCC_GetPCLK1Freq>
 8004540:	61b8      	str	r0, [r7, #24]
        break;
 8004542:	e013      	b.n	800456c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004544:	f7fe faf4 	bl	8002b30 <HAL_RCC_GetPCLK2Freq>
 8004548:	61b8      	str	r0, [r7, #24]
        break;
 800454a:	e00f      	b.n	800456c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800454c:	4b4b      	ldr	r3, [pc, #300]	@ (800467c <UART_SetConfig+0x4c4>)
 800454e:	61bb      	str	r3, [r7, #24]
        break;
 8004550:	e00c      	b.n	800456c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004552:	f7fe f9c7 	bl	80028e4 <HAL_RCC_GetSysClockFreq>
 8004556:	61b8      	str	r0, [r7, #24]
        break;
 8004558:	e008      	b.n	800456c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800455a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800455e:	61bb      	str	r3, [r7, #24]
        break;
 8004560:	e004      	b.n	800456c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004562:	2300      	movs	r3, #0
 8004564:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	77bb      	strb	r3, [r7, #30]
        break;
 800456a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800456c:	69bb      	ldr	r3, [r7, #24]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d074      	beq.n	800465c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004572:	69bb      	ldr	r3, [r7, #24]
 8004574:	005a      	lsls	r2, r3, #1
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	085b      	lsrs	r3, r3, #1
 800457c:	441a      	add	r2, r3
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	fbb2 f3f3 	udiv	r3, r2, r3
 8004586:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	2b0f      	cmp	r3, #15
 800458c:	d916      	bls.n	80045bc <UART_SetConfig+0x404>
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004594:	d212      	bcs.n	80045bc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	b29b      	uxth	r3, r3
 800459a:	f023 030f 	bic.w	r3, r3, #15
 800459e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	085b      	lsrs	r3, r3, #1
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	f003 0307 	and.w	r3, r3, #7
 80045aa:	b29a      	uxth	r2, r3
 80045ac:	89fb      	ldrh	r3, [r7, #14]
 80045ae:	4313      	orrs	r3, r2
 80045b0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	89fa      	ldrh	r2, [r7, #14]
 80045b8:	60da      	str	r2, [r3, #12]
 80045ba:	e04f      	b.n	800465c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	77bb      	strb	r3, [r7, #30]
 80045c0:	e04c      	b.n	800465c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80045c2:	7ffb      	ldrb	r3, [r7, #31]
 80045c4:	2b08      	cmp	r3, #8
 80045c6:	d828      	bhi.n	800461a <UART_SetConfig+0x462>
 80045c8:	a201      	add	r2, pc, #4	@ (adr r2, 80045d0 <UART_SetConfig+0x418>)
 80045ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ce:	bf00      	nop
 80045d0:	080045f5 	.word	0x080045f5
 80045d4:	080045fd 	.word	0x080045fd
 80045d8:	08004605 	.word	0x08004605
 80045dc:	0800461b 	.word	0x0800461b
 80045e0:	0800460b 	.word	0x0800460b
 80045e4:	0800461b 	.word	0x0800461b
 80045e8:	0800461b 	.word	0x0800461b
 80045ec:	0800461b 	.word	0x0800461b
 80045f0:	08004613 	.word	0x08004613
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045f4:	f7fe fa88 	bl	8002b08 <HAL_RCC_GetPCLK1Freq>
 80045f8:	61b8      	str	r0, [r7, #24]
        break;
 80045fa:	e013      	b.n	8004624 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80045fc:	f7fe fa98 	bl	8002b30 <HAL_RCC_GetPCLK2Freq>
 8004600:	61b8      	str	r0, [r7, #24]
        break;
 8004602:	e00f      	b.n	8004624 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004604:	4b1d      	ldr	r3, [pc, #116]	@ (800467c <UART_SetConfig+0x4c4>)
 8004606:	61bb      	str	r3, [r7, #24]
        break;
 8004608:	e00c      	b.n	8004624 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800460a:	f7fe f96b 	bl	80028e4 <HAL_RCC_GetSysClockFreq>
 800460e:	61b8      	str	r0, [r7, #24]
        break;
 8004610:	e008      	b.n	8004624 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004612:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004616:	61bb      	str	r3, [r7, #24]
        break;
 8004618:	e004      	b.n	8004624 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800461a:	2300      	movs	r3, #0
 800461c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	77bb      	strb	r3, [r7, #30]
        break;
 8004622:	bf00      	nop
    }

    if (pclk != 0U)
 8004624:	69bb      	ldr	r3, [r7, #24]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d018      	beq.n	800465c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	085a      	lsrs	r2, r3, #1
 8004630:	69bb      	ldr	r3, [r7, #24]
 8004632:	441a      	add	r2, r3
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	fbb2 f3f3 	udiv	r3, r2, r3
 800463c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	2b0f      	cmp	r3, #15
 8004642:	d909      	bls.n	8004658 <UART_SetConfig+0x4a0>
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800464a:	d205      	bcs.n	8004658 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	b29a      	uxth	r2, r3
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	60da      	str	r2, [r3, #12]
 8004656:	e001      	b.n	800465c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2200      	movs	r2, #0
 8004660:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2200      	movs	r2, #0
 8004666:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004668:	7fbb      	ldrb	r3, [r7, #30]
}
 800466a:	4618      	mov	r0, r3
 800466c:	3720      	adds	r7, #32
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}
 8004672:	bf00      	nop
 8004674:	40007c00 	.word	0x40007c00
 8004678:	40023800 	.word	0x40023800
 800467c:	00f42400 	.word	0x00f42400

08004680 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800468c:	f003 0308 	and.w	r3, r3, #8
 8004690:	2b00      	cmp	r3, #0
 8004692:	d00a      	beq.n	80046aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	430a      	orrs	r2, r1
 80046a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ae:	f003 0301 	and.w	r3, r3, #1
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d00a      	beq.n	80046cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	430a      	orrs	r2, r1
 80046ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d0:	f003 0302 	and.w	r3, r3, #2
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d00a      	beq.n	80046ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	430a      	orrs	r2, r1
 80046ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046f2:	f003 0304 	and.w	r3, r3, #4
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d00a      	beq.n	8004710 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	430a      	orrs	r2, r1
 800470e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004714:	f003 0310 	and.w	r3, r3, #16
 8004718:	2b00      	cmp	r3, #0
 800471a:	d00a      	beq.n	8004732 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	430a      	orrs	r2, r1
 8004730:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004736:	f003 0320 	and.w	r3, r3, #32
 800473a:	2b00      	cmp	r3, #0
 800473c:	d00a      	beq.n	8004754 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	430a      	orrs	r2, r1
 8004752:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004758:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800475c:	2b00      	cmp	r3, #0
 800475e:	d01a      	beq.n	8004796 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	430a      	orrs	r2, r1
 8004774:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800477a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800477e:	d10a      	bne.n	8004796 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	430a      	orrs	r2, r1
 8004794:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800479a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d00a      	beq.n	80047b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	430a      	orrs	r2, r1
 80047b6:	605a      	str	r2, [r3, #4]
  }
}
 80047b8:	bf00      	nop
 80047ba:	370c      	adds	r7, #12
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b098      	sub	sp, #96	@ 0x60
 80047c8:	af02      	add	r7, sp, #8
 80047ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80047d4:	f7fc fc9a 	bl	800110c <HAL_GetTick>
 80047d8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f003 0308 	and.w	r3, r3, #8
 80047e4:	2b08      	cmp	r3, #8
 80047e6:	d12e      	bne.n	8004846 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80047e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80047ec:	9300      	str	r3, [sp, #0]
 80047ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047f0:	2200      	movs	r2, #0
 80047f2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f000 f88c 	bl	8004914 <UART_WaitOnFlagUntilTimeout>
 80047fc:	4603      	mov	r3, r0
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d021      	beq.n	8004846 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800480a:	e853 3f00 	ldrex	r3, [r3]
 800480e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004810:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004812:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004816:	653b      	str	r3, [r7, #80]	@ 0x50
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	461a      	mov	r2, r3
 800481e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004820:	647b      	str	r3, [r7, #68]	@ 0x44
 8004822:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004824:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004826:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004828:	e841 2300 	strex	r3, r2, [r1]
 800482c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800482e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004830:	2b00      	cmp	r3, #0
 8004832:	d1e6      	bne.n	8004802 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2220      	movs	r2, #32
 8004838:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2200      	movs	r2, #0
 800483e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004842:	2303      	movs	r3, #3
 8004844:	e062      	b.n	800490c <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 0304 	and.w	r3, r3, #4
 8004850:	2b04      	cmp	r3, #4
 8004852:	d149      	bne.n	80048e8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004854:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004858:	9300      	str	r3, [sp, #0]
 800485a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800485c:	2200      	movs	r2, #0
 800485e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f000 f856 	bl	8004914 <UART_WaitOnFlagUntilTimeout>
 8004868:	4603      	mov	r3, r0
 800486a:	2b00      	cmp	r3, #0
 800486c:	d03c      	beq.n	80048e8 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004876:	e853 3f00 	ldrex	r3, [r3]
 800487a:	623b      	str	r3, [r7, #32]
   return(result);
 800487c:	6a3b      	ldr	r3, [r7, #32]
 800487e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004882:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	461a      	mov	r2, r3
 800488a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800488c:	633b      	str	r3, [r7, #48]	@ 0x30
 800488e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004890:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004892:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004894:	e841 2300 	strex	r3, r2, [r1]
 8004898:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800489a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800489c:	2b00      	cmp	r3, #0
 800489e:	d1e6      	bne.n	800486e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	3308      	adds	r3, #8
 80048a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	e853 3f00 	ldrex	r3, [r3]
 80048ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	f023 0301 	bic.w	r3, r3, #1
 80048b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	3308      	adds	r3, #8
 80048be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80048c0:	61fa      	str	r2, [r7, #28]
 80048c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048c4:	69b9      	ldr	r1, [r7, #24]
 80048c6:	69fa      	ldr	r2, [r7, #28]
 80048c8:	e841 2300 	strex	r3, r2, [r1]
 80048cc:	617b      	str	r3, [r7, #20]
   return(result);
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d1e5      	bne.n	80048a0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2220      	movs	r2, #32
 80048d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2200      	movs	r2, #0
 80048e0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80048e4:	2303      	movs	r3, #3
 80048e6:	e011      	b.n	800490c <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2220      	movs	r2, #32
 80048ec:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2220      	movs	r2, #32
 80048f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2200      	movs	r2, #0
 80048fa:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2200      	movs	r2, #0
 8004900:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2200      	movs	r2, #0
 8004906:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800490a:	2300      	movs	r3, #0
}
 800490c:	4618      	mov	r0, r3
 800490e:	3758      	adds	r7, #88	@ 0x58
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}

08004914 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b084      	sub	sp, #16
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	603b      	str	r3, [r7, #0]
 8004920:	4613      	mov	r3, r2
 8004922:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004924:	e04f      	b.n	80049c6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004926:	69bb      	ldr	r3, [r7, #24]
 8004928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800492c:	d04b      	beq.n	80049c6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800492e:	f7fc fbed 	bl	800110c <HAL_GetTick>
 8004932:	4602      	mov	r2, r0
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	1ad3      	subs	r3, r2, r3
 8004938:	69ba      	ldr	r2, [r7, #24]
 800493a:	429a      	cmp	r2, r3
 800493c:	d302      	bcc.n	8004944 <UART_WaitOnFlagUntilTimeout+0x30>
 800493e:	69bb      	ldr	r3, [r7, #24]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d101      	bne.n	8004948 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004944:	2303      	movs	r3, #3
 8004946:	e04e      	b.n	80049e6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f003 0304 	and.w	r3, r3, #4
 8004952:	2b00      	cmp	r3, #0
 8004954:	d037      	beq.n	80049c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	2b80      	cmp	r3, #128	@ 0x80
 800495a:	d034      	beq.n	80049c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	2b40      	cmp	r3, #64	@ 0x40
 8004960:	d031      	beq.n	80049c6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	69db      	ldr	r3, [r3, #28]
 8004968:	f003 0308 	and.w	r3, r3, #8
 800496c:	2b08      	cmp	r3, #8
 800496e:	d110      	bne.n	8004992 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	2208      	movs	r2, #8
 8004976:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004978:	68f8      	ldr	r0, [r7, #12]
 800497a:	f000 f8ff 	bl	8004b7c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2208      	movs	r2, #8
 8004982:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2200      	movs	r2, #0
 800498a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e029      	b.n	80049e6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	69db      	ldr	r3, [r3, #28]
 8004998:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800499c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049a0:	d111      	bne.n	80049c6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80049aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80049ac:	68f8      	ldr	r0, [r7, #12]
 80049ae:	f000 f8e5 	bl	8004b7c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2220      	movs	r2, #32
 80049b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2200      	movs	r2, #0
 80049be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80049c2:	2303      	movs	r3, #3
 80049c4:	e00f      	b.n	80049e6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	69da      	ldr	r2, [r3, #28]
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	4013      	ands	r3, r2
 80049d0:	68ba      	ldr	r2, [r7, #8]
 80049d2:	429a      	cmp	r2, r3
 80049d4:	bf0c      	ite	eq
 80049d6:	2301      	moveq	r3, #1
 80049d8:	2300      	movne	r3, #0
 80049da:	b2db      	uxtb	r3, r3
 80049dc:	461a      	mov	r2, r3
 80049de:	79fb      	ldrb	r3, [r7, #7]
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d0a0      	beq.n	8004926 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80049e4:	2300      	movs	r3, #0
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3710      	adds	r7, #16
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
	...

080049f0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b097      	sub	sp, #92	@ 0x5c
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	60f8      	str	r0, [r7, #12]
 80049f8:	60b9      	str	r1, [r7, #8]
 80049fa:	4613      	mov	r3, r2
 80049fc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	68ba      	ldr	r2, [r7, #8]
 8004a02:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	88fa      	ldrh	r2, [r7, #6]
 8004a08:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	88fa      	ldrh	r2, [r7, #6]
 8004a10:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2200      	movs	r2, #0
 8004a18:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a22:	d10e      	bne.n	8004a42 <UART_Start_Receive_IT+0x52>
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	691b      	ldr	r3, [r3, #16]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d105      	bne.n	8004a38 <UART_Start_Receive_IT+0x48>
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004a32:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004a36:	e02d      	b.n	8004a94 <UART_Start_Receive_IT+0xa4>
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	22ff      	movs	r2, #255	@ 0xff
 8004a3c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004a40:	e028      	b.n	8004a94 <UART_Start_Receive_IT+0xa4>
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d10d      	bne.n	8004a66 <UART_Start_Receive_IT+0x76>
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	691b      	ldr	r3, [r3, #16]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d104      	bne.n	8004a5c <UART_Start_Receive_IT+0x6c>
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	22ff      	movs	r2, #255	@ 0xff
 8004a56:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004a5a:	e01b      	b.n	8004a94 <UART_Start_Receive_IT+0xa4>
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	227f      	movs	r2, #127	@ 0x7f
 8004a60:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004a64:	e016      	b.n	8004a94 <UART_Start_Receive_IT+0xa4>
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004a6e:	d10d      	bne.n	8004a8c <UART_Start_Receive_IT+0x9c>
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	691b      	ldr	r3, [r3, #16]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d104      	bne.n	8004a82 <UART_Start_Receive_IT+0x92>
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	227f      	movs	r2, #127	@ 0x7f
 8004a7c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004a80:	e008      	b.n	8004a94 <UART_Start_Receive_IT+0xa4>
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	223f      	movs	r2, #63	@ 0x3f
 8004a86:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004a8a:	e003      	b.n	8004a94 <UART_Start_Receive_IT+0xa4>
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2200      	movs	r2, #0
 8004a98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2222      	movs	r2, #34	@ 0x22
 8004aa0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	3308      	adds	r3, #8
 8004aaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004aae:	e853 3f00 	ldrex	r3, [r3]
 8004ab2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ab6:	f043 0301 	orr.w	r3, r3, #1
 8004aba:	657b      	str	r3, [r7, #84]	@ 0x54
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	3308      	adds	r3, #8
 8004ac2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004ac4:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004ac6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ac8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004aca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004acc:	e841 2300 	strex	r3, r2, [r1]
 8004ad0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8004ad2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d1e5      	bne.n	8004aa4 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ae0:	d107      	bne.n	8004af2 <UART_Start_Receive_IT+0x102>
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	691b      	ldr	r3, [r3, #16]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d103      	bne.n	8004af2 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	4a21      	ldr	r2, [pc, #132]	@ (8004b74 <UART_Start_Receive_IT+0x184>)
 8004aee:	669a      	str	r2, [r3, #104]	@ 0x68
 8004af0:	e002      	b.n	8004af8 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	4a20      	ldr	r2, [pc, #128]	@ (8004b78 <UART_Start_Receive_IT+0x188>)
 8004af6:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	691b      	ldr	r3, [r3, #16]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d019      	beq.n	8004b34 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b08:	e853 3f00 	ldrex	r3, [r3]
 8004b0c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b10:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8004b14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	461a      	mov	r2, r3
 8004b1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b20:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b22:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004b24:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004b26:	e841 2300 	strex	r3, r2, [r1]
 8004b2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004b2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d1e6      	bne.n	8004b00 <UART_Start_Receive_IT+0x110>
 8004b32:	e018      	b.n	8004b66 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	e853 3f00 	ldrex	r3, [r3]
 8004b40:	613b      	str	r3, [r7, #16]
   return(result);
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	f043 0320 	orr.w	r3, r3, #32
 8004b48:	653b      	str	r3, [r7, #80]	@ 0x50
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	461a      	mov	r2, r3
 8004b50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b52:	623b      	str	r3, [r7, #32]
 8004b54:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b56:	69f9      	ldr	r1, [r7, #28]
 8004b58:	6a3a      	ldr	r2, [r7, #32]
 8004b5a:	e841 2300 	strex	r3, r2, [r1]
 8004b5e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004b60:	69bb      	ldr	r3, [r7, #24]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d1e6      	bne.n	8004b34 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8004b66:	2300      	movs	r3, #0
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	375c      	adds	r7, #92	@ 0x5c
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr
 8004b74:	08004fe3 	.word	0x08004fe3
 8004b78:	08004e3b 	.word	0x08004e3b

08004b7c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b095      	sub	sp, #84	@ 0x54
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b8c:	e853 3f00 	ldrex	r3, [r3]
 8004b90:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b94:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b98:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	461a      	mov	r2, r3
 8004ba0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ba2:	643b      	str	r3, [r7, #64]	@ 0x40
 8004ba4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ba6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004ba8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004baa:	e841 2300 	strex	r3, r2, [r1]
 8004bae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004bb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d1e6      	bne.n	8004b84 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	3308      	adds	r3, #8
 8004bbc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bbe:	6a3b      	ldr	r3, [r7, #32]
 8004bc0:	e853 3f00 	ldrex	r3, [r3]
 8004bc4:	61fb      	str	r3, [r7, #28]
   return(result);
 8004bc6:	69fb      	ldr	r3, [r7, #28]
 8004bc8:	f023 0301 	bic.w	r3, r3, #1
 8004bcc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	3308      	adds	r3, #8
 8004bd4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004bd6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004bd8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bda:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004bdc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004bde:	e841 2300 	strex	r3, r2, [r1]
 8004be2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d1e5      	bne.n	8004bb6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	d118      	bne.n	8004c24 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	e853 3f00 	ldrex	r3, [r3]
 8004bfe:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	f023 0310 	bic.w	r3, r3, #16
 8004c06:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	461a      	mov	r2, r3
 8004c0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c10:	61bb      	str	r3, [r7, #24]
 8004c12:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c14:	6979      	ldr	r1, [r7, #20]
 8004c16:	69ba      	ldr	r2, [r7, #24]
 8004c18:	e841 2300 	strex	r3, r2, [r1]
 8004c1c:	613b      	str	r3, [r7, #16]
   return(result);
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d1e6      	bne.n	8004bf2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2220      	movs	r2, #32
 8004c28:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2200      	movs	r2, #0
 8004c36:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004c38:	bf00      	nop
 8004c3a:	3754      	adds	r7, #84	@ 0x54
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr

08004c44 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b084      	sub	sp, #16
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c50:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2200      	movs	r2, #0
 8004c56:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004c62:	68f8      	ldr	r0, [r7, #12]
 8004c64:	f7ff fa88 	bl	8004178 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c68:	bf00      	nop
 8004c6a:	3710      	adds	r7, #16
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b08f      	sub	sp, #60	@ 0x3c
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c7c:	2b21      	cmp	r3, #33	@ 0x21
 8004c7e:	d14c      	bne.n	8004d1a <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d132      	bne.n	8004cf2 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c92:	6a3b      	ldr	r3, [r7, #32]
 8004c94:	e853 3f00 	ldrex	r3, [r3]
 8004c98:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c9a:	69fb      	ldr	r3, [r7, #28]
 8004c9c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ca0:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	461a      	mov	r2, r3
 8004ca8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004caa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cac:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004cb0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004cb2:	e841 2300 	strex	r3, r2, [r1]
 8004cb6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d1e6      	bne.n	8004c8c <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	e853 3f00 	ldrex	r3, [r3]
 8004cca:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004cd2:	633b      	str	r3, [r7, #48]	@ 0x30
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	461a      	mov	r2, r3
 8004cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cdc:	61bb      	str	r3, [r7, #24]
 8004cde:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ce0:	6979      	ldr	r1, [r7, #20]
 8004ce2:	69ba      	ldr	r2, [r7, #24]
 8004ce4:	e841 2300 	strex	r3, r2, [r1]
 8004ce8:	613b      	str	r3, [r7, #16]
   return(result);
 8004cea:	693b      	ldr	r3, [r7, #16]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d1e6      	bne.n	8004cbe <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8004cf0:	e013      	b.n	8004d1a <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cf6:	781a      	ldrb	r2, [r3, #0]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d02:	1c5a      	adds	r2, r3, #1
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004d0e:	b29b      	uxth	r3, r3
 8004d10:	3b01      	subs	r3, #1
 8004d12:	b29a      	uxth	r2, r3
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8004d1a:	bf00      	nop
 8004d1c:	373c      	adds	r7, #60	@ 0x3c
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d24:	4770      	bx	lr

08004d26 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004d26:	b480      	push	{r7}
 8004d28:	b091      	sub	sp, #68	@ 0x44
 8004d2a:	af00      	add	r7, sp, #0
 8004d2c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d32:	2b21      	cmp	r3, #33	@ 0x21
 8004d34:	d151      	bne.n	8004dda <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004d3c:	b29b      	uxth	r3, r3
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d132      	bne.n	8004da8 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d4a:	e853 3f00 	ldrex	r3, [r3]
 8004d4e:	623b      	str	r3, [r7, #32]
   return(result);
 8004d50:	6a3b      	ldr	r3, [r7, #32]
 8004d52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d56:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	461a      	mov	r2, r3
 8004d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d60:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d62:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d64:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d68:	e841 2300 	strex	r3, r2, [r1]
 8004d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d1e6      	bne.n	8004d42 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	e853 3f00 	ldrex	r3, [r3]
 8004d80:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d88:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	461a      	mov	r2, r3
 8004d90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d92:	61fb      	str	r3, [r7, #28]
 8004d94:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d96:	69b9      	ldr	r1, [r7, #24]
 8004d98:	69fa      	ldr	r2, [r7, #28]
 8004d9a:	e841 2300 	strex	r3, r2, [r1]
 8004d9e:	617b      	str	r3, [r7, #20]
   return(result);
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d1e6      	bne.n	8004d74 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8004da6:	e018      	b.n	8004dda <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dac:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8004dae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004db0:	881b      	ldrh	r3, [r3, #0]
 8004db2:	461a      	mov	r2, r3
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004dbc:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dc2:	1c9a      	adds	r2, r3, #2
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004dce:	b29b      	uxth	r3, r3
 8004dd0:	3b01      	subs	r3, #1
 8004dd2:	b29a      	uxth	r2, r3
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8004dda:	bf00      	nop
 8004ddc:	3744      	adds	r7, #68	@ 0x44
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr

08004de6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004de6:	b580      	push	{r7, lr}
 8004de8:	b088      	sub	sp, #32
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	e853 3f00 	ldrex	r3, [r3]
 8004dfa:	60bb      	str	r3, [r7, #8]
   return(result);
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e02:	61fb      	str	r3, [r7, #28]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	461a      	mov	r2, r3
 8004e0a:	69fb      	ldr	r3, [r7, #28]
 8004e0c:	61bb      	str	r3, [r7, #24]
 8004e0e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e10:	6979      	ldr	r1, [r7, #20]
 8004e12:	69ba      	ldr	r2, [r7, #24]
 8004e14:	e841 2300 	strex	r3, r2, [r1]
 8004e18:	613b      	str	r3, [r7, #16]
   return(result);
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d1e6      	bne.n	8004dee <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2220      	movs	r2, #32
 8004e24:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004e2c:	6878      	ldr	r0, [r7, #4]
 8004e2e:	f7ff f999 	bl	8004164 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e32:	bf00      	nop
 8004e34:	3720      	adds	r7, #32
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}

08004e3a <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004e3a:	b580      	push	{r7, lr}
 8004e3c:	b09c      	sub	sp, #112	@ 0x70
 8004e3e:	af00      	add	r7, sp, #0
 8004e40:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004e48:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e52:	2b22      	cmp	r3, #34	@ 0x22
 8004e54:	f040 80b9 	bne.w	8004fca <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e5e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004e62:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004e66:	b2d9      	uxtb	r1, r3
 8004e68:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004e6c:	b2da      	uxtb	r2, r3
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e72:	400a      	ands	r2, r1
 8004e74:	b2d2      	uxtb	r2, r2
 8004e76:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e7c:	1c5a      	adds	r2, r3, #1
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004e88:	b29b      	uxth	r3, r3
 8004e8a:	3b01      	subs	r3, #1
 8004e8c:	b29a      	uxth	r2, r3
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004e9a:	b29b      	uxth	r3, r3
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	f040 809c 	bne.w	8004fda <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ea8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004eaa:	e853 3f00 	ldrex	r3, [r3]
 8004eae:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004eb0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004eb2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004eb6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	461a      	mov	r2, r3
 8004ebe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004ec0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004ec2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ec4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004ec6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004ec8:	e841 2300 	strex	r3, r2, [r1]
 8004ecc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004ece:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d1e6      	bne.n	8004ea2 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	3308      	adds	r3, #8
 8004eda:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004edc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ede:	e853 3f00 	ldrex	r3, [r3]
 8004ee2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004ee4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ee6:	f023 0301 	bic.w	r3, r3, #1
 8004eea:	667b      	str	r3, [r7, #100]	@ 0x64
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	3308      	adds	r3, #8
 8004ef2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004ef4:	647a      	str	r2, [r7, #68]	@ 0x44
 8004ef6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004efa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004efc:	e841 2300 	strex	r3, r2, [r1]
 8004f00:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d1e5      	bne.n	8004ed4 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2220      	movs	r2, #32
 8004f0c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2200      	movs	r2, #0
 8004f14:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d018      	beq.n	8004f5c <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f32:	e853 3f00 	ldrex	r3, [r3]
 8004f36:	623b      	str	r3, [r7, #32]
   return(result);
 8004f38:	6a3b      	ldr	r3, [r7, #32]
 8004f3a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004f3e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	461a      	mov	r2, r3
 8004f46:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004f48:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f4c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004f4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f50:	e841 2300 	strex	r3, r2, [r1]
 8004f54:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004f56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d1e6      	bne.n	8004f2a <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d12e      	bne.n	8004fc2 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2200      	movs	r2, #0
 8004f68:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	e853 3f00 	ldrex	r3, [r3]
 8004f76:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f023 0310 	bic.w	r3, r3, #16
 8004f7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	461a      	mov	r2, r3
 8004f86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f88:	61fb      	str	r3, [r7, #28]
 8004f8a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f8c:	69b9      	ldr	r1, [r7, #24]
 8004f8e:	69fa      	ldr	r2, [r7, #28]
 8004f90:	e841 2300 	strex	r3, r2, [r1]
 8004f94:	617b      	str	r3, [r7, #20]
   return(result);
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d1e6      	bne.n	8004f6a <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	69db      	ldr	r3, [r3, #28]
 8004fa2:	f003 0310 	and.w	r3, r3, #16
 8004fa6:	2b10      	cmp	r3, #16
 8004fa8:	d103      	bne.n	8004fb2 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	2210      	movs	r2, #16
 8004fb0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004fb8:	4619      	mov	r1, r3
 8004fba:	6878      	ldr	r0, [r7, #4]
 8004fbc:	f7ff f8e6 	bl	800418c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004fc0:	e00b      	b.n	8004fda <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	f7fb fcb0 	bl	8000928 <HAL_UART_RxCpltCallback>
}
 8004fc8:	e007      	b.n	8004fda <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	699a      	ldr	r2, [r3, #24]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f042 0208 	orr.w	r2, r2, #8
 8004fd8:	619a      	str	r2, [r3, #24]
}
 8004fda:	bf00      	nop
 8004fdc:	3770      	adds	r7, #112	@ 0x70
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}

08004fe2 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004fe2:	b580      	push	{r7, lr}
 8004fe4:	b09c      	sub	sp, #112	@ 0x70
 8004fe6:	af00      	add	r7, sp, #0
 8004fe8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004ff0:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ffa:	2b22      	cmp	r3, #34	@ 0x22
 8004ffc:	f040 80b9 	bne.w	8005172 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005006:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800500e:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005010:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005014:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005018:	4013      	ands	r3, r2
 800501a:	b29a      	uxth	r2, r3
 800501c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800501e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005024:	1c9a      	adds	r2, r3, #2
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005030:	b29b      	uxth	r3, r3
 8005032:	3b01      	subs	r3, #1
 8005034:	b29a      	uxth	r2, r3
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005042:	b29b      	uxth	r3, r3
 8005044:	2b00      	cmp	r3, #0
 8005046:	f040 809c 	bne.w	8005182 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005050:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005052:	e853 3f00 	ldrex	r3, [r3]
 8005056:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005058:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800505a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800505e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	461a      	mov	r2, r3
 8005066:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005068:	657b      	str	r3, [r7, #84]	@ 0x54
 800506a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800506c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800506e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005070:	e841 2300 	strex	r3, r2, [r1]
 8005074:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005076:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005078:	2b00      	cmp	r3, #0
 800507a:	d1e6      	bne.n	800504a <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	3308      	adds	r3, #8
 8005082:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005084:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005086:	e853 3f00 	ldrex	r3, [r3]
 800508a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800508c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800508e:	f023 0301 	bic.w	r3, r3, #1
 8005092:	663b      	str	r3, [r7, #96]	@ 0x60
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	3308      	adds	r3, #8
 800509a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800509c:	643a      	str	r2, [r7, #64]	@ 0x40
 800509e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80050a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80050a4:	e841 2300 	strex	r3, r2, [r1]
 80050a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80050aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d1e5      	bne.n	800507c <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2220      	movs	r2, #32
 80050b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2200      	movs	r2, #0
 80050bc:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2200      	movs	r2, #0
 80050c2:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d018      	beq.n	8005104 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050d8:	6a3b      	ldr	r3, [r7, #32]
 80050da:	e853 3f00 	ldrex	r3, [r3]
 80050de:	61fb      	str	r3, [r7, #28]
   return(result);
 80050e0:	69fb      	ldr	r3, [r7, #28]
 80050e2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80050e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	461a      	mov	r2, r3
 80050ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80050f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050f2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80050f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050f8:	e841 2300 	strex	r3, r2, [r1]
 80050fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80050fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005100:	2b00      	cmp	r3, #0
 8005102:	d1e6      	bne.n	80050d2 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005108:	2b01      	cmp	r3, #1
 800510a:	d12e      	bne.n	800516a <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2200      	movs	r2, #0
 8005110:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	e853 3f00 	ldrex	r3, [r3]
 800511e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	f023 0310 	bic.w	r3, r3, #16
 8005126:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	461a      	mov	r2, r3
 800512e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005130:	61bb      	str	r3, [r7, #24]
 8005132:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005134:	6979      	ldr	r1, [r7, #20]
 8005136:	69ba      	ldr	r2, [r7, #24]
 8005138:	e841 2300 	strex	r3, r2, [r1]
 800513c:	613b      	str	r3, [r7, #16]
   return(result);
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d1e6      	bne.n	8005112 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	69db      	ldr	r3, [r3, #28]
 800514a:	f003 0310 	and.w	r3, r3, #16
 800514e:	2b10      	cmp	r3, #16
 8005150:	d103      	bne.n	800515a <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	2210      	movs	r2, #16
 8005158:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005160:	4619      	mov	r1, r3
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f7ff f812 	bl	800418c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005168:	e00b      	b.n	8005182 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f7fb fbdc 	bl	8000928 <HAL_UART_RxCpltCallback>
}
 8005170:	e007      	b.n	8005182 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	699a      	ldr	r2, [r3, #24]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f042 0208 	orr.w	r2, r2, #8
 8005180:	619a      	str	r2, [r3, #24]
}
 8005182:	bf00      	nop
 8005184:	3770      	adds	r7, #112	@ 0x70
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}
	...

0800518c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800518c:	b084      	sub	sp, #16
 800518e:	b580      	push	{r7, lr}
 8005190:	b084      	sub	sp, #16
 8005192:	af00      	add	r7, sp, #0
 8005194:	6078      	str	r0, [r7, #4]
 8005196:	f107 001c 	add.w	r0, r7, #28
 800519a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800519e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80051a2:	2b01      	cmp	r3, #1
 80051a4:	d121      	bne.n	80051ea <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051aa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	68da      	ldr	r2, [r3, #12]
 80051b6:	4b21      	ldr	r3, [pc, #132]	@ (800523c <USB_CoreInit+0xb0>)
 80051b8:	4013      	ands	r3, r2
 80051ba:	687a      	ldr	r2, [r7, #4]
 80051bc:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	68db      	ldr	r3, [r3, #12]
 80051c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80051ca:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80051ce:	2b01      	cmp	r3, #1
 80051d0:	d105      	bne.n	80051de <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	68db      	ldr	r3, [r3, #12]
 80051d6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f000 fa92 	bl	8005708 <USB_CoreReset>
 80051e4:	4603      	mov	r3, r0
 80051e6:	73fb      	strb	r3, [r7, #15]
 80051e8:	e010      	b.n	800520c <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	68db      	ldr	r3, [r3, #12]
 80051ee:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80051f6:	6878      	ldr	r0, [r7, #4]
 80051f8:	f000 fa86 	bl	8005708 <USB_CoreReset>
 80051fc:	4603      	mov	r3, r0
 80051fe:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005204:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800520c:	7fbb      	ldrb	r3, [r7, #30]
 800520e:	2b01      	cmp	r3, #1
 8005210:	d10b      	bne.n	800522a <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	f043 0206 	orr.w	r2, r3, #6
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	f043 0220 	orr.w	r2, r3, #32
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800522a:	7bfb      	ldrb	r3, [r7, #15]
}
 800522c:	4618      	mov	r0, r3
 800522e:	3710      	adds	r7, #16
 8005230:	46bd      	mov	sp, r7
 8005232:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005236:	b004      	add	sp, #16
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop
 800523c:	ffbdffbf 	.word	0xffbdffbf

08005240 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005240:	b480      	push	{r7}
 8005242:	b083      	sub	sp, #12
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	f023 0201 	bic.w	r2, r3, #1
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005254:	2300      	movs	r3, #0
}
 8005256:	4618      	mov	r0, r3
 8005258:	370c      	adds	r7, #12
 800525a:	46bd      	mov	sp, r7
 800525c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005260:	4770      	bx	lr

08005262 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005262:	b580      	push	{r7, lr}
 8005264:	b084      	sub	sp, #16
 8005266:	af00      	add	r7, sp, #0
 8005268:	6078      	str	r0, [r7, #4]
 800526a:	460b      	mov	r3, r1
 800526c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800526e:	2300      	movs	r3, #0
 8005270:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	68db      	ldr	r3, [r3, #12]
 8005276:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800527e:	78fb      	ldrb	r3, [r7, #3]
 8005280:	2b01      	cmp	r3, #1
 8005282:	d115      	bne.n	80052b0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	68db      	ldr	r3, [r3, #12]
 8005288:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005290:	200a      	movs	r0, #10
 8005292:	f7fb ff47 	bl	8001124 <HAL_Delay>
      ms += 10U;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	330a      	adds	r3, #10
 800529a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f000 fa25 	bl	80056ec <USB_GetMode>
 80052a2:	4603      	mov	r3, r0
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d01e      	beq.n	80052e6 <USB_SetCurrentMode+0x84>
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2bc7      	cmp	r3, #199	@ 0xc7
 80052ac:	d9f0      	bls.n	8005290 <USB_SetCurrentMode+0x2e>
 80052ae:	e01a      	b.n	80052e6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80052b0:	78fb      	ldrb	r3, [r7, #3]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d115      	bne.n	80052e2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	68db      	ldr	r3, [r3, #12]
 80052ba:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80052c2:	200a      	movs	r0, #10
 80052c4:	f7fb ff2e 	bl	8001124 <HAL_Delay>
      ms += 10U;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	330a      	adds	r3, #10
 80052cc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f000 fa0c 	bl	80056ec <USB_GetMode>
 80052d4:	4603      	mov	r3, r0
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d005      	beq.n	80052e6 <USB_SetCurrentMode+0x84>
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2bc7      	cmp	r3, #199	@ 0xc7
 80052de:	d9f0      	bls.n	80052c2 <USB_SetCurrentMode+0x60>
 80052e0:	e001      	b.n	80052e6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e005      	b.n	80052f2 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2bc8      	cmp	r3, #200	@ 0xc8
 80052ea:	d101      	bne.n	80052f0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80052ec:	2301      	movs	r3, #1
 80052ee:	e000      	b.n	80052f2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80052f0:	2300      	movs	r3, #0
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3710      	adds	r7, #16
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
	...

080052fc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80052fc:	b084      	sub	sp, #16
 80052fe:	b580      	push	{r7, lr}
 8005300:	b086      	sub	sp, #24
 8005302:	af00      	add	r7, sp, #0
 8005304:	6078      	str	r0, [r7, #4]
 8005306:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800530a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800530e:	2300      	movs	r3, #0
 8005310:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005316:	2300      	movs	r3, #0
 8005318:	613b      	str	r3, [r7, #16]
 800531a:	e009      	b.n	8005330 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800531c:	687a      	ldr	r2, [r7, #4]
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	3340      	adds	r3, #64	@ 0x40
 8005322:	009b      	lsls	r3, r3, #2
 8005324:	4413      	add	r3, r2
 8005326:	2200      	movs	r2, #0
 8005328:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	3301      	adds	r3, #1
 800532e:	613b      	str	r3, [r7, #16]
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	2b0e      	cmp	r3, #14
 8005334:	d9f2      	bls.n	800531c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005336:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800533a:	2b00      	cmp	r3, #0
 800533c:	d11c      	bne.n	8005378 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	68fa      	ldr	r2, [r7, #12]
 8005348:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800534c:	f043 0302 	orr.w	r3, r3, #2
 8005350:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005356:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	601a      	str	r2, [r3, #0]
 8005376:	e005      	b.n	8005384 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800537c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800538a:	461a      	mov	r2, r3
 800538c:	2300      	movs	r3, #0
 800538e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005390:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005394:	2b01      	cmp	r3, #1
 8005396:	d10d      	bne.n	80053b4 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005398:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800539c:	2b00      	cmp	r3, #0
 800539e:	d104      	bne.n	80053aa <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80053a0:	2100      	movs	r1, #0
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f000 f968 	bl	8005678 <USB_SetDevSpeed>
 80053a8:	e008      	b.n	80053bc <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80053aa:	2101      	movs	r1, #1
 80053ac:	6878      	ldr	r0, [r7, #4]
 80053ae:	f000 f963 	bl	8005678 <USB_SetDevSpeed>
 80053b2:	e003      	b.n	80053bc <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80053b4:	2103      	movs	r1, #3
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f000 f95e 	bl	8005678 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80053bc:	2110      	movs	r1, #16
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 f8fa 	bl	80055b8 <USB_FlushTxFifo>
 80053c4:	4603      	mov	r3, r0
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d001      	beq.n	80053ce <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80053ca:	2301      	movs	r3, #1
 80053cc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f000 f924 	bl	800561c <USB_FlushRxFifo>
 80053d4:	4603      	mov	r3, r0
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d001      	beq.n	80053de <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053e4:	461a      	mov	r2, r3
 80053e6:	2300      	movs	r3, #0
 80053e8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053f0:	461a      	mov	r2, r3
 80053f2:	2300      	movs	r3, #0
 80053f4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053fc:	461a      	mov	r2, r3
 80053fe:	2300      	movs	r3, #0
 8005400:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005402:	2300      	movs	r3, #0
 8005404:	613b      	str	r3, [r7, #16]
 8005406:	e043      	b.n	8005490 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	015a      	lsls	r2, r3, #5
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	4413      	add	r3, r2
 8005410:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800541a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800541e:	d118      	bne.n	8005452 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d10a      	bne.n	800543c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	015a      	lsls	r2, r3, #5
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	4413      	add	r3, r2
 800542e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005432:	461a      	mov	r2, r3
 8005434:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005438:	6013      	str	r3, [r2, #0]
 800543a:	e013      	b.n	8005464 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	015a      	lsls	r2, r3, #5
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	4413      	add	r3, r2
 8005444:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005448:	461a      	mov	r2, r3
 800544a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800544e:	6013      	str	r3, [r2, #0]
 8005450:	e008      	b.n	8005464 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	015a      	lsls	r2, r3, #5
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	4413      	add	r3, r2
 800545a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800545e:	461a      	mov	r2, r3
 8005460:	2300      	movs	r3, #0
 8005462:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	015a      	lsls	r2, r3, #5
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	4413      	add	r3, r2
 800546c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005470:	461a      	mov	r2, r3
 8005472:	2300      	movs	r3, #0
 8005474:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005476:	693b      	ldr	r3, [r7, #16]
 8005478:	015a      	lsls	r2, r3, #5
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	4413      	add	r3, r2
 800547e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005482:	461a      	mov	r2, r3
 8005484:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005488:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	3301      	adds	r3, #1
 800548e:	613b      	str	r3, [r7, #16]
 8005490:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005494:	461a      	mov	r2, r3
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	4293      	cmp	r3, r2
 800549a:	d3b5      	bcc.n	8005408 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800549c:	2300      	movs	r3, #0
 800549e:	613b      	str	r3, [r7, #16]
 80054a0:	e043      	b.n	800552a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	015a      	lsls	r2, r3, #5
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	4413      	add	r3, r2
 80054aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80054b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80054b8:	d118      	bne.n	80054ec <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d10a      	bne.n	80054d6 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80054c0:	693b      	ldr	r3, [r7, #16]
 80054c2:	015a      	lsls	r2, r3, #5
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	4413      	add	r3, r2
 80054c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054cc:	461a      	mov	r2, r3
 80054ce:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80054d2:	6013      	str	r3, [r2, #0]
 80054d4:	e013      	b.n	80054fe <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	015a      	lsls	r2, r3, #5
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	4413      	add	r3, r2
 80054de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054e2:	461a      	mov	r2, r3
 80054e4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80054e8:	6013      	str	r3, [r2, #0]
 80054ea:	e008      	b.n	80054fe <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	015a      	lsls	r2, r3, #5
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	4413      	add	r3, r2
 80054f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054f8:	461a      	mov	r2, r3
 80054fa:	2300      	movs	r3, #0
 80054fc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	015a      	lsls	r2, r3, #5
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	4413      	add	r3, r2
 8005506:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800550a:	461a      	mov	r2, r3
 800550c:	2300      	movs	r3, #0
 800550e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	015a      	lsls	r2, r3, #5
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	4413      	add	r3, r2
 8005518:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800551c:	461a      	mov	r2, r3
 800551e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005522:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005524:	693b      	ldr	r3, [r7, #16]
 8005526:	3301      	adds	r3, #1
 8005528:	613b      	str	r3, [r7, #16]
 800552a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800552e:	461a      	mov	r2, r3
 8005530:	693b      	ldr	r3, [r7, #16]
 8005532:	4293      	cmp	r3, r2
 8005534:	d3b5      	bcc.n	80054a2 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800553c:	691b      	ldr	r3, [r3, #16]
 800553e:	68fa      	ldr	r2, [r7, #12]
 8005540:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005544:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005548:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2200      	movs	r2, #0
 800554e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005556:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005558:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800555c:	2b00      	cmp	r3, #0
 800555e:	d105      	bne.n	800556c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	699b      	ldr	r3, [r3, #24]
 8005564:	f043 0210 	orr.w	r2, r3, #16
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	699a      	ldr	r2, [r3, #24]
 8005570:	4b0f      	ldr	r3, [pc, #60]	@ (80055b0 <USB_DevInit+0x2b4>)
 8005572:	4313      	orrs	r3, r2
 8005574:	687a      	ldr	r2, [r7, #4]
 8005576:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005578:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800557c:	2b00      	cmp	r3, #0
 800557e:	d005      	beq.n	800558c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	699b      	ldr	r3, [r3, #24]
 8005584:	f043 0208 	orr.w	r2, r3, #8
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800558c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005590:	2b01      	cmp	r3, #1
 8005592:	d105      	bne.n	80055a0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	699a      	ldr	r2, [r3, #24]
 8005598:	4b06      	ldr	r3, [pc, #24]	@ (80055b4 <USB_DevInit+0x2b8>)
 800559a:	4313      	orrs	r3, r2
 800559c:	687a      	ldr	r2, [r7, #4]
 800559e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80055a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3718      	adds	r7, #24
 80055a6:	46bd      	mov	sp, r7
 80055a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80055ac:	b004      	add	sp, #16
 80055ae:	4770      	bx	lr
 80055b0:	803c3800 	.word	0x803c3800
 80055b4:	40000004 	.word	0x40000004

080055b8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b085      	sub	sp, #20
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
 80055c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80055c2:	2300      	movs	r3, #0
 80055c4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	3301      	adds	r3, #1
 80055ca:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80055d2:	d901      	bls.n	80055d8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80055d4:	2303      	movs	r3, #3
 80055d6:	e01b      	b.n	8005610 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	691b      	ldr	r3, [r3, #16]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	daf2      	bge.n	80055c6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80055e0:	2300      	movs	r3, #0
 80055e2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	019b      	lsls	r3, r3, #6
 80055e8:	f043 0220 	orr.w	r2, r3, #32
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	3301      	adds	r3, #1
 80055f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80055fc:	d901      	bls.n	8005602 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80055fe:	2303      	movs	r3, #3
 8005600:	e006      	b.n	8005610 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	691b      	ldr	r3, [r3, #16]
 8005606:	f003 0320 	and.w	r3, r3, #32
 800560a:	2b20      	cmp	r3, #32
 800560c:	d0f0      	beq.n	80055f0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800560e:	2300      	movs	r3, #0
}
 8005610:	4618      	mov	r0, r3
 8005612:	3714      	adds	r7, #20
 8005614:	46bd      	mov	sp, r7
 8005616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561a:	4770      	bx	lr

0800561c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800561c:	b480      	push	{r7}
 800561e:	b085      	sub	sp, #20
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005624:	2300      	movs	r3, #0
 8005626:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	3301      	adds	r3, #1
 800562c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005634:	d901      	bls.n	800563a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005636:	2303      	movs	r3, #3
 8005638:	e018      	b.n	800566c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	691b      	ldr	r3, [r3, #16]
 800563e:	2b00      	cmp	r3, #0
 8005640:	daf2      	bge.n	8005628 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005642:	2300      	movs	r3, #0
 8005644:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2210      	movs	r2, #16
 800564a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	3301      	adds	r3, #1
 8005650:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005658:	d901      	bls.n	800565e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800565a:	2303      	movs	r3, #3
 800565c:	e006      	b.n	800566c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	691b      	ldr	r3, [r3, #16]
 8005662:	f003 0310 	and.w	r3, r3, #16
 8005666:	2b10      	cmp	r3, #16
 8005668:	d0f0      	beq.n	800564c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800566a:	2300      	movs	r3, #0
}
 800566c:	4618      	mov	r0, r3
 800566e:	3714      	adds	r7, #20
 8005670:	46bd      	mov	sp, r7
 8005672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005676:	4770      	bx	lr

08005678 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005678:	b480      	push	{r7}
 800567a:	b085      	sub	sp, #20
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
 8005680:	460b      	mov	r3, r1
 8005682:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	78fb      	ldrb	r3, [r7, #3]
 8005692:	68f9      	ldr	r1, [r7, #12]
 8005694:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005698:	4313      	orrs	r3, r2
 800569a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800569c:	2300      	movs	r3, #0
}
 800569e:	4618      	mov	r0, r3
 80056a0:	3714      	adds	r7, #20
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr

080056aa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80056aa:	b480      	push	{r7}
 80056ac:	b085      	sub	sp, #20
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	68fa      	ldr	r2, [r7, #12]
 80056c0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80056c4:	f023 0303 	bic.w	r3, r3, #3
 80056c8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	68fa      	ldr	r2, [r7, #12]
 80056d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80056d8:	f043 0302 	orr.w	r3, r3, #2
 80056dc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80056de:	2300      	movs	r3, #0
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3714      	adds	r7, #20
 80056e4:	46bd      	mov	sp, r7
 80056e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ea:	4770      	bx	lr

080056ec <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b083      	sub	sp, #12
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	695b      	ldr	r3, [r3, #20]
 80056f8:	f003 0301 	and.w	r3, r3, #1
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	370c      	adds	r7, #12
 8005700:	46bd      	mov	sp, r7
 8005702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005706:	4770      	bx	lr

08005708 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005708:	b480      	push	{r7}
 800570a:	b085      	sub	sp, #20
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005710:	2300      	movs	r3, #0
 8005712:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	3301      	adds	r3, #1
 8005718:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005720:	d901      	bls.n	8005726 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005722:	2303      	movs	r3, #3
 8005724:	e01b      	b.n	800575e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	691b      	ldr	r3, [r3, #16]
 800572a:	2b00      	cmp	r3, #0
 800572c:	daf2      	bge.n	8005714 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800572e:	2300      	movs	r3, #0
 8005730:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	691b      	ldr	r3, [r3, #16]
 8005736:	f043 0201 	orr.w	r2, r3, #1
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	3301      	adds	r3, #1
 8005742:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800574a:	d901      	bls.n	8005750 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800574c:	2303      	movs	r3, #3
 800574e:	e006      	b.n	800575e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	691b      	ldr	r3, [r3, #16]
 8005754:	f003 0301 	and.w	r3, r3, #1
 8005758:	2b01      	cmp	r3, #1
 800575a:	d0f0      	beq.n	800573e <USB_CoreReset+0x36>

  return HAL_OK;
 800575c:	2300      	movs	r3, #0
}
 800575e:	4618      	mov	r0, r3
 8005760:	3714      	adds	r7, #20
 8005762:	46bd      	mov	sp, r7
 8005764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005768:	4770      	bx	lr

0800576a <memset>:
 800576a:	4402      	add	r2, r0
 800576c:	4603      	mov	r3, r0
 800576e:	4293      	cmp	r3, r2
 8005770:	d100      	bne.n	8005774 <memset+0xa>
 8005772:	4770      	bx	lr
 8005774:	f803 1b01 	strb.w	r1, [r3], #1
 8005778:	e7f9      	b.n	800576e <memset+0x4>
	...

0800577c <__libc_init_array>:
 800577c:	b570      	push	{r4, r5, r6, lr}
 800577e:	4d0d      	ldr	r5, [pc, #52]	@ (80057b4 <__libc_init_array+0x38>)
 8005780:	4c0d      	ldr	r4, [pc, #52]	@ (80057b8 <__libc_init_array+0x3c>)
 8005782:	1b64      	subs	r4, r4, r5
 8005784:	10a4      	asrs	r4, r4, #2
 8005786:	2600      	movs	r6, #0
 8005788:	42a6      	cmp	r6, r4
 800578a:	d109      	bne.n	80057a0 <__libc_init_array+0x24>
 800578c:	4d0b      	ldr	r5, [pc, #44]	@ (80057bc <__libc_init_array+0x40>)
 800578e:	4c0c      	ldr	r4, [pc, #48]	@ (80057c0 <__libc_init_array+0x44>)
 8005790:	f000 f818 	bl	80057c4 <_init>
 8005794:	1b64      	subs	r4, r4, r5
 8005796:	10a4      	asrs	r4, r4, #2
 8005798:	2600      	movs	r6, #0
 800579a:	42a6      	cmp	r6, r4
 800579c:	d105      	bne.n	80057aa <__libc_init_array+0x2e>
 800579e:	bd70      	pop	{r4, r5, r6, pc}
 80057a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80057a4:	4798      	blx	r3
 80057a6:	3601      	adds	r6, #1
 80057a8:	e7ee      	b.n	8005788 <__libc_init_array+0xc>
 80057aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80057ae:	4798      	blx	r3
 80057b0:	3601      	adds	r6, #1
 80057b2:	e7f2      	b.n	800579a <__libc_init_array+0x1e>
 80057b4:	08005820 	.word	0x08005820
 80057b8:	08005820 	.word	0x08005820
 80057bc:	08005820 	.word	0x08005820
 80057c0:	08005824 	.word	0x08005824

080057c4 <_init>:
 80057c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057c6:	bf00      	nop
 80057c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057ca:	bc08      	pop	{r3}
 80057cc:	469e      	mov	lr, r3
 80057ce:	4770      	bx	lr

080057d0 <_fini>:
 80057d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057d2:	bf00      	nop
 80057d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057d6:	bc08      	pop	{r3}
 80057d8:	469e      	mov	lr, r3
 80057da:	4770      	bx	lr
