# logic-assignments

This repository contains my answers to Logic Design course assignments. The implementations are done using VHDL and simulated in Vivado.
