{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 03:51:52 2020 " "Info: Processing started: Mon Dec 14 03:51:52 2020" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mux_4in_1out -c mux_4in_1out " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off mux_4in_1out -c mux_4in_1out" {  } {  } 0}
{ "Info" "IMPP_MPP_AVAILABLE_IO_STANDARD_IN_DEVICE" "EP1S10F484C5 " "Info: Auto device selection -- successful I/O standard check for EP1S10F484C5" {  } {  } 0}
{ "Info" "IMPP_MPP_AVAILABLE_PCI_IO_IN_DEVICE" "EP1S10F484C5 " "Info: Auto device selection -- successful PCI I/O clamp diode check for EP1S10F484C5" {  } {  } 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "mux_4in_1out EP1S10F484C5 " "Info: Automatically selected device EP1S10F484C5 for design mux_4in_1out" {  } {  } 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1S20F484C5 " "Info: Device EP1S20F484C5 is compatible" {  } {  } 2}  } {  } 2}
{ "Info" "IFSAC_FSAC_PINS_MISSING_LOCATION_INFO" "8 8 " "Info: No exact pin location assignment(s) for 8 pins of 8 total pins" { { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "OUT " "Info: Pin OUT not assigned to an exact location on the device" {  } { { "../mux_old/mux_4in_1out.bdf" "" { Schematic "E:/lab-8/mux/mux_old/mux_4in_1out.bdf" { { 224 664 840 240 "OUT" "" } } } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OUT" } } } } { "E:/lab-8/mux/mux_4in_1out/db/mux_4in_1out_cmp.qrpt" "" { Report "E:/lab-8/mux/mux_4in_1out/db/mux_4in_1out_cmp.qrpt" Compiler "mux_4in_1out" "UNKNOWN" "V1" "E:/lab-8/mux/mux_4in_1out/db/mux_4in_1out.quartus_db" { Floorplan "E:/lab-8/mux/mux_4in_1out/" "" "" { OUT } "NODE_NAME" } "" } } { "E:/lab-8/mux/mux_4in_1out/mux_4in_1out.fld" "" { Floorplan "E:/lab-8/mux/mux_4in_1out/mux_4in_1out.fld" "" "" { OUT } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "EN " "Info: Pin EN not assigned to an exact location on the device" {  } { { "../mux_old/mux_4in_1out.bdf" "" { Schematic "E:/lab-8/mux/mux_old/mux_4in_1out.bdf" { { 432 104 272 448 "EN" "" } } } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "EN" } } } } { "E:/lab-8/mux/mux_4in_1out/db/mux_4in_1out_cmp.qrpt" "" { Report "E:/lab-8/mux/mux_4in_1out/db/mux_4in_1out_cmp.qrpt" Compiler "mux_4in_1out" "UNKNOWN" "V1" "E:/lab-8/mux/mux_4in_1out/db/mux_4in_1out.quartus_db" { Floorplan "E:/lab-8/mux/mux_4in_1out/" "" "" { EN } "NODE_NAME" } "" } } { "E:/lab-8/mux/mux_4in_1out/mux_4in_1out.fld" "" { Floorplan "E:/lab-8/mux/mux_4in_1out/mux_4in_1out.fld" "" "" { EN } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "x1 " "Info: Pin x1 not assigned to an exact location on the device" {  } { { "../mux_old/mux_4in_1out.bdf" "" { Schematic "E:/lab-8/mux/mux_old/mux_4in_1out.bdf" { { 176 104 272 192 "x1" "" } } } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "x1" } } } } { "E:/lab-8/mux/mux_4in_1out/db/mux_4in_1out_cmp.qrpt" "" { Report "E:/lab-8/mux/mux_4in_1out/db/mux_4in_1out_cmp.qrpt" Compiler "mux_4in_1out" "UNKNOWN" "V1" "E:/lab-8/mux/mux_4in_1out/db/mux_4in_1out.quartus_db" { Floorplan "E:/lab-8/mux/mux_4in_1out/" "" "" { x1 } "NODE_NAME" } "" } } { "E:/lab-8/mux/mux_4in_1out/mux_4in_1out.fld" "" { Floorplan "E:/lab-8/mux/mux_4in_1out/mux_4in_1out.fld" "" "" { x1 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "a0 " "Info: Pin a0 not assigned to an exact location on the device" {  } { { "../mux_old/mux_4in_1out.bdf" "" { Schematic "E:/lab-8/mux/mux_old/mux_4in_1out.bdf" { { 352 104 272 368 "a0" "" } } } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "a0" } } } } { "E:/lab-8/mux/mux_4in_1out/db/mux_4in_1out_cmp.qrpt" "" { Report "E:/lab-8/mux/mux_4in_1out/db/mux_4in_1out_cmp.qrpt" Compiler "mux_4in_1out" "UNKNOWN" "V1" "E:/lab-8/mux/mux_4in_1out/db/mux_4in_1out.quartus_db" { Floorplan "E:/lab-8/mux/mux_4in_1out/" "" "" { a0 } "NODE_NAME" } "" } } { "E:/lab-8/mux/mux_4in_1out/mux_4in_1out.fld" "" { Floorplan "E:/lab-8/mux/mux_4in_1out/mux_4in_1out.fld" "" "" { a0 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "x2 " "Info: Pin x2 not assigned to an exact location on the device" {  } { { "../mux_old/mux_4in_1out.bdf" "" { Schematic "E:/lab-8/mux/mux_old/mux_4in_1out.bdf" { { 240 104 272 256 "x2" "" } } } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "x2" } } } } { "E:/lab-8/mux/mux_4in_1out/db/mux_4in_1out_cmp.qrpt" "" { Report "E:/lab-8/mux/mux_4in_1out/db/mux_4in_1out_cmp.qrpt" Compiler "mux_4in_1out" "UNKNOWN" "V1" "E:/lab-8/mux/mux_4in_1out/db/mux_4in_1out.quartus_db" { Floorplan "E:/lab-8/mux/mux_4in_1out/" "" "" { x2 } "NODE_NAME" } "" } } { "E:/lab-8/mux/mux_4in_1out/mux_4in_1out.fld" "" { Floorplan "E:/lab-8/mux/mux_4in_1out/mux_4in_1out.fld" "" "" { x2 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "a1 " "Info: Pin a1 not assigned to an exact location on the device" {  } { { "../mux_old/mux_4in_1out.bdf" "" { Schematic "E:/lab-8/mux/mux_old/mux_4in_1out.bdf" { { 392 104 272 408 "a1" "" } } } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "a1" } } } } { "E:/lab-8/mux/mux_4in_1out/db/mux_4in_1out_cmp.qrpt" "" { Report "E:/lab-8/mux/mux_4in_1out/db/mux_4in_1out_cmp.qrpt" Compiler "mux_4in_1out" "UNKNOWN" "V1" "E:/lab-8/mux/mux_4in_1out/db/mux_4in_1out.quartus_db" { Floorplan "E:/lab-8/mux/mux_4in_1out/" "" "" { a1 } "NODE_NAME" } "" } } { "E:/lab-8/mux/mux_4in_1out/mux_4in_1out.fld" "" { Floorplan "E:/lab-8/mux/mux_4in_1out/mux_4in_1out.fld" "" "" { a1 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "x0 " "Info: Pin x0 not assigned to an exact location on the device" {  } { { "../mux_old/mux_4in_1out.bdf" "" { Schematic "E:/lab-8/mux/mux_old/mux_4in_1out.bdf" { { 120 104 272 136 "x0" "" } } } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "x0" } } } } { "E:/lab-8/mux/mux_4in_1out/db/mux_4in_1out_cmp.qrpt" "" { Report "E:/lab-8/mux/mux_4in_1out/db/mux_4in_1out_cmp.qrpt" Compiler "mux_4in_1out" "UNKNOWN" "V1" "E:/lab-8/mux/mux_4in_1out/db/mux_4in_1out.quartus_db" { Floorplan "E:/lab-8/mux/mux_4in_1out/" "" "" { x0 } "NODE_NAME" } "" } } { "E:/lab-8/mux/mux_4in_1out/mux_4in_1out.fld" "" { Floorplan "E:/lab-8/mux/mux_4in_1out/mux_4in_1out.fld" "" "" { x0 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "x3 " "Info: Pin x3 not assigned to an exact location on the device" {  } { { "../mux_old/mux_4in_1out.bdf" "" { Schematic "E:/lab-8/mux/mux_old/mux_4in_1out.bdf" { { 296 104 272 312 "x3" "" } } } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "x3" } } } } { "E:/lab-8/mux/mux_4in_1out/db/mux_4in_1out_cmp.qrpt" "" { Report "E:/lab-8/mux/mux_4in_1out/db/mux_4in_1out_cmp.qrpt" Compiler "mux_4in_1out" "UNKNOWN" "V1" "E:/lab-8/mux/mux_4in_1out/db/mux_4in_1out.quartus_db" { Floorplan "E:/lab-8/mux/mux_4in_1out/" "" "" { x3 } "NODE_NAME" } "" } } { "E:/lab-8/mux/mux_4in_1out/mux_4in_1out.fld" "" { Floorplan "E:/lab-8/mux/mux_4in_1out/mux_4in_1out.fld" "" "" { x3 } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1 MHz " "Info: Assuming a global fmax requirement of 1 MHz" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Start inferring scan chains for DSP blocks" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Inferring scan chains for DSP blocks is complete" {  } {  } 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_LUT_IO_MAC_RAM_PACKING" "" "Info: Moving registers into I/O cells, LUTs, RAM blocks, and DSP blocks to improve timing and density" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Info: Finished moving registers into LUTs, I/O cells, DSP blocks, and RAM blocks" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.30 7 1 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 3.30 VCCIO, 7 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: I/O standards used: LVTTL." {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 0 29 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 0 30 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 51 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  51 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 1 51 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  51 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 0 29 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use unused 0 29 " "Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 0 52 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 51 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  51 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use unused 0 6 " "Info: I/O bank number 9 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use unused 0 0 " "Info: I/O bank number 10 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "11 does not use unused 0 6 " "Info: I/O bank number 11 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "12 does not use unused 0 0 " "Info: I/O bank number 12 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 03:51:55 2020 " "Info: Processing ended: Mon Dec 14 03:51:55 2020" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0}  } {  } 0}
