# Benchmark "delay_buffer" written by ABC on Sat Oct 19 00:43:50 2024
.model delay_buffer
.inputs clk rst valid_in ready_in
.outputs valid_out

.latch        n12    regs[1]  0
.latch        n17    regs[2]  0
.latch        n22    regs[3]  0
.latch        n27    regs[4]  0
.latch        n32    regs[5]  0
.latch        n37    regs[0]  0

.names ready_in regs[1] new_n24
01 1
.names ready_in regs[0] new_n25
11 1
.names new_n24 new_n25 new_n26
00 1
.names rst new_n26 n12
00 1
.names ready_in regs[2] new_n28
01 1
.names ready_in regs[1] new_n29
11 1
.names new_n28 new_n29 new_n30
00 1
.names rst new_n30 n17
00 1
.names ready_in regs[3] new_n32_1
01 1
.names ready_in regs[2] new_n33
11 1
.names new_n32_1 new_n33 new_n34
00 1
.names rst new_n34 n22
00 1
.names ready_in regs[4] new_n36
01 1
.names ready_in regs[3] new_n37_1
11 1
.names new_n36 new_n37_1 new_n38
00 1
.names rst new_n38 n27
00 1
.names ready_in regs[5] new_n40
01 1
.names ready_in regs[4] new_n41
11 1
.names new_n40 new_n41 new_n42
00 1
.names rst new_n42 n32
00 1
.names rst ready_in new_n44
00 1
.names regs[0] new_n44 new_n45
11 1
.names valid_in new_n44 new_n46
10 1
.names new_n45 new_n46 n37
00 0
.names regs[5] valid_out
1 1
.end
