// Seed: 2454025630
module module_0 (
    input logic flow,
    input logic id_1,
    input logic id_2,
    output id_3,
    input id_4,
    input id_5,
    output logic id_6
);
  tri0 id_7 = id_4;
  type_13(
      id_6, id_4[1]
  );
  logic id_8;
  assign id_6 = 1;
endmodule
