{"identifier":{"url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/USARTIODataRegister","interfaceLanguage":"swift"},"metadata":{"title":"USARTIODataRegister","roleHeading":"Type Property","externalID":"s:7CoreAVR5UART0V19USARTIODataRegisters5UInt8VvpZ","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"USARTIODataRegister"},{"kind":"text","text":": "},{"text":"UInt8","preciseIdentifier":"s:s5UInt8V","kind":"typeIdentifier"}],"modules":[{"name":"CoreAVR"}],"symbolKind":"property","role":"symbol"},"abstract":[{"text":"20.11.1 UDRn – USART I\/O Data Register n","type":"text"}],"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct"]]},"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["macOS"],"tokens":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"text":"USARTIODataRegister","kind":"identifier"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:s5UInt8V","text":"UInt8"},{"text":" { ","kind":"text"},{"text":"get","kind":"keyword"},{"kind":"text","text":" "},{"text":"set","kind":"keyword"},{"kind":"text","text":" }"}],"languages":["swift"]}]},{"kind":"content","content":[{"level":2,"text":"Discussion","type":"heading","anchor":"discussion"},{"syntax":null,"type":"codeListing","code":["-------------------------------------------------------------------------------","Bit          |   7   |   6   |   5   |   4   |   3   |   2   |   1   |   0   |","-------------------------------------------------------------------------------","             |                          RXB                                  |","-------------------------------------------------------------------------------","             |                          TXB                                  |","-------------------------------------------------------------------------------","Read\/Write   |  R\/W  |  R\/W  |  R\/W  |  R\/W  |  R\/W  |  R\/W  |  R\/W  |  R\/W  |","-------------------------------------------------------------------------------","InitialValue |   0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |","-------------------------------------------------------------------------------"]},{"type":"paragraph","inlineContent":[{"type":"text","text":"The USART Transmit Data Buffer Register and USART Receive Data Buffer Registers share the same I\/O address referred to as"},{"type":"text","text":" "},{"type":"text","text":"USART Data Register or UDRn. The Transmit Data Buffer Register (TXB) will be the destination for data written to the UDRn"},{"type":"text","text":" "},{"text":"Register location. Reading the UDRn Register location will return the contents of the Receive Data Buffer Register (RXB).","type":"text"}]},{"inlineContent":[{"type":"text","text":"For 5-, 6-, or 7-bit characters the upper unused bits will be ignored by the Transmitter and set to zero by the Receiver."}],"type":"paragraph"},{"inlineContent":[{"type":"text","text":"The transmit buffer can only be written when the UDREn Flag in the UCSRnA Register is set. Data written to UDRn when the"},{"text":" ","type":"text"},{"type":"text","text":"UDREn Flag is not set, will be ignored by the USART Transmitter. When data is written to the transmit buffer, and the"},{"text":" ","type":"text"},{"type":"text","text":"Transmitter is enabled, the Transmitter will load the data into the Transmit Shift Register when the Shift Register is empty."},{"type":"text","text":" "},{"type":"text","text":"Then the data will be serially transmitted on the TxDn pin."}],"type":"paragraph"},{"inlineContent":[{"type":"text","text":"The receive buffer consists of a two level FIFO. The FIFO will change its state whenever the receive buffer is accessed. Due"},{"text":" ","type":"text"},{"type":"text","text":"to this behavior of the receive buffer, do not use Read-Modify-Write instructions (SBI and CBI) on this location. Be careful"},{"type":"text","text":" "},{"type":"text","text":"when using bit test instructions (SBIC and SBIS), since these also will change the state of the FIFO."}],"type":"paragraph"}]}],"variants":[{"paths":["\/documentation\/coreavr\/uart0-swift.struct\/usartiodataregister"],"traits":[{"interfaceLanguage":"swift"}]}],"sections":[],"kind":"symbol","schemaVersion":{"patch":0,"major":0,"minor":3},"references":{"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct":{"kind":"symbol","role":"symbol","url":"\/documentation\/coreavr\/uart0-swift.struct","type":"topic","title":"UART0","abstract":[{"type":"text","text":"UART implementation for ATmega48A\/PA\/88A\/PA\/168A\/PA\/328\/P"}],"navigatorTitle":[{"kind":"identifier","text":"UART0"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"text":"UART0","kind":"identifier"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/USARTIODataRegister":{"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"USARTIODataRegister"},{"text":": ","kind":"text"},{"text":"UInt8","preciseIdentifier":"s:s5UInt8V","kind":"typeIdentifier"}],"kind":"symbol","title":"USARTIODataRegister","role":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/USARTIODataRegister","type":"topic","abstract":[{"text":"20.11.1 UDRn – USART I\/O Data Register n","type":"text"}],"url":"\/documentation\/coreavr\/uart0-swift.struct\/usartiodataregister"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"}}}