// Seed: 2133361815
module module_0 (
    input wor id_0,
    output supply0 id_1,
    output wire id_2,
    output supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    input tri1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    output tri id_9,
    output supply1 id_10,
    input wire id_11,
    input uwire id_12,
    input wire id_13,
    input tri0 id_14
    , id_19,
    output tri0 id_15,
    input supply1 id_16,
    input wand id_17
);
  logic id_20 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    input wire id_4,
    input supply1 id_5,
    input supply1 id_6,
    input supply0 id_7
    , id_10,
    input supply0 id_8
);
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_3,
      id_6,
      id_1,
      id_7,
      id_7,
      id_2,
      id_3,
      id_3,
      id_7,
      id_5,
      id_2,
      id_7,
      id_3,
      id_2,
      id_6
  );
  assign modCall_1.id_9 = 0;
endmodule
