<profile>

<section name = "Vitis HLS Report for 'merge_matches'" level="0">
<item name = "Date">Sat Jan 17 14:13:18 2026
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">krnl_proj_split</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 3.100 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_merge_matches_Pipeline_VITIS_LOOP_146_1_fu_109">merge_matches_Pipeline_VITIS_LOOP_146_1, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 49, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 3092, 12975, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 176, -</column>
<column name="Register">-, -, 616, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, 3, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_merge_matches_Pipeline_VITIS_LOOP_146_1_fu_109">merge_matches_Pipeline_VITIS_LOOP_146_1, 0, 0, 3092, 12975, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_merge_matches_Pipeline_VITIS_LOOP_146_1_fu_109_output_stream_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln184_fu_146_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="long_matches_read">9, 2, 1, 2</column>
<column name="output_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="output_stream_TDATA_int_regslice">20, 4, 512, 2048</column>
<column name="output_stream_TDEST_int_regslice">14, 3, 16, 48</column>
<column name="output_stream_TID_int_regslice">9, 2, 1, 2</column>
<column name="output_stream_TKEEP_int_regslice">20, 4, 64, 256</column>
<column name="output_stream_TLAST_int_regslice">14, 3, 1, 3</column>
<column name="output_stream_TSTRB_int_regslice">9, 2, 64, 128</column>
<column name="output_stream_TUSER_int_regslice">9, 2, 1, 2</column>
<column name="output_stream_TVALID_int_regslice">14, 3, 1, 3</column>
<column name="short_matches_read">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_merge_matches_Pipeline_VITIS_LOOP_146_1_fu_109_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln184_reg_182">1, 0, 1, 0</column>
<column name="out_count_loc_fu_60">32, 0, 32, 0</column>
<column name="out_data_6_loc_fu_68">512, 0, 512, 0</column>
<column name="out_keep_6_loc_fu_64">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, merge_matches, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, merge_matches, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, merge_matches, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, merge_matches, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, merge_matches, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, merge_matches, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, merge_matches, return value</column>
<column name="short_matches_dout">in, 33, ap_fifo, short_matches, pointer</column>
<column name="short_matches_num_data_valid">in, 7, ap_fifo, short_matches, pointer</column>
<column name="short_matches_fifo_cap">in, 7, ap_fifo, short_matches, pointer</column>
<column name="short_matches_empty_n">in, 1, ap_fifo, short_matches, pointer</column>
<column name="short_matches_read">out, 1, ap_fifo, short_matches, pointer</column>
<column name="long_matches_dout">in, 33, ap_fifo, long_matches, pointer</column>
<column name="long_matches_num_data_valid">in, 7, ap_fifo, long_matches, pointer</column>
<column name="long_matches_fifo_cap">in, 7, ap_fifo, long_matches, pointer</column>
<column name="long_matches_empty_n">in, 1, ap_fifo, long_matches, pointer</column>
<column name="long_matches_read">out, 1, ap_fifo, long_matches, pointer</column>
<column name="output_stream_TDATA">out, 512, axis, output_stream_V_data_V, pointer</column>
<column name="output_stream_TVALID">out, 1, axis, output_stream_V_dest_V, pointer</column>
<column name="output_stream_TREADY">in, 1, axis, output_stream_V_dest_V, pointer</column>
<column name="output_stream_TDEST">out, 16, axis, output_stream_V_dest_V, pointer</column>
<column name="output_stream_TKEEP">out, 64, axis, output_stream_V_keep_V, pointer</column>
<column name="output_stream_TSTRB">out, 64, axis, output_stream_V_strb_V, pointer</column>
<column name="output_stream_TUSER">out, 1, axis, output_stream_V_user_V, pointer</column>
<column name="output_stream_TLAST">out, 1, axis, output_stream_V_last_V, pointer</column>
<column name="output_stream_TID">out, 1, axis, output_stream_V_id_V, pointer</column>
<column name="p_read">in, 16, ap_none, p_read, scalar</column>
</table>
</item>
</section>
</profile>
