

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_ARRAY_1_READ'
================================================================
* Date:           Fri May 10 12:31:31 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_4 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ARRAY_1_READ  |       11|       11|         3|          1|          1|    10|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      30|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      50|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      50|      75|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_98_p2                 |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_fu_92_p2                |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  30|          11|           9|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4     |   9|          2|    4|          8|
    |i_fu_52                  |   9|          2|    4|          8|
    |mem_blk_n_R              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_4_reg_131                       |   4|   0|    4|          0|
    |i_4_reg_131_pp0_iter1_reg         |   4|   0|    4|          0|
    |i_fu_52                           |   4|   0|    4|          0|
    |icmp_ln17_reg_136                 |   1|   0|    1|          0|
    |mem_addr_read_reg_140             |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  50|   0|   50|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|m_axi_mem_AWVALID   |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWREADY   |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWADDR    |  out|   64|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWID      |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWLEN     |  out|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWSIZE    |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWBURST   |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWLOCK    |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWCACHE   |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWPROT    |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWQOS     |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWREGION  |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWUSER    |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WVALID    |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WREADY    |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WDATA     |  out|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_WSTRB     |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_WLAST     |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WID       |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WUSER     |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARVALID   |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARREADY   |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARADDR    |  out|   64|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARID      |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARLEN     |  out|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARSIZE    |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARBURST   |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARLOCK    |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARCACHE   |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARPROT    |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARQOS     |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARREGION  |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARUSER    |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RVALID    |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RREADY    |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RDATA     |   in|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_RLAST     |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RID       |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RFIFONUM  |   in|    9|       m_axi|                                            mem|       pointer|
|m_axi_mem_RUSER     |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RRESP     |   in|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_BVALID    |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_BREADY    |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_BRESP     |   in|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_BID       |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_BUSER     |   in|    1|       m_axi|                                            mem|       pointer|
|sext_ln17           |   in|   62|     ap_none|                                      sext_ln17|        scalar|
|arg1_r_address0     |  out|    4|   ap_memory|                                         arg1_r|         array|
|arg1_r_ce0          |  out|    1|   ap_memory|                                         arg1_r|         array|
|arg1_r_we0          |  out|    1|   ap_memory|                                         arg1_r|         array|
|arg1_r_d0           |  out|   32|   ap_memory|                                         arg1_r|         array|
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+

