// Seed: 2883201159
module module_0;
  reg id_1, id_2;
  assign id_1 = ~(-1'b0);
  generate
    assign id_1 = -1;
  endgenerate
  id_3 :
  assert property (@(posedge 1'h0 or negedge 1 - -1'b0) 1 || id_3) id_1 <= id_3 == id_3;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input wire id_2,
    input wire id_3,
    id_8,
    input supply0 id_4,
    input tri id_5,
    output tri0 id_6
);
  parameter id_9 = id_4 > 1;
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
endmodule
