{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 22:37:03 2017 " "Info: Processing started: Tue May 30 22:37:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ov7670_top -c ov7670_top " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ov7670_top -c ov7670_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ov7670_top EP2C70F672C8 " "Info: Selected device EP2C70F672C8 for design \"ov7670_top\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Info: Device EP2C35F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Info: Device EP2C35F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Info: Device EP2C50F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Info: Device EP2C50F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Info: Device EP2C70F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50  " "Info: Automatically promoted node clk50 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk25 " "Info: Destination node clk25" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk50~0 " "Info: Destination node clk50~0" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga:Inst_vga\|cnt\[7\]~165  " "Info: Automatically promoted node vga:Inst_vga\|cnt\[7\]~165 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 125 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:Inst_vga|cnt[7]~165 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk25  " "Info: Automatically promoted node clk25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a1 " "Info: Destination node frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a1" {  } { { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 87 2 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a2 " "Info: Destination node frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a2" {  } { { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 119 2 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a3 " "Info: Destination node frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a3" {  } { { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 151 2 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a4 " "Info: Destination node frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a4" {  } { { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 183 2 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a6 " "Info: Destination node frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a6" {  } { { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 247 2 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a7 " "Info: Destination node frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a7" {  } { { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 279 2 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a7 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a8 " "Info: Destination node frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a8" {  } { { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 311 2 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a9 " "Info: Destination node frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a9" {  } { { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 343 2 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a9 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a10 " "Info: Destination node frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a10" {  } { { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 375 2 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a11 " "Info: Destination node frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a11" {  } { { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 407 2 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a11 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register vga:Inst_vga\|cnt\[31\] register vga:Inst_vga\|lasth\[31\] -221.384 ns " "Info: Slack time is -221.384 ns between source register \"vga:Inst_vga\|cnt\[31\]\" and destination register \"vga:Inst_vga\|lasth\[31\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-21.711 ns + Largest register register " "Info: + Largest register to register requirement is -21.711 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 destination 13.371 ns   Shortest register " "Info:   Shortest clock path from clock \"clk100\" to destination register is 13.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.283 ns) + CELL(0.970 ns) 5.107 ns clk50 2 REG Unassigned 3 " "Info: 2: + IC(3.283 ns) + CELL(0.970 ns) = 5.107 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.253 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 6.510 ns clk25 3 REG Unassigned 1526 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 6.510 ns; Loc. = Unassigned; Fanout = 1526; REG Node = 'clk25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { clk50 clk25 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.664 ns) + CELL(0.970 ns) 10.144 ns vga:Inst_vga\|hCounter\[2\] 4 REG Unassigned 10 " "Info: 4: + IC(2.664 ns) + CELL(0.970 ns) = 10.144 ns; Loc. = Unassigned; Fanout = 10; REG Node = 'vga:Inst_vga\|hCounter\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.634 ns" { clk25 vga:Inst_vga|hCounter[2] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.370 ns) 11.025 ns vga:Inst_vga\|process_1~28 5 COMB Unassigned 1 " "Info: 5: + IC(0.511 ns) + CELL(0.370 ns) = 11.025 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|process_1~28'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { vga:Inst_vga|hCounter[2] vga:Inst_vga|process_1~28 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.206 ns) 12.559 ns vga:Inst_vga\|process_1~0 6 COMB Unassigned 192 " "Info: 6: + IC(1.328 ns) + CELL(0.206 ns) = 12.559 ns; Loc. = Unassigned; Fanout = 192; COMB Node = 'vga:Inst_vga\|process_1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { vga:Inst_vga|process_1~28 vga:Inst_vga|process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 13.371 ns vga:Inst_vga\|lasth\[31\] 7 REG Unassigned 2 " "Info: 7: + IC(0.606 ns) + CELL(0.206 ns) = 13.371 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga:Inst_vga\|lasth\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|process_1~0 vga:Inst_vga|lasth[31] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.546 ns ( 34.00 % ) " "Info: Total cell delay = 4.546 ns ( 34.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.825 ns ( 66.00 % ) " "Info: Total interconnect delay = 8.825 ns ( 66.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 destination 17.176 ns   Longest register " "Info:   Longest clock path from clock \"clk100\" to destination register is 17.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.283 ns) + CELL(0.970 ns) 5.107 ns clk50 2 REG Unassigned 3 " "Info: 2: + IC(3.283 ns) + CELL(0.970 ns) = 5.107 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.253 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 6.510 ns clk25 3 REG Unassigned 1526 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 6.510 ns; Loc. = Unassigned; Fanout = 1526; REG Node = 'clk25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { clk50 clk25 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.631 ns) + CELL(0.970 ns) 10.111 ns vga:Inst_vga\|vCounter\[20\] 4 REG Unassigned 8 " "Info: 4: + IC(2.631 ns) + CELL(0.970 ns) = 10.111 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'vga:Inst_vga\|vCounter\[20\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.601 ns" { clk25 vga:Inst_vga|vCounter[20] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(0.202 ns) 11.714 ns vga:Inst_vga\|Equal1~2 5 COMB Unassigned 1 " "Info: 5: + IC(1.401 ns) + CELL(0.202 ns) = 11.714 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|Equal1~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { vga:Inst_vga|vCounter[20] vga:Inst_vga|Equal1~2 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 12.526 ns vga:Inst_vga\|Equal1~4 6 COMB Unassigned 1 " "Info: 6: + IC(0.442 ns) + CELL(0.370 ns) = 12.526 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|Equal1~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|Equal1~2 vga:Inst_vga|Equal1~4 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.690 ns) + CELL(0.614 ns) 14.830 ns vga:Inst_vga\|Equal1~9 7 COMB Unassigned 2 " "Info: 7: + IC(1.690 ns) + CELL(0.614 ns) = 14.830 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Equal1~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { vga:Inst_vga|Equal1~4 vga:Inst_vga|Equal1~9 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.370 ns) 16.364 ns vga:Inst_vga\|process_1~0 8 COMB Unassigned 192 " "Info: 8: + IC(1.164 ns) + CELL(0.370 ns) = 16.364 ns; Loc. = Unassigned; Fanout = 192; COMB Node = 'vga:Inst_vga\|process_1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { vga:Inst_vga|Equal1~9 vga:Inst_vga|process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 17.176 ns vga:Inst_vga\|lasth\[31\] 9 REG Unassigned 2 " "Info: 9: + IC(0.606 ns) + CELL(0.206 ns) = 17.176 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga:Inst_vga\|lasth\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|process_1~0 vga:Inst_vga|lasth[31] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.526 ns ( 32.17 % ) " "Info: Total cell delay = 5.526 ns ( 32.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.650 ns ( 67.83 % ) " "Info: Total interconnect delay = 11.650 ns ( 67.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 source 17.258 ns   Shortest register " "Info:   Shortest clock path from clock \"clk100\" to source register is 17.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.283 ns) + CELL(0.970 ns) 5.107 ns clk50 2 REG Unassigned 3 " "Info: 2: + IC(3.283 ns) + CELL(0.970 ns) = 5.107 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.253 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 6.510 ns clk25 3 REG Unassigned 1526 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 6.510 ns; Loc. = Unassigned; Fanout = 1526; REG Node = 'clk25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { clk50 clk25 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.636 ns) + CELL(0.970 ns) 10.116 ns vga:Inst_vga\|blank 4 REG Unassigned 4 " "Info: 4: + IC(2.636 ns) + CELL(0.970 ns) = 10.116 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'vga:Inst_vga\|blank'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.606 ns" { clk25 vga:Inst_vga|blank } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.650 ns) 10.996 ns vga:Inst_vga\|cnt\[7\]~164 5 COMB Unassigned 97 " "Info: 5: + IC(0.230 ns) + CELL(0.650 ns) = 10.996 ns; Loc. = Unassigned; Fanout = 97; COMB Node = 'vga:Inst_vga\|cnt\[7\]~164'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { vga:Inst_vga|blank vga:Inst_vga|cnt[7]~164 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.624 ns) 11.808 ns vga:Inst_vga\|cnt\[7\]~165 6 COMB Unassigned 1 " "Info: 6: + IC(0.188 ns) + CELL(0.624 ns) = 11.808 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|cnt\[7\]~165'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|cnt[7]~164 vga:Inst_vga|cnt[7]~165 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.967 ns) + CELL(0.000 ns) 14.775 ns vga:Inst_vga\|cnt\[7\]~165clkctrl 7 COMB Unassigned 96 " "Info: 7: + IC(2.967 ns) + CELL(0.000 ns) = 14.775 ns; Loc. = Unassigned; Fanout = 96; COMB Node = 'vga:Inst_vga\|cnt\[7\]~165clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.967 ns" { vga:Inst_vga|cnt[7]~165 vga:Inst_vga|cnt[7]~165clkctrl } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.206 ns) 17.258 ns vga:Inst_vga\|cnt\[31\] 8 REG Unassigned 122 " "Info: 8: + IC(2.277 ns) + CELL(0.206 ns) = 17.258 ns; Loc. = Unassigned; Fanout = 122; REG Node = 'vga:Inst_vga\|cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { vga:Inst_vga|cnt[7]~165clkctrl vga:Inst_vga|cnt[31] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.244 ns ( 30.39 % ) " "Info: Total cell delay = 5.244 ns ( 30.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.014 ns ( 69.61 % ) " "Info: Total interconnect delay = 12.014 ns ( 69.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 source 34.706 ns   Longest register " "Info:   Longest clock path from clock \"clk100\" to source register is 34.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.283 ns) + CELL(0.970 ns) 5.107 ns clk50 2 REG Unassigned 3 " "Info: 2: + IC(3.283 ns) + CELL(0.970 ns) = 5.107 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.253 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 6.510 ns clk25 3 REG Unassigned 1526 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 6.510 ns; Loc. = Unassigned; Fanout = 1526; REG Node = 'clk25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { clk50 clk25 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.631 ns) + CELL(0.970 ns) 10.111 ns vga:Inst_vga\|vCounter\[20\] 4 REG Unassigned 8 " "Info: 4: + IC(2.631 ns) + CELL(0.970 ns) = 10.111 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'vga:Inst_vga\|vCounter\[20\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.601 ns" { clk25 vga:Inst_vga|vCounter[20] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(0.202 ns) 11.714 ns vga:Inst_vga\|Equal1~2 5 COMB Unassigned 1 " "Info: 5: + IC(1.401 ns) + CELL(0.202 ns) = 11.714 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|Equal1~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { vga:Inst_vga|vCounter[20] vga:Inst_vga|Equal1~2 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 12.526 ns vga:Inst_vga\|Equal1~4 6 COMB Unassigned 1 " "Info: 6: + IC(0.442 ns) + CELL(0.370 ns) = 12.526 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|Equal1~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|Equal1~2 vga:Inst_vga|Equal1~4 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.690 ns) + CELL(0.614 ns) 14.830 ns vga:Inst_vga\|Equal1~9 7 COMB Unassigned 2 " "Info: 7: + IC(1.690 ns) + CELL(0.614 ns) = 14.830 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Equal1~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { vga:Inst_vga|Equal1~4 vga:Inst_vga|Equal1~9 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.370 ns) 16.364 ns vga:Inst_vga\|process_1~0 8 COMB Unassigned 192 " "Info: 8: + IC(1.164 ns) + CELL(0.370 ns) = 16.364 ns; Loc. = Unassigned; Fanout = 192; COMB Node = 'vga:Inst_vga\|process_1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { vga:Inst_vga|Equal1~9 vga:Inst_vga|process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.721 ns) + CELL(0.206 ns) 18.291 ns vga:Inst_vga\|lasth\[2\] 9 REG Unassigned 5 " "Info: 9: + IC(1.721 ns) + CELL(0.206 ns) = 18.291 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'vga:Inst_vga\|lasth\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { vga:Inst_vga|process_1~0 vga:Inst_vga|lasth[2] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.721 ns) + CELL(0.596 ns) 20.608 ns vga:Inst_vga\|Add4~1 10 COMB Unassigned 2 " "Info: 10: + IC(1.721 ns) + CELL(0.596 ns) = 20.608 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add4~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.317 ns" { vga:Inst_vga|lasth[2] vga:Inst_vga|Add4~1 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.694 ns vga:Inst_vga\|Add4~3 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 20.694 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add4~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|Add4~1 vga:Inst_vga|Add4~3 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.780 ns vga:Inst_vga\|Add4~5 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 20.780 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add4~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|Add4~3 vga:Inst_vga|Add4~5 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.866 ns vga:Inst_vga\|Add4~7 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 20.866 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add4~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|Add4~5 vga:Inst_vga|Add4~7 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.952 ns vga:Inst_vga\|Add4~9 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 20.952 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add4~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|Add4~7 vga:Inst_vga|Add4~9 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.038 ns vga:Inst_vga\|Add4~11 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 21.038 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add4~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|Add4~9 vga:Inst_vga|Add4~11 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.124 ns vga:Inst_vga\|Add4~13 16 COMB Unassigned 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 21.124 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add4~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|Add4~11 vga:Inst_vga|Add4~13 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.210 ns vga:Inst_vga\|Add4~15 17 COMB Unassigned 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 21.210 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add4~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|Add4~13 vga:Inst_vga|Add4~15 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.296 ns vga:Inst_vga\|Add4~17 18 COMB Unassigned 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 21.296 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add4~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|Add4~15 vga:Inst_vga|Add4~17 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.382 ns vga:Inst_vga\|Add4~19 19 COMB Unassigned 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 21.382 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add4~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|Add4~17 vga:Inst_vga|Add4~19 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.468 ns vga:Inst_vga\|Add4~21 20 COMB Unassigned 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 21.468 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add4~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|Add4~19 vga:Inst_vga|Add4~21 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.554 ns vga:Inst_vga\|Add4~23 21 COMB Unassigned 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 21.554 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add4~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|Add4~21 vga:Inst_vga|Add4~23 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.640 ns vga:Inst_vga\|Add4~25 22 COMB Unassigned 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 21.640 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add4~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|Add4~23 vga:Inst_vga|Add4~25 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 22.146 ns vga:Inst_vga\|Add4~26 23 COMB Unassigned 1 " "Info: 23: + IC(0.000 ns) + CELL(0.506 ns) = 22.146 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|Add4~26'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|Add4~25 vga:Inst_vga|Add4~26 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.621 ns) 24.057 ns vga:Inst_vga\|LessThan6~33 24 COMB Unassigned 1 " "Info: 24: + IC(1.290 ns) + CELL(0.621 ns) = 24.057 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan6~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { vga:Inst_vga|Add4~26 vga:Inst_vga|LessThan6~33 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.143 ns vga:Inst_vga\|LessThan6~35 25 COMB Unassigned 1 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 24.143 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan6~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan6~33 vga:Inst_vga|LessThan6~35 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.229 ns vga:Inst_vga\|LessThan6~37 26 COMB Unassigned 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 24.229 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan6~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan6~35 vga:Inst_vga|LessThan6~37 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.315 ns vga:Inst_vga\|LessThan6~39 27 COMB Unassigned 1 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 24.315 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan6~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan6~37 vga:Inst_vga|LessThan6~39 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.401 ns vga:Inst_vga\|LessThan6~41 28 COMB Unassigned 1 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 24.401 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan6~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan6~39 vga:Inst_vga|LessThan6~41 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.487 ns vga:Inst_vga\|LessThan6~43 29 COMB Unassigned 1 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 24.487 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan6~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan6~41 vga:Inst_vga|LessThan6~43 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.573 ns vga:Inst_vga\|LessThan6~45 30 COMB Unassigned 1 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 24.573 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan6~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan6~43 vga:Inst_vga|LessThan6~45 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.659 ns vga:Inst_vga\|LessThan6~47 31 COMB Unassigned 1 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 24.659 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan6~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan6~45 vga:Inst_vga|LessThan6~47 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.745 ns vga:Inst_vga\|LessThan6~49 32 COMB Unassigned 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 24.745 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan6~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan6~47 vga:Inst_vga|LessThan6~49 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.831 ns vga:Inst_vga\|LessThan6~51 33 COMB Unassigned 1 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 24.831 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan6~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan6~49 vga:Inst_vga|LessThan6~51 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.917 ns vga:Inst_vga\|LessThan6~53 34 COMB Unassigned 1 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 24.917 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan6~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan6~51 vga:Inst_vga|LessThan6~53 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.003 ns vga:Inst_vga\|LessThan6~55 35 COMB Unassigned 1 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 25.003 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan6~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan6~53 vga:Inst_vga|LessThan6~55 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.089 ns vga:Inst_vga\|LessThan6~57 36 COMB Unassigned 1 " "Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 25.089 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan6~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan6~55 vga:Inst_vga|LessThan6~57 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.175 ns vga:Inst_vga\|LessThan6~59 37 COMB Unassigned 1 " "Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 25.175 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan6~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan6~57 vga:Inst_vga|LessThan6~59 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.261 ns vga:Inst_vga\|LessThan6~61 38 COMB Unassigned 1 " "Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 25.261 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan6~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan6~59 vga:Inst_vga|LessThan6~61 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 25.767 ns vga:Inst_vga\|LessThan6~62 39 COMB Unassigned 1 " "Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 25.767 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan6~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|LessThan6~61 vga:Inst_vga|LessThan6~62 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.319 ns) 27.632 ns vga:Inst_vga\|process_1~26 40 COMB Unassigned 4 " "Info: 40: + IC(1.546 ns) + CELL(0.319 ns) = 27.632 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'vga:Inst_vga\|process_1~26'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { vga:Inst_vga|LessThan6~62 vga:Inst_vga|process_1~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 28.444 ns vga:Inst_vga\|cnt\[7\]~164 41 COMB Unassigned 97 " "Info: 41: + IC(0.442 ns) + CELL(0.370 ns) = 28.444 ns; Loc. = Unassigned; Fanout = 97; COMB Node = 'vga:Inst_vga\|cnt\[7\]~164'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|process_1~26 vga:Inst_vga|cnt[7]~164 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.624 ns) 29.256 ns vga:Inst_vga\|cnt\[7\]~165 42 COMB Unassigned 1 " "Info: 42: + IC(0.188 ns) + CELL(0.624 ns) = 29.256 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|cnt\[7\]~165'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|cnt[7]~164 vga:Inst_vga|cnt[7]~165 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.967 ns) + CELL(0.000 ns) 32.223 ns vga:Inst_vga\|cnt\[7\]~165clkctrl 43 COMB Unassigned 96 " "Info: 43: + IC(2.967 ns) + CELL(0.000 ns) = 32.223 ns; Loc. = Unassigned; Fanout = 96; COMB Node = 'vga:Inst_vga\|cnt\[7\]~165clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.967 ns" { vga:Inst_vga|cnt[7]~165 vga:Inst_vga|cnt[7]~165clkctrl } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.206 ns) 34.706 ns vga:Inst_vga\|cnt\[31\] 44 REG Unassigned 122 " "Info: 44: + IC(2.277 ns) + CELL(0.206 ns) = 34.706 ns; Loc. = Unassigned; Fanout = 122; REG Node = 'vga:Inst_vga\|cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { vga:Inst_vga|cnt[7]~165clkctrl vga:Inst_vga|cnt[31] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.510 ns ( 33.16 % ) " "Info: Total cell delay = 11.510 ns ( 33.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.196 ns ( 66.84 % ) " "Info: Total interconnect delay = 23.196 ns ( 66.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 125 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.376 ns   " "Info:   Micro setup delay of destination is 1.376 ns" {  } { { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 112 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "199.673 ns - Longest register register " "Info: - Longest register to register delay is 199.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:Inst_vga\|cnt\[31\] 1 REG Unassigned 122 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 122; REG Node = 'vga:Inst_vga\|cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:Inst_vga|cnt[31] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.651 ns) 1.537 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[0\]~30 2 COMB Unassigned 4 " "Info: 2: + IC(0.886 ns) + CELL(0.651 ns) = 1.537 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[0\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { vga:Inst_vga|cnt[31] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[0]~30 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.596 ns) 3.464 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~62 3 COMB Unassigned 2 " "Info: 3: + IC(1.331 ns) + CELL(0.596 ns) = 3.464 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[0]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.550 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~64 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 3.550 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~64'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.636 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~66 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.636 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~66'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.722 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~68 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.722 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~68'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.808 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~70 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.808 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~70'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.894 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~72 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.894 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~72'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.980 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~74 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 3.980 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~74'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.066 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~76 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.066 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~76'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.152 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~78 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 4.152 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~78'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.238 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~80 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 4.238 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~80'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.324 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~82 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 4.324 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~82'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.410 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~84 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 4.410 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~84'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.496 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~86 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 4.496 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~86'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.582 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~88 16 COMB Unassigned 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 4.582 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~88'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.668 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~90 17 COMB Unassigned 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 4.668 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~90'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 4.861 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~92 18 COMB Unassigned 2 " "Info: 18: + IC(0.107 ns) + CELL(0.086 ns) = 4.861 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~92'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.947 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~94 19 COMB Unassigned 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 4.947 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~94'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.033 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~96 20 COMB Unassigned 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 5.033 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~96'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.119 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~98 21 COMB Unassigned 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 5.119 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~98'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.205 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~100 22 COMB Unassigned 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 5.205 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.291 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~102 23 COMB Unassigned 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 5.291 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~102'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.377 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~104 24 COMB Unassigned 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 5.377 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~104'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.463 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~106 25 COMB Unassigned 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 5.463 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~106'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.549 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~108 26 COMB Unassigned 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 5.549 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~108'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.635 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~110 27 COMB Unassigned 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 5.635 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~110'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.721 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~112 28 COMB Unassigned 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 5.721 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~112'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.807 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~114 29 COMB Unassigned 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 5.807 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~114'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.893 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~116 30 COMB Unassigned 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 5.893 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~116'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.979 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~118 31 COMB Unassigned 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 5.979 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~118'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.065 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~120 32 COMB Unassigned 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 6.065 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~120'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~120 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.571 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~121 33 COMB Unassigned 40 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 6.571 ns; Loc. = Unassigned; Fanout = 40; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~121'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~121 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.206 ns) 8.108 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[27\] 34 COMB Unassigned 36 " "Info: 34: + IC(1.331 ns) + CELL(0.206 ns) = 8.108 ns; Loc. = Unassigned; Fanout = 36; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[27\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~121 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 8.920 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[24\] 35 COMB Unassigned 33 " "Info: 35: + IC(0.606 ns) + CELL(0.206 ns) = 8.920 ns; Loc. = Unassigned; Fanout = 33; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[24\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.206 ns) 10.850 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[21\] 36 COMB Unassigned 30 " "Info: 36: + IC(1.724 ns) + CELL(0.206 ns) = 10.850 ns; Loc. = Unassigned; Fanout = 30; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[21\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.104 ns) + CELL(0.206 ns) 13.160 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[18\] 37 COMB Unassigned 27 " "Info: 37: + IC(2.104 ns) + CELL(0.206 ns) = 13.160 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[18\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.310 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.721 ns) + CELL(0.206 ns) 15.087 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[15\] 38 COMB Unassigned 24 " "Info: 38: + IC(1.721 ns) + CELL(0.206 ns) = 15.087 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[15\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 15.899 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[12\] 39 COMB Unassigned 21 " "Info: 39: + IC(0.606 ns) + CELL(0.206 ns) = 15.899 ns; Loc. = Unassigned; Fanout = 21; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[12\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.390 ns) + CELL(0.206 ns) 18.495 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[9\] 40 COMB Unassigned 18 " "Info: 40: + IC(2.390 ns) + CELL(0.206 ns) = 18.495 ns; Loc. = Unassigned; Fanout = 18; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[9\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.149 ns) + CELL(0.206 ns) 20.850 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[6\] 41 COMB Unassigned 16 " "Info: 41: + IC(2.149 ns) + CELL(0.206 ns) = 20.850 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.201 ns) + CELL(0.319 ns) 23.370 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[1\] 42 COMB Unassigned 6 " "Info: 42: + IC(2.201 ns) + CELL(0.319 ns) = 23.370 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.520 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 24.182 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[0\]~2050 43 COMB Unassigned 3 " "Info: 43: + IC(0.442 ns) + CELL(0.370 ns) = 24.182 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[0\]~2050'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2050 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.651 ns) 24.994 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_mkc:add_sub_1\|carry_eqn\[1\]~4 44 COMB Unassigned 3 " "Info: 44: + IC(0.161 ns) + CELL(0.651 ns) = 24.994 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_mkc:add_sub_1\|carry_eqn\[1\]~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2050 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 } "NODE_NAME" } } { "db/add_sub_mkc.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/add_sub_mkc.tdf" 30 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 25.806 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[32\]~2052 45 COMB Unassigned 3 " "Info: 45: + IC(0.606 ns) + CELL(0.206 ns) = 25.806 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[32\]~2052'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2052 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.596 ns) 27.008 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[1\]~3 46 COMB Unassigned 2 " "Info: 46: + IC(0.606 ns) + CELL(0.596 ns) = 27.008 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2052 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.094 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[2\]~5 47 COMB Unassigned 1 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 27.094 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 27.600 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[3\]~6 48 COMB Unassigned 6 " "Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 27.600 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[3\]~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 28.412 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[64\]~2055 49 COMB Unassigned 3 " "Info: 49: + IC(0.606 ns) + CELL(0.206 ns) = 28.412 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[64\]~2055'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2055 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.596 ns) 30.733 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[1\]~3 50 COMB Unassigned 2 " "Info: 50: + IC(1.725 ns) + CELL(0.596 ns) = 30.733 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2055 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 30.819 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[2\]~5 51 COMB Unassigned 2 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 30.819 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 30.905 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[3\]~7 52 COMB Unassigned 1 " "Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 30.905 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 31.411 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[4\]~8 53 COMB Unassigned 7 " "Info: 53: + IC(0.000 ns) + CELL(0.506 ns) = 31.411 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[4\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 32.223 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[96\]~2059 54 COMB Unassigned 3 " "Info: 54: + IC(0.606 ns) + CELL(0.206 ns) = 32.223 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[96\]~2059'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~2059 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.596 ns) 33.425 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[1\]~3 55 COMB Unassigned 2 " "Info: 55: + IC(0.606 ns) + CELL(0.596 ns) = 33.425 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~2059 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.511 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[2\]~5 56 COMB Unassigned 2 " "Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 33.511 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.597 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[3\]~7 57 COMB Unassigned 2 " "Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 33.597 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.683 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[4\]~9 58 COMB Unassigned 1 " "Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 33.683 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 34.189 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[5\]~10 59 COMB Unassigned 8 " "Info: 59: + IC(0.000 ns) + CELL(0.506 ns) = 34.189 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[5\]~10'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 35.307 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[129\]~2063 60 COMB Unassigned 3 " "Info: 60: + IC(0.912 ns) + CELL(0.206 ns) = 35.307 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[129\]~2063'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[129]~2063 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.596 ns) 37.207 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[2\]~5 61 COMB Unassigned 2 " "Info: 61: + IC(1.304 ns) + CELL(0.596 ns) = 37.207 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[129]~2063 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.293 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[3\]~7 62 COMB Unassigned 2 " "Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 37.293 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.379 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[4\]~9 63 COMB Unassigned 2 " "Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 37.379 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.465 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[5\]~11 64 COMB Unassigned 1 " "Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 37.465 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 37.971 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[6\]~12 65 COMB Unassigned 9 " "Info: 65: + IC(0.000 ns) + CELL(0.506 ns) = 37.971 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[6\]~12'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 38.783 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[160\]~2070 66 COMB Unassigned 3 " "Info: 66: + IC(0.606 ns) + CELL(0.206 ns) = 38.783 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[160\]~2070'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2070 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.372 ns) + CELL(0.596 ns) 41.751 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[1\]~3 67 COMB Unassigned 2 " "Info: 67: + IC(2.372 ns) + CELL(0.596 ns) = 41.751 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.968 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2070 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 41.837 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[2\]~5 68 COMB Unassigned 2 " "Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 41.837 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 41.923 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[3\]~7 69 COMB Unassigned 2 " "Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 41.923 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.009 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[4\]~9 70 COMB Unassigned 2 " "Info: 70: + IC(0.000 ns) + CELL(0.086 ns) = 42.009 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.095 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[5\]~11 71 COMB Unassigned 2 " "Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 42.095 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.181 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[6\]~13 72 COMB Unassigned 1 " "Info: 72: + IC(0.000 ns) + CELL(0.086 ns) = 42.181 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 42.687 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[7\]~14 73 COMB Unassigned 10 " "Info: 73: + IC(0.000 ns) + CELL(0.506 ns) = 42.687 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[7\]~14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 43.499 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[192\]~2077 74 COMB Unassigned 3 " "Info: 74: + IC(0.606 ns) + CELL(0.206 ns) = 43.499 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[192\]~2077'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[192]~2077 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 45.007 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[1\]~3 75 COMB Unassigned 2 " "Info: 75: + IC(0.912 ns) + CELL(0.596 ns) = 45.007 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[192]~2077 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 45.093 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[2\]~5 76 COMB Unassigned 2 " "Info: 76: + IC(0.000 ns) + CELL(0.086 ns) = 45.093 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 45.179 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[3\]~7 77 COMB Unassigned 2 " "Info: 77: + IC(0.000 ns) + CELL(0.086 ns) = 45.179 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 45.265 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[4\]~9 78 COMB Unassigned 2 " "Info: 78: + IC(0.000 ns) + CELL(0.086 ns) = 45.265 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 45.351 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[5\]~11 79 COMB Unassigned 2 " "Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 45.351 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 45.437 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[6\]~13 80 COMB Unassigned 2 " "Info: 80: + IC(0.000 ns) + CELL(0.086 ns) = 45.437 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 45.523 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[7\]~15 81 COMB Unassigned 1 " "Info: 81: + IC(0.000 ns) + CELL(0.086 ns) = 45.523 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 46.029 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[8\]~16 82 COMB Unassigned 11 " "Info: 82: + IC(0.000 ns) + CELL(0.506 ns) = 46.029 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[8\]~16'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.206 ns) 47.988 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[224\]~2085 83 COMB Unassigned 3 " "Info: 83: + IC(1.753 ns) + CELL(0.206 ns) = 47.988 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[224\]~2085'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~2085 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.596 ns) 49.915 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[1\]~3 84 COMB Unassigned 2 " "Info: 84: + IC(1.331 ns) + CELL(0.596 ns) = 49.915 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~2085 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.001 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[2\]~5 85 COMB Unassigned 2 " "Info: 85: + IC(0.000 ns) + CELL(0.086 ns) = 50.001 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.087 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[3\]~7 86 COMB Unassigned 2 " "Info: 86: + IC(0.000 ns) + CELL(0.086 ns) = 50.087 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.173 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[4\]~9 87 COMB Unassigned 2 " "Info: 87: + IC(0.000 ns) + CELL(0.086 ns) = 50.173 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.259 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[5\]~11 88 COMB Unassigned 2 " "Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 50.259 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.345 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[6\]~13 89 COMB Unassigned 2 " "Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 50.345 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.431 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[7\]~15 90 COMB Unassigned 2 " "Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 50.431 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.517 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[8\]~17 91 COMB Unassigned 1 " "Info: 91: + IC(0.000 ns) + CELL(0.086 ns) = 50.517 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 51.023 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[9\]~18 92 COMB Unassigned 12 " "Info: 92: + IC(0.000 ns) + CELL(0.506 ns) = 51.023 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[9\]~18'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.206 ns) 52.560 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[256\]~2094 93 COMB Unassigned 3 " "Info: 93: + IC(1.331 ns) + CELL(0.206 ns) = 52.560 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[256\]~2094'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[256]~2094 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 54.068 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[1\]~3 94 COMB Unassigned 2 " "Info: 94: + IC(0.912 ns) + CELL(0.596 ns) = 54.068 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[256]~2094 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.154 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[2\]~5 95 COMB Unassigned 2 " "Info: 95: + IC(0.000 ns) + CELL(0.086 ns) = 54.154 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.240 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[3\]~7 96 COMB Unassigned 2 " "Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 54.240 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.326 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[4\]~9 97 COMB Unassigned 2 " "Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 54.326 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.412 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[5\]~11 98 COMB Unassigned 2 " "Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 54.412 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.498 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[6\]~13 99 COMB Unassigned 2 " "Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 54.498 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.584 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[7\]~15 100 COMB Unassigned 2 " "Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 54.584 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.670 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[8\]~17 101 COMB Unassigned 2 " "Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 54.670 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.756 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[9\]~19 102 COMB Unassigned 1 " "Info: 102: + IC(0.000 ns) + CELL(0.086 ns) = 54.756 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 55.262 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[10\]~20 103 COMB Unassigned 13 " "Info: 103: + IC(0.000 ns) + CELL(0.506 ns) = 55.262 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[10\]~20'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 56.380 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[289\]~2103 104 COMB Unassigned 3 " "Info: 104: + IC(0.912 ns) + CELL(0.206 ns) = 56.380 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[289\]~2103'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[289]~2103 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.596 ns) 58.281 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[2\]~5 105 COMB Unassigned 2 " "Info: 105: + IC(1.305 ns) + CELL(0.596 ns) = 58.281 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.901 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[289]~2103 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.367 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[3\]~7 106 COMB Unassigned 2 " "Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 58.367 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.453 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[4\]~9 107 COMB Unassigned 2 " "Info: 107: + IC(0.000 ns) + CELL(0.086 ns) = 58.453 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.539 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[5\]~11 108 COMB Unassigned 2 " "Info: 108: + IC(0.000 ns) + CELL(0.086 ns) = 58.539 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.625 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[6\]~13 109 COMB Unassigned 2 " "Info: 109: + IC(0.000 ns) + CELL(0.086 ns) = 58.625 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.711 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[7\]~15 110 COMB Unassigned 2 " "Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 58.711 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.797 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[8\]~17 111 COMB Unassigned 2 " "Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 58.797 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.883 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[9\]~19 112 COMB Unassigned 2 " "Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 58.883 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.969 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[10\]~21 113 COMB Unassigned 1 " "Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 58.969 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 59.475 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[11\]~22 114 COMB Unassigned 14 " "Info: 114: + IC(0.000 ns) + CELL(0.506 ns) = 59.475 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[11\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.206 ns) 60.991 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[323\]~2112 115 COMB Unassigned 3 " "Info: 115: + IC(1.310 ns) + CELL(0.206 ns) = 60.991 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[323\]~2112'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[323]~2112 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.123 ns) + CELL(0.596 ns) 63.710 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[4\]~9 116 COMB Unassigned 2 " "Info: 116: + IC(2.123 ns) + CELL(0.596 ns) = 63.710 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[323]~2112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 63.796 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[5\]~11 117 COMB Unassigned 2 " "Info: 117: + IC(0.000 ns) + CELL(0.086 ns) = 63.796 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 63.882 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[6\]~13 118 COMB Unassigned 2 " "Info: 118: + IC(0.000 ns) + CELL(0.086 ns) = 63.882 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 63.968 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[7\]~15 119 COMB Unassigned 2 " "Info: 119: + IC(0.000 ns) + CELL(0.086 ns) = 63.968 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.054 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[8\]~17 120 COMB Unassigned 2 " "Info: 120: + IC(0.000 ns) + CELL(0.086 ns) = 64.054 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.140 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[9\]~19 121 COMB Unassigned 2 " "Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 64.140 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.226 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[10\]~21 122 COMB Unassigned 2 " "Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 64.226 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.312 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[11\]~23 123 COMB Unassigned 1 " "Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 64.312 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 64.818 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[12\]~24 124 COMB Unassigned 15 " "Info: 124: + IC(0.000 ns) + CELL(0.506 ns) = 64.818 ns; Loc. = Unassigned; Fanout = 15; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[12\]~24'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.206 ns) 66.355 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[356\]~2123 125 COMB Unassigned 3 " "Info: 125: + IC(1.331 ns) + CELL(0.206 ns) = 66.355 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[356\]~2123'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[356]~2123 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.596 ns) 68.268 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[5\]~11 126 COMB Unassigned 2 " "Info: 126: + IC(1.317 ns) + CELL(0.596 ns) = 68.268 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[356]~2123 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.354 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[6\]~13 127 COMB Unassigned 2 " "Info: 127: + IC(0.000 ns) + CELL(0.086 ns) = 68.354 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.440 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[7\]~15 128 COMB Unassigned 2 " "Info: 128: + IC(0.000 ns) + CELL(0.086 ns) = 68.440 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.526 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[8\]~17 129 COMB Unassigned 2 " "Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 68.526 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.612 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[9\]~19 130 COMB Unassigned 2 " "Info: 130: + IC(0.000 ns) + CELL(0.086 ns) = 68.612 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.698 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[10\]~21 131 COMB Unassigned 2 " "Info: 131: + IC(0.000 ns) + CELL(0.086 ns) = 68.698 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.784 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[11\]~23 132 COMB Unassigned 2 " "Info: 132: + IC(0.000 ns) + CELL(0.086 ns) = 68.784 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.870 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[12\]~25 133 COMB Unassigned 1 " "Info: 133: + IC(0.000 ns) + CELL(0.086 ns) = 68.870 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 69.376 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[13\]~26 134 COMB Unassigned 16 " "Info: 134: + IC(0.000 ns) + CELL(0.506 ns) = 69.376 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[13\]~26'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(0.206 ns) 71.982 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[384\]~2140 135 COMB Unassigned 3 " "Info: 135: + IC(2.400 ns) + CELL(0.206 ns) = 71.982 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[384\]~2140'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2140 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.406 ns) + CELL(0.596 ns) 74.984 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[1\]~3 136 COMB Unassigned 2 " "Info: 136: + IC(2.406 ns) + CELL(0.596 ns) = 74.984 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.002 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2140 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.070 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[2\]~5 137 COMB Unassigned 2 " "Info: 137: + IC(0.000 ns) + CELL(0.086 ns) = 75.070 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.156 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[3\]~7 138 COMB Unassigned 2 " "Info: 138: + IC(0.000 ns) + CELL(0.086 ns) = 75.156 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.242 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[4\]~9 139 COMB Unassigned 2 " "Info: 139: + IC(0.000 ns) + CELL(0.086 ns) = 75.242 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.328 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[5\]~11 140 COMB Unassigned 2 " "Info: 140: + IC(0.000 ns) + CELL(0.086 ns) = 75.328 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.414 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[6\]~13 141 COMB Unassigned 2 " "Info: 141: + IC(0.000 ns) + CELL(0.086 ns) = 75.414 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.500 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[7\]~15 142 COMB Unassigned 2 " "Info: 142: + IC(0.000 ns) + CELL(0.086 ns) = 75.500 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.586 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[8\]~17 143 COMB Unassigned 2 " "Info: 143: + IC(0.000 ns) + CELL(0.086 ns) = 75.586 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.672 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[9\]~19 144 COMB Unassigned 2 " "Info: 144: + IC(0.000 ns) + CELL(0.086 ns) = 75.672 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.758 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[10\]~21 145 COMB Unassigned 2 " "Info: 145: + IC(0.000 ns) + CELL(0.086 ns) = 75.758 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.844 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[11\]~23 146 COMB Unassigned 2 " "Info: 146: + IC(0.000 ns) + CELL(0.086 ns) = 75.844 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.930 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[12\]~25 147 COMB Unassigned 2 " "Info: 147: + IC(0.000 ns) + CELL(0.086 ns) = 75.930 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 76.016 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[13\]~27 148 COMB Unassigned 1 " "Info: 148: + IC(0.000 ns) + CELL(0.086 ns) = 76.016 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 76.522 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[14\]~28 149 COMB Unassigned 17 " "Info: 149: + IC(0.000 ns) + CELL(0.506 ns) = 76.522 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[14\]~28'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.406 ns) + CELL(0.206 ns) 79.134 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[417\]~2153 150 COMB Unassigned 3 " "Info: 150: + IC(2.406 ns) + CELL(0.206 ns) = 79.134 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[417\]~2153'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2153 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(0.596 ns) 82.130 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[2\]~5 151 COMB Unassigned 2 " "Info: 151: + IC(2.400 ns) + CELL(0.596 ns) = 82.130 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.996 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2153 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.216 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[3\]~7 152 COMB Unassigned 2 " "Info: 152: + IC(0.000 ns) + CELL(0.086 ns) = 82.216 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.302 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[4\]~9 153 COMB Unassigned 2 " "Info: 153: + IC(0.000 ns) + CELL(0.086 ns) = 82.302 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.388 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[5\]~11 154 COMB Unassigned 2 " "Info: 154: + IC(0.000 ns) + CELL(0.086 ns) = 82.388 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.474 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[6\]~13 155 COMB Unassigned 2 " "Info: 155: + IC(0.000 ns) + CELL(0.086 ns) = 82.474 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.560 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[7\]~15 156 COMB Unassigned 2 " "Info: 156: + IC(0.000 ns) + CELL(0.086 ns) = 82.560 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.646 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[8\]~17 157 COMB Unassigned 2 " "Info: 157: + IC(0.000 ns) + CELL(0.086 ns) = 82.646 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.732 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[9\]~19 158 COMB Unassigned 2 " "Info: 158: + IC(0.000 ns) + CELL(0.086 ns) = 82.732 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.818 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[10\]~21 159 COMB Unassigned 2 " "Info: 159: + IC(0.000 ns) + CELL(0.086 ns) = 82.818 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.904 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[11\]~23 160 COMB Unassigned 2 " "Info: 160: + IC(0.000 ns) + CELL(0.086 ns) = 82.904 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.990 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[12\]~25 161 COMB Unassigned 2 " "Info: 161: + IC(0.000 ns) + CELL(0.086 ns) = 82.990 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.076 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[13\]~27 162 COMB Unassigned 2 " "Info: 162: + IC(0.000 ns) + CELL(0.086 ns) = 83.076 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.162 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[14\]~29 163 COMB Unassigned 1 " "Info: 163: + IC(0.000 ns) + CELL(0.086 ns) = 83.162 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 83.668 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[15\]~30 164 COMB Unassigned 18 " "Info: 164: + IC(0.000 ns) + CELL(0.506 ns) = 83.668 ns; Loc. = Unassigned; Fanout = 18; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[15\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.206 ns) 85.191 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[449\]~2168 165 COMB Unassigned 3 " "Info: 165: + IC(1.317 ns) + CELL(0.206 ns) = 85.191 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[449\]~2168'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[449]~2168 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.399 ns) + CELL(0.596 ns) 88.186 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[2\]~5 166 COMB Unassigned 2 " "Info: 166: + IC(2.399 ns) + CELL(0.596 ns) = 88.186 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.995 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[449]~2168 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.272 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[3\]~7 167 COMB Unassigned 2 " "Info: 167: + IC(0.000 ns) + CELL(0.086 ns) = 88.272 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.358 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[4\]~9 168 COMB Unassigned 2 " "Info: 168: + IC(0.000 ns) + CELL(0.086 ns) = 88.358 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.444 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[5\]~11 169 COMB Unassigned 2 " "Info: 169: + IC(0.000 ns) + CELL(0.086 ns) = 88.444 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.530 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[6\]~13 170 COMB Unassigned 2 " "Info: 170: + IC(0.000 ns) + CELL(0.086 ns) = 88.530 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.616 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[7\]~15 171 COMB Unassigned 2 " "Info: 171: + IC(0.000 ns) + CELL(0.086 ns) = 88.616 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 88.809 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[8\]~17 172 COMB Unassigned 2 " "Info: 172: + IC(0.107 ns) + CELL(0.086 ns) = 88.809 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.895 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[9\]~19 173 COMB Unassigned 2 " "Info: 173: + IC(0.000 ns) + CELL(0.086 ns) = 88.895 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.981 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[10\]~21 174 COMB Unassigned 2 " "Info: 174: + IC(0.000 ns) + CELL(0.086 ns) = 88.981 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 89.067 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[11\]~23 175 COMB Unassigned 2 " "Info: 175: + IC(0.000 ns) + CELL(0.086 ns) = 89.067 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 89.153 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[12\]~25 176 COMB Unassigned 2 " "Info: 176: + IC(0.000 ns) + CELL(0.086 ns) = 89.153 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 89.239 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[13\]~27 177 COMB Unassigned 2 " "Info: 177: + IC(0.000 ns) + CELL(0.086 ns) = 89.239 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 89.325 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[14\]~29 178 COMB Unassigned 2 " "Info: 178: + IC(0.000 ns) + CELL(0.086 ns) = 89.325 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 89.411 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[15\]~31 179 COMB Unassigned 1 " "Info: 179: + IC(0.000 ns) + CELL(0.086 ns) = 89.411 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 89.917 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[16\]~32 180 COMB Unassigned 19 " "Info: 180: + IC(0.000 ns) + CELL(0.506 ns) = 89.917 ns; Loc. = Unassigned; Fanout = 19; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[16\]~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.806 ns) + CELL(0.206 ns) 92.929 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[488\]~2177 181 COMB Unassigned 3 " "Info: 181: + IC(2.806 ns) + CELL(0.206 ns) = 92.929 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[488\]~2177'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[488]~2177 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.811 ns) + CELL(0.596 ns) 96.336 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[9\]~19 182 COMB Unassigned 2 " "Info: 182: + IC(2.811 ns) + CELL(0.596 ns) = 96.336 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.407 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[488]~2177 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.422 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[10\]~21 183 COMB Unassigned 2 " "Info: 183: + IC(0.000 ns) + CELL(0.086 ns) = 96.422 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.508 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[11\]~23 184 COMB Unassigned 2 " "Info: 184: + IC(0.000 ns) + CELL(0.086 ns) = 96.508 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.594 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[12\]~25 185 COMB Unassigned 2 " "Info: 185: + IC(0.000 ns) + CELL(0.086 ns) = 96.594 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.680 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[13\]~27 186 COMB Unassigned 2 " "Info: 186: + IC(0.000 ns) + CELL(0.086 ns) = 96.680 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.766 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[14\]~29 187 COMB Unassigned 2 " "Info: 187: + IC(0.000 ns) + CELL(0.086 ns) = 96.766 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.852 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[15\]~31 188 COMB Unassigned 2 " "Info: 188: + IC(0.000 ns) + CELL(0.086 ns) = 96.852 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.938 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[16\]~33 189 COMB Unassigned 1 " "Info: 189: + IC(0.000 ns) + CELL(0.086 ns) = 96.938 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 97.444 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[17\]~34 190 COMB Unassigned 20 " "Info: 190: + IC(0.000 ns) + CELL(0.506 ns) = 97.444 ns; Loc. = Unassigned; Fanout = 20; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[17\]~34'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.206 ns) 98.967 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[515\]~2199 191 COMB Unassigned 3 " "Info: 191: + IC(1.317 ns) + CELL(0.206 ns) = 98.967 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[515\]~2199'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[515]~2199 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.596 ns) 100.891 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[4\]~9 192 COMB Unassigned 2 " "Info: 192: + IC(1.328 ns) + CELL(0.596 ns) = 100.891 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[515]~2199 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 100.977 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[5\]~11 193 COMB Unassigned 2 " "Info: 193: + IC(0.000 ns) + CELL(0.086 ns) = 100.977 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.063 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[6\]~13 194 COMB Unassigned 2 " "Info: 194: + IC(0.000 ns) + CELL(0.086 ns) = 101.063 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.149 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[7\]~15 195 COMB Unassigned 2 " "Info: 195: + IC(0.000 ns) + CELL(0.086 ns) = 101.149 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.235 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[8\]~17 196 COMB Unassigned 2 " "Info: 196: + IC(0.000 ns) + CELL(0.086 ns) = 101.235 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 101.428 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[9\]~19 197 COMB Unassigned 2 " "Info: 197: + IC(0.107 ns) + CELL(0.086 ns) = 101.428 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.514 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[10\]~21 198 COMB Unassigned 2 " "Info: 198: + IC(0.000 ns) + CELL(0.086 ns) = 101.514 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.600 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[11\]~23 199 COMB Unassigned 2 " "Info: 199: + IC(0.000 ns) + CELL(0.086 ns) = 101.600 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.686 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[12\]~25 200 COMB Unassigned 2 " "Info: 200: + IC(0.000 ns) + CELL(0.086 ns) = 101.686 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.772 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[13\]~27 201 COMB Unassigned 2 " "Info: 201: + IC(0.000 ns) + CELL(0.086 ns) = 101.772 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.858 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[14\]~29 202 COMB Unassigned 2 " "Info: 202: + IC(0.000 ns) + CELL(0.086 ns) = 101.858 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.944 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[15\]~31 203 COMB Unassigned 2 " "Info: 203: + IC(0.000 ns) + CELL(0.086 ns) = 101.944 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 102.030 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[16\]~33 204 COMB Unassigned 2 " "Info: 204: + IC(0.000 ns) + CELL(0.086 ns) = 102.030 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 102.116 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[17\]~35 205 COMB Unassigned 1 " "Info: 205: + IC(0.000 ns) + CELL(0.086 ns) = 102.116 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 102.622 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[18\]~36 206 COMB Unassigned 21 " "Info: 206: + IC(0.000 ns) + CELL(0.506 ns) = 102.622 ns; Loc. = Unassigned; Fanout = 21; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[18\]~36'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.206 ns) 104.145 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[545\]~2219 207 COMB Unassigned 3 " "Info: 207: + IC(1.317 ns) + CELL(0.206 ns) = 104.145 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[545\]~2219'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[545]~2219 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 105.653 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[2\]~5 208 COMB Unassigned 2 " "Info: 208: + IC(0.912 ns) + CELL(0.596 ns) = 105.653 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[545]~2219 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.739 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[3\]~7 209 COMB Unassigned 2 " "Info: 209: + IC(0.000 ns) + CELL(0.086 ns) = 105.739 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.825 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[4\]~9 210 COMB Unassigned 2 " "Info: 210: + IC(0.000 ns) + CELL(0.086 ns) = 105.825 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.911 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[5\]~11 211 COMB Unassigned 2 " "Info: 211: + IC(0.000 ns) + CELL(0.086 ns) = 105.911 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.997 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[6\]~13 212 COMB Unassigned 2 " "Info: 212: + IC(0.000 ns) + CELL(0.086 ns) = 105.997 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.083 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[7\]~15 213 COMB Unassigned 2 " "Info: 213: + IC(0.000 ns) + CELL(0.086 ns) = 106.083 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.169 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[8\]~17 214 COMB Unassigned 2 " "Info: 214: + IC(0.000 ns) + CELL(0.086 ns) = 106.169 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.255 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[9\]~19 215 COMB Unassigned 2 " "Info: 215: + IC(0.000 ns) + CELL(0.086 ns) = 106.255 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 106.448 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[10\]~21 216 COMB Unassigned 2 " "Info: 216: + IC(0.107 ns) + CELL(0.086 ns) = 106.448 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.534 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[11\]~23 217 COMB Unassigned 2 " "Info: 217: + IC(0.000 ns) + CELL(0.086 ns) = 106.534 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.620 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[12\]~25 218 COMB Unassigned 2 " "Info: 218: + IC(0.000 ns) + CELL(0.086 ns) = 106.620 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.706 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[13\]~27 219 COMB Unassigned 2 " "Info: 219: + IC(0.000 ns) + CELL(0.086 ns) = 106.706 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.792 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[14\]~29 220 COMB Unassigned 2 " "Info: 220: + IC(0.000 ns) + CELL(0.086 ns) = 106.792 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.878 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[15\]~31 221 COMB Unassigned 2 " "Info: 221: + IC(0.000 ns) + CELL(0.086 ns) = 106.878 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.964 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[16\]~33 222 COMB Unassigned 2 " "Info: 222: + IC(0.000 ns) + CELL(0.086 ns) = 106.964 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 107.050 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[17\]~35 223 COMB Unassigned 2 " "Info: 223: + IC(0.000 ns) + CELL(0.086 ns) = 107.050 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 107.136 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[18\]~37 224 COMB Unassigned 1 " "Info: 224: + IC(0.000 ns) + CELL(0.086 ns) = 107.136 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 107.642 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[19\]~38 225 COMB Unassigned 22 " "Info: 225: + IC(0.000 ns) + CELL(0.506 ns) = 107.642 ns; Loc. = Unassigned; Fanout = 22; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[19\]~38'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.206 ns) 109.153 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[583\]~2232 226 COMB Unassigned 3 " "Info: 226: + IC(1.305 ns) + CELL(0.206 ns) = 109.153 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[583\]~2232'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[583]~2232 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(0.596 ns) 111.458 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[8\]~17 227 COMB Unassigned 2 " "Info: 227: + IC(1.709 ns) + CELL(0.596 ns) = 111.458 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[583]~2232 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.544 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[9\]~19 228 COMB Unassigned 2 " "Info: 228: + IC(0.000 ns) + CELL(0.086 ns) = 111.544 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 111.737 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[10\]~21 229 COMB Unassigned 2 " "Info: 229: + IC(0.107 ns) + CELL(0.086 ns) = 111.737 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.823 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[11\]~23 230 COMB Unassigned 2 " "Info: 230: + IC(0.000 ns) + CELL(0.086 ns) = 111.823 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.909 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[12\]~25 231 COMB Unassigned 2 " "Info: 231: + IC(0.000 ns) + CELL(0.086 ns) = 111.909 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.995 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[13\]~27 232 COMB Unassigned 2 " "Info: 232: + IC(0.000 ns) + CELL(0.086 ns) = 111.995 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.081 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[14\]~29 233 COMB Unassigned 2 " "Info: 233: + IC(0.000 ns) + CELL(0.086 ns) = 112.081 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.167 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[15\]~31 234 COMB Unassigned 2 " "Info: 234: + IC(0.000 ns) + CELL(0.086 ns) = 112.167 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.253 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[16\]~33 235 COMB Unassigned 2 " "Info: 235: + IC(0.000 ns) + CELL(0.086 ns) = 112.253 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.339 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[17\]~35 236 COMB Unassigned 2 " "Info: 236: + IC(0.000 ns) + CELL(0.086 ns) = 112.339 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.425 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[18\]~37 237 COMB Unassigned 2 " "Info: 237: + IC(0.000 ns) + CELL(0.086 ns) = 112.425 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.511 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[19\]~39 238 COMB Unassigned 1 " "Info: 238: + IC(0.000 ns) + CELL(0.086 ns) = 112.511 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 113.017 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[20\]~40 239 COMB Unassigned 23 " "Info: 239: + IC(0.000 ns) + CELL(0.506 ns) = 113.017 ns; Loc. = Unassigned; Fanout = 23; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[20\]~40'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.206 ns) 114.947 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[614\]~2253 240 COMB Unassigned 3 " "Info: 240: + IC(1.724 ns) + CELL(0.206 ns) = 114.947 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[614\]~2253'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[614]~2253 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.596 ns) 117.281 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[7\]~15 241 COMB Unassigned 2 " "Info: 241: + IC(1.738 ns) + CELL(0.596 ns) = 117.281 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[614]~2253 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.367 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[8\]~17 242 COMB Unassigned 2 " "Info: 242: + IC(0.000 ns) + CELL(0.086 ns) = 117.367 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.453 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[9\]~19 243 COMB Unassigned 2 " "Info: 243: + IC(0.000 ns) + CELL(0.086 ns) = 117.453 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.539 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[10\]~21 244 COMB Unassigned 2 " "Info: 244: + IC(0.000 ns) + CELL(0.086 ns) = 117.539 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 117.732 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[11\]~23 245 COMB Unassigned 2 " "Info: 245: + IC(0.107 ns) + CELL(0.086 ns) = 117.732 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.818 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[12\]~25 246 COMB Unassigned 2 " "Info: 246: + IC(0.000 ns) + CELL(0.086 ns) = 117.818 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.904 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[13\]~27 247 COMB Unassigned 2 " "Info: 247: + IC(0.000 ns) + CELL(0.086 ns) = 117.904 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.990 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[14\]~29 248 COMB Unassigned 2 " "Info: 248: + IC(0.000 ns) + CELL(0.086 ns) = 117.990 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 118.076 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[15\]~31 249 COMB Unassigned 2 " "Info: 249: + IC(0.000 ns) + CELL(0.086 ns) = 118.076 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 118.162 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[16\]~33 250 COMB Unassigned 2 " "Info: 250: + IC(0.000 ns) + CELL(0.086 ns) = 118.162 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 118.248 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[17\]~35 251 COMB Unassigned 2 " "Info: 251: + IC(0.000 ns) + CELL(0.086 ns) = 118.248 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 118.334 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[18\]~37 252 COMB Unassigned 2 " "Info: 252: + IC(0.000 ns) + CELL(0.086 ns) = 118.334 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 118.420 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[19\]~39 253 COMB Unassigned 2 " "Info: 253: + IC(0.000 ns) + CELL(0.086 ns) = 118.420 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 118.506 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[20\]~41 254 COMB Unassigned 1 " "Info: 254: + IC(0.000 ns) + CELL(0.086 ns) = 118.506 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 119.012 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[21\]~42 255 COMB Unassigned 24 " "Info: 255: + IC(0.000 ns) + CELL(0.506 ns) = 119.012 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[21\]~42'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.206 ns) 120.943 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[645\]~2275 256 COMB Unassigned 3 " "Info: 256: + IC(1.725 ns) + CELL(0.206 ns) = 120.943 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[645\]~2275'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[645]~2275 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.720 ns) + CELL(0.596 ns) 123.259 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[6\]~13 257 COMB Unassigned 2 " "Info: 257: + IC(1.720 ns) + CELL(0.596 ns) = 123.259 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[645]~2275 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.345 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[7\]~15 258 COMB Unassigned 2 " "Info: 258: + IC(0.000 ns) + CELL(0.086 ns) = 123.345 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.431 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[8\]~17 259 COMB Unassigned 2 " "Info: 259: + IC(0.000 ns) + CELL(0.086 ns) = 123.431 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.517 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[9\]~19 260 COMB Unassigned 2 " "Info: 260: + IC(0.000 ns) + CELL(0.086 ns) = 123.517 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.603 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[10\]~21 261 COMB Unassigned 2 " "Info: 261: + IC(0.000 ns) + CELL(0.086 ns) = 123.603 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 123.796 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[11\]~23 262 COMB Unassigned 2 " "Info: 262: + IC(0.107 ns) + CELL(0.086 ns) = 123.796 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.882 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[12\]~25 263 COMB Unassigned 2 " "Info: 263: + IC(0.000 ns) + CELL(0.086 ns) = 123.882 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.968 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[13\]~27 264 COMB Unassigned 2 " "Info: 264: + IC(0.000 ns) + CELL(0.086 ns) = 123.968 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.054 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[14\]~29 265 COMB Unassigned 2 " "Info: 265: + IC(0.000 ns) + CELL(0.086 ns) = 124.054 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.140 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[15\]~31 266 COMB Unassigned 2 " "Info: 266: + IC(0.000 ns) + CELL(0.086 ns) = 124.140 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.226 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[16\]~33 267 COMB Unassigned 2 " "Info: 267: + IC(0.000 ns) + CELL(0.086 ns) = 124.226 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.312 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[17\]~35 268 COMB Unassigned 2 " "Info: 268: + IC(0.000 ns) + CELL(0.086 ns) = 124.312 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.398 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[18\]~37 269 COMB Unassigned 2 " "Info: 269: + IC(0.000 ns) + CELL(0.086 ns) = 124.398 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.484 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[19\]~39 270 COMB Unassigned 2 " "Info: 270: + IC(0.000 ns) + CELL(0.086 ns) = 124.484 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.570 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[20\]~41 271 COMB Unassigned 2 " "Info: 271: + IC(0.000 ns) + CELL(0.086 ns) = 124.570 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.656 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[21\]~43 272 COMB Unassigned 1 " "Info: 272: + IC(0.000 ns) + CELL(0.086 ns) = 124.656 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 125.162 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[22\]~44 273 COMB Unassigned 25 " "Info: 273: + IC(0.000 ns) + CELL(0.506 ns) = 125.162 ns; Loc. = Unassigned; Fanout = 25; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[22\]~44'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(0.206 ns) 127.077 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[674\]~2300 274 COMB Unassigned 3 " "Info: 274: + IC(1.709 ns) + CELL(0.206 ns) = 127.077 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[674\]~2300'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~2300 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.596 ns) 128.989 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[3\]~7 275 COMB Unassigned 2 " "Info: 275: + IC(1.316 ns) + CELL(0.596 ns) = 128.989 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~2300 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.075 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[4\]~9 276 COMB Unassigned 2 " "Info: 276: + IC(0.000 ns) + CELL(0.086 ns) = 129.075 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.161 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[5\]~11 277 COMB Unassigned 2 " "Info: 277: + IC(0.000 ns) + CELL(0.086 ns) = 129.161 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.247 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[6\]~13 278 COMB Unassigned 2 " "Info: 278: + IC(0.000 ns) + CELL(0.086 ns) = 129.247 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.333 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[7\]~15 279 COMB Unassigned 2 " "Info: 279: + IC(0.000 ns) + CELL(0.086 ns) = 129.333 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.419 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[8\]~17 280 COMB Unassigned 2 " "Info: 280: + IC(0.000 ns) + CELL(0.086 ns) = 129.419 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.505 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[9\]~19 281 COMB Unassigned 2 " "Info: 281: + IC(0.000 ns) + CELL(0.086 ns) = 129.505 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.591 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[10\]~21 282 COMB Unassigned 2 " "Info: 282: + IC(0.000 ns) + CELL(0.086 ns) = 129.591 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.677 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[11\]~23 283 COMB Unassigned 2 " "Info: 283: + IC(0.000 ns) + CELL(0.086 ns) = 129.677 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 129.870 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[12\]~25 284 COMB Unassigned 2 " "Info: 284: + IC(0.107 ns) + CELL(0.086 ns) = 129.870 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.956 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[13\]~27 285 COMB Unassigned 2 " "Info: 285: + IC(0.000 ns) + CELL(0.086 ns) = 129.956 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.042 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[14\]~29 286 COMB Unassigned 2 " "Info: 286: + IC(0.000 ns) + CELL(0.086 ns) = 130.042 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.128 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[15\]~31 287 COMB Unassigned 2 " "Info: 287: + IC(0.000 ns) + CELL(0.086 ns) = 130.128 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.214 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[16\]~33 288 COMB Unassigned 2 " "Info: 288: + IC(0.000 ns) + CELL(0.086 ns) = 130.214 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.300 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[17\]~35 289 COMB Unassigned 2 " "Info: 289: + IC(0.000 ns) + CELL(0.086 ns) = 130.300 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.386 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[18\]~37 290 COMB Unassigned 2 " "Info: 290: + IC(0.000 ns) + CELL(0.086 ns) = 130.386 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.472 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[19\]~39 291 COMB Unassigned 2 " "Info: 291: + IC(0.000 ns) + CELL(0.086 ns) = 130.472 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.558 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[20\]~41 292 COMB Unassigned 2 " "Info: 292: + IC(0.000 ns) + CELL(0.086 ns) = 130.558 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.644 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[21\]~43 293 COMB Unassigned 2 " "Info: 293: + IC(0.000 ns) + CELL(0.086 ns) = 130.644 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.730 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[22\]~45 294 COMB Unassigned 1 " "Info: 294: + IC(0.000 ns) + CELL(0.086 ns) = 130.730 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 131.236 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[23\]~46 295 COMB Unassigned 26 " "Info: 295: + IC(0.000 ns) + CELL(0.506 ns) = 131.236 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[23\]~46'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.206 ns) 133.167 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[713\]~2316 296 COMB Unassigned 3 " "Info: 296: + IC(1.725 ns) + CELL(0.206 ns) = 133.167 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[713\]~2316'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[713]~2316 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.721 ns) + CELL(0.596 ns) 135.484 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[10\]~21 297 COMB Unassigned 2 " "Info: 297: + IC(1.721 ns) + CELL(0.596 ns) = 135.484 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.317 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[713]~2316 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.570 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[11\]~23 298 COMB Unassigned 2 " "Info: 298: + IC(0.000 ns) + CELL(0.086 ns) = 135.570 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 135.763 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[12\]~25 299 COMB Unassigned 2 " "Info: 299: + IC(0.107 ns) + CELL(0.086 ns) = 135.763 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.849 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[13\]~27 300 COMB Unassigned 2 " "Info: 300: + IC(0.000 ns) + CELL(0.086 ns) = 135.849 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.935 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[14\]~29 301 COMB Unassigned 2 " "Info: 301: + IC(0.000 ns) + CELL(0.086 ns) = 135.935 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.021 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[15\]~31 302 COMB Unassigned 2 " "Info: 302: + IC(0.000 ns) + CELL(0.086 ns) = 136.021 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.107 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[16\]~33 303 COMB Unassigned 2 " "Info: 303: + IC(0.000 ns) + CELL(0.086 ns) = 136.107 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.193 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[17\]~35 304 COMB Unassigned 2 " "Info: 304: + IC(0.000 ns) + CELL(0.086 ns) = 136.193 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.279 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[18\]~37 305 COMB Unassigned 2 " "Info: 305: + IC(0.000 ns) + CELL(0.086 ns) = 136.279 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.365 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[19\]~39 306 COMB Unassigned 2 " "Info: 306: + IC(0.000 ns) + CELL(0.086 ns) = 136.365 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.451 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[20\]~41 307 COMB Unassigned 2 " "Info: 307: + IC(0.000 ns) + CELL(0.086 ns) = 136.451 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.537 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[21\]~43 308 COMB Unassigned 2 " "Info: 308: + IC(0.000 ns) + CELL(0.086 ns) = 136.537 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.623 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[22\]~45 309 COMB Unassigned 2 " "Info: 309: + IC(0.000 ns) + CELL(0.086 ns) = 136.623 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.709 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[23\]~47 310 COMB Unassigned 1 " "Info: 310: + IC(0.000 ns) + CELL(0.086 ns) = 136.709 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 137.215 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[24\]~48 311 COMB Unassigned 27 " "Info: 311: + IC(0.000 ns) + CELL(0.506 ns) = 137.215 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[24\]~48'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.206 ns) 138.738 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[737\]~2348 312 COMB Unassigned 3 " "Info: 312: + IC(1.317 ns) + CELL(0.206 ns) = 138.738 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[737\]~2348'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[737]~2348 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.596 ns) 140.662 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[2\]~5 313 COMB Unassigned 2 " "Info: 313: + IC(1.328 ns) + CELL(0.596 ns) = 140.662 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[737]~2348 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.748 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[3\]~7 314 COMB Unassigned 2 " "Info: 314: + IC(0.000 ns) + CELL(0.086 ns) = 140.748 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.834 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[4\]~9 315 COMB Unassigned 2 " "Info: 315: + IC(0.000 ns) + CELL(0.086 ns) = 140.834 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.920 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[5\]~11 316 COMB Unassigned 2 " "Info: 316: + IC(0.000 ns) + CELL(0.086 ns) = 140.920 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.006 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[6\]~13 317 COMB Unassigned 2 " "Info: 317: + IC(0.000 ns) + CELL(0.086 ns) = 141.006 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.092 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[7\]~15 318 COMB Unassigned 2 " "Info: 318: + IC(0.000 ns) + CELL(0.086 ns) = 141.092 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.178 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[8\]~17 319 COMB Unassigned 2 " "Info: 319: + IC(0.000 ns) + CELL(0.086 ns) = 141.178 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.264 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[9\]~19 320 COMB Unassigned 2 " "Info: 320: + IC(0.000 ns) + CELL(0.086 ns) = 141.264 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.350 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[10\]~21 321 COMB Unassigned 2 " "Info: 321: + IC(0.000 ns) + CELL(0.086 ns) = 141.350 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.436 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[11\]~23 322 COMB Unassigned 2 " "Info: 322: + IC(0.000 ns) + CELL(0.086 ns) = 141.436 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.522 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[12\]~25 323 COMB Unassigned 2 " "Info: 323: + IC(0.000 ns) + CELL(0.086 ns) = 141.522 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 141.715 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[13\]~27 324 COMB Unassigned 2 " "Info: 324: + IC(0.107 ns) + CELL(0.086 ns) = 141.715 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.801 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[14\]~29 325 COMB Unassigned 2 " "Info: 325: + IC(0.000 ns) + CELL(0.086 ns) = 141.801 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.887 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[15\]~31 326 COMB Unassigned 2 " "Info: 326: + IC(0.000 ns) + CELL(0.086 ns) = 141.887 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.973 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[16\]~33 327 COMB Unassigned 2 " "Info: 327: + IC(0.000 ns) + CELL(0.086 ns) = 141.973 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.059 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[17\]~35 328 COMB Unassigned 2 " "Info: 328: + IC(0.000 ns) + CELL(0.086 ns) = 142.059 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.145 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[18\]~37 329 COMB Unassigned 2 " "Info: 329: + IC(0.000 ns) + CELL(0.086 ns) = 142.145 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.231 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[19\]~39 330 COMB Unassigned 2 " "Info: 330: + IC(0.000 ns) + CELL(0.086 ns) = 142.231 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.317 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[20\]~41 331 COMB Unassigned 2 " "Info: 331: + IC(0.000 ns) + CELL(0.086 ns) = 142.317 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.403 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[21\]~43 332 COMB Unassigned 2 " "Info: 332: + IC(0.000 ns) + CELL(0.086 ns) = 142.403 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.489 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[22\]~45 333 COMB Unassigned 2 " "Info: 333: + IC(0.000 ns) + CELL(0.086 ns) = 142.489 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.575 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[23\]~47 334 COMB Unassigned 2 " "Info: 334: + IC(0.000 ns) + CELL(0.086 ns) = 142.575 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.661 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[24\]~49 335 COMB Unassigned 1 " "Info: 335: + IC(0.000 ns) + CELL(0.086 ns) = 142.661 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 143.167 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[25\]~50 336 COMB Unassigned 28 " "Info: 336: + IC(0.000 ns) + CELL(0.506 ns) = 143.167 ns; Loc. = Unassigned; Fanout = 28; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[25\]~50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(0.206 ns) 145.099 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[770\]~2372 337 COMB Unassigned 3 " "Info: 337: + IC(1.726 ns) + CELL(0.206 ns) = 145.099 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[770\]~2372'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[770]~2372 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.734 ns) + CELL(0.596 ns) 147.429 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[3\]~7 338 COMB Unassigned 2 " "Info: 338: + IC(1.734 ns) + CELL(0.596 ns) = 147.429 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[770]~2372 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.515 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[4\]~9 339 COMB Unassigned 2 " "Info: 339: + IC(0.000 ns) + CELL(0.086 ns) = 147.515 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.601 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[5\]~11 340 COMB Unassigned 2 " "Info: 340: + IC(0.000 ns) + CELL(0.086 ns) = 147.601 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.687 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[6\]~13 341 COMB Unassigned 2 " "Info: 341: + IC(0.000 ns) + CELL(0.086 ns) = 147.687 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.773 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[7\]~15 342 COMB Unassigned 2 " "Info: 342: + IC(0.000 ns) + CELL(0.086 ns) = 147.773 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.859 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[8\]~17 343 COMB Unassigned 2 " "Info: 343: + IC(0.000 ns) + CELL(0.086 ns) = 147.859 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.945 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[9\]~19 344 COMB Unassigned 2 " "Info: 344: + IC(0.000 ns) + CELL(0.086 ns) = 147.945 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.031 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[10\]~21 345 COMB Unassigned 2 " "Info: 345: + IC(0.000 ns) + CELL(0.086 ns) = 148.031 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.117 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~23 346 COMB Unassigned 2 " "Info: 346: + IC(0.000 ns) + CELL(0.086 ns) = 148.117 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.203 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~25 347 COMB Unassigned 2 " "Info: 347: + IC(0.000 ns) + CELL(0.086 ns) = 148.203 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 148.396 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~27 348 COMB Unassigned 2 " "Info: 348: + IC(0.107 ns) + CELL(0.086 ns) = 148.396 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.482 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~29 349 COMB Unassigned 2 " "Info: 349: + IC(0.000 ns) + CELL(0.086 ns) = 148.482 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.568 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~31 350 COMB Unassigned 2 " "Info: 350: + IC(0.000 ns) + CELL(0.086 ns) = 148.568 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.654 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~33 351 COMB Unassigned 2 " "Info: 351: + IC(0.000 ns) + CELL(0.086 ns) = 148.654 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.740 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~35 352 COMB Unassigned 2 " "Info: 352: + IC(0.000 ns) + CELL(0.086 ns) = 148.740 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.826 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~37 353 COMB Unassigned 2 " "Info: 353: + IC(0.000 ns) + CELL(0.086 ns) = 148.826 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.912 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~39 354 COMB Unassigned 2 " "Info: 354: + IC(0.000 ns) + CELL(0.086 ns) = 148.912 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.998 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~41 355 COMB Unassigned 2 " "Info: 355: + IC(0.000 ns) + CELL(0.086 ns) = 148.998 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.084 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~43 356 COMB Unassigned 2 " "Info: 356: + IC(0.000 ns) + CELL(0.086 ns) = 149.084 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.170 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~45 357 COMB Unassigned 2 " "Info: 357: + IC(0.000 ns) + CELL(0.086 ns) = 149.170 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.256 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~47 358 COMB Unassigned 2 " "Info: 358: + IC(0.000 ns) + CELL(0.086 ns) = 149.256 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.342 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~49 359 COMB Unassigned 2 " "Info: 359: + IC(0.000 ns) + CELL(0.086 ns) = 149.342 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.428 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~51 360 COMB Unassigned 1 " "Info: 360: + IC(0.000 ns) + CELL(0.086 ns) = 149.428 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 149.934 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~52 361 COMB Unassigned 29 " "Info: 361: + IC(0.000 ns) + CELL(0.506 ns) = 149.934 ns; Loc. = Unassigned; Fanout = 29; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~52'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.206 ns) 151.864 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[806\]~2394 362 COMB Unassigned 3 " "Info: 362: + IC(1.724 ns) + CELL(0.206 ns) = 151.864 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[806\]~2394'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[806]~2394 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.119 ns) + CELL(0.596 ns) 154.579 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[7\]~15 363 COMB Unassigned 2 " "Info: 363: + IC(2.119 ns) + CELL(0.596 ns) = 154.579 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[806]~2394 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.665 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[8\]~17 364 COMB Unassigned 2 " "Info: 364: + IC(0.000 ns) + CELL(0.086 ns) = 154.665 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.751 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~19 365 COMB Unassigned 2 " "Info: 365: + IC(0.000 ns) + CELL(0.086 ns) = 154.751 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.837 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~21 366 COMB Unassigned 2 " "Info: 366: + IC(0.000 ns) + CELL(0.086 ns) = 154.837 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.923 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~23 367 COMB Unassigned 2 " "Info: 367: + IC(0.000 ns) + CELL(0.086 ns) = 154.923 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.009 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~25 368 COMB Unassigned 2 " "Info: 368: + IC(0.000 ns) + CELL(0.086 ns) = 155.009 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.095 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~27 369 COMB Unassigned 2 " "Info: 369: + IC(0.000 ns) + CELL(0.086 ns) = 155.095 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 155.288 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~29 370 COMB Unassigned 2 " "Info: 370: + IC(0.107 ns) + CELL(0.086 ns) = 155.288 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.374 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~31 371 COMB Unassigned 2 " "Info: 371: + IC(0.000 ns) + CELL(0.086 ns) = 155.374 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.460 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~33 372 COMB Unassigned 2 " "Info: 372: + IC(0.000 ns) + CELL(0.086 ns) = 155.460 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.546 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~35 373 COMB Unassigned 2 " "Info: 373: + IC(0.000 ns) + CELL(0.086 ns) = 155.546 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.632 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~37 374 COMB Unassigned 2 " "Info: 374: + IC(0.000 ns) + CELL(0.086 ns) = 155.632 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.718 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~39 375 COMB Unassigned 2 " "Info: 375: + IC(0.000 ns) + CELL(0.086 ns) = 155.718 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.804 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~41 376 COMB Unassigned 2 " "Info: 376: + IC(0.000 ns) + CELL(0.086 ns) = 155.804 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.890 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~43 377 COMB Unassigned 2 " "Info: 377: + IC(0.000 ns) + CELL(0.086 ns) = 155.890 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.976 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~45 378 COMB Unassigned 2 " "Info: 378: + IC(0.000 ns) + CELL(0.086 ns) = 155.976 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.062 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~47 379 COMB Unassigned 2 " "Info: 379: + IC(0.000 ns) + CELL(0.086 ns) = 156.062 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.148 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~49 380 COMB Unassigned 2 " "Info: 380: + IC(0.000 ns) + CELL(0.086 ns) = 156.148 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.234 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~51 381 COMB Unassigned 2 " "Info: 381: + IC(0.000 ns) + CELL(0.086 ns) = 156.234 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.320 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~53 382 COMB Unassigned 1 " "Info: 382: + IC(0.000 ns) + CELL(0.086 ns) = 156.320 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 156.826 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~54 383 COMB Unassigned 30 " "Info: 383: + IC(0.000 ns) + CELL(0.506 ns) = 156.826 ns; Loc. = Unassigned; Fanout = 30; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~54'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.550 ns) + CELL(0.206 ns) 159.582 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[844\]~2415 384 COMB Unassigned 3 " "Info: 384: + IC(2.550 ns) + CELL(0.206 ns) = 159.582 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[844\]~2415'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[844]~2415 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.105 ns) + CELL(0.596 ns) 162.283 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~27 385 COMB Unassigned 2 " "Info: 385: + IC(2.105 ns) + CELL(0.596 ns) = 162.283 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[844]~2415 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 162.476 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~29 386 COMB Unassigned 2 " "Info: 386: + IC(0.107 ns) + CELL(0.086 ns) = 162.476 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.562 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~31 387 COMB Unassigned 2 " "Info: 387: + IC(0.000 ns) + CELL(0.086 ns) = 162.562 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.648 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~33 388 COMB Unassigned 2 " "Info: 388: + IC(0.000 ns) + CELL(0.086 ns) = 162.648 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.734 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~35 389 COMB Unassigned 2 " "Info: 389: + IC(0.000 ns) + CELL(0.086 ns) = 162.734 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.820 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~37 390 COMB Unassigned 2 " "Info: 390: + IC(0.000 ns) + CELL(0.086 ns) = 162.820 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.906 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~39 391 COMB Unassigned 2 " "Info: 391: + IC(0.000 ns) + CELL(0.086 ns) = 162.906 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.992 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~41 392 COMB Unassigned 2 " "Info: 392: + IC(0.000 ns) + CELL(0.086 ns) = 162.992 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.078 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~43 393 COMB Unassigned 2 " "Info: 393: + IC(0.000 ns) + CELL(0.086 ns) = 163.078 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.164 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~45 394 COMB Unassigned 2 " "Info: 394: + IC(0.000 ns) + CELL(0.086 ns) = 163.164 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.250 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~47 395 COMB Unassigned 2 " "Info: 395: + IC(0.000 ns) + CELL(0.086 ns) = 163.250 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.336 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~49 396 COMB Unassigned 2 " "Info: 396: + IC(0.000 ns) + CELL(0.086 ns) = 163.336 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.422 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~51 397 COMB Unassigned 2 " "Info: 397: + IC(0.000 ns) + CELL(0.086 ns) = 163.422 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.508 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~53 398 COMB Unassigned 2 " "Info: 398: + IC(0.000 ns) + CELL(0.086 ns) = 163.508 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.594 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~55 399 COMB Unassigned 1 " "Info: 399: + IC(0.000 ns) + CELL(0.086 ns) = 163.594 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 164.100 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~56 400 COMB Unassigned 31 " "Info: 400: + IC(0.000 ns) + CELL(0.506 ns) = 164.100 ns; Loc. = Unassigned; Fanout = 31; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~56'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.206 ns) 166.059 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[871\]~2448 401 COMB Unassigned 3 " "Info: 401: + IC(1.753 ns) + CELL(0.206 ns) = 166.059 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[871\]~2448'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[871]~2448 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.596 ns) 168.787 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[8\]~17 402 COMB Unassigned 2 " "Info: 402: + IC(2.132 ns) + CELL(0.596 ns) = 168.787 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.728 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[871]~2448 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.873 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[9\]~19 403 COMB Unassigned 2 " "Info: 403: + IC(0.000 ns) + CELL(0.086 ns) = 168.873 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.959 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~21 404 COMB Unassigned 2 " "Info: 404: + IC(0.000 ns) + CELL(0.086 ns) = 168.959 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.045 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~23 405 COMB Unassigned 2 " "Info: 405: + IC(0.000 ns) + CELL(0.086 ns) = 169.045 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.131 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~25 406 COMB Unassigned 2 " "Info: 406: + IC(0.000 ns) + CELL(0.086 ns) = 169.131 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.217 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~27 407 COMB Unassigned 2 " "Info: 407: + IC(0.000 ns) + CELL(0.086 ns) = 169.217 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.303 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~29 408 COMB Unassigned 2 " "Info: 408: + IC(0.000 ns) + CELL(0.086 ns) = 169.303 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 169.496 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~31 409 COMB Unassigned 2 " "Info: 409: + IC(0.107 ns) + CELL(0.086 ns) = 169.496 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.582 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~33 410 COMB Unassigned 2 " "Info: 410: + IC(0.000 ns) + CELL(0.086 ns) = 169.582 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.668 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~35 411 COMB Unassigned 2 " "Info: 411: + IC(0.000 ns) + CELL(0.086 ns) = 169.668 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.754 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~37 412 COMB Unassigned 2 " "Info: 412: + IC(0.000 ns) + CELL(0.086 ns) = 169.754 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.840 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~39 413 COMB Unassigned 2 " "Info: 413: + IC(0.000 ns) + CELL(0.086 ns) = 169.840 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.926 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~41 414 COMB Unassigned 2 " "Info: 414: + IC(0.000 ns) + CELL(0.086 ns) = 169.926 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.012 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~43 415 COMB Unassigned 2 " "Info: 415: + IC(0.000 ns) + CELL(0.086 ns) = 170.012 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.098 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~45 416 COMB Unassigned 2 " "Info: 416: + IC(0.000 ns) + CELL(0.086 ns) = 170.098 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.184 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~47 417 COMB Unassigned 2 " "Info: 417: + IC(0.000 ns) + CELL(0.086 ns) = 170.184 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.270 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~49 418 COMB Unassigned 2 " "Info: 418: + IC(0.000 ns) + CELL(0.086 ns) = 170.270 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.356 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~51 419 COMB Unassigned 2 " "Info: 419: + IC(0.000 ns) + CELL(0.086 ns) = 170.356 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.442 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~53 420 COMB Unassigned 2 " "Info: 420: + IC(0.000 ns) + CELL(0.086 ns) = 170.442 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.528 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~55 421 COMB Unassigned 2 " "Info: 421: + IC(0.000 ns) + CELL(0.086 ns) = 170.528 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.614 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~57 422 COMB Unassigned 1 " "Info: 422: + IC(0.000 ns) + CELL(0.086 ns) = 170.614 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 171.120 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~58 423 COMB Unassigned 32 " "Info: 423: + IC(0.000 ns) + CELL(0.506 ns) = 171.120 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~58'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.729 ns) + CELL(0.206 ns) 173.055 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[897\]~2483 424 COMB Unassigned 3 " "Info: 424: + IC(1.729 ns) + CELL(0.206 ns) = 173.055 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[897\]~2483'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[897]~2483 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.596 ns) 175.376 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[2\]~5 425 COMB Unassigned 2 " "Info: 425: + IC(1.725 ns) + CELL(0.596 ns) = 175.376 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[897]~2483 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.462 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[3\]~7 426 COMB Unassigned 2 " "Info: 426: + IC(0.000 ns) + CELL(0.086 ns) = 175.462 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.548 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[4\]~9 427 COMB Unassigned 2 " "Info: 427: + IC(0.000 ns) + CELL(0.086 ns) = 175.548 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.634 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[5\]~11 428 COMB Unassigned 2 " "Info: 428: + IC(0.000 ns) + CELL(0.086 ns) = 175.634 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.720 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[6\]~13 429 COMB Unassigned 2 " "Info: 429: + IC(0.000 ns) + CELL(0.086 ns) = 175.720 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.806 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[7\]~15 430 COMB Unassigned 2 " "Info: 430: + IC(0.000 ns) + CELL(0.086 ns) = 175.806 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.892 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[8\]~17 431 COMB Unassigned 2 " "Info: 431: + IC(0.000 ns) + CELL(0.086 ns) = 175.892 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.978 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~19 432 COMB Unassigned 2 " "Info: 432: + IC(0.000 ns) + CELL(0.086 ns) = 175.978 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.064 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~21 433 COMB Unassigned 2 " "Info: 433: + IC(0.000 ns) + CELL(0.086 ns) = 176.064 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.150 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~23 434 COMB Unassigned 2 " "Info: 434: + IC(0.000 ns) + CELL(0.086 ns) = 176.150 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.236 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~25 435 COMB Unassigned 2 " "Info: 435: + IC(0.000 ns) + CELL(0.086 ns) = 176.236 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.322 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~27 436 COMB Unassigned 2 " "Info: 436: + IC(0.000 ns) + CELL(0.086 ns) = 176.322 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.408 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~29 437 COMB Unassigned 2 " "Info: 437: + IC(0.000 ns) + CELL(0.086 ns) = 176.408 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 176.601 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~31 438 COMB Unassigned 2 " "Info: 438: + IC(0.107 ns) + CELL(0.086 ns) = 176.601 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.687 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~33 439 COMB Unassigned 2 " "Info: 439: + IC(0.000 ns) + CELL(0.086 ns) = 176.687 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.773 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~35 440 COMB Unassigned 2 " "Info: 440: + IC(0.000 ns) + CELL(0.086 ns) = 176.773 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.859 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~37 441 COMB Unassigned 2 " "Info: 441: + IC(0.000 ns) + CELL(0.086 ns) = 176.859 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.945 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~39 442 COMB Unassigned 2 " "Info: 442: + IC(0.000 ns) + CELL(0.086 ns) = 176.945 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.031 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~41 443 COMB Unassigned 2 " "Info: 443: + IC(0.000 ns) + CELL(0.086 ns) = 177.031 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.117 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~43 444 COMB Unassigned 2 " "Info: 444: + IC(0.000 ns) + CELL(0.086 ns) = 177.117 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.203 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~45 445 COMB Unassigned 2 " "Info: 445: + IC(0.000 ns) + CELL(0.086 ns) = 177.203 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.289 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~47 446 COMB Unassigned 2 " "Info: 446: + IC(0.000 ns) + CELL(0.086 ns) = 177.289 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.375 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~49 447 COMB Unassigned 2 " "Info: 447: + IC(0.000 ns) + CELL(0.086 ns) = 177.375 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.461 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~51 448 COMB Unassigned 2 " "Info: 448: + IC(0.000 ns) + CELL(0.086 ns) = 177.461 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.547 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~53 449 COMB Unassigned 2 " "Info: 449: + IC(0.000 ns) + CELL(0.086 ns) = 177.547 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.633 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~55 450 COMB Unassigned 2 " "Info: 450: + IC(0.000 ns) + CELL(0.086 ns) = 177.633 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.719 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~57 451 COMB Unassigned 2 " "Info: 451: + IC(0.000 ns) + CELL(0.086 ns) = 177.719 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.805 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~59 452 COMB Unassigned 1 " "Info: 452: + IC(0.000 ns) + CELL(0.086 ns) = 177.805 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 178.311 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~60 453 COMB Unassigned 33 " "Info: 453: + IC(0.000 ns) + CELL(0.506 ns) = 178.311 ns; Loc. = Unassigned; Fanout = 33; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~60'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.206 ns) 180.232 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[930\]~2512 454 COMB Unassigned 3 " "Info: 454: + IC(1.715 ns) + CELL(0.206 ns) = 180.232 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[930\]~2512'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[930]~2512 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.596 ns) 182.138 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[3\]~7 455 COMB Unassigned 2 " "Info: 455: + IC(1.310 ns) + CELL(0.596 ns) = 182.138 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.906 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[930]~2512 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.224 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[4\]~9 456 COMB Unassigned 2 " "Info: 456: + IC(0.000 ns) + CELL(0.086 ns) = 182.224 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.310 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[5\]~11 457 COMB Unassigned 2 " "Info: 457: + IC(0.000 ns) + CELL(0.086 ns) = 182.310 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.396 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[6\]~13 458 COMB Unassigned 2 " "Info: 458: + IC(0.000 ns) + CELL(0.086 ns) = 182.396 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.482 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[7\]~15 459 COMB Unassigned 2 " "Info: 459: + IC(0.000 ns) + CELL(0.086 ns) = 182.482 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.568 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[8\]~17 460 COMB Unassigned 2 " "Info: 460: + IC(0.000 ns) + CELL(0.086 ns) = 182.568 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.654 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[9\]~19 461 COMB Unassigned 2 " "Info: 461: + IC(0.000 ns) + CELL(0.086 ns) = 182.654 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.740 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~21 462 COMB Unassigned 2 " "Info: 462: + IC(0.000 ns) + CELL(0.086 ns) = 182.740 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.826 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~23 463 COMB Unassigned 2 " "Info: 463: + IC(0.000 ns) + CELL(0.086 ns) = 182.826 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.912 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~25 464 COMB Unassigned 2 " "Info: 464: + IC(0.000 ns) + CELL(0.086 ns) = 182.912 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.998 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~27 465 COMB Unassigned 2 " "Info: 465: + IC(0.000 ns) + CELL(0.086 ns) = 182.998 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.084 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~29 466 COMB Unassigned 2 " "Info: 466: + IC(0.000 ns) + CELL(0.086 ns) = 183.084 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.170 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~31 467 COMB Unassigned 2 " "Info: 467: + IC(0.000 ns) + CELL(0.086 ns) = 183.170 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 183.363 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~33 468 COMB Unassigned 2 " "Info: 468: + IC(0.107 ns) + CELL(0.086 ns) = 183.363 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.449 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~35 469 COMB Unassigned 2 " "Info: 469: + IC(0.000 ns) + CELL(0.086 ns) = 183.449 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.535 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~37 470 COMB Unassigned 2 " "Info: 470: + IC(0.000 ns) + CELL(0.086 ns) = 183.535 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.621 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~39 471 COMB Unassigned 2 " "Info: 471: + IC(0.000 ns) + CELL(0.086 ns) = 183.621 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.707 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~41 472 COMB Unassigned 2 " "Info: 472: + IC(0.000 ns) + CELL(0.086 ns) = 183.707 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.793 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~43 473 COMB Unassigned 2 " "Info: 473: + IC(0.000 ns) + CELL(0.086 ns) = 183.793 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.879 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~45 474 COMB Unassigned 2 " "Info: 474: + IC(0.000 ns) + CELL(0.086 ns) = 183.879 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.965 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~47 475 COMB Unassigned 2 " "Info: 475: + IC(0.000 ns) + CELL(0.086 ns) = 183.965 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.051 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~49 476 COMB Unassigned 2 " "Info: 476: + IC(0.000 ns) + CELL(0.086 ns) = 184.051 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.137 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~51 477 COMB Unassigned 2 " "Info: 477: + IC(0.000 ns) + CELL(0.086 ns) = 184.137 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.223 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~53 478 COMB Unassigned 2 " "Info: 478: + IC(0.000 ns) + CELL(0.086 ns) = 184.223 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.309 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~55 479 COMB Unassigned 2 " "Info: 479: + IC(0.000 ns) + CELL(0.086 ns) = 184.309 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.395 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~57 480 COMB Unassigned 2 " "Info: 480: + IC(0.000 ns) + CELL(0.086 ns) = 184.395 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.481 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~59 481 COMB Unassigned 2 " "Info: 481: + IC(0.000 ns) + CELL(0.086 ns) = 184.481 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.567 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~61 482 COMB Unassigned 1 " "Info: 482: + IC(0.000 ns) + CELL(0.086 ns) = 184.567 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 185.073 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~62 483 COMB Unassigned 34 " "Info: 483: + IC(0.000 ns) + CELL(0.506 ns) = 185.073 ns; Loc. = Unassigned; Fanout = 34; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.206 ns) 186.990 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[971\]~2534 484 COMB Unassigned 1 " "Info: 484: + IC(1.711 ns) + CELL(0.206 ns) = 186.990 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[971\]~2534'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[971]~2534 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.596 ns) 189.311 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~25 485 COMB Unassigned 1 " "Info: 485: + IC(1.725 ns) + CELL(0.596 ns) = 189.311 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[971]~2534 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.397 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~27 486 COMB Unassigned 1 " "Info: 486: + IC(0.000 ns) + CELL(0.086 ns) = 189.397 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.483 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~29 487 COMB Unassigned 1 " "Info: 487: + IC(0.000 ns) + CELL(0.086 ns) = 189.483 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.569 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~31 488 COMB Unassigned 1 " "Info: 488: + IC(0.000 ns) + CELL(0.086 ns) = 189.569 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.655 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~33 489 COMB Unassigned 1 " "Info: 489: + IC(0.000 ns) + CELL(0.086 ns) = 189.655 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.741 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~35 490 COMB Unassigned 1 " "Info: 490: + IC(0.000 ns) + CELL(0.086 ns) = 189.741 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.827 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~37 491 COMB Unassigned 1 " "Info: 491: + IC(0.000 ns) + CELL(0.086 ns) = 189.827 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.913 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~39 492 COMB Unassigned 1 " "Info: 492: + IC(0.000 ns) + CELL(0.086 ns) = 189.913 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.999 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~41 493 COMB Unassigned 1 " "Info: 493: + IC(0.000 ns) + CELL(0.086 ns) = 189.999 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.085 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~43 494 COMB Unassigned 1 " "Info: 494: + IC(0.000 ns) + CELL(0.086 ns) = 190.085 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.171 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~45 495 COMB Unassigned 1 " "Info: 495: + IC(0.000 ns) + CELL(0.086 ns) = 190.171 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.257 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~47 496 COMB Unassigned 1 " "Info: 496: + IC(0.000 ns) + CELL(0.086 ns) = 190.257 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 190.450 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~49 497 COMB Unassigned 1 " "Info: 497: + IC(0.107 ns) + CELL(0.086 ns) = 190.450 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.536 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~51 498 COMB Unassigned 1 " "Info: 498: + IC(0.000 ns) + CELL(0.086 ns) = 190.536 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.622 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~53 499 COMB Unassigned 1 " "Info: 499: + IC(0.000 ns) + CELL(0.086 ns) = 190.622 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.708 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~55 500 COMB Unassigned 1 " "Info: 500: + IC(0.000 ns) + CELL(0.086 ns) = 190.708 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.794 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~57 501 COMB Unassigned 1 " "Info: 501: + IC(0.000 ns) + CELL(0.086 ns) = 190.794 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.880 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~59 502 COMB Unassigned 1 " "Info: 502: + IC(0.000 ns) + CELL(0.086 ns) = 190.880 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.966 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~61 503 COMB Unassigned 1 " "Info: 503: + IC(0.000 ns) + CELL(0.086 ns) = 190.966 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 191.052 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~63 504 COMB Unassigned 1 " "Info: 504: + IC(0.000 ns) + CELL(0.086 ns) = 191.052 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~63'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 191.558 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~64 505 COMB Unassigned 3 " "Info: 505: + IC(0.000 ns) + CELL(0.506 ns) = 191.558 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~64'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.371 ns) + CELL(0.621 ns) 194.550 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~94 506 COMB Unassigned 2 " "Info: 506: + IC(2.371 ns) + CELL(0.621 ns) = 194.550 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~94'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.992 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 194.636 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~96 507 COMB Unassigned 2 " "Info: 507: + IC(0.000 ns) + CELL(0.086 ns) = 194.636 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~96'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 194.722 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~98 508 COMB Unassigned 2 " "Info: 508: + IC(0.000 ns) + CELL(0.086 ns) = 194.722 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~98'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 194.808 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~100 509 COMB Unassigned 2 " "Info: 509: + IC(0.000 ns) + CELL(0.086 ns) = 194.808 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 194.894 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~102 510 COMB Unassigned 2 " "Info: 510: + IC(0.000 ns) + CELL(0.086 ns) = 194.894 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~102'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 194.980 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~104 511 COMB Unassigned 2 " "Info: 511: + IC(0.000 ns) + CELL(0.086 ns) = 194.980 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~104'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 195.066 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~106 512 COMB Unassigned 2 " "Info: 512: + IC(0.000 ns) + CELL(0.086 ns) = 195.066 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~106'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 195.152 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~108 513 COMB Unassigned 2 " "Info: 513: + IC(0.000 ns) + CELL(0.086 ns) = 195.152 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~108'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 195.238 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~110 514 COMB Unassigned 2 " "Info: 514: + IC(0.000 ns) + CELL(0.086 ns) = 195.238 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~110'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 195.324 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~112 515 COMB Unassigned 2 " "Info: 515: + IC(0.000 ns) + CELL(0.086 ns) = 195.324 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~112'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 195.410 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~114 516 COMB Unassigned 2 " "Info: 516: + IC(0.000 ns) + CELL(0.086 ns) = 195.410 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~114'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 195.496 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~116 517 COMB Unassigned 2 " "Info: 517: + IC(0.000 ns) + CELL(0.086 ns) = 195.496 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~116'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 195.582 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~118 518 COMB Unassigned 2 " "Info: 518: + IC(0.000 ns) + CELL(0.086 ns) = 195.582 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~118'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 195.668 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~120 519 COMB Unassigned 2 " "Info: 519: + IC(0.000 ns) + CELL(0.086 ns) = 195.668 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~120'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 195.754 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~122 520 COMB Unassigned 2 " "Info: 520: + IC(0.000 ns) + CELL(0.086 ns) = 195.754 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~122'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 195.840 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~124 521 COMB Unassigned 2 " "Info: 521: + IC(0.000 ns) + CELL(0.086 ns) = 195.840 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~124'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 196.033 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~126 522 COMB Unassigned 2 " "Info: 522: + IC(0.107 ns) + CELL(0.086 ns) = 196.033 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~126'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~126 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.119 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~128 523 COMB Unassigned 2 " "Info: 523: + IC(0.000 ns) + CELL(0.086 ns) = 196.119 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~128'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~126 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~128 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.205 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~130 524 COMB Unassigned 2 " "Info: 524: + IC(0.000 ns) + CELL(0.086 ns) = 196.205 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~130'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~128 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~130 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.291 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~132 525 COMB Unassigned 2 " "Info: 525: + IC(0.000 ns) + CELL(0.086 ns) = 196.291 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~132'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~130 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~132 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.377 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~134 526 COMB Unassigned 2 " "Info: 526: + IC(0.000 ns) + CELL(0.086 ns) = 196.377 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~134'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~132 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~134 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.463 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~136 527 COMB Unassigned 2 " "Info: 527: + IC(0.000 ns) + CELL(0.086 ns) = 196.463 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~136'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~134 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~136 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.549 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~138 528 COMB Unassigned 2 " "Info: 528: + IC(0.000 ns) + CELL(0.086 ns) = 196.549 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~138'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~136 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~138 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.635 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~140 529 COMB Unassigned 2 " "Info: 529: + IC(0.000 ns) + CELL(0.086 ns) = 196.635 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~140'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~138 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~140 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.721 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~142 530 COMB Unassigned 2 " "Info: 530: + IC(0.000 ns) + CELL(0.086 ns) = 196.721 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~142'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~140 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~142 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.807 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~144 531 COMB Unassigned 2 " "Info: 531: + IC(0.000 ns) + CELL(0.086 ns) = 196.807 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~144'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~142 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~144 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.893 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~146 532 COMB Unassigned 2 " "Info: 532: + IC(0.000 ns) + CELL(0.086 ns) = 196.893 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~146'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~144 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~146 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.979 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~148 533 COMB Unassigned 2 " "Info: 533: + IC(0.000 ns) + CELL(0.086 ns) = 196.979 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~148'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~146 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~148 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 197.065 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~150 534 COMB Unassigned 2 " "Info: 534: + IC(0.000 ns) + CELL(0.086 ns) = 197.065 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~150'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~148 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~150 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 197.151 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~152 535 COMB Unassigned 2 " "Info: 535: + IC(0.000 ns) + CELL(0.086 ns) = 197.151 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~152'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~150 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~152 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 197.237 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~154 536 COMB Unassigned 1 " "Info: 536: + IC(0.000 ns) + CELL(0.086 ns) = 197.237 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~154'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~152 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~154 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 197.743 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~155 537 COMB Unassigned 1 " "Info: 537: + IC(0.000 ns) + CELL(0.506 ns) = 197.743 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~155'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~154 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~155 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.651 ns) 198.861 ns vga:Inst_vga\|lasth~32 538 COMB Unassigned 1 " "Info: 538: + IC(0.467 ns) + CELL(0.651 ns) = 198.861 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lasth~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~155 vga:Inst_vga|lasth~32 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.624 ns) 199.673 ns vga:Inst_vga\|lasth\[31\] 539 REG Unassigned 2 " "Info: 539: + IC(0.188 ns) + CELL(0.624 ns) = 199.673 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga:Inst_vga\|lasth\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lasth~32 vga:Inst_vga|lasth[31] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "83.363 ns ( 41.75 % ) " "Info: Total cell delay = 83.363 ns ( 41.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "116.310 ns ( 58.25 % ) " "Info: Total interconnect delay = 116.310 ns ( 58.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "199.673 ns" { vga:Inst_vga|cnt[31] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[0]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~121 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2050 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2052 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2055 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~2059 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[129]~2063 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2070 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[192]~2077 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~2085 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[256]~2094 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[289]~2103 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[323]~2112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[356]~2123 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2140 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2153 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[449]~2168 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[488]~2177 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[515]~2199 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[545]~2219 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[583]~2232 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[614]~2253 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[645]~2275 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~2300 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[713]~2316 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[737]~2348 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[770]~2372 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[806]~2394 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[844]~2415 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[871]~2448 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[897]~2483 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[930]~2512 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[971]~2534 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~126 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~128 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~130 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~132 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~134 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~136 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~138 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~140 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~142 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~144 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~146 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~148 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~150 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~152 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~154 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~155 vga:Inst_vga|lasth~32 vga:Inst_vga|lasth[31] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "199.673 ns" { vga:Inst_vga|cnt[31] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[0]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~121 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2050 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2052 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2055 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~2059 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[129]~2063 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2070 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[192]~2077 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~2085 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[256]~2094 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[289]~2103 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[323]~2112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[356]~2123 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2140 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2153 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[449]~2168 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[488]~2177 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[515]~2199 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[545]~2219 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[583]~2232 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[614]~2253 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[645]~2275 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~2300 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[713]~2316 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[737]~2348 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[770]~2372 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[806]~2394 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[844]~2415 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[871]~2448 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[897]~2483 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[930]~2512 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[971]~2534 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~126 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~128 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~130 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~132 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~134 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~136 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~138 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~140 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~142 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~144 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~146 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~148 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~150 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~152 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~154 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~155 vga:Inst_vga|lasth~32 vga:Inst_vga|lasth[31] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "199.673 ns register register " "Info: Estimated most critical path is register to register delay of 199.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:Inst_vga\|cnt\[31\] 1 REG LAB_X51_Y26 122 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X51_Y26; Fanout = 122; REG Node = 'vga:Inst_vga\|cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:Inst_vga|cnt[31] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.651 ns) 1.537 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[0\]~30 2 COMB LAB_X51_Y30 4 " "Info: 2: + IC(0.886 ns) + CELL(0.651 ns) = 1.537 ns; Loc. = LAB_X51_Y30; Fanout = 4; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[0\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { vga:Inst_vga|cnt[31] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[0]~30 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.596 ns) 3.464 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~62 3 COMB LAB_X51_Y26 2 " "Info: 3: + IC(1.331 ns) + CELL(0.596 ns) = 3.464 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[0]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.550 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~64 4 COMB LAB_X51_Y26 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 3.550 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~64'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.636 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~66 5 COMB LAB_X51_Y26 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.636 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~66'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.722 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~68 6 COMB LAB_X51_Y26 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.722 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~68'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.808 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~70 7 COMB LAB_X51_Y26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.808 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~70'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.894 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~72 8 COMB LAB_X51_Y26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.894 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~72'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.980 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~74 9 COMB LAB_X51_Y26 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 3.980 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~74'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.066 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~76 10 COMB LAB_X51_Y26 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.066 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~76'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.152 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~78 11 COMB LAB_X51_Y26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 4.152 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~78'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.238 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~80 12 COMB LAB_X51_Y26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 4.238 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~80'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.324 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~82 13 COMB LAB_X51_Y26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 4.324 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~82'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.410 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~84 14 COMB LAB_X51_Y26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 4.410 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~84'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.496 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~86 15 COMB LAB_X51_Y26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 4.496 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~86'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.582 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~88 16 COMB LAB_X51_Y26 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 4.582 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~88'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.668 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~90 17 COMB LAB_X51_Y26 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 4.668 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~90'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 4.861 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~92 18 COMB LAB_X51_Y25 2 " "Info: 18: + IC(0.107 ns) + CELL(0.086 ns) = 4.861 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~92'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.947 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~94 19 COMB LAB_X51_Y25 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 4.947 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~94'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.033 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~96 20 COMB LAB_X51_Y25 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 5.033 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~96'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.119 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~98 21 COMB LAB_X51_Y25 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 5.119 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~98'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.205 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~100 22 COMB LAB_X51_Y25 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 5.205 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.291 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~102 23 COMB LAB_X51_Y25 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 5.291 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~102'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.377 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~104 24 COMB LAB_X51_Y25 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 5.377 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~104'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.463 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~106 25 COMB LAB_X51_Y25 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 5.463 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~106'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.549 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~108 26 COMB LAB_X51_Y25 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 5.549 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~108'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.635 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~110 27 COMB LAB_X51_Y25 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 5.635 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~110'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.721 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~112 28 COMB LAB_X51_Y25 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 5.721 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~112'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.807 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~114 29 COMB LAB_X51_Y25 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 5.807 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~114'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.893 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~116 30 COMB LAB_X51_Y25 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 5.893 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~116'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.979 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~118 31 COMB LAB_X51_Y25 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 5.979 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~118'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.065 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~120 32 COMB LAB_X51_Y25 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 6.065 ns; Loc. = LAB_X51_Y25; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~120'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~120 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.571 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~121 33 COMB LAB_X51_Y25 40 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 6.571 ns; Loc. = LAB_X51_Y25; Fanout = 40; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~121'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~121 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.206 ns) 8.108 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[27\] 34 COMB LAB_X51_Y21 36 " "Info: 34: + IC(1.331 ns) + CELL(0.206 ns) = 8.108 ns; Loc. = LAB_X51_Y21; Fanout = 36; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[27\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~121 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 8.920 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[24\] 35 COMB LAB_X51_Y21 33 " "Info: 35: + IC(0.606 ns) + CELL(0.206 ns) = 8.920 ns; Loc. = LAB_X51_Y21; Fanout = 33; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[24\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.206 ns) 10.850 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[21\] 36 COMB LAB_X53_Y24 30 " "Info: 36: + IC(1.724 ns) + CELL(0.206 ns) = 10.850 ns; Loc. = LAB_X53_Y24; Fanout = 30; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[21\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.104 ns) + CELL(0.206 ns) 13.160 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[18\] 37 COMB LAB_X58_Y25 27 " "Info: 37: + IC(2.104 ns) + CELL(0.206 ns) = 13.160 ns; Loc. = LAB_X58_Y25; Fanout = 27; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[18\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.310 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.721 ns) + CELL(0.206 ns) 15.087 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[15\] 38 COMB LAB_X60_Y27 24 " "Info: 38: + IC(1.721 ns) + CELL(0.206 ns) = 15.087 ns; Loc. = LAB_X60_Y27; Fanout = 24; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[15\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 15.899 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[12\] 39 COMB LAB_X60_Y27 21 " "Info: 39: + IC(0.606 ns) + CELL(0.206 ns) = 15.899 ns; Loc. = LAB_X60_Y27; Fanout = 21; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[12\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.390 ns) + CELL(0.206 ns) 18.495 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[9\] 40 COMB LAB_X35_Y31 18 " "Info: 40: + IC(2.390 ns) + CELL(0.206 ns) = 18.495 ns; Loc. = LAB_X35_Y31; Fanout = 18; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[9\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.149 ns) + CELL(0.206 ns) 20.850 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[6\] 41 COMB LAB_X39_Y24 16 " "Info: 41: + IC(2.149 ns) + CELL(0.206 ns) = 20.850 ns; Loc. = LAB_X39_Y24; Fanout = 16; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.201 ns) + CELL(0.319 ns) 23.370 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[1\] 42 COMB LAB_X54_Y26 6 " "Info: 42: + IC(2.201 ns) + CELL(0.319 ns) = 23.370 ns; Loc. = LAB_X54_Y26; Fanout = 6; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.520 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 24.182 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[0\]~2050 43 COMB LAB_X54_Y26 3 " "Info: 43: + IC(0.442 ns) + CELL(0.370 ns) = 24.182 ns; Loc. = LAB_X54_Y26; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[0\]~2050'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2050 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.651 ns) 24.994 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_mkc:add_sub_1\|carry_eqn\[1\]~4 44 COMB LAB_X54_Y26 3 " "Info: 44: + IC(0.161 ns) + CELL(0.651 ns) = 24.994 ns; Loc. = LAB_X54_Y26; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_mkc:add_sub_1\|carry_eqn\[1\]~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2050 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 } "NODE_NAME" } } { "db/add_sub_mkc.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/add_sub_mkc.tdf" 30 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 25.806 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[32\]~2052 45 COMB LAB_X54_Y26 3 " "Info: 45: + IC(0.606 ns) + CELL(0.206 ns) = 25.806 ns; Loc. = LAB_X54_Y26; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[32\]~2052'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2052 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.596 ns) 27.008 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[1\]~3 46 COMB LAB_X54_Y26 2 " "Info: 46: + IC(0.606 ns) + CELL(0.596 ns) = 27.008 ns; Loc. = LAB_X54_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2052 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.094 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[2\]~5 47 COMB LAB_X54_Y26 1 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 27.094 ns; Loc. = LAB_X54_Y26; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 27.600 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[3\]~6 48 COMB LAB_X54_Y26 6 " "Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 27.600 ns; Loc. = LAB_X54_Y26; Fanout = 6; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[3\]~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 28.412 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[64\]~2055 49 COMB LAB_X54_Y26 3 " "Info: 49: + IC(0.606 ns) + CELL(0.206 ns) = 28.412 ns; Loc. = LAB_X54_Y26; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[64\]~2055'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2055 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.596 ns) 30.733 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[1\]~3 50 COMB LAB_X57_Y22 2 " "Info: 50: + IC(1.725 ns) + CELL(0.596 ns) = 30.733 ns; Loc. = LAB_X57_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2055 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 30.819 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[2\]~5 51 COMB LAB_X57_Y22 2 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 30.819 ns; Loc. = LAB_X57_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 30.905 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[3\]~7 52 COMB LAB_X57_Y22 1 " "Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 30.905 ns; Loc. = LAB_X57_Y22; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 31.411 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[4\]~8 53 COMB LAB_X57_Y22 7 " "Info: 53: + IC(0.000 ns) + CELL(0.506 ns) = 31.411 ns; Loc. = LAB_X57_Y22; Fanout = 7; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[4\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 32.223 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[96\]~2059 54 COMB LAB_X57_Y22 3 " "Info: 54: + IC(0.606 ns) + CELL(0.206 ns) = 32.223 ns; Loc. = LAB_X57_Y22; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[96\]~2059'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~2059 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.596 ns) 33.425 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[1\]~3 55 COMB LAB_X57_Y22 2 " "Info: 55: + IC(0.606 ns) + CELL(0.596 ns) = 33.425 ns; Loc. = LAB_X57_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~2059 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.511 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[2\]~5 56 COMB LAB_X57_Y22 2 " "Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 33.511 ns; Loc. = LAB_X57_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.597 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[3\]~7 57 COMB LAB_X57_Y22 2 " "Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 33.597 ns; Loc. = LAB_X57_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.683 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[4\]~9 58 COMB LAB_X57_Y22 1 " "Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 33.683 ns; Loc. = LAB_X57_Y22; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 34.189 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[5\]~10 59 COMB LAB_X57_Y22 8 " "Info: 59: + IC(0.000 ns) + CELL(0.506 ns) = 34.189 ns; Loc. = LAB_X57_Y22; Fanout = 8; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[5\]~10'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 35.307 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[129\]~2063 60 COMB LAB_X58_Y22 3 " "Info: 60: + IC(0.912 ns) + CELL(0.206 ns) = 35.307 ns; Loc. = LAB_X58_Y22; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[129\]~2063'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[129]~2063 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.596 ns) 37.207 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[2\]~5 61 COMB LAB_X56_Y22 2 " "Info: 61: + IC(1.304 ns) + CELL(0.596 ns) = 37.207 ns; Loc. = LAB_X56_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[129]~2063 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.293 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[3\]~7 62 COMB LAB_X56_Y22 2 " "Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 37.293 ns; Loc. = LAB_X56_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.379 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[4\]~9 63 COMB LAB_X56_Y22 2 " "Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 37.379 ns; Loc. = LAB_X56_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.465 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[5\]~11 64 COMB LAB_X56_Y22 1 " "Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 37.465 ns; Loc. = LAB_X56_Y22; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 37.971 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[6\]~12 65 COMB LAB_X56_Y22 9 " "Info: 65: + IC(0.000 ns) + CELL(0.506 ns) = 37.971 ns; Loc. = LAB_X56_Y22; Fanout = 9; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[6\]~12'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 38.783 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[160\]~2070 66 COMB LAB_X56_Y22 3 " "Info: 66: + IC(0.606 ns) + CELL(0.206 ns) = 38.783 ns; Loc. = LAB_X56_Y22; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[160\]~2070'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2070 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.372 ns) + CELL(0.596 ns) 41.751 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[1\]~3 67 COMB LAB_X39_Y24 2 " "Info: 67: + IC(2.372 ns) + CELL(0.596 ns) = 41.751 ns; Loc. = LAB_X39_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.968 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2070 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 41.837 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[2\]~5 68 COMB LAB_X39_Y24 2 " "Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 41.837 ns; Loc. = LAB_X39_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 41.923 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[3\]~7 69 COMB LAB_X39_Y24 2 " "Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 41.923 ns; Loc. = LAB_X39_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.009 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[4\]~9 70 COMB LAB_X39_Y24 2 " "Info: 70: + IC(0.000 ns) + CELL(0.086 ns) = 42.009 ns; Loc. = LAB_X39_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.095 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[5\]~11 71 COMB LAB_X39_Y24 2 " "Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 42.095 ns; Loc. = LAB_X39_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.181 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[6\]~13 72 COMB LAB_X39_Y24 1 " "Info: 72: + IC(0.000 ns) + CELL(0.086 ns) = 42.181 ns; Loc. = LAB_X39_Y24; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 42.687 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[7\]~14 73 COMB LAB_X39_Y24 10 " "Info: 73: + IC(0.000 ns) + CELL(0.506 ns) = 42.687 ns; Loc. = LAB_X39_Y24; Fanout = 10; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[7\]~14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 43.499 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[192\]~2077 74 COMB LAB_X39_Y24 3 " "Info: 74: + IC(0.606 ns) + CELL(0.206 ns) = 43.499 ns; Loc. = LAB_X39_Y24; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[192\]~2077'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[192]~2077 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 45.007 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[1\]~3 75 COMB LAB_X38_Y24 2 " "Info: 75: + IC(0.912 ns) + CELL(0.596 ns) = 45.007 ns; Loc. = LAB_X38_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[192]~2077 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 45.093 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[2\]~5 76 COMB LAB_X38_Y24 2 " "Info: 76: + IC(0.000 ns) + CELL(0.086 ns) = 45.093 ns; Loc. = LAB_X38_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 45.179 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[3\]~7 77 COMB LAB_X38_Y24 2 " "Info: 77: + IC(0.000 ns) + CELL(0.086 ns) = 45.179 ns; Loc. = LAB_X38_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 45.265 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[4\]~9 78 COMB LAB_X38_Y24 2 " "Info: 78: + IC(0.000 ns) + CELL(0.086 ns) = 45.265 ns; Loc. = LAB_X38_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 45.351 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[5\]~11 79 COMB LAB_X38_Y24 2 " "Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 45.351 ns; Loc. = LAB_X38_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 45.437 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[6\]~13 80 COMB LAB_X38_Y24 2 " "Info: 80: + IC(0.000 ns) + CELL(0.086 ns) = 45.437 ns; Loc. = LAB_X38_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 45.523 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[7\]~15 81 COMB LAB_X38_Y24 1 " "Info: 81: + IC(0.000 ns) + CELL(0.086 ns) = 45.523 ns; Loc. = LAB_X38_Y24; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 46.029 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[8\]~16 82 COMB LAB_X38_Y24 11 " "Info: 82: + IC(0.000 ns) + CELL(0.506 ns) = 46.029 ns; Loc. = LAB_X38_Y24; Fanout = 11; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[8\]~16'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.206 ns) 47.988 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[224\]~2085 83 COMB LAB_X38_Y31 3 " "Info: 83: + IC(1.753 ns) + CELL(0.206 ns) = 47.988 ns; Loc. = LAB_X38_Y31; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[224\]~2085'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~2085 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.596 ns) 49.915 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[1\]~3 84 COMB LAB_X38_Y27 2 " "Info: 84: + IC(1.331 ns) + CELL(0.596 ns) = 49.915 ns; Loc. = LAB_X38_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~2085 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.001 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[2\]~5 85 COMB LAB_X38_Y27 2 " "Info: 85: + IC(0.000 ns) + CELL(0.086 ns) = 50.001 ns; Loc. = LAB_X38_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.087 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[3\]~7 86 COMB LAB_X38_Y27 2 " "Info: 86: + IC(0.000 ns) + CELL(0.086 ns) = 50.087 ns; Loc. = LAB_X38_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.173 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[4\]~9 87 COMB LAB_X38_Y27 2 " "Info: 87: + IC(0.000 ns) + CELL(0.086 ns) = 50.173 ns; Loc. = LAB_X38_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.259 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[5\]~11 88 COMB LAB_X38_Y27 2 " "Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 50.259 ns; Loc. = LAB_X38_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.345 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[6\]~13 89 COMB LAB_X38_Y27 2 " "Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 50.345 ns; Loc. = LAB_X38_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.431 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[7\]~15 90 COMB LAB_X38_Y27 2 " "Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 50.431 ns; Loc. = LAB_X38_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.517 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[8\]~17 91 COMB LAB_X38_Y27 1 " "Info: 91: + IC(0.000 ns) + CELL(0.086 ns) = 50.517 ns; Loc. = LAB_X38_Y27; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 51.023 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[9\]~18 92 COMB LAB_X38_Y27 12 " "Info: 92: + IC(0.000 ns) + CELL(0.506 ns) = 51.023 ns; Loc. = LAB_X38_Y27; Fanout = 12; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[9\]~18'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.206 ns) 52.560 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[256\]~2094 93 COMB LAB_X38_Y31 3 " "Info: 93: + IC(1.331 ns) + CELL(0.206 ns) = 52.560 ns; Loc. = LAB_X38_Y31; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[256\]~2094'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[256]~2094 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 54.068 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[1\]~3 94 COMB LAB_X39_Y31 2 " "Info: 94: + IC(0.912 ns) + CELL(0.596 ns) = 54.068 ns; Loc. = LAB_X39_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[256]~2094 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.154 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[2\]~5 95 COMB LAB_X39_Y31 2 " "Info: 95: + IC(0.000 ns) + CELL(0.086 ns) = 54.154 ns; Loc. = LAB_X39_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.240 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[3\]~7 96 COMB LAB_X39_Y31 2 " "Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 54.240 ns; Loc. = LAB_X39_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.326 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[4\]~9 97 COMB LAB_X39_Y31 2 " "Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 54.326 ns; Loc. = LAB_X39_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.412 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[5\]~11 98 COMB LAB_X39_Y31 2 " "Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 54.412 ns; Loc. = LAB_X39_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.498 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[6\]~13 99 COMB LAB_X39_Y31 2 " "Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 54.498 ns; Loc. = LAB_X39_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.584 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[7\]~15 100 COMB LAB_X39_Y31 2 " "Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 54.584 ns; Loc. = LAB_X39_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.670 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[8\]~17 101 COMB LAB_X39_Y31 2 " "Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 54.670 ns; Loc. = LAB_X39_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.756 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[9\]~19 102 COMB LAB_X39_Y31 1 " "Info: 102: + IC(0.000 ns) + CELL(0.086 ns) = 54.756 ns; Loc. = LAB_X39_Y31; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 55.262 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[10\]~20 103 COMB LAB_X39_Y31 13 " "Info: 103: + IC(0.000 ns) + CELL(0.506 ns) = 55.262 ns; Loc. = LAB_X39_Y31; Fanout = 13; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[10\]~20'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 56.380 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[289\]~2103 104 COMB LAB_X38_Y31 3 " "Info: 104: + IC(0.912 ns) + CELL(0.206 ns) = 56.380 ns; Loc. = LAB_X38_Y31; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[289\]~2103'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[289]~2103 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.596 ns) 58.281 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[2\]~5 105 COMB LAB_X35_Y31 2 " "Info: 105: + IC(1.305 ns) + CELL(0.596 ns) = 58.281 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.901 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[289]~2103 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.367 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[3\]~7 106 COMB LAB_X35_Y31 2 " "Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 58.367 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.453 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[4\]~9 107 COMB LAB_X35_Y31 2 " "Info: 107: + IC(0.000 ns) + CELL(0.086 ns) = 58.453 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.539 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[5\]~11 108 COMB LAB_X35_Y31 2 " "Info: 108: + IC(0.000 ns) + CELL(0.086 ns) = 58.539 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.625 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[6\]~13 109 COMB LAB_X35_Y31 2 " "Info: 109: + IC(0.000 ns) + CELL(0.086 ns) = 58.625 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.711 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[7\]~15 110 COMB LAB_X35_Y31 2 " "Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 58.711 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.797 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[8\]~17 111 COMB LAB_X35_Y31 2 " "Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 58.797 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.883 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[9\]~19 112 COMB LAB_X35_Y31 2 " "Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 58.883 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.969 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[10\]~21 113 COMB LAB_X35_Y31 1 " "Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 58.969 ns; Loc. = LAB_X35_Y31; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 59.475 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[11\]~22 114 COMB LAB_X35_Y31 14 " "Info: 114: + IC(0.000 ns) + CELL(0.506 ns) = 59.475 ns; Loc. = LAB_X35_Y31; Fanout = 14; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[11\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.206 ns) 60.991 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[323\]~2112 115 COMB LAB_X39_Y31 3 " "Info: 115: + IC(1.310 ns) + CELL(0.206 ns) = 60.991 ns; Loc. = LAB_X39_Y31; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[323\]~2112'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[323]~2112 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.123 ns) + CELL(0.596 ns) 63.710 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[4\]~9 116 COMB LAB_X32_Y35 2 " "Info: 116: + IC(2.123 ns) + CELL(0.596 ns) = 63.710 ns; Loc. = LAB_X32_Y35; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[323]~2112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 63.796 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[5\]~11 117 COMB LAB_X32_Y35 2 " "Info: 117: + IC(0.000 ns) + CELL(0.086 ns) = 63.796 ns; Loc. = LAB_X32_Y35; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 63.882 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[6\]~13 118 COMB LAB_X32_Y35 2 " "Info: 118: + IC(0.000 ns) + CELL(0.086 ns) = 63.882 ns; Loc. = LAB_X32_Y35; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 63.968 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[7\]~15 119 COMB LAB_X32_Y35 2 " "Info: 119: + IC(0.000 ns) + CELL(0.086 ns) = 63.968 ns; Loc. = LAB_X32_Y35; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.054 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[8\]~17 120 COMB LAB_X32_Y35 2 " "Info: 120: + IC(0.000 ns) + CELL(0.086 ns) = 64.054 ns; Loc. = LAB_X32_Y35; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.140 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[9\]~19 121 COMB LAB_X32_Y35 2 " "Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 64.140 ns; Loc. = LAB_X32_Y35; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.226 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[10\]~21 122 COMB LAB_X32_Y35 2 " "Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 64.226 ns; Loc. = LAB_X32_Y35; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.312 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[11\]~23 123 COMB LAB_X32_Y35 1 " "Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 64.312 ns; Loc. = LAB_X32_Y35; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 64.818 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[12\]~24 124 COMB LAB_X32_Y35 15 " "Info: 124: + IC(0.000 ns) + CELL(0.506 ns) = 64.818 ns; Loc. = LAB_X32_Y35; Fanout = 15; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[12\]~24'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.206 ns) 66.355 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[356\]~2123 125 COMB LAB_X31_Y32 3 " "Info: 125: + IC(1.331 ns) + CELL(0.206 ns) = 66.355 ns; Loc. = LAB_X31_Y32; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[356\]~2123'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[356]~2123 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.596 ns) 68.268 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[5\]~11 126 COMB LAB_X32_Y31 2 " "Info: 126: + IC(1.317 ns) + CELL(0.596 ns) = 68.268 ns; Loc. = LAB_X32_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[356]~2123 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.354 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[6\]~13 127 COMB LAB_X32_Y31 2 " "Info: 127: + IC(0.000 ns) + CELL(0.086 ns) = 68.354 ns; Loc. = LAB_X32_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.440 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[7\]~15 128 COMB LAB_X32_Y31 2 " "Info: 128: + IC(0.000 ns) + CELL(0.086 ns) = 68.440 ns; Loc. = LAB_X32_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.526 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[8\]~17 129 COMB LAB_X32_Y31 2 " "Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 68.526 ns; Loc. = LAB_X32_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.612 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[9\]~19 130 COMB LAB_X32_Y31 2 " "Info: 130: + IC(0.000 ns) + CELL(0.086 ns) = 68.612 ns; Loc. = LAB_X32_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.698 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[10\]~21 131 COMB LAB_X32_Y31 2 " "Info: 131: + IC(0.000 ns) + CELL(0.086 ns) = 68.698 ns; Loc. = LAB_X32_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.784 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[11\]~23 132 COMB LAB_X32_Y31 2 " "Info: 132: + IC(0.000 ns) + CELL(0.086 ns) = 68.784 ns; Loc. = LAB_X32_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.870 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[12\]~25 133 COMB LAB_X32_Y31 1 " "Info: 133: + IC(0.000 ns) + CELL(0.086 ns) = 68.870 ns; Loc. = LAB_X32_Y31; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 69.376 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[13\]~26 134 COMB LAB_X32_Y31 16 " "Info: 134: + IC(0.000 ns) + CELL(0.506 ns) = 69.376 ns; Loc. = LAB_X32_Y31; Fanout = 16; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[13\]~26'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(0.206 ns) 71.982 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[384\]~2140 135 COMB LAB_X59_Y28 3 " "Info: 135: + IC(2.400 ns) + CELL(0.206 ns) = 71.982 ns; Loc. = LAB_X59_Y28; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[384\]~2140'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2140 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.406 ns) + CELL(0.596 ns) 74.984 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[1\]~3 136 COMB LAB_X30_Y31 2 " "Info: 136: + IC(2.406 ns) + CELL(0.596 ns) = 74.984 ns; Loc. = LAB_X30_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.002 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2140 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.070 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[2\]~5 137 COMB LAB_X30_Y31 2 " "Info: 137: + IC(0.000 ns) + CELL(0.086 ns) = 75.070 ns; Loc. = LAB_X30_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.156 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[3\]~7 138 COMB LAB_X30_Y31 2 " "Info: 138: + IC(0.000 ns) + CELL(0.086 ns) = 75.156 ns; Loc. = LAB_X30_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.242 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[4\]~9 139 COMB LAB_X30_Y31 2 " "Info: 139: + IC(0.000 ns) + CELL(0.086 ns) = 75.242 ns; Loc. = LAB_X30_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.328 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[5\]~11 140 COMB LAB_X30_Y31 2 " "Info: 140: + IC(0.000 ns) + CELL(0.086 ns) = 75.328 ns; Loc. = LAB_X30_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.414 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[6\]~13 141 COMB LAB_X30_Y31 2 " "Info: 141: + IC(0.000 ns) + CELL(0.086 ns) = 75.414 ns; Loc. = LAB_X30_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.500 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[7\]~15 142 COMB LAB_X30_Y31 2 " "Info: 142: + IC(0.000 ns) + CELL(0.086 ns) = 75.500 ns; Loc. = LAB_X30_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.586 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[8\]~17 143 COMB LAB_X30_Y31 2 " "Info: 143: + IC(0.000 ns) + CELL(0.086 ns) = 75.586 ns; Loc. = LAB_X30_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.672 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[9\]~19 144 COMB LAB_X30_Y31 2 " "Info: 144: + IC(0.000 ns) + CELL(0.086 ns) = 75.672 ns; Loc. = LAB_X30_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.758 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[10\]~21 145 COMB LAB_X30_Y31 2 " "Info: 145: + IC(0.000 ns) + CELL(0.086 ns) = 75.758 ns; Loc. = LAB_X30_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.844 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[11\]~23 146 COMB LAB_X30_Y31 2 " "Info: 146: + IC(0.000 ns) + CELL(0.086 ns) = 75.844 ns; Loc. = LAB_X30_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.930 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[12\]~25 147 COMB LAB_X30_Y31 2 " "Info: 147: + IC(0.000 ns) + CELL(0.086 ns) = 75.930 ns; Loc. = LAB_X30_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 76.016 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[13\]~27 148 COMB LAB_X30_Y31 1 " "Info: 148: + IC(0.000 ns) + CELL(0.086 ns) = 76.016 ns; Loc. = LAB_X30_Y31; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 76.522 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[14\]~28 149 COMB LAB_X30_Y31 17 " "Info: 149: + IC(0.000 ns) + CELL(0.506 ns) = 76.522 ns; Loc. = LAB_X30_Y31; Fanout = 17; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[14\]~28'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.406 ns) + CELL(0.206 ns) 79.134 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[417\]~2153 150 COMB LAB_X59_Y28 3 " "Info: 150: + IC(2.406 ns) + CELL(0.206 ns) = 79.134 ns; Loc. = LAB_X59_Y28; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[417\]~2153'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2153 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(0.596 ns) 82.130 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[2\]~5 151 COMB LAB_X32_Y32 2 " "Info: 151: + IC(2.400 ns) + CELL(0.596 ns) = 82.130 ns; Loc. = LAB_X32_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.996 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2153 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.216 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[3\]~7 152 COMB LAB_X32_Y32 2 " "Info: 152: + IC(0.000 ns) + CELL(0.086 ns) = 82.216 ns; Loc. = LAB_X32_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.302 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[4\]~9 153 COMB LAB_X32_Y32 2 " "Info: 153: + IC(0.000 ns) + CELL(0.086 ns) = 82.302 ns; Loc. = LAB_X32_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.388 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[5\]~11 154 COMB LAB_X32_Y32 2 " "Info: 154: + IC(0.000 ns) + CELL(0.086 ns) = 82.388 ns; Loc. = LAB_X32_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.474 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[6\]~13 155 COMB LAB_X32_Y32 2 " "Info: 155: + IC(0.000 ns) + CELL(0.086 ns) = 82.474 ns; Loc. = LAB_X32_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.560 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[7\]~15 156 COMB LAB_X32_Y32 2 " "Info: 156: + IC(0.000 ns) + CELL(0.086 ns) = 82.560 ns; Loc. = LAB_X32_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.646 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[8\]~17 157 COMB LAB_X32_Y32 2 " "Info: 157: + IC(0.000 ns) + CELL(0.086 ns) = 82.646 ns; Loc. = LAB_X32_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.732 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[9\]~19 158 COMB LAB_X32_Y32 2 " "Info: 158: + IC(0.000 ns) + CELL(0.086 ns) = 82.732 ns; Loc. = LAB_X32_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.818 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[10\]~21 159 COMB LAB_X32_Y32 2 " "Info: 159: + IC(0.000 ns) + CELL(0.086 ns) = 82.818 ns; Loc. = LAB_X32_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.904 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[11\]~23 160 COMB LAB_X32_Y32 2 " "Info: 160: + IC(0.000 ns) + CELL(0.086 ns) = 82.904 ns; Loc. = LAB_X32_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.990 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[12\]~25 161 COMB LAB_X32_Y32 2 " "Info: 161: + IC(0.000 ns) + CELL(0.086 ns) = 82.990 ns; Loc. = LAB_X32_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.076 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[13\]~27 162 COMB LAB_X32_Y32 2 " "Info: 162: + IC(0.000 ns) + CELL(0.086 ns) = 83.076 ns; Loc. = LAB_X32_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.162 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[14\]~29 163 COMB LAB_X32_Y32 1 " "Info: 163: + IC(0.000 ns) + CELL(0.086 ns) = 83.162 ns; Loc. = LAB_X32_Y32; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 83.668 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[15\]~30 164 COMB LAB_X32_Y32 18 " "Info: 164: + IC(0.000 ns) + CELL(0.506 ns) = 83.668 ns; Loc. = LAB_X32_Y32; Fanout = 18; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[15\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.206 ns) 85.191 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[449\]~2168 165 COMB LAB_X33_Y31 3 " "Info: 165: + IC(1.317 ns) + CELL(0.206 ns) = 85.191 ns; Loc. = LAB_X33_Y31; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[449\]~2168'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[449]~2168 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.399 ns) + CELL(0.596 ns) 88.186 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[2\]~5 166 COMB LAB_X59_Y28 2 " "Info: 166: + IC(2.399 ns) + CELL(0.596 ns) = 88.186 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.995 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[449]~2168 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.272 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[3\]~7 167 COMB LAB_X59_Y28 2 " "Info: 167: + IC(0.000 ns) + CELL(0.086 ns) = 88.272 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.358 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[4\]~9 168 COMB LAB_X59_Y28 2 " "Info: 168: + IC(0.000 ns) + CELL(0.086 ns) = 88.358 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.444 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[5\]~11 169 COMB LAB_X59_Y28 2 " "Info: 169: + IC(0.000 ns) + CELL(0.086 ns) = 88.444 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.530 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[6\]~13 170 COMB LAB_X59_Y28 2 " "Info: 170: + IC(0.000 ns) + CELL(0.086 ns) = 88.530 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.616 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[7\]~15 171 COMB LAB_X59_Y28 2 " "Info: 171: + IC(0.000 ns) + CELL(0.086 ns) = 88.616 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 88.809 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[8\]~17 172 COMB LAB_X59_Y27 2 " "Info: 172: + IC(0.107 ns) + CELL(0.086 ns) = 88.809 ns; Loc. = LAB_X59_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.895 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[9\]~19 173 COMB LAB_X59_Y27 2 " "Info: 173: + IC(0.000 ns) + CELL(0.086 ns) = 88.895 ns; Loc. = LAB_X59_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.981 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[10\]~21 174 COMB LAB_X59_Y27 2 " "Info: 174: + IC(0.000 ns) + CELL(0.086 ns) = 88.981 ns; Loc. = LAB_X59_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 89.067 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[11\]~23 175 COMB LAB_X59_Y27 2 " "Info: 175: + IC(0.000 ns) + CELL(0.086 ns) = 89.067 ns; Loc. = LAB_X59_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 89.153 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[12\]~25 176 COMB LAB_X59_Y27 2 " "Info: 176: + IC(0.000 ns) + CELL(0.086 ns) = 89.153 ns; Loc. = LAB_X59_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 89.239 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[13\]~27 177 COMB LAB_X59_Y27 2 " "Info: 177: + IC(0.000 ns) + CELL(0.086 ns) = 89.239 ns; Loc. = LAB_X59_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 89.325 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[14\]~29 178 COMB LAB_X59_Y27 2 " "Info: 178: + IC(0.000 ns) + CELL(0.086 ns) = 89.325 ns; Loc. = LAB_X59_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 89.411 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[15\]~31 179 COMB LAB_X59_Y27 1 " "Info: 179: + IC(0.000 ns) + CELL(0.086 ns) = 89.411 ns; Loc. = LAB_X59_Y27; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 89.917 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[16\]~32 180 COMB LAB_X59_Y27 19 " "Info: 180: + IC(0.000 ns) + CELL(0.506 ns) = 89.917 ns; Loc. = LAB_X59_Y27; Fanout = 19; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[16\]~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.806 ns) + CELL(0.206 ns) 92.929 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[488\]~2177 181 COMB LAB_X31_Y32 3 " "Info: 181: + IC(2.806 ns) + CELL(0.206 ns) = 92.929 ns; Loc. = LAB_X31_Y32; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[488\]~2177'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[488]~2177 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.811 ns) + CELL(0.596 ns) 96.336 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[9\]~19 182 COMB LAB_X60_Y27 2 " "Info: 182: + IC(2.811 ns) + CELL(0.596 ns) = 96.336 ns; Loc. = LAB_X60_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.407 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[488]~2177 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.422 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[10\]~21 183 COMB LAB_X60_Y27 2 " "Info: 183: + IC(0.000 ns) + CELL(0.086 ns) = 96.422 ns; Loc. = LAB_X60_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.508 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[11\]~23 184 COMB LAB_X60_Y27 2 " "Info: 184: + IC(0.000 ns) + CELL(0.086 ns) = 96.508 ns; Loc. = LAB_X60_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.594 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[12\]~25 185 COMB LAB_X60_Y27 2 " "Info: 185: + IC(0.000 ns) + CELL(0.086 ns) = 96.594 ns; Loc. = LAB_X60_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.680 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[13\]~27 186 COMB LAB_X60_Y27 2 " "Info: 186: + IC(0.000 ns) + CELL(0.086 ns) = 96.680 ns; Loc. = LAB_X60_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.766 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[14\]~29 187 COMB LAB_X60_Y27 2 " "Info: 187: + IC(0.000 ns) + CELL(0.086 ns) = 96.766 ns; Loc. = LAB_X60_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.852 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[15\]~31 188 COMB LAB_X60_Y27 2 " "Info: 188: + IC(0.000 ns) + CELL(0.086 ns) = 96.852 ns; Loc. = LAB_X60_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.938 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[16\]~33 189 COMB LAB_X60_Y27 1 " "Info: 189: + IC(0.000 ns) + CELL(0.086 ns) = 96.938 ns; Loc. = LAB_X60_Y27; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 97.444 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[17\]~34 190 COMB LAB_X60_Y27 20 " "Info: 190: + IC(0.000 ns) + CELL(0.506 ns) = 97.444 ns; Loc. = LAB_X60_Y27; Fanout = 20; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[17\]~34'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.206 ns) 98.967 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[515\]~2199 191 COMB LAB_X60_Y28 3 " "Info: 191: + IC(1.317 ns) + CELL(0.206 ns) = 98.967 ns; Loc. = LAB_X60_Y28; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[515\]~2199'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[515]~2199 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.596 ns) 100.891 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[4\]~9 192 COMB LAB_X60_Y26 2 " "Info: 192: + IC(1.328 ns) + CELL(0.596 ns) = 100.891 ns; Loc. = LAB_X60_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[515]~2199 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 100.977 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[5\]~11 193 COMB LAB_X60_Y26 2 " "Info: 193: + IC(0.000 ns) + CELL(0.086 ns) = 100.977 ns; Loc. = LAB_X60_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.063 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[6\]~13 194 COMB LAB_X60_Y26 2 " "Info: 194: + IC(0.000 ns) + CELL(0.086 ns) = 101.063 ns; Loc. = LAB_X60_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.149 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[7\]~15 195 COMB LAB_X60_Y26 2 " "Info: 195: + IC(0.000 ns) + CELL(0.086 ns) = 101.149 ns; Loc. = LAB_X60_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.235 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[8\]~17 196 COMB LAB_X60_Y26 2 " "Info: 196: + IC(0.000 ns) + CELL(0.086 ns) = 101.235 ns; Loc. = LAB_X60_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 101.428 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[9\]~19 197 COMB LAB_X60_Y25 2 " "Info: 197: + IC(0.107 ns) + CELL(0.086 ns) = 101.428 ns; Loc. = LAB_X60_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.514 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[10\]~21 198 COMB LAB_X60_Y25 2 " "Info: 198: + IC(0.000 ns) + CELL(0.086 ns) = 101.514 ns; Loc. = LAB_X60_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.600 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[11\]~23 199 COMB LAB_X60_Y25 2 " "Info: 199: + IC(0.000 ns) + CELL(0.086 ns) = 101.600 ns; Loc. = LAB_X60_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.686 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[12\]~25 200 COMB LAB_X60_Y25 2 " "Info: 200: + IC(0.000 ns) + CELL(0.086 ns) = 101.686 ns; Loc. = LAB_X60_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.772 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[13\]~27 201 COMB LAB_X60_Y25 2 " "Info: 201: + IC(0.000 ns) + CELL(0.086 ns) = 101.772 ns; Loc. = LAB_X60_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.858 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[14\]~29 202 COMB LAB_X60_Y25 2 " "Info: 202: + IC(0.000 ns) + CELL(0.086 ns) = 101.858 ns; Loc. = LAB_X60_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.944 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[15\]~31 203 COMB LAB_X60_Y25 2 " "Info: 203: + IC(0.000 ns) + CELL(0.086 ns) = 101.944 ns; Loc. = LAB_X60_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 102.030 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[16\]~33 204 COMB LAB_X60_Y25 2 " "Info: 204: + IC(0.000 ns) + CELL(0.086 ns) = 102.030 ns; Loc. = LAB_X60_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 102.116 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[17\]~35 205 COMB LAB_X60_Y25 1 " "Info: 205: + IC(0.000 ns) + CELL(0.086 ns) = 102.116 ns; Loc. = LAB_X60_Y25; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 102.622 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[18\]~36 206 COMB LAB_X60_Y25 21 " "Info: 206: + IC(0.000 ns) + CELL(0.506 ns) = 102.622 ns; Loc. = LAB_X60_Y25; Fanout = 21; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[18\]~36'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.206 ns) 104.145 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[545\]~2219 207 COMB LAB_X60_Y26 3 " "Info: 207: + IC(1.317 ns) + CELL(0.206 ns) = 104.145 ns; Loc. = LAB_X60_Y26; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[545\]~2219'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[545]~2219 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 105.653 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[2\]~5 208 COMB LAB_X59_Y26 2 " "Info: 208: + IC(0.912 ns) + CELL(0.596 ns) = 105.653 ns; Loc. = LAB_X59_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[545]~2219 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.739 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[3\]~7 209 COMB LAB_X59_Y26 2 " "Info: 209: + IC(0.000 ns) + CELL(0.086 ns) = 105.739 ns; Loc. = LAB_X59_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.825 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[4\]~9 210 COMB LAB_X59_Y26 2 " "Info: 210: + IC(0.000 ns) + CELL(0.086 ns) = 105.825 ns; Loc. = LAB_X59_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.911 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[5\]~11 211 COMB LAB_X59_Y26 2 " "Info: 211: + IC(0.000 ns) + CELL(0.086 ns) = 105.911 ns; Loc. = LAB_X59_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.997 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[6\]~13 212 COMB LAB_X59_Y26 2 " "Info: 212: + IC(0.000 ns) + CELL(0.086 ns) = 105.997 ns; Loc. = LAB_X59_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.083 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[7\]~15 213 COMB LAB_X59_Y26 2 " "Info: 213: + IC(0.000 ns) + CELL(0.086 ns) = 106.083 ns; Loc. = LAB_X59_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.169 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[8\]~17 214 COMB LAB_X59_Y26 2 " "Info: 214: + IC(0.000 ns) + CELL(0.086 ns) = 106.169 ns; Loc. = LAB_X59_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.255 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[9\]~19 215 COMB LAB_X59_Y26 2 " "Info: 215: + IC(0.000 ns) + CELL(0.086 ns) = 106.255 ns; Loc. = LAB_X59_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 106.448 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[10\]~21 216 COMB LAB_X59_Y25 2 " "Info: 216: + IC(0.107 ns) + CELL(0.086 ns) = 106.448 ns; Loc. = LAB_X59_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.534 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[11\]~23 217 COMB LAB_X59_Y25 2 " "Info: 217: + IC(0.000 ns) + CELL(0.086 ns) = 106.534 ns; Loc. = LAB_X59_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.620 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[12\]~25 218 COMB LAB_X59_Y25 2 " "Info: 218: + IC(0.000 ns) + CELL(0.086 ns) = 106.620 ns; Loc. = LAB_X59_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.706 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[13\]~27 219 COMB LAB_X59_Y25 2 " "Info: 219: + IC(0.000 ns) + CELL(0.086 ns) = 106.706 ns; Loc. = LAB_X59_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.792 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[14\]~29 220 COMB LAB_X59_Y25 2 " "Info: 220: + IC(0.000 ns) + CELL(0.086 ns) = 106.792 ns; Loc. = LAB_X59_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.878 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[15\]~31 221 COMB LAB_X59_Y25 2 " "Info: 221: + IC(0.000 ns) + CELL(0.086 ns) = 106.878 ns; Loc. = LAB_X59_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.964 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[16\]~33 222 COMB LAB_X59_Y25 2 " "Info: 222: + IC(0.000 ns) + CELL(0.086 ns) = 106.964 ns; Loc. = LAB_X59_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 107.050 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[17\]~35 223 COMB LAB_X59_Y25 2 " "Info: 223: + IC(0.000 ns) + CELL(0.086 ns) = 107.050 ns; Loc. = LAB_X59_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 107.136 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[18\]~37 224 COMB LAB_X59_Y25 1 " "Info: 224: + IC(0.000 ns) + CELL(0.086 ns) = 107.136 ns; Loc. = LAB_X59_Y25; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 107.642 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[19\]~38 225 COMB LAB_X59_Y25 22 " "Info: 225: + IC(0.000 ns) + CELL(0.506 ns) = 107.642 ns; Loc. = LAB_X59_Y25; Fanout = 22; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[19\]~38'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.206 ns) 109.153 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[583\]~2232 226 COMB LAB_X56_Y25 3 " "Info: 226: + IC(1.305 ns) + CELL(0.206 ns) = 109.153 ns; Loc. = LAB_X56_Y25; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[583\]~2232'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[583]~2232 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(0.596 ns) 111.458 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[8\]~17 227 COMB LAB_X58_Y26 2 " "Info: 227: + IC(1.709 ns) + CELL(0.596 ns) = 111.458 ns; Loc. = LAB_X58_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[583]~2232 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.544 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[9\]~19 228 COMB LAB_X58_Y26 2 " "Info: 228: + IC(0.000 ns) + CELL(0.086 ns) = 111.544 ns; Loc. = LAB_X58_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 111.737 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[10\]~21 229 COMB LAB_X58_Y25 2 " "Info: 229: + IC(0.107 ns) + CELL(0.086 ns) = 111.737 ns; Loc. = LAB_X58_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.823 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[11\]~23 230 COMB LAB_X58_Y25 2 " "Info: 230: + IC(0.000 ns) + CELL(0.086 ns) = 111.823 ns; Loc. = LAB_X58_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.909 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[12\]~25 231 COMB LAB_X58_Y25 2 " "Info: 231: + IC(0.000 ns) + CELL(0.086 ns) = 111.909 ns; Loc. = LAB_X58_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.995 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[13\]~27 232 COMB LAB_X58_Y25 2 " "Info: 232: + IC(0.000 ns) + CELL(0.086 ns) = 111.995 ns; Loc. = LAB_X58_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.081 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[14\]~29 233 COMB LAB_X58_Y25 2 " "Info: 233: + IC(0.000 ns) + CELL(0.086 ns) = 112.081 ns; Loc. = LAB_X58_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.167 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[15\]~31 234 COMB LAB_X58_Y25 2 " "Info: 234: + IC(0.000 ns) + CELL(0.086 ns) = 112.167 ns; Loc. = LAB_X58_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.253 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[16\]~33 235 COMB LAB_X58_Y25 2 " "Info: 235: + IC(0.000 ns) + CELL(0.086 ns) = 112.253 ns; Loc. = LAB_X58_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.339 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[17\]~35 236 COMB LAB_X58_Y25 2 " "Info: 236: + IC(0.000 ns) + CELL(0.086 ns) = 112.339 ns; Loc. = LAB_X58_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.425 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[18\]~37 237 COMB LAB_X58_Y25 2 " "Info: 237: + IC(0.000 ns) + CELL(0.086 ns) = 112.425 ns; Loc. = LAB_X58_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.511 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[19\]~39 238 COMB LAB_X58_Y25 1 " "Info: 238: + IC(0.000 ns) + CELL(0.086 ns) = 112.511 ns; Loc. = LAB_X58_Y25; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 113.017 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[20\]~40 239 COMB LAB_X58_Y25 23 " "Info: 239: + IC(0.000 ns) + CELL(0.506 ns) = 113.017 ns; Loc. = LAB_X58_Y25; Fanout = 23; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[20\]~40'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.206 ns) 114.947 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[614\]~2253 240 COMB LAB_X56_Y21 3 " "Info: 240: + IC(1.724 ns) + CELL(0.206 ns) = 114.947 ns; Loc. = LAB_X56_Y21; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[614\]~2253'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[614]~2253 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.596 ns) 117.281 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[7\]~15 241 COMB LAB_X57_Y26 2 " "Info: 241: + IC(1.738 ns) + CELL(0.596 ns) = 117.281 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[614]~2253 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.367 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[8\]~17 242 COMB LAB_X57_Y26 2 " "Info: 242: + IC(0.000 ns) + CELL(0.086 ns) = 117.367 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.453 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[9\]~19 243 COMB LAB_X57_Y26 2 " "Info: 243: + IC(0.000 ns) + CELL(0.086 ns) = 117.453 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.539 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[10\]~21 244 COMB LAB_X57_Y26 2 " "Info: 244: + IC(0.000 ns) + CELL(0.086 ns) = 117.539 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 117.732 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[11\]~23 245 COMB LAB_X57_Y25 2 " "Info: 245: + IC(0.107 ns) + CELL(0.086 ns) = 117.732 ns; Loc. = LAB_X57_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.818 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[12\]~25 246 COMB LAB_X57_Y25 2 " "Info: 246: + IC(0.000 ns) + CELL(0.086 ns) = 117.818 ns; Loc. = LAB_X57_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.904 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[13\]~27 247 COMB LAB_X57_Y25 2 " "Info: 247: + IC(0.000 ns) + CELL(0.086 ns) = 117.904 ns; Loc. = LAB_X57_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.990 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[14\]~29 248 COMB LAB_X57_Y25 2 " "Info: 248: + IC(0.000 ns) + CELL(0.086 ns) = 117.990 ns; Loc. = LAB_X57_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 118.076 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[15\]~31 249 COMB LAB_X57_Y25 2 " "Info: 249: + IC(0.000 ns) + CELL(0.086 ns) = 118.076 ns; Loc. = LAB_X57_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 118.162 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[16\]~33 250 COMB LAB_X57_Y25 2 " "Info: 250: + IC(0.000 ns) + CELL(0.086 ns) = 118.162 ns; Loc. = LAB_X57_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 118.248 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[17\]~35 251 COMB LAB_X57_Y25 2 " "Info: 251: + IC(0.000 ns) + CELL(0.086 ns) = 118.248 ns; Loc. = LAB_X57_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 118.334 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[18\]~37 252 COMB LAB_X57_Y25 2 " "Info: 252: + IC(0.000 ns) + CELL(0.086 ns) = 118.334 ns; Loc. = LAB_X57_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 118.420 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[19\]~39 253 COMB LAB_X57_Y25 2 " "Info: 253: + IC(0.000 ns) + CELL(0.086 ns) = 118.420 ns; Loc. = LAB_X57_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 118.506 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[20\]~41 254 COMB LAB_X57_Y25 1 " "Info: 254: + IC(0.000 ns) + CELL(0.086 ns) = 118.506 ns; Loc. = LAB_X57_Y25; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 119.012 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[21\]~42 255 COMB LAB_X57_Y25 24 " "Info: 255: + IC(0.000 ns) + CELL(0.506 ns) = 119.012 ns; Loc. = LAB_X57_Y25; Fanout = 24; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[21\]~42'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.206 ns) 120.943 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[645\]~2275 256 COMB LAB_X54_Y22 3 " "Info: 256: + IC(1.725 ns) + CELL(0.206 ns) = 120.943 ns; Loc. = LAB_X54_Y22; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[645\]~2275'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[645]~2275 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.720 ns) + CELL(0.596 ns) 123.259 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[6\]~13 257 COMB LAB_X56_Y24 2 " "Info: 257: + IC(1.720 ns) + CELL(0.596 ns) = 123.259 ns; Loc. = LAB_X56_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[645]~2275 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.345 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[7\]~15 258 COMB LAB_X56_Y24 2 " "Info: 258: + IC(0.000 ns) + CELL(0.086 ns) = 123.345 ns; Loc. = LAB_X56_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.431 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[8\]~17 259 COMB LAB_X56_Y24 2 " "Info: 259: + IC(0.000 ns) + CELL(0.086 ns) = 123.431 ns; Loc. = LAB_X56_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.517 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[9\]~19 260 COMB LAB_X56_Y24 2 " "Info: 260: + IC(0.000 ns) + CELL(0.086 ns) = 123.517 ns; Loc. = LAB_X56_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.603 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[10\]~21 261 COMB LAB_X56_Y24 2 " "Info: 261: + IC(0.000 ns) + CELL(0.086 ns) = 123.603 ns; Loc. = LAB_X56_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 123.796 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[11\]~23 262 COMB LAB_X56_Y23 2 " "Info: 262: + IC(0.107 ns) + CELL(0.086 ns) = 123.796 ns; Loc. = LAB_X56_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.882 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[12\]~25 263 COMB LAB_X56_Y23 2 " "Info: 263: + IC(0.000 ns) + CELL(0.086 ns) = 123.882 ns; Loc. = LAB_X56_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.968 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[13\]~27 264 COMB LAB_X56_Y23 2 " "Info: 264: + IC(0.000 ns) + CELL(0.086 ns) = 123.968 ns; Loc. = LAB_X56_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.054 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[14\]~29 265 COMB LAB_X56_Y23 2 " "Info: 265: + IC(0.000 ns) + CELL(0.086 ns) = 124.054 ns; Loc. = LAB_X56_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.140 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[15\]~31 266 COMB LAB_X56_Y23 2 " "Info: 266: + IC(0.000 ns) + CELL(0.086 ns) = 124.140 ns; Loc. = LAB_X56_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.226 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[16\]~33 267 COMB LAB_X56_Y23 2 " "Info: 267: + IC(0.000 ns) + CELL(0.086 ns) = 124.226 ns; Loc. = LAB_X56_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.312 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[17\]~35 268 COMB LAB_X56_Y23 2 " "Info: 268: + IC(0.000 ns) + CELL(0.086 ns) = 124.312 ns; Loc. = LAB_X56_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.398 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[18\]~37 269 COMB LAB_X56_Y23 2 " "Info: 269: + IC(0.000 ns) + CELL(0.086 ns) = 124.398 ns; Loc. = LAB_X56_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.484 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[19\]~39 270 COMB LAB_X56_Y23 2 " "Info: 270: + IC(0.000 ns) + CELL(0.086 ns) = 124.484 ns; Loc. = LAB_X56_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.570 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[20\]~41 271 COMB LAB_X56_Y23 2 " "Info: 271: + IC(0.000 ns) + CELL(0.086 ns) = 124.570 ns; Loc. = LAB_X56_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.656 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[21\]~43 272 COMB LAB_X56_Y23 1 " "Info: 272: + IC(0.000 ns) + CELL(0.086 ns) = 124.656 ns; Loc. = LAB_X56_Y23; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 125.162 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[22\]~44 273 COMB LAB_X56_Y23 25 " "Info: 273: + IC(0.000 ns) + CELL(0.506 ns) = 125.162 ns; Loc. = LAB_X56_Y23; Fanout = 25; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[22\]~44'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(0.206 ns) 127.077 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[674\]~2300 274 COMB LAB_X54_Y24 3 " "Info: 274: + IC(1.709 ns) + CELL(0.206 ns) = 127.077 ns; Loc. = LAB_X54_Y24; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[674\]~2300'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~2300 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.596 ns) 128.989 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[3\]~7 275 COMB LAB_X53_Y25 2 " "Info: 275: + IC(1.316 ns) + CELL(0.596 ns) = 128.989 ns; Loc. = LAB_X53_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~2300 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.075 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[4\]~9 276 COMB LAB_X53_Y25 2 " "Info: 276: + IC(0.000 ns) + CELL(0.086 ns) = 129.075 ns; Loc. = LAB_X53_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.161 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[5\]~11 277 COMB LAB_X53_Y25 2 " "Info: 277: + IC(0.000 ns) + CELL(0.086 ns) = 129.161 ns; Loc. = LAB_X53_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.247 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[6\]~13 278 COMB LAB_X53_Y25 2 " "Info: 278: + IC(0.000 ns) + CELL(0.086 ns) = 129.247 ns; Loc. = LAB_X53_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.333 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[7\]~15 279 COMB LAB_X53_Y25 2 " "Info: 279: + IC(0.000 ns) + CELL(0.086 ns) = 129.333 ns; Loc. = LAB_X53_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.419 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[8\]~17 280 COMB LAB_X53_Y25 2 " "Info: 280: + IC(0.000 ns) + CELL(0.086 ns) = 129.419 ns; Loc. = LAB_X53_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.505 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[9\]~19 281 COMB LAB_X53_Y25 2 " "Info: 281: + IC(0.000 ns) + CELL(0.086 ns) = 129.505 ns; Loc. = LAB_X53_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.591 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[10\]~21 282 COMB LAB_X53_Y25 2 " "Info: 282: + IC(0.000 ns) + CELL(0.086 ns) = 129.591 ns; Loc. = LAB_X53_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.677 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[11\]~23 283 COMB LAB_X53_Y25 2 " "Info: 283: + IC(0.000 ns) + CELL(0.086 ns) = 129.677 ns; Loc. = LAB_X53_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 129.870 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[12\]~25 284 COMB LAB_X53_Y24 2 " "Info: 284: + IC(0.107 ns) + CELL(0.086 ns) = 129.870 ns; Loc. = LAB_X53_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.956 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[13\]~27 285 COMB LAB_X53_Y24 2 " "Info: 285: + IC(0.000 ns) + CELL(0.086 ns) = 129.956 ns; Loc. = LAB_X53_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.042 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[14\]~29 286 COMB LAB_X53_Y24 2 " "Info: 286: + IC(0.000 ns) + CELL(0.086 ns) = 130.042 ns; Loc. = LAB_X53_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.128 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[15\]~31 287 COMB LAB_X53_Y24 2 " "Info: 287: + IC(0.000 ns) + CELL(0.086 ns) = 130.128 ns; Loc. = LAB_X53_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.214 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[16\]~33 288 COMB LAB_X53_Y24 2 " "Info: 288: + IC(0.000 ns) + CELL(0.086 ns) = 130.214 ns; Loc. = LAB_X53_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.300 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[17\]~35 289 COMB LAB_X53_Y24 2 " "Info: 289: + IC(0.000 ns) + CELL(0.086 ns) = 130.300 ns; Loc. = LAB_X53_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.386 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[18\]~37 290 COMB LAB_X53_Y24 2 " "Info: 290: + IC(0.000 ns) + CELL(0.086 ns) = 130.386 ns; Loc. = LAB_X53_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.472 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[19\]~39 291 COMB LAB_X53_Y24 2 " "Info: 291: + IC(0.000 ns) + CELL(0.086 ns) = 130.472 ns; Loc. = LAB_X53_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.558 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[20\]~41 292 COMB LAB_X53_Y24 2 " "Info: 292: + IC(0.000 ns) + CELL(0.086 ns) = 130.558 ns; Loc. = LAB_X53_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.644 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[21\]~43 293 COMB LAB_X53_Y24 2 " "Info: 293: + IC(0.000 ns) + CELL(0.086 ns) = 130.644 ns; Loc. = LAB_X53_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.730 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[22\]~45 294 COMB LAB_X53_Y24 1 " "Info: 294: + IC(0.000 ns) + CELL(0.086 ns) = 130.730 ns; Loc. = LAB_X53_Y24; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 131.236 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[23\]~46 295 COMB LAB_X53_Y24 26 " "Info: 295: + IC(0.000 ns) + CELL(0.506 ns) = 131.236 ns; Loc. = LAB_X53_Y24; Fanout = 26; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[23\]~46'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.206 ns) 133.167 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[713\]~2316 296 COMB LAB_X56_Y21 3 " "Info: 296: + IC(1.725 ns) + CELL(0.206 ns) = 133.167 ns; Loc. = LAB_X56_Y21; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[713\]~2316'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[713]~2316 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.721 ns) + CELL(0.596 ns) 135.484 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[10\]~21 297 COMB LAB_X53_Y23 2 " "Info: 297: + IC(1.721 ns) + CELL(0.596 ns) = 135.484 ns; Loc. = LAB_X53_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.317 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[713]~2316 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.570 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[11\]~23 298 COMB LAB_X53_Y23 2 " "Info: 298: + IC(0.000 ns) + CELL(0.086 ns) = 135.570 ns; Loc. = LAB_X53_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 135.763 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[12\]~25 299 COMB LAB_X53_Y22 2 " "Info: 299: + IC(0.107 ns) + CELL(0.086 ns) = 135.763 ns; Loc. = LAB_X53_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.849 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[13\]~27 300 COMB LAB_X53_Y22 2 " "Info: 300: + IC(0.000 ns) + CELL(0.086 ns) = 135.849 ns; Loc. = LAB_X53_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.935 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[14\]~29 301 COMB LAB_X53_Y22 2 " "Info: 301: + IC(0.000 ns) + CELL(0.086 ns) = 135.935 ns; Loc. = LAB_X53_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.021 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[15\]~31 302 COMB LAB_X53_Y22 2 " "Info: 302: + IC(0.000 ns) + CELL(0.086 ns) = 136.021 ns; Loc. = LAB_X53_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.107 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[16\]~33 303 COMB LAB_X53_Y22 2 " "Info: 303: + IC(0.000 ns) + CELL(0.086 ns) = 136.107 ns; Loc. = LAB_X53_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.193 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[17\]~35 304 COMB LAB_X53_Y22 2 " "Info: 304: + IC(0.000 ns) + CELL(0.086 ns) = 136.193 ns; Loc. = LAB_X53_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.279 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[18\]~37 305 COMB LAB_X53_Y22 2 " "Info: 305: + IC(0.000 ns) + CELL(0.086 ns) = 136.279 ns; Loc. = LAB_X53_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.365 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[19\]~39 306 COMB LAB_X53_Y22 2 " "Info: 306: + IC(0.000 ns) + CELL(0.086 ns) = 136.365 ns; Loc. = LAB_X53_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.451 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[20\]~41 307 COMB LAB_X53_Y22 2 " "Info: 307: + IC(0.000 ns) + CELL(0.086 ns) = 136.451 ns; Loc. = LAB_X53_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.537 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[21\]~43 308 COMB LAB_X53_Y22 2 " "Info: 308: + IC(0.000 ns) + CELL(0.086 ns) = 136.537 ns; Loc. = LAB_X53_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.623 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[22\]~45 309 COMB LAB_X53_Y22 2 " "Info: 309: + IC(0.000 ns) + CELL(0.086 ns) = 136.623 ns; Loc. = LAB_X53_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.709 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[23\]~47 310 COMB LAB_X53_Y22 1 " "Info: 310: + IC(0.000 ns) + CELL(0.086 ns) = 136.709 ns; Loc. = LAB_X53_Y22; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 137.215 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[24\]~48 311 COMB LAB_X53_Y22 27 " "Info: 311: + IC(0.000 ns) + CELL(0.506 ns) = 137.215 ns; Loc. = LAB_X53_Y22; Fanout = 27; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[24\]~48'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.206 ns) 138.738 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[737\]~2348 312 COMB LAB_X53_Y23 3 " "Info: 312: + IC(1.317 ns) + CELL(0.206 ns) = 138.738 ns; Loc. = LAB_X53_Y23; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[737\]~2348'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[737]~2348 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.596 ns) 140.662 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[2\]~5 313 COMB LAB_X53_Y21 2 " "Info: 313: + IC(1.328 ns) + CELL(0.596 ns) = 140.662 ns; Loc. = LAB_X53_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[737]~2348 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.748 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[3\]~7 314 COMB LAB_X53_Y21 2 " "Info: 314: + IC(0.000 ns) + CELL(0.086 ns) = 140.748 ns; Loc. = LAB_X53_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.834 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[4\]~9 315 COMB LAB_X53_Y21 2 " "Info: 315: + IC(0.000 ns) + CELL(0.086 ns) = 140.834 ns; Loc. = LAB_X53_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.920 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[5\]~11 316 COMB LAB_X53_Y21 2 " "Info: 316: + IC(0.000 ns) + CELL(0.086 ns) = 140.920 ns; Loc. = LAB_X53_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.006 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[6\]~13 317 COMB LAB_X53_Y21 2 " "Info: 317: + IC(0.000 ns) + CELL(0.086 ns) = 141.006 ns; Loc. = LAB_X53_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.092 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[7\]~15 318 COMB LAB_X53_Y21 2 " "Info: 318: + IC(0.000 ns) + CELL(0.086 ns) = 141.092 ns; Loc. = LAB_X53_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.178 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[8\]~17 319 COMB LAB_X53_Y21 2 " "Info: 319: + IC(0.000 ns) + CELL(0.086 ns) = 141.178 ns; Loc. = LAB_X53_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.264 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[9\]~19 320 COMB LAB_X53_Y21 2 " "Info: 320: + IC(0.000 ns) + CELL(0.086 ns) = 141.264 ns; Loc. = LAB_X53_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.350 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[10\]~21 321 COMB LAB_X53_Y21 2 " "Info: 321: + IC(0.000 ns) + CELL(0.086 ns) = 141.350 ns; Loc. = LAB_X53_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.436 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[11\]~23 322 COMB LAB_X53_Y21 2 " "Info: 322: + IC(0.000 ns) + CELL(0.086 ns) = 141.436 ns; Loc. = LAB_X53_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.522 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[12\]~25 323 COMB LAB_X53_Y21 2 " "Info: 323: + IC(0.000 ns) + CELL(0.086 ns) = 141.522 ns; Loc. = LAB_X53_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 141.715 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[13\]~27 324 COMB LAB_X53_Y20 2 " "Info: 324: + IC(0.107 ns) + CELL(0.086 ns) = 141.715 ns; Loc. = LAB_X53_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.801 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[14\]~29 325 COMB LAB_X53_Y20 2 " "Info: 325: + IC(0.000 ns) + CELL(0.086 ns) = 141.801 ns; Loc. = LAB_X53_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.887 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[15\]~31 326 COMB LAB_X53_Y20 2 " "Info: 326: + IC(0.000 ns) + CELL(0.086 ns) = 141.887 ns; Loc. = LAB_X53_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.973 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[16\]~33 327 COMB LAB_X53_Y20 2 " "Info: 327: + IC(0.000 ns) + CELL(0.086 ns) = 141.973 ns; Loc. = LAB_X53_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.059 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[17\]~35 328 COMB LAB_X53_Y20 2 " "Info: 328: + IC(0.000 ns) + CELL(0.086 ns) = 142.059 ns; Loc. = LAB_X53_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.145 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[18\]~37 329 COMB LAB_X53_Y20 2 " "Info: 329: + IC(0.000 ns) + CELL(0.086 ns) = 142.145 ns; Loc. = LAB_X53_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.231 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[19\]~39 330 COMB LAB_X53_Y20 2 " "Info: 330: + IC(0.000 ns) + CELL(0.086 ns) = 142.231 ns; Loc. = LAB_X53_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.317 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[20\]~41 331 COMB LAB_X53_Y20 2 " "Info: 331: + IC(0.000 ns) + CELL(0.086 ns) = 142.317 ns; Loc. = LAB_X53_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.403 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[21\]~43 332 COMB LAB_X53_Y20 2 " "Info: 332: + IC(0.000 ns) + CELL(0.086 ns) = 142.403 ns; Loc. = LAB_X53_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.489 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[22\]~45 333 COMB LAB_X53_Y20 2 " "Info: 333: + IC(0.000 ns) + CELL(0.086 ns) = 142.489 ns; Loc. = LAB_X53_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.575 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[23\]~47 334 COMB LAB_X53_Y20 2 " "Info: 334: + IC(0.000 ns) + CELL(0.086 ns) = 142.575 ns; Loc. = LAB_X53_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.661 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[24\]~49 335 COMB LAB_X53_Y20 1 " "Info: 335: + IC(0.000 ns) + CELL(0.086 ns) = 142.661 ns; Loc. = LAB_X53_Y20; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 143.167 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[25\]~50 336 COMB LAB_X53_Y20 28 " "Info: 336: + IC(0.000 ns) + CELL(0.506 ns) = 143.167 ns; Loc. = LAB_X53_Y20; Fanout = 28; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[25\]~50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(0.206 ns) 145.099 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[770\]~2372 337 COMB LAB_X49_Y22 3 " "Info: 337: + IC(1.726 ns) + CELL(0.206 ns) = 145.099 ns; Loc. = LAB_X49_Y22; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[770\]~2372'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[770]~2372 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.734 ns) + CELL(0.596 ns) 147.429 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[3\]~7 338 COMB LAB_X52_Y21 2 " "Info: 338: + IC(1.734 ns) + CELL(0.596 ns) = 147.429 ns; Loc. = LAB_X52_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[770]~2372 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.515 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[4\]~9 339 COMB LAB_X52_Y21 2 " "Info: 339: + IC(0.000 ns) + CELL(0.086 ns) = 147.515 ns; Loc. = LAB_X52_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.601 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[5\]~11 340 COMB LAB_X52_Y21 2 " "Info: 340: + IC(0.000 ns) + CELL(0.086 ns) = 147.601 ns; Loc. = LAB_X52_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.687 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[6\]~13 341 COMB LAB_X52_Y21 2 " "Info: 341: + IC(0.000 ns) + CELL(0.086 ns) = 147.687 ns; Loc. = LAB_X52_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.773 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[7\]~15 342 COMB LAB_X52_Y21 2 " "Info: 342: + IC(0.000 ns) + CELL(0.086 ns) = 147.773 ns; Loc. = LAB_X52_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.859 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[8\]~17 343 COMB LAB_X52_Y21 2 " "Info: 343: + IC(0.000 ns) + CELL(0.086 ns) = 147.859 ns; Loc. = LAB_X52_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.945 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[9\]~19 344 COMB LAB_X52_Y21 2 " "Info: 344: + IC(0.000 ns) + CELL(0.086 ns) = 147.945 ns; Loc. = LAB_X52_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.031 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[10\]~21 345 COMB LAB_X52_Y21 2 " "Info: 345: + IC(0.000 ns) + CELL(0.086 ns) = 148.031 ns; Loc. = LAB_X52_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.117 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~23 346 COMB LAB_X52_Y21 2 " "Info: 346: + IC(0.000 ns) + CELL(0.086 ns) = 148.117 ns; Loc. = LAB_X52_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.203 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~25 347 COMB LAB_X52_Y21 2 " "Info: 347: + IC(0.000 ns) + CELL(0.086 ns) = 148.203 ns; Loc. = LAB_X52_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 148.396 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~27 348 COMB LAB_X52_Y20 2 " "Info: 348: + IC(0.107 ns) + CELL(0.086 ns) = 148.396 ns; Loc. = LAB_X52_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.482 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~29 349 COMB LAB_X52_Y20 2 " "Info: 349: + IC(0.000 ns) + CELL(0.086 ns) = 148.482 ns; Loc. = LAB_X52_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.568 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~31 350 COMB LAB_X52_Y20 2 " "Info: 350: + IC(0.000 ns) + CELL(0.086 ns) = 148.568 ns; Loc. = LAB_X52_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.654 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~33 351 COMB LAB_X52_Y20 2 " "Info: 351: + IC(0.000 ns) + CELL(0.086 ns) = 148.654 ns; Loc. = LAB_X52_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.740 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~35 352 COMB LAB_X52_Y20 2 " "Info: 352: + IC(0.000 ns) + CELL(0.086 ns) = 148.740 ns; Loc. = LAB_X52_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.826 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~37 353 COMB LAB_X52_Y20 2 " "Info: 353: + IC(0.000 ns) + CELL(0.086 ns) = 148.826 ns; Loc. = LAB_X52_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.912 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~39 354 COMB LAB_X52_Y20 2 " "Info: 354: + IC(0.000 ns) + CELL(0.086 ns) = 148.912 ns; Loc. = LAB_X52_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.998 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~41 355 COMB LAB_X52_Y20 2 " "Info: 355: + IC(0.000 ns) + CELL(0.086 ns) = 148.998 ns; Loc. = LAB_X52_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.084 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~43 356 COMB LAB_X52_Y20 2 " "Info: 356: + IC(0.000 ns) + CELL(0.086 ns) = 149.084 ns; Loc. = LAB_X52_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.170 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~45 357 COMB LAB_X52_Y20 2 " "Info: 357: + IC(0.000 ns) + CELL(0.086 ns) = 149.170 ns; Loc. = LAB_X52_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.256 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~47 358 COMB LAB_X52_Y20 2 " "Info: 358: + IC(0.000 ns) + CELL(0.086 ns) = 149.256 ns; Loc. = LAB_X52_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.342 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~49 359 COMB LAB_X52_Y20 2 " "Info: 359: + IC(0.000 ns) + CELL(0.086 ns) = 149.342 ns; Loc. = LAB_X52_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.428 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~51 360 COMB LAB_X52_Y20 1 " "Info: 360: + IC(0.000 ns) + CELL(0.086 ns) = 149.428 ns; Loc. = LAB_X52_Y20; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 149.934 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~52 361 COMB LAB_X52_Y20 29 " "Info: 361: + IC(0.000 ns) + CELL(0.506 ns) = 149.934 ns; Loc. = LAB_X52_Y20; Fanout = 29; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~52'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.206 ns) 151.864 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[806\]~2394 362 COMB LAB_X54_Y24 3 " "Info: 362: + IC(1.724 ns) + CELL(0.206 ns) = 151.864 ns; Loc. = LAB_X54_Y24; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[806\]~2394'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[806]~2394 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.119 ns) + CELL(0.596 ns) 154.579 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[7\]~15 363 COMB LAB_X48_Y21 2 " "Info: 363: + IC(2.119 ns) + CELL(0.596 ns) = 154.579 ns; Loc. = LAB_X48_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[806]~2394 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.665 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[8\]~17 364 COMB LAB_X48_Y21 2 " "Info: 364: + IC(0.000 ns) + CELL(0.086 ns) = 154.665 ns; Loc. = LAB_X48_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.751 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~19 365 COMB LAB_X48_Y21 2 " "Info: 365: + IC(0.000 ns) + CELL(0.086 ns) = 154.751 ns; Loc. = LAB_X48_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.837 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~21 366 COMB LAB_X48_Y21 2 " "Info: 366: + IC(0.000 ns) + CELL(0.086 ns) = 154.837 ns; Loc. = LAB_X48_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.923 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~23 367 COMB LAB_X48_Y21 2 " "Info: 367: + IC(0.000 ns) + CELL(0.086 ns) = 154.923 ns; Loc. = LAB_X48_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.009 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~25 368 COMB LAB_X48_Y21 2 " "Info: 368: + IC(0.000 ns) + CELL(0.086 ns) = 155.009 ns; Loc. = LAB_X48_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.095 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~27 369 COMB LAB_X48_Y21 2 " "Info: 369: + IC(0.000 ns) + CELL(0.086 ns) = 155.095 ns; Loc. = LAB_X48_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 155.288 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~29 370 COMB LAB_X48_Y20 2 " "Info: 370: + IC(0.107 ns) + CELL(0.086 ns) = 155.288 ns; Loc. = LAB_X48_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.374 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~31 371 COMB LAB_X48_Y20 2 " "Info: 371: + IC(0.000 ns) + CELL(0.086 ns) = 155.374 ns; Loc. = LAB_X48_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.460 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~33 372 COMB LAB_X48_Y20 2 " "Info: 372: + IC(0.000 ns) + CELL(0.086 ns) = 155.460 ns; Loc. = LAB_X48_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.546 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~35 373 COMB LAB_X48_Y20 2 " "Info: 373: + IC(0.000 ns) + CELL(0.086 ns) = 155.546 ns; Loc. = LAB_X48_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.632 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~37 374 COMB LAB_X48_Y20 2 " "Info: 374: + IC(0.000 ns) + CELL(0.086 ns) = 155.632 ns; Loc. = LAB_X48_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.718 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~39 375 COMB LAB_X48_Y20 2 " "Info: 375: + IC(0.000 ns) + CELL(0.086 ns) = 155.718 ns; Loc. = LAB_X48_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.804 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~41 376 COMB LAB_X48_Y20 2 " "Info: 376: + IC(0.000 ns) + CELL(0.086 ns) = 155.804 ns; Loc. = LAB_X48_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.890 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~43 377 COMB LAB_X48_Y20 2 " "Info: 377: + IC(0.000 ns) + CELL(0.086 ns) = 155.890 ns; Loc. = LAB_X48_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.976 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~45 378 COMB LAB_X48_Y20 2 " "Info: 378: + IC(0.000 ns) + CELL(0.086 ns) = 155.976 ns; Loc. = LAB_X48_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.062 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~47 379 COMB LAB_X48_Y20 2 " "Info: 379: + IC(0.000 ns) + CELL(0.086 ns) = 156.062 ns; Loc. = LAB_X48_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.148 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~49 380 COMB LAB_X48_Y20 2 " "Info: 380: + IC(0.000 ns) + CELL(0.086 ns) = 156.148 ns; Loc. = LAB_X48_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.234 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~51 381 COMB LAB_X48_Y20 2 " "Info: 381: + IC(0.000 ns) + CELL(0.086 ns) = 156.234 ns; Loc. = LAB_X48_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.320 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~53 382 COMB LAB_X48_Y20 1 " "Info: 382: + IC(0.000 ns) + CELL(0.086 ns) = 156.320 ns; Loc. = LAB_X48_Y20; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 156.826 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~54 383 COMB LAB_X48_Y20 30 " "Info: 383: + IC(0.000 ns) + CELL(0.506 ns) = 156.826 ns; Loc. = LAB_X48_Y20; Fanout = 30; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~54'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.550 ns) + CELL(0.206 ns) 159.582 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[844\]~2415 384 COMB LAB_X54_Y25 3 " "Info: 384: + IC(2.550 ns) + CELL(0.206 ns) = 159.582 ns; Loc. = LAB_X54_Y25; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[844\]~2415'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[844]~2415 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.105 ns) + CELL(0.596 ns) 162.283 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~27 385 COMB LAB_X48_Y24 2 " "Info: 385: + IC(2.105 ns) + CELL(0.596 ns) = 162.283 ns; Loc. = LAB_X48_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[844]~2415 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 162.476 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~29 386 COMB LAB_X48_Y23 2 " "Info: 386: + IC(0.107 ns) + CELL(0.086 ns) = 162.476 ns; Loc. = LAB_X48_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.562 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~31 387 COMB LAB_X48_Y23 2 " "Info: 387: + IC(0.000 ns) + CELL(0.086 ns) = 162.562 ns; Loc. = LAB_X48_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.648 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~33 388 COMB LAB_X48_Y23 2 " "Info: 388: + IC(0.000 ns) + CELL(0.086 ns) = 162.648 ns; Loc. = LAB_X48_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.734 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~35 389 COMB LAB_X48_Y23 2 " "Info: 389: + IC(0.000 ns) + CELL(0.086 ns) = 162.734 ns; Loc. = LAB_X48_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.820 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~37 390 COMB LAB_X48_Y23 2 " "Info: 390: + IC(0.000 ns) + CELL(0.086 ns) = 162.820 ns; Loc. = LAB_X48_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.906 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~39 391 COMB LAB_X48_Y23 2 " "Info: 391: + IC(0.000 ns) + CELL(0.086 ns) = 162.906 ns; Loc. = LAB_X48_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.992 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~41 392 COMB LAB_X48_Y23 2 " "Info: 392: + IC(0.000 ns) + CELL(0.086 ns) = 162.992 ns; Loc. = LAB_X48_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.078 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~43 393 COMB LAB_X48_Y23 2 " "Info: 393: + IC(0.000 ns) + CELL(0.086 ns) = 163.078 ns; Loc. = LAB_X48_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.164 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~45 394 COMB LAB_X48_Y23 2 " "Info: 394: + IC(0.000 ns) + CELL(0.086 ns) = 163.164 ns; Loc. = LAB_X48_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.250 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~47 395 COMB LAB_X48_Y23 2 " "Info: 395: + IC(0.000 ns) + CELL(0.086 ns) = 163.250 ns; Loc. = LAB_X48_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.336 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~49 396 COMB LAB_X48_Y23 2 " "Info: 396: + IC(0.000 ns) + CELL(0.086 ns) = 163.336 ns; Loc. = LAB_X48_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.422 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~51 397 COMB LAB_X48_Y23 2 " "Info: 397: + IC(0.000 ns) + CELL(0.086 ns) = 163.422 ns; Loc. = LAB_X48_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.508 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~53 398 COMB LAB_X48_Y23 2 " "Info: 398: + IC(0.000 ns) + CELL(0.086 ns) = 163.508 ns; Loc. = LAB_X48_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.594 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~55 399 COMB LAB_X48_Y23 1 " "Info: 399: + IC(0.000 ns) + CELL(0.086 ns) = 163.594 ns; Loc. = LAB_X48_Y23; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 164.100 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~56 400 COMB LAB_X48_Y23 31 " "Info: 400: + IC(0.000 ns) + CELL(0.506 ns) = 164.100 ns; Loc. = LAB_X48_Y23; Fanout = 31; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~56'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.206 ns) 166.059 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[871\]~2448 401 COMB LAB_X52_Y19 3 " "Info: 401: + IC(1.753 ns) + CELL(0.206 ns) = 166.059 ns; Loc. = LAB_X52_Y19; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[871\]~2448'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[871]~2448 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.596 ns) 168.787 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[8\]~17 402 COMB LAB_X50_Y24 2 " "Info: 402: + IC(2.132 ns) + CELL(0.596 ns) = 168.787 ns; Loc. = LAB_X50_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.728 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[871]~2448 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.873 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[9\]~19 403 COMB LAB_X50_Y24 2 " "Info: 403: + IC(0.000 ns) + CELL(0.086 ns) = 168.873 ns; Loc. = LAB_X50_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.959 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~21 404 COMB LAB_X50_Y24 2 " "Info: 404: + IC(0.000 ns) + CELL(0.086 ns) = 168.959 ns; Loc. = LAB_X50_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.045 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~23 405 COMB LAB_X50_Y24 2 " "Info: 405: + IC(0.000 ns) + CELL(0.086 ns) = 169.045 ns; Loc. = LAB_X50_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.131 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~25 406 COMB LAB_X50_Y24 2 " "Info: 406: + IC(0.000 ns) + CELL(0.086 ns) = 169.131 ns; Loc. = LAB_X50_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.217 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~27 407 COMB LAB_X50_Y24 2 " "Info: 407: + IC(0.000 ns) + CELL(0.086 ns) = 169.217 ns; Loc. = LAB_X50_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.303 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~29 408 COMB LAB_X50_Y24 2 " "Info: 408: + IC(0.000 ns) + CELL(0.086 ns) = 169.303 ns; Loc. = LAB_X50_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 169.496 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~31 409 COMB LAB_X50_Y23 2 " "Info: 409: + IC(0.107 ns) + CELL(0.086 ns) = 169.496 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.582 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~33 410 COMB LAB_X50_Y23 2 " "Info: 410: + IC(0.000 ns) + CELL(0.086 ns) = 169.582 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.668 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~35 411 COMB LAB_X50_Y23 2 " "Info: 411: + IC(0.000 ns) + CELL(0.086 ns) = 169.668 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.754 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~37 412 COMB LAB_X50_Y23 2 " "Info: 412: + IC(0.000 ns) + CELL(0.086 ns) = 169.754 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.840 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~39 413 COMB LAB_X50_Y23 2 " "Info: 413: + IC(0.000 ns) + CELL(0.086 ns) = 169.840 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.926 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~41 414 COMB LAB_X50_Y23 2 " "Info: 414: + IC(0.000 ns) + CELL(0.086 ns) = 169.926 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.012 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~43 415 COMB LAB_X50_Y23 2 " "Info: 415: + IC(0.000 ns) + CELL(0.086 ns) = 170.012 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.098 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~45 416 COMB LAB_X50_Y23 2 " "Info: 416: + IC(0.000 ns) + CELL(0.086 ns) = 170.098 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.184 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~47 417 COMB LAB_X50_Y23 2 " "Info: 417: + IC(0.000 ns) + CELL(0.086 ns) = 170.184 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.270 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~49 418 COMB LAB_X50_Y23 2 " "Info: 418: + IC(0.000 ns) + CELL(0.086 ns) = 170.270 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.356 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~51 419 COMB LAB_X50_Y23 2 " "Info: 419: + IC(0.000 ns) + CELL(0.086 ns) = 170.356 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.442 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~53 420 COMB LAB_X50_Y23 2 " "Info: 420: + IC(0.000 ns) + CELL(0.086 ns) = 170.442 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.528 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~55 421 COMB LAB_X50_Y23 2 " "Info: 421: + IC(0.000 ns) + CELL(0.086 ns) = 170.528 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.614 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~57 422 COMB LAB_X50_Y23 1 " "Info: 422: + IC(0.000 ns) + CELL(0.086 ns) = 170.614 ns; Loc. = LAB_X50_Y23; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 171.120 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~58 423 COMB LAB_X50_Y23 32 " "Info: 423: + IC(0.000 ns) + CELL(0.506 ns) = 171.120 ns; Loc. = LAB_X50_Y23; Fanout = 32; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~58'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.729 ns) + CELL(0.206 ns) 173.055 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[897\]~2483 424 COMB LAB_X54_Y20 3 " "Info: 424: + IC(1.729 ns) + CELL(0.206 ns) = 173.055 ns; Loc. = LAB_X54_Y20; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[897\]~2483'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[897]~2483 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.596 ns) 175.376 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[2\]~5 425 COMB LAB_X50_Y22 2 " "Info: 425: + IC(1.725 ns) + CELL(0.596 ns) = 175.376 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[897]~2483 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.462 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[3\]~7 426 COMB LAB_X50_Y22 2 " "Info: 426: + IC(0.000 ns) + CELL(0.086 ns) = 175.462 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.548 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[4\]~9 427 COMB LAB_X50_Y22 2 " "Info: 427: + IC(0.000 ns) + CELL(0.086 ns) = 175.548 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.634 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[5\]~11 428 COMB LAB_X50_Y22 2 " "Info: 428: + IC(0.000 ns) + CELL(0.086 ns) = 175.634 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.720 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[6\]~13 429 COMB LAB_X50_Y22 2 " "Info: 429: + IC(0.000 ns) + CELL(0.086 ns) = 175.720 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.806 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[7\]~15 430 COMB LAB_X50_Y22 2 " "Info: 430: + IC(0.000 ns) + CELL(0.086 ns) = 175.806 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.892 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[8\]~17 431 COMB LAB_X50_Y22 2 " "Info: 431: + IC(0.000 ns) + CELL(0.086 ns) = 175.892 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.978 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~19 432 COMB LAB_X50_Y22 2 " "Info: 432: + IC(0.000 ns) + CELL(0.086 ns) = 175.978 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.064 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~21 433 COMB LAB_X50_Y22 2 " "Info: 433: + IC(0.000 ns) + CELL(0.086 ns) = 176.064 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.150 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~23 434 COMB LAB_X50_Y22 2 " "Info: 434: + IC(0.000 ns) + CELL(0.086 ns) = 176.150 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.236 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~25 435 COMB LAB_X50_Y22 2 " "Info: 435: + IC(0.000 ns) + CELL(0.086 ns) = 176.236 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.322 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~27 436 COMB LAB_X50_Y22 2 " "Info: 436: + IC(0.000 ns) + CELL(0.086 ns) = 176.322 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.408 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~29 437 COMB LAB_X50_Y22 2 " "Info: 437: + IC(0.000 ns) + CELL(0.086 ns) = 176.408 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 176.601 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~31 438 COMB LAB_X50_Y21 2 " "Info: 438: + IC(0.107 ns) + CELL(0.086 ns) = 176.601 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.687 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~33 439 COMB LAB_X50_Y21 2 " "Info: 439: + IC(0.000 ns) + CELL(0.086 ns) = 176.687 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.773 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~35 440 COMB LAB_X50_Y21 2 " "Info: 440: + IC(0.000 ns) + CELL(0.086 ns) = 176.773 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.859 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~37 441 COMB LAB_X50_Y21 2 " "Info: 441: + IC(0.000 ns) + CELL(0.086 ns) = 176.859 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.945 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~39 442 COMB LAB_X50_Y21 2 " "Info: 442: + IC(0.000 ns) + CELL(0.086 ns) = 176.945 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.031 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~41 443 COMB LAB_X50_Y21 2 " "Info: 443: + IC(0.000 ns) + CELL(0.086 ns) = 177.031 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.117 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~43 444 COMB LAB_X50_Y21 2 " "Info: 444: + IC(0.000 ns) + CELL(0.086 ns) = 177.117 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.203 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~45 445 COMB LAB_X50_Y21 2 " "Info: 445: + IC(0.000 ns) + CELL(0.086 ns) = 177.203 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.289 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~47 446 COMB LAB_X50_Y21 2 " "Info: 446: + IC(0.000 ns) + CELL(0.086 ns) = 177.289 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.375 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~49 447 COMB LAB_X50_Y21 2 " "Info: 447: + IC(0.000 ns) + CELL(0.086 ns) = 177.375 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.461 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~51 448 COMB LAB_X50_Y21 2 " "Info: 448: + IC(0.000 ns) + CELL(0.086 ns) = 177.461 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.547 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~53 449 COMB LAB_X50_Y21 2 " "Info: 449: + IC(0.000 ns) + CELL(0.086 ns) = 177.547 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.633 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~55 450 COMB LAB_X50_Y21 2 " "Info: 450: + IC(0.000 ns) + CELL(0.086 ns) = 177.633 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.719 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~57 451 COMB LAB_X50_Y21 2 " "Info: 451: + IC(0.000 ns) + CELL(0.086 ns) = 177.719 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.805 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~59 452 COMB LAB_X50_Y21 1 " "Info: 452: + IC(0.000 ns) + CELL(0.086 ns) = 177.805 ns; Loc. = LAB_X50_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 178.311 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~60 453 COMB LAB_X50_Y21 33 " "Info: 453: + IC(0.000 ns) + CELL(0.506 ns) = 178.311 ns; Loc. = LAB_X50_Y21; Fanout = 33; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~60'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.206 ns) 180.232 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[930\]~2512 454 COMB LAB_X54_Y20 3 " "Info: 454: + IC(1.715 ns) + CELL(0.206 ns) = 180.232 ns; Loc. = LAB_X54_Y20; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[930\]~2512'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[930]~2512 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.596 ns) 182.138 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[3\]~7 455 COMB LAB_X50_Y20 2 " "Info: 455: + IC(1.310 ns) + CELL(0.596 ns) = 182.138 ns; Loc. = LAB_X50_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.906 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[930]~2512 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.224 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[4\]~9 456 COMB LAB_X50_Y20 2 " "Info: 456: + IC(0.000 ns) + CELL(0.086 ns) = 182.224 ns; Loc. = LAB_X50_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.310 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[5\]~11 457 COMB LAB_X50_Y20 2 " "Info: 457: + IC(0.000 ns) + CELL(0.086 ns) = 182.310 ns; Loc. = LAB_X50_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.396 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[6\]~13 458 COMB LAB_X50_Y20 2 " "Info: 458: + IC(0.000 ns) + CELL(0.086 ns) = 182.396 ns; Loc. = LAB_X50_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.482 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[7\]~15 459 COMB LAB_X50_Y20 2 " "Info: 459: + IC(0.000 ns) + CELL(0.086 ns) = 182.482 ns; Loc. = LAB_X50_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.568 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[8\]~17 460 COMB LAB_X50_Y20 2 " "Info: 460: + IC(0.000 ns) + CELL(0.086 ns) = 182.568 ns; Loc. = LAB_X50_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.654 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[9\]~19 461 COMB LAB_X50_Y20 2 " "Info: 461: + IC(0.000 ns) + CELL(0.086 ns) = 182.654 ns; Loc. = LAB_X50_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.740 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~21 462 COMB LAB_X50_Y20 2 " "Info: 462: + IC(0.000 ns) + CELL(0.086 ns) = 182.740 ns; Loc. = LAB_X50_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.826 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~23 463 COMB LAB_X50_Y20 2 " "Info: 463: + IC(0.000 ns) + CELL(0.086 ns) = 182.826 ns; Loc. = LAB_X50_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.912 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~25 464 COMB LAB_X50_Y20 2 " "Info: 464: + IC(0.000 ns) + CELL(0.086 ns) = 182.912 ns; Loc. = LAB_X50_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.998 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~27 465 COMB LAB_X50_Y20 2 " "Info: 465: + IC(0.000 ns) + CELL(0.086 ns) = 182.998 ns; Loc. = LAB_X50_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.084 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~29 466 COMB LAB_X50_Y20 2 " "Info: 466: + IC(0.000 ns) + CELL(0.086 ns) = 183.084 ns; Loc. = LAB_X50_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.170 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~31 467 COMB LAB_X50_Y20 2 " "Info: 467: + IC(0.000 ns) + CELL(0.086 ns) = 183.170 ns; Loc. = LAB_X50_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 183.363 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~33 468 COMB LAB_X50_Y19 2 " "Info: 468: + IC(0.107 ns) + CELL(0.086 ns) = 183.363 ns; Loc. = LAB_X50_Y19; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.449 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~35 469 COMB LAB_X50_Y19 2 " "Info: 469: + IC(0.000 ns) + CELL(0.086 ns) = 183.449 ns; Loc. = LAB_X50_Y19; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.535 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~37 470 COMB LAB_X50_Y19 2 " "Info: 470: + IC(0.000 ns) + CELL(0.086 ns) = 183.535 ns; Loc. = LAB_X50_Y19; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.621 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~39 471 COMB LAB_X50_Y19 2 " "Info: 471: + IC(0.000 ns) + CELL(0.086 ns) = 183.621 ns; Loc. = LAB_X50_Y19; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.707 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~41 472 COMB LAB_X50_Y19 2 " "Info: 472: + IC(0.000 ns) + CELL(0.086 ns) = 183.707 ns; Loc. = LAB_X50_Y19; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.793 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~43 473 COMB LAB_X50_Y19 2 " "Info: 473: + IC(0.000 ns) + CELL(0.086 ns) = 183.793 ns; Loc. = LAB_X50_Y19; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.879 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~45 474 COMB LAB_X50_Y19 2 " "Info: 474: + IC(0.000 ns) + CELL(0.086 ns) = 183.879 ns; Loc. = LAB_X50_Y19; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.965 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~47 475 COMB LAB_X50_Y19 2 " "Info: 475: + IC(0.000 ns) + CELL(0.086 ns) = 183.965 ns; Loc. = LAB_X50_Y19; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.051 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~49 476 COMB LAB_X50_Y19 2 " "Info: 476: + IC(0.000 ns) + CELL(0.086 ns) = 184.051 ns; Loc. = LAB_X50_Y19; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.137 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~51 477 COMB LAB_X50_Y19 2 " "Info: 477: + IC(0.000 ns) + CELL(0.086 ns) = 184.137 ns; Loc. = LAB_X50_Y19; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.223 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~53 478 COMB LAB_X50_Y19 2 " "Info: 478: + IC(0.000 ns) + CELL(0.086 ns) = 184.223 ns; Loc. = LAB_X50_Y19; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.309 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~55 479 COMB LAB_X50_Y19 2 " "Info: 479: + IC(0.000 ns) + CELL(0.086 ns) = 184.309 ns; Loc. = LAB_X50_Y19; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.395 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~57 480 COMB LAB_X50_Y19 2 " "Info: 480: + IC(0.000 ns) + CELL(0.086 ns) = 184.395 ns; Loc. = LAB_X50_Y19; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.481 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~59 481 COMB LAB_X50_Y19 2 " "Info: 481: + IC(0.000 ns) + CELL(0.086 ns) = 184.481 ns; Loc. = LAB_X50_Y19; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.567 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~61 482 COMB LAB_X50_Y19 1 " "Info: 482: + IC(0.000 ns) + CELL(0.086 ns) = 184.567 ns; Loc. = LAB_X50_Y19; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 185.073 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~62 483 COMB LAB_X50_Y19 34 " "Info: 483: + IC(0.000 ns) + CELL(0.506 ns) = 185.073 ns; Loc. = LAB_X50_Y19; Fanout = 34; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.206 ns) 186.990 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[971\]~2534 484 COMB LAB_X47_Y20 1 " "Info: 484: + IC(1.711 ns) + CELL(0.206 ns) = 186.990 ns; Loc. = LAB_X47_Y20; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[971\]~2534'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[971]~2534 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.596 ns) 189.311 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~25 485 COMB LAB_X51_Y22 1 " "Info: 485: + IC(1.725 ns) + CELL(0.596 ns) = 189.311 ns; Loc. = LAB_X51_Y22; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[971]~2534 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.397 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~27 486 COMB LAB_X51_Y22 1 " "Info: 486: + IC(0.000 ns) + CELL(0.086 ns) = 189.397 ns; Loc. = LAB_X51_Y22; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.483 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~29 487 COMB LAB_X51_Y22 1 " "Info: 487: + IC(0.000 ns) + CELL(0.086 ns) = 189.483 ns; Loc. = LAB_X51_Y22; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.569 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~31 488 COMB LAB_X51_Y22 1 " "Info: 488: + IC(0.000 ns) + CELL(0.086 ns) = 189.569 ns; Loc. = LAB_X51_Y22; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.655 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~33 489 COMB LAB_X51_Y22 1 " "Info: 489: + IC(0.000 ns) + CELL(0.086 ns) = 189.655 ns; Loc. = LAB_X51_Y22; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.741 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~35 490 COMB LAB_X51_Y22 1 " "Info: 490: + IC(0.000 ns) + CELL(0.086 ns) = 189.741 ns; Loc. = LAB_X51_Y22; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.827 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~37 491 COMB LAB_X51_Y22 1 " "Info: 491: + IC(0.000 ns) + CELL(0.086 ns) = 189.827 ns; Loc. = LAB_X51_Y22; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.913 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~39 492 COMB LAB_X51_Y22 1 " "Info: 492: + IC(0.000 ns) + CELL(0.086 ns) = 189.913 ns; Loc. = LAB_X51_Y22; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.999 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~41 493 COMB LAB_X51_Y22 1 " "Info: 493: + IC(0.000 ns) + CELL(0.086 ns) = 189.999 ns; Loc. = LAB_X51_Y22; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.085 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~43 494 COMB LAB_X51_Y22 1 " "Info: 494: + IC(0.000 ns) + CELL(0.086 ns) = 190.085 ns; Loc. = LAB_X51_Y22; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.171 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~45 495 COMB LAB_X51_Y22 1 " "Info: 495: + IC(0.000 ns) + CELL(0.086 ns) = 190.171 ns; Loc. = LAB_X51_Y22; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.257 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~47 496 COMB LAB_X51_Y22 1 " "Info: 496: + IC(0.000 ns) + CELL(0.086 ns) = 190.257 ns; Loc. = LAB_X51_Y22; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 190.450 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~49 497 COMB LAB_X51_Y21 1 " "Info: 497: + IC(0.107 ns) + CELL(0.086 ns) = 190.450 ns; Loc. = LAB_X51_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.536 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~51 498 COMB LAB_X51_Y21 1 " "Info: 498: + IC(0.000 ns) + CELL(0.086 ns) = 190.536 ns; Loc. = LAB_X51_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.622 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~53 499 COMB LAB_X51_Y21 1 " "Info: 499: + IC(0.000 ns) + CELL(0.086 ns) = 190.622 ns; Loc. = LAB_X51_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.708 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~55 500 COMB LAB_X51_Y21 1 " "Info: 500: + IC(0.000 ns) + CELL(0.086 ns) = 190.708 ns; Loc. = LAB_X51_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.794 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~57 501 COMB LAB_X51_Y21 1 " "Info: 501: + IC(0.000 ns) + CELL(0.086 ns) = 190.794 ns; Loc. = LAB_X51_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.880 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~59 502 COMB LAB_X51_Y21 1 " "Info: 502: + IC(0.000 ns) + CELL(0.086 ns) = 190.880 ns; Loc. = LAB_X51_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.966 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~61 503 COMB LAB_X51_Y21 1 " "Info: 503: + IC(0.000 ns) + CELL(0.086 ns) = 190.966 ns; Loc. = LAB_X51_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 191.052 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~63 504 COMB LAB_X51_Y21 1 " "Info: 504: + IC(0.000 ns) + CELL(0.086 ns) = 191.052 ns; Loc. = LAB_X51_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~63'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 191.558 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~64 505 COMB LAB_X51_Y21 3 " "Info: 505: + IC(0.000 ns) + CELL(0.506 ns) = 191.558 ns; Loc. = LAB_X51_Y21; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~64'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.371 ns) + CELL(0.621 ns) 194.550 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~94 506 COMB LAB_X44_Y26 2 " "Info: 506: + IC(2.371 ns) + CELL(0.621 ns) = 194.550 ns; Loc. = LAB_X44_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~94'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.992 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 194.636 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~96 507 COMB LAB_X44_Y26 2 " "Info: 507: + IC(0.000 ns) + CELL(0.086 ns) = 194.636 ns; Loc. = LAB_X44_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~96'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 194.722 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~98 508 COMB LAB_X44_Y26 2 " "Info: 508: + IC(0.000 ns) + CELL(0.086 ns) = 194.722 ns; Loc. = LAB_X44_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~98'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 194.808 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~100 509 COMB LAB_X44_Y26 2 " "Info: 509: + IC(0.000 ns) + CELL(0.086 ns) = 194.808 ns; Loc. = LAB_X44_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 194.894 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~102 510 COMB LAB_X44_Y26 2 " "Info: 510: + IC(0.000 ns) + CELL(0.086 ns) = 194.894 ns; Loc. = LAB_X44_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~102'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 194.980 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~104 511 COMB LAB_X44_Y26 2 " "Info: 511: + IC(0.000 ns) + CELL(0.086 ns) = 194.980 ns; Loc. = LAB_X44_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~104'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 195.066 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~106 512 COMB LAB_X44_Y26 2 " "Info: 512: + IC(0.000 ns) + CELL(0.086 ns) = 195.066 ns; Loc. = LAB_X44_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~106'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 195.152 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~108 513 COMB LAB_X44_Y26 2 " "Info: 513: + IC(0.000 ns) + CELL(0.086 ns) = 195.152 ns; Loc. = LAB_X44_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~108'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 195.238 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~110 514 COMB LAB_X44_Y26 2 " "Info: 514: + IC(0.000 ns) + CELL(0.086 ns) = 195.238 ns; Loc. = LAB_X44_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~110'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 195.324 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~112 515 COMB LAB_X44_Y26 2 " "Info: 515: + IC(0.000 ns) + CELL(0.086 ns) = 195.324 ns; Loc. = LAB_X44_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~112'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 195.410 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~114 516 COMB LAB_X44_Y26 2 " "Info: 516: + IC(0.000 ns) + CELL(0.086 ns) = 195.410 ns; Loc. = LAB_X44_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~114'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 195.496 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~116 517 COMB LAB_X44_Y26 2 " "Info: 517: + IC(0.000 ns) + CELL(0.086 ns) = 195.496 ns; Loc. = LAB_X44_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~116'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 195.582 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~118 518 COMB LAB_X44_Y26 2 " "Info: 518: + IC(0.000 ns) + CELL(0.086 ns) = 195.582 ns; Loc. = LAB_X44_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~118'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 195.668 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~120 519 COMB LAB_X44_Y26 2 " "Info: 519: + IC(0.000 ns) + CELL(0.086 ns) = 195.668 ns; Loc. = LAB_X44_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~120'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 195.754 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~122 520 COMB LAB_X44_Y26 2 " "Info: 520: + IC(0.000 ns) + CELL(0.086 ns) = 195.754 ns; Loc. = LAB_X44_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~122'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 195.840 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~124 521 COMB LAB_X44_Y26 2 " "Info: 521: + IC(0.000 ns) + CELL(0.086 ns) = 195.840 ns; Loc. = LAB_X44_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~124'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 196.033 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~126 522 COMB LAB_X44_Y25 2 " "Info: 522: + IC(0.107 ns) + CELL(0.086 ns) = 196.033 ns; Loc. = LAB_X44_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~126'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~126 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.119 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~128 523 COMB LAB_X44_Y25 2 " "Info: 523: + IC(0.000 ns) + CELL(0.086 ns) = 196.119 ns; Loc. = LAB_X44_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~128'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~126 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~128 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.205 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~130 524 COMB LAB_X44_Y25 2 " "Info: 524: + IC(0.000 ns) + CELL(0.086 ns) = 196.205 ns; Loc. = LAB_X44_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~130'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~128 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~130 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.291 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~132 525 COMB LAB_X44_Y25 2 " "Info: 525: + IC(0.000 ns) + CELL(0.086 ns) = 196.291 ns; Loc. = LAB_X44_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~132'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~130 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~132 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.377 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~134 526 COMB LAB_X44_Y25 2 " "Info: 526: + IC(0.000 ns) + CELL(0.086 ns) = 196.377 ns; Loc. = LAB_X44_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~134'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~132 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~134 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.463 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~136 527 COMB LAB_X44_Y25 2 " "Info: 527: + IC(0.000 ns) + CELL(0.086 ns) = 196.463 ns; Loc. = LAB_X44_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~136'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~134 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~136 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.549 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~138 528 COMB LAB_X44_Y25 2 " "Info: 528: + IC(0.000 ns) + CELL(0.086 ns) = 196.549 ns; Loc. = LAB_X44_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~138'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~136 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~138 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.635 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~140 529 COMB LAB_X44_Y25 2 " "Info: 529: + IC(0.000 ns) + CELL(0.086 ns) = 196.635 ns; Loc. = LAB_X44_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~140'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~138 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~140 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.721 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~142 530 COMB LAB_X44_Y25 2 " "Info: 530: + IC(0.000 ns) + CELL(0.086 ns) = 196.721 ns; Loc. = LAB_X44_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~142'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~140 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~142 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.807 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~144 531 COMB LAB_X44_Y25 2 " "Info: 531: + IC(0.000 ns) + CELL(0.086 ns) = 196.807 ns; Loc. = LAB_X44_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~144'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~142 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~144 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.893 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~146 532 COMB LAB_X44_Y25 2 " "Info: 532: + IC(0.000 ns) + CELL(0.086 ns) = 196.893 ns; Loc. = LAB_X44_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~146'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~144 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~146 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.979 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~148 533 COMB LAB_X44_Y25 2 " "Info: 533: + IC(0.000 ns) + CELL(0.086 ns) = 196.979 ns; Loc. = LAB_X44_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~148'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~146 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~148 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 197.065 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~150 534 COMB LAB_X44_Y25 2 " "Info: 534: + IC(0.000 ns) + CELL(0.086 ns) = 197.065 ns; Loc. = LAB_X44_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~150'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~148 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~150 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 197.151 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~152 535 COMB LAB_X44_Y25 2 " "Info: 535: + IC(0.000 ns) + CELL(0.086 ns) = 197.151 ns; Loc. = LAB_X44_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~152'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~150 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~152 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 197.237 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~154 536 COMB LAB_X44_Y25 1 " "Info: 536: + IC(0.000 ns) + CELL(0.086 ns) = 197.237 ns; Loc. = LAB_X44_Y25; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~154'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~152 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~154 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 197.743 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~155 537 COMB LAB_X44_Y25 1 " "Info: 537: + IC(0.000 ns) + CELL(0.506 ns) = 197.743 ns; Loc. = LAB_X44_Y25; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~155'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~154 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~155 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.651 ns) 198.861 ns vga:Inst_vga\|lasth~32 538 COMB LAB_X43_Y25 1 " "Info: 538: + IC(0.467 ns) + CELL(0.651 ns) = 198.861 ns; Loc. = LAB_X43_Y25; Fanout = 1; COMB Node = 'vga:Inst_vga\|lasth~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~155 vga:Inst_vga|lasth~32 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.624 ns) 199.673 ns vga:Inst_vga\|lasth\[31\] 539 REG LAB_X43_Y25 2 " "Info: 539: + IC(0.188 ns) + CELL(0.624 ns) = 199.673 ns; Loc. = LAB_X43_Y25; Fanout = 2; REG Node = 'vga:Inst_vga\|lasth\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lasth~32 vga:Inst_vga|lasth[31] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "83.363 ns ( 41.75 % ) " "Info: Total cell delay = 83.363 ns ( 41.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "116.310 ns ( 58.25 % ) " "Info: Total interconnect delay = 116.310 ns ( 58.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "199.673 ns" { vga:Inst_vga|cnt[31] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[0]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~121 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2050 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2052 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2055 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~2059 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[129]~2063 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2070 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[192]~2077 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~2085 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[256]~2094 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[289]~2103 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[323]~2112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[356]~2123 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2140 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2153 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[449]~2168 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[488]~2177 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[515]~2199 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[545]~2219 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[583]~2232 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[614]~2253 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[645]~2275 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~2300 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[713]~2316 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[737]~2348 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[770]~2372 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[806]~2394 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[844]~2415 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[871]~2448 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[897]~2483 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[930]~2512 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[971]~2534 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~126 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~128 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~130 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~132 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~134 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~136 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~138 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~140 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~142 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~144 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~146 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~148 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~150 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~152 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~154 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~155 vga:Inst_vga|lasth~32 vga:Inst_vga|lasth[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X48_Y26 X59_Y38 " "Info: Peak interconnect usage is 30% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Info: Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "23 " "Warning: Found 23 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OV7670_SIOD 0 " "Info: Pin \"OV7670_SIOD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OV7670_SIOC 0 " "Info: Pin \"OV7670_SIOC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OV7670_RESET 0 " "Info: Pin \"OV7670_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OV7670_PWDN 0 " "Info: Pin \"OV7670_PWDN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OV7670_XCLK 0 " "Info: Pin \"OV7670_XCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[0\] 0 " "Info: Pin \"LED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[1\] 0 " "Info: Pin \"LED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[2\] 0 " "Info: Pin \"LED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[3\] 0 " "Info: Pin \"LED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[4\] 0 " "Info: Pin \"LED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[5\] 0 " "Info: Pin \"LED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[6\] 0 " "Info: Pin \"LED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[7\] 0 " "Info: Pin \"LED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_red\[0\] 0 " "Info: Pin \"vga_red\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_red\[1\] 0 " "Info: Pin \"vga_red\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_red\[2\] 0 " "Info: Pin \"vga_red\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_green\[0\] 0 " "Info: Pin \"vga_green\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_green\[1\] 0 " "Info: Pin \"vga_green\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_green\[2\] 0 " "Info: Pin \"vga_green\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_blue\[1\] 0 " "Info: Pin \"vga_blue\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_blue\[2\] 0 " "Info: Pin \"vga_blue\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_hsync 0 " "Info: Pin \"vga_hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_vsync 0 " "Info: Pin \"vga_vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "9 " "Warning: Following 9 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OV7670_RESET VCC " "Info: Pin OV7670_RESET has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { OV7670_RESET } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OV7670_RESET" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 14 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_RESET } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OV7670_PWDN GND " "Info: Pin OV7670_PWDN has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { OV7670_PWDN } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OV7670_PWDN" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 15 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_PWDN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[1\] GND " "Info: Pin LED\[1\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[2\] GND " "Info: Pin LED\[2\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[3\] GND " "Info: Pin LED\[3\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[4\] GND " "Info: Pin LED\[4\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[5\] GND " "Info: Pin LED\[5\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[6\] GND " "Info: Pin LED\[6\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[7\] GND " "Info: Pin LED\[7\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[7] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|process_0~1 " "Info: Following pins have the same output enable: ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|process_0~1" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional OV7670_SIOD 3.3-V LVTTL " "Info: Type bi-directional pin OV7670_SIOD uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { OV7670_SIOD } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OV7670_SIOD" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 13 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_SIOD } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code/vhdl/red_packet_robot/camera/ov7670_top.fit.smsg " "Info: Generated suppressed messages file D:/code/vhdl/red_packet_robot/camera/ov7670_top.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Info: Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 22:37:34 2017 " "Info: Processing ended: Tue May 30 22:37:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Info: Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Info: Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
