#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Feb 21 10:56:06 2023
# Process ID: 3320
# Current directory: C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1
# Command line: vivado.exe -log TP3_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TP3_wrapper.tcl
# Log file: C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/TP3_wrapper.vds
# Journal file: C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TP3_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/UserTP/Desktop/FPGA-main/ip_repo/my_led_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top TP3_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2584
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1016.777 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TP3_wrapper' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/hdl/TP3_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'TP3' declared at 'c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:1607' bound to instance 'TP3_i' of component 'TP3' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/hdl/TP3_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'TP3' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:1620]
INFO: [Synth 8-3491] module 'TP3_clk_wiz_1_0' declared at 'C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'TP3_clk_wiz_1_0' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:1925]
INFO: [Synth 8-638] synthesizing module 'TP3_clk_wiz_1_0' [C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_clk_wiz_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'TP3_mdm_1_0' declared at 'C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'TP3_mdm_1_0' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:1932]
INFO: [Synth 8-638] synthesizing module 'TP3_mdm_1_0' [C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'TP3_microblaze_0_0' declared at 'C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'TP3_microblaze_0_0' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:1945]
INFO: [Synth 8-638] synthesizing module 'TP3_microblaze_0_0' [C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-3491] module 'TP3_microblaze_0_axi_intc_0' declared at 'C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'TP3_microblaze_0_axi_intc_0' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:2031]
INFO: [Synth 8-638] synthesizing module 'TP3_microblaze_0_axi_intc_0' [C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'TP3_microblaze_0_axi_periph_0' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:1083]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1F5HGHS' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1F5HGHS' (1#1) [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_S8W7R9' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_S8W7R9' (2#1) [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1NXUW7F' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1NXUW7F' (3#1) [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:263]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_4SQ29M' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:932]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_4SQ29M' (4#1) [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:932]
INFO: [Synth 8-3491] module 'TP3_xbar_0' declared at 'C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'TP3_xbar_0' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:1523]
INFO: [Synth 8-638] synthesizing module 'TP3_xbar_0' [C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'TP3_microblaze_0_axi_periph_0' (5#1) [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:1083]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_M9XM02' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:353]
INFO: [Synth 8-3491] module 'TP3_dlmb_bram_if_cntlr_0' declared at 'C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'TP3_dlmb_bram_if_cntlr_0' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:567]
INFO: [Synth 8-638] synthesizing module 'TP3_dlmb_bram_if_cntlr_0' [C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'TP3_dlmb_v10_0' declared at 'C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'TP3_dlmb_v10_0' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:621]
INFO: [Synth 8-638] synthesizing module 'TP3_dlmb_v10_0' [C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'TP3_ilmb_bram_if_cntlr_0' declared at 'C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'TP3_ilmb_bram_if_cntlr_0' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:649]
INFO: [Synth 8-638] synthesizing module 'TP3_ilmb_bram_if_cntlr_0' [C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'TP3_ilmb_v10_0' declared at 'C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'TP3_ilmb_v10_0' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:703]
INFO: [Synth 8-638] synthesizing module 'TP3_ilmb_v10_0' [C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'TP3_lmb_bram_0' declared at 'C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'TP3_lmb_bram_0' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:731]
INFO: [Synth 8-638] synthesizing module 'TP3_lmb_bram_0' [C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_M9XM02' (6#1) [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:353]
INFO: [Synth 8-3491] module 'TP3_my_led_0_0' declared at 'C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_my_led_0_0_stub.vhdl:5' bound to instance 'my_led_0' of component 'TP3_my_led_0_0' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:2169]
INFO: [Synth 8-638] synthesizing module 'TP3_my_led_0_0' [C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_my_led_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'TP3_rst_clk_wiz_1_100M_0' declared at 'C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'TP3_rst_clk_wiz_1_100M_0' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:2194]
INFO: [Synth 8-638] synthesizing module 'TP3_rst_clk_wiz_1_100M_0' [C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'TP3_boutons_0' declared at 'C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_boutons_0_stub.vhdl:5' bound to instance 'sw' of component 'TP3_boutons_0' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:2207]
INFO: [Synth 8-638] synthesizing module 'TP3_boutons_0' [C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/.Xil/Vivado-3320-SE227-04/realtime/TP3_boutons_0_stub.vhdl:32]
INFO: [Synth 8-256] done synthesizing module 'TP3' (7#1) [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd:1620]
INFO: [Synth 8-256] done synthesizing module 'TP3_wrapper' (8#1) [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/hdl/TP3_wrapper.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.777 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.777 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.777 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1016.777 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_microblaze_0_0/TP3_microblaze_0_0/TP3_microblaze_0_0_in_context.xdc] for cell 'TP3_i/microblaze_0'
Finished Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_microblaze_0_0/TP3_microblaze_0_0/TP3_microblaze_0_0_in_context.xdc] for cell 'TP3_i/microblaze_0'
Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_dlmb_v10_0/TP3_dlmb_v10_0/TP3_dlmb_v10_0_in_context.xdc] for cell 'TP3_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_dlmb_v10_0/TP3_dlmb_v10_0/TP3_dlmb_v10_0_in_context.xdc] for cell 'TP3_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_ilmb_v10_0/TP3_ilmb_v10_0/TP3_dlmb_v10_0_in_context.xdc] for cell 'TP3_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_ilmb_v10_0/TP3_ilmb_v10_0/TP3_dlmb_v10_0_in_context.xdc] for cell 'TP3_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_dlmb_bram_if_cntlr_0/TP3_dlmb_bram_if_cntlr_0/TP3_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'TP3_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_dlmb_bram_if_cntlr_0/TP3_dlmb_bram_if_cntlr_0/TP3_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'TP3_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_ilmb_bram_if_cntlr_0/TP3_ilmb_bram_if_cntlr_0/TP3_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'TP3_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_ilmb_bram_if_cntlr_0/TP3_ilmb_bram_if_cntlr_0/TP3_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'TP3_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_lmb_bram_0/TP3_lmb_bram_0/TP3_lmb_bram_0_in_context.xdc] for cell 'TP3_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_lmb_bram_0/TP3_lmb_bram_0/TP3_lmb_bram_0_in_context.xdc] for cell 'TP3_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_xbar_0/TP3_xbar_0/TP3_xbar_0_in_context.xdc] for cell 'TP3_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_xbar_0/TP3_xbar_0/TP3_xbar_0_in_context.xdc] for cell 'TP3_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_microblaze_0_axi_intc_0/TP3_microblaze_0_axi_intc_0/TP3_microblaze_0_axi_intc_0_in_context.xdc] for cell 'TP3_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_microblaze_0_axi_intc_0/TP3_microblaze_0_axi_intc_0/TP3_microblaze_0_axi_intc_0_in_context.xdc] for cell 'TP3_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_mdm_1_0/TP3_mdm_1_0/TP3_mdm_1_0_in_context.xdc] for cell 'TP3_i/mdm_1'
Finished Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_mdm_1_0/TP3_mdm_1_0/TP3_mdm_1_0_in_context.xdc] for cell 'TP3_i/mdm_1'
Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_clk_wiz_1_0/TP3_clk_wiz_1_0/TP3_clk_wiz_1_0_in_context.xdc] for cell 'TP3_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_clk_wiz_1_0/TP3_clk_wiz_1_0/TP3_clk_wiz_1_0_in_context.xdc] for cell 'TP3_i/clk_wiz_1'
Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_rst_clk_wiz_1_100M_0/TP3_rst_clk_wiz_1_100M_0/TP3_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'TP3_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_rst_clk_wiz_1_100M_0/TP3_rst_clk_wiz_1_100M_0/TP3_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'TP3_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_boutons_0/TP3_boutons_0/TP3_boutons_0_in_context.xdc] for cell 'TP3_i/sw'
Finished Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_boutons_0/TP3_boutons_0/TP3_boutons_0_in_context.xdc] for cell 'TP3_i/sw'
Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_my_led_0_0/TP3_my_led_0_0/TP3_my_led_0_0_in_context.xdc] for cell 'TP3_i/my_led_0'
Finished Parsing XDC File [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_my_led_0_0/TP3_my_led_0_0/TP3_my_led_0_0_in_context.xdc] for cell 'TP3_i/my_led_0'
Parsing XDC File [C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/constrs_1/new/basys3.xdc]
Finished Parsing XDC File [C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/constrs_1/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/constrs_1/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TP3_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TP3_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1018.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1018.848 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'TP3_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1022.953 ; gain = 6.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1022.953 ; gain = 6.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_clk_wiz_1_0/TP3_clk_wiz_1_0/TP3_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_clk_wiz_1_0/TP3_clk_wiz_1_0/TP3_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for TP3_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TP3_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TP3_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TP3_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TP3_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TP3_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TP3_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TP3_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TP3_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TP3_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TP3_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TP3_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TP3_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TP3_i/sw. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TP3_i/my_led_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1022.953 ; gain = 6.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1022.953 ; gain = 6.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1022.953 ; gain = 6.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1057.410 ; gain = 40.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1057.707 ; gain = 40.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1076.820 ; gain = 60.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1081.617 ; gain = 64.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1081.617 ; gain = 64.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1081.617 ; gain = 64.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1081.617 ; gain = 64.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1081.617 ; gain = 64.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1081.617 ; gain = 64.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |TP3_xbar_0                  |         1|
|2     |TP3_clk_wiz_1_0             |         1|
|3     |TP3_mdm_1_0                 |         1|
|4     |TP3_microblaze_0_0          |         1|
|5     |TP3_microblaze_0_axi_intc_0 |         1|
|6     |TP3_my_led_0_0              |         1|
|7     |TP3_rst_clk_wiz_1_100M_0    |         1|
|8     |TP3_boutons_0               |         1|
|9     |TP3_dlmb_bram_if_cntlr_0    |         1|
|10    |TP3_dlmb_v10_0              |         1|
|11    |TP3_ilmb_bram_if_cntlr_0    |         1|
|12    |TP3_ilmb_v10_0              |         1|
|13    |TP3_lmb_bram_0              |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |TP3_boutons_0_bbox               |     1|
|2     |TP3_clk_wiz_1_0_bbox             |     1|
|3     |TP3_dlmb_bram_if_cntlr_0_bbox    |     1|
|4     |TP3_dlmb_v10_0_bbox              |     1|
|5     |TP3_ilmb_bram_if_cntlr_0_bbox    |     1|
|6     |TP3_ilmb_v10_0_bbox              |     1|
|7     |TP3_lmb_bram_0_bbox              |     1|
|8     |TP3_mdm_1_0_bbox                 |     1|
|9     |TP3_microblaze_0_0_bbox          |     1|
|10    |TP3_microblaze_0_axi_intc_0_bbox |     1|
|11    |TP3_my_led_0_0_bbox              |     1|
|12    |TP3_rst_clk_wiz_1_100M_0_bbox    |     1|
|13    |TP3_xbar_0_bbox                  |     1|
|14    |IBUF                             |     5|
|15    |OBUF                             |    16|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1081.617 ; gain = 64.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1081.617 ; gain = 58.664
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1081.617 ; gain = 64.840
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1094.641 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1098.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1098.570 ; gain = 81.793
INFO: [Common 17-1381] The checkpoint 'C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/TP3_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TP3_wrapper_utilization_synth.rpt -pb TP3_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 21 10:56:45 2023...
