#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon May  6 11:29:19 2024
# Process ID: 18356
# Current directory: c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.runs/vc707_pcie_x8_gen2_synth_1
# Command line: vivado.exe -log vc707_pcie_x8_gen2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vc707_pcie_x8_gen2.tcl
# Log file: c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.runs/vc707_pcie_x8_gen2_synth_1/vc707_pcie_x8_gen2.vds
# Journal file: c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.runs/vc707_pcie_x8_gen2_synth_1\vivado.jou
# Running On: Vulcan, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 16, Host memory: 16907 MB
#-----------------------------------------------------------
source vc707_pcie_x8_gen2.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vc707_pcie_x8_gen2
Command: synth_design -top vc707_pcie_x8_gen2 -part xc7vx485tffg1761-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10824
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1609.707 ; gain = 439.156
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/synth/vc707_pcie_x8_gen2.v:53]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_pcie2_top' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie2_top.v:59]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_core_top' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_core_top.v:63]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_pcie_top' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_top.v:62]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_axi_basic_top' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_axi_basic_rx' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_rx.v:70]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_axi_basic_rx_pipeline' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_rx_pipeline.v:70]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_axi_basic_rx_pipeline' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_rx_pipeline.v:70]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_axi_basic_rx_null_gen' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_rx_null_gen.v:71]
INFO: [Synth 8-226] default block is never used [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_rx_null_gen.v:253]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_axi_basic_rx_null_gen' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_rx_null_gen.v:71]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_axi_basic_rx' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_rx.v:70]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_axi_basic_tx' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_tx.v:70]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl.v:71]
INFO: [Synth 8-226] default block is never used [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl.v:573]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl.v:71]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_axi_basic_tx_pipeline' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_tx_pipeline.v:71]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_axi_basic_tx_pipeline' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_tx_pipeline.v:71]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_axi_basic_tx' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_tx.v:70]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_axi_basic_top' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_pcie_7x' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_7x.v:63]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_pcie_bram_top_7x' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_bram_top_7x.v:72]
WARNING: [Synth 8-11581] system function call 'time' not supported [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_bram_top_7x.v:139]
INFO: [Synth 8-251] [1'b0]  ROWS_TX 1 COLS_TX 2 [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_bram_top_7x.v:139]
WARNING: [Synth 8-11581] system function call 'time' not supported [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_bram_top_7x.v:140]
INFO: [Synth 8-251] [1'b0]  ROWS_RX 1 COLS_RX 2 [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_bram_top_7x.v:140]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_pcie_brams_7x' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_brams_7x.v:65]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_pcie_bram_7x' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_bram_7x.v:63]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_BRAM_SDP_MACRO' [C:/Xilinx/Vivado/2023.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:34]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E1' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:131513]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E1' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:131513]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_BRAM_SDP_MACRO' (0#1) [C:/Xilinx/Vivado/2023.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:34]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_pcie_bram_7x' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_bram_7x.v:63]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_pcie_brams_7x' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_brams_7x.v:65]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_pcie_bram_top_7x' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_bram_top_7x.v:72]
INFO: [Synth 8-6157] synthesizing module 'PCIE_2_1' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:106677]
INFO: [Synth 8-6155] done synthesizing module 'PCIE_2_1' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:106677]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_pcie_7x' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_7x.v:63]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_pcie_pipe_pipeline' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_pipe_pipeline.v:63]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_pcie_pipe_lane' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_pipe_lane.v:63]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_pcie_pipe_lane' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_pipe_lane.v:63]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_pcie_pipe_misc' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_pipe_misc.v:63]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_pcie_pipe_misc' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_pipe_misc.v:63]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_pcie_pipe_pipeline' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_pipe_pipeline.v:63]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_pcie_top' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie_top.v:62]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_gt_top' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_gt_top.v:62]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_gt_rx_valid_filter_7x' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_gt_rx_valid_filter_7x.v:62]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_gt_rx_valid_filter_7x.v:191]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_gt_rx_valid_filter_7x' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_gt_rx_valid_filter_7x.v:62]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_pipe_wrapper' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_wrapper.v:156]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_pipe_reset' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_reset.v:67]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_pipe_reset' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_reset.v:67]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_qpll_reset' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_qpll_reset.v:66]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_qpll_reset' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_qpll_reset.v:66]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_pipe_rate' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_rate.v:67]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_pipe_rate' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_rate.v:67]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_pipe_drp' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_drp.v:67]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_pipe_drp' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_drp.v:67]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_pipe_eq' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_eq.v:67]
INFO: [Synth 8-226] default block is never used [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_eq.v:402]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_rxeq_scan' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_rxeq_scan.v:66]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_rxeq_scan' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_rxeq_scan.v:66]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_pipe_eq' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_eq.v:67]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_gt_common' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_gt_common.v:56]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_qpll_drp' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_qpll_drp.v:67]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_qpll_drp' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_qpll_drp.v:67]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_qpll_wrapper' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_qpll_wrapper.v:67]
INFO: [Synth 8-6157] synthesizing module 'GTXE2_COMMON' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:52214]
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_COMMON' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:52214]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_gtp_cpllpd_ovrd' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_gtp_cpllpd_ovrd.v:55]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_gtp_cpllpd_ovrd' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_gtp_cpllpd_ovrd.v:55]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_qpll_wrapper' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_qpll_wrapper.v:67]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_gt_common' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_gt_common.v:56]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_pipe_user' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_user.v:67]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_pipe_user' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_user.v:67]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_pipe_sync' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_sync.v:72]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_pipe_sync' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_sync.v:72]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_gt_wrapper' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_gt_wrapper.v:67]
INFO: [Synth 8-6157] synthesizing module 'GTXE2_CHANNEL' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:51541]
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_CHANNEL' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:51541]
INFO: [Synth 8-6157] synthesizing module 'vc707_pcie_x8_gen2_gtx_cpllpd_ovrd' [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_gtx_cpllpd_ovrd.v:55]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_gtx_cpllpd_ovrd' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_gtx_cpllpd_ovrd.v:55]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_gt_wrapper' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_gt_wrapper.v:67]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_pipe_wrapper' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_wrapper.v:156]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_gt_top' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_gt_top.v:62]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_core_top' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_core_top.v:63]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2_pcie2_top' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pcie2_top.v:59]
INFO: [Synth 8-6155] done synthesizing module 'vc707_pcie_x8_gen2' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/synth/vc707_pcie_x8_gen2.v:53]
WARNING: [Synth 8-6014] Unused sequential element reg_tlast_reg was removed.  [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_rx_pipeline.v:284]
WARNING: [Synth 8-6014] Unused sequential element reg_tkeep_reg was removed.  [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_rx_pipeline.v:285]
WARNING: [Synth 8-6014] Unused sequential element trn_rdllp_src_rdy_d_reg was removed.  [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl.v:421]
WARNING: [Synth 8-6014] Unused sequential element reg_tlast_reg was removed.  [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl.v:655]
WARNING: [Synth 8-6014] Unused sequential element flush_axi_reg was removed.  [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_axi_basic_tx_pipeline.v:528]
WARNING: [Synth 8-6014] Unused sequential element reg_eios_detected_reg was removed.  [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_gt_rx_valid_filter_7x.v:135]
WARNING: [Synth 8-6014] Unused sequential element gt_rx_is_skp0_q_reg was removed.  [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_gt_rx_valid_filter_7x.v:144]
WARNING: [Synth 8-6014] Unused sequential element gt_rx_is_skp1_q_reg was removed.  [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_gt_rx_valid_filter_7x.v:145]
WARNING: [Synth 8-6014] Unused sequential element resetovrd_disble.reset_cnt_reg was removed.  [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_user.v:384]
WARNING: [Synth 8-6014] Unused sequential element gen3_rdy_reg was removed.  [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_user.v:562]
WARNING: [Synth 8-6014] Unused sequential element rxsync_fsm_disable.rxsync_done_reg was removed.  [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_sync.v:613]
WARNING: [Synth 8-6014] Unused sequential element pipe_lane[0].gt_rxrcvrdet_c_reg was removed.  [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_wrapper.v:1627]
WARNING: [Synth 8-6014] Unused sequential element pipe_lane[1].gt_rxrcvrdet_c_reg was removed.  [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_wrapper.v:1627]
WARNING: [Synth 8-6014] Unused sequential element pipe_lane[2].gt_rxrcvrdet_c_reg was removed.  [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_wrapper.v:1627]
WARNING: [Synth 8-6014] Unused sequential element pipe_lane[3].gt_rxrcvrdet_c_reg was removed.  [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_wrapper.v:1627]
WARNING: [Synth 8-6014] Unused sequential element pipe_lane[4].gt_rxrcvrdet_c_reg was removed.  [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_wrapper.v:1627]
WARNING: [Synth 8-6014] Unused sequential element pipe_lane[5].gt_rxrcvrdet_c_reg was removed.  [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_wrapper.v:1627]
WARNING: [Synth 8-6014] Unused sequential element pipe_lane[6].gt_rxrcvrdet_c_reg was removed.  [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_wrapper.v:1627]
WARNING: [Synth 8-6014] Unused sequential element pipe_lane[7].gt_rxrcvrdet_c_reg was removed.  [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2_pipe_wrapper.v:1627]
WARNING: [Synth 8-7129] Port GT_TXPHDLYRESET in module vc707_pcie_x8_gen2_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_TXSYNCMODE in module vc707_pcie_x8_gen2_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_TXSYNCIN in module vc707_pcie_x8_gen2_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_TXSYNCALLIN in module vc707_pcie_x8_gen2_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXSYNCMODE in module vc707_pcie_x8_gen2_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXSYNCIN in module vc707_pcie_x8_gen2_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXSYNCALLIN in module vc707_pcie_x8_gen2_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_MMCM_RST_N in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_PCLK_SEL_SLAVE[7] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_PCLK_SEL_SLAVE[6] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_PCLK_SEL_SLAVE[5] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_PCLK_SEL_SLAVE[4] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_PCLK_SEL_SLAVE[3] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_PCLK_SEL_SLAVE[2] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_PCLK_SEL_SLAVE[1] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_PCLK_SEL_SLAVE[0] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[7] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[6] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[5] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[4] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[3] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[2] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[1] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[0] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[11] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[10] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[9] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[8] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[7] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[6] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[5] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[4] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[3] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[2] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[1] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[0] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[17] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[16] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[15] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[14] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[13] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[12] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[11] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[10] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[9] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[8] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[7] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[6] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[5] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[4] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[3] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[2] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[1] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[0] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_DONE[1] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_DONE[0] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_RESET[1] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_RESET[0] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLLOCK[1] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLLOCK[0] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTCLK[1] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTCLK[0] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTREFCLK[1] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTREFCLK[0] in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_JTAG_EN in module vc707_pcie_x8_gen2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PLM_IN_RS in module vc707_pcie_x8_gen2_gt_rx_valid_filter_7x is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx_reset in module vc707_pcie_x8_gen2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[12] in module vc707_pcie_x8_gen2_pcie_bram_7x is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[11] in module vc707_pcie_x8_gen2_pcie_bram_7x is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[10] in module vc707_pcie_x8_gen2_pcie_bram_7x is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[12] in module vc707_pcie_x8_gen2_pcie_bram_7x is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[11] in module vc707_pcie_x8_gen2_pcie_bram_7x is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[10] in module vc707_pcie_x8_gen2_pcie_bram_7x is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_clk_prebuf in module vc707_pcie_x8_gen2_pcie_7x is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_clk_prebuf_en in module vc707_pcie_x8_gen2_pcie_7x is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[127] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[126] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[125] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[124] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[123] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[122] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[121] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[120] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[119] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[118] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[117] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[116] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[115] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[114] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[113] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[112] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[111] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[110] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[109] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[108] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[107] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[106] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[105] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[104] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tx_tdata[103] in module vc707_pcie_x8_gen2_axi_basic_tx_thrtl_ctl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1782.504 ; gain = 611.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1782.504 ; gain = 611.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1782.504 ; gain = 611.953
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 1782.504 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/synth/vc707_pcie_x8_gen2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/synth/vc707_pcie_x8_gen2_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2-PCIE_X1Y0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2-PCIE_X1Y0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2-PCIE_X1Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vc707_pcie_x8_gen2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vc707_pcie_x8_gen2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.runs/vc707_pcie_x8_gen2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.runs/vc707_pcie_x8_gen2_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/ip_xilinx_pcie_2_1_7x_late.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/ip_xilinx_pcie_2_1_7x_late.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.gen/sources_1/ip/vc707_pcie_x8_gen2/source/ip_xilinx_pcie_2_1_7x_late.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vc707_pcie_x8_gen2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vc707_pcie_x8_gen2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vc707_pcie_x8_gen2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vc707_pcie_x8_gen2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1889.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1890.555 ; gain = 1.316
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1890.555 ; gain = 720.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1890.555 ; gain = 720.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.runs/vc707_pcie_x8_gen2_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/inst/phy_lnk_up_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/inst/pl_received_hot_rst_cdc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1890.555 ; gain = 720.004
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'reg_state_eios_det_reg' in module 'vc707_pcie_x8_gen2_gt_rx_valid_filter_7x'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'vc707_pcie_x8_gen2_pipe_reset'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'vc707_pcie_x8_gen2_qpll_reset'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'vc707_pcie_x8_gen2_rxeq_scan'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_tx_reg' in module 'vc707_pcie_x8_gen2_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_rx_reg' in module 'vc707_pcie_x8_gen2_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'vc707_pcie_x8_gen2_qpll_drp'
INFO: [Synth 8-802] inferred FSM for state register 'txsync_fsm.fsm_tx_reg' in module 'vc707_pcie_x8_gen2_pipe_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
            EIOS_DET_IDL |                            00001 |                            00001
        EIOS_DET_NO_STR0 |                            00010 |                            00010
           EIOS_DET_STR0 |                            00100 |                            00100
           EIOS_DET_STR1 |                            01000 |                            01000
           EIOS_DET_DONE |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'reg_state_eios_det_reg' in module 'vc707_pcie_x8_gen2_gt_rx_valid_filter_7x'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            FSM_CFG_WAIT |                00000000000000010 |                            00001
           FSM_CPLLRESET |                00000000000000001 |                            00010
            FSM_CPLLLOCK |                00000000100000000 |                            00101
                 FSM_DRP |                00100000000000000 |                            00110
             FSM_GTRESET |                00010000000000000 |                            00111
           FSM_MMCM_LOCK |                00000000000100000 |                            01100
           FSM_RESETDONE |                00000000000010000 |                            01101
             FSM_CPLL_PD |                00000000000000100 |                            01110
        FSM_TXSYNC_START |                00000000000001000 |                            01111
         FSM_TXSYNC_DONE |                00000001000000000 |                            10000
                FSM_IDLE |                00000010000000000 |                            00000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'vc707_pcie_x8_gen2_pipe_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FSM_WAIT_LOCK |                         00000001 |                             0010
           FSM_MMCM_LOCK |                         00000010 |                             0011
       FSM_DRP_START_NOM |                         00000100 |                             0100
        FSM_DRP_DONE_NOM |                         00001000 |                             0101
            FSM_QPLLLOCK |                         00010000 |                             0110
        FSM_QPLL_PDRESET |                         00100000 |                             1011
             FSM_QPLL_PD |                         01000000 |                             1100
                FSM_IDLE |                         10000000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'vc707_pcie_x8_gen2_qpll_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             0000
*
                FSM_IDLE |                            00010 |                             0001
              FSM_PRESET |                            00100 |                             0010
            FSM_CONVERGE |                            01000 |                             0100
     FSM_NEW_TXCOEFF_REQ |                            10000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'vc707_pcie_x8_gen2_rxeq_scan'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                           000000
*
           FSM_TXEQ_IDLE |                              001 |                           000001
         FSM_TXEQ_PRESET |                              010 |                           000010
        FSM_TXEQ_TXCOEFF |                              011 |                           000100
          FSM_TXEQ_REMAP |                              100 |                           001000
          FSM_TXEQ_QUERY |                              101 |                           010000
           FSM_TXEQ_DONE |                              110 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_tx_reg' using encoding 'sequential' in module 'vc707_pcie_x8_gen2_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
           FSM_RXEQ_IDLE |                          0000010 |                           000001
         FSM_RXEQ_PRESET |                          0000100 |                           000010
        FSM_RXEQ_TXCOEFF |                          0001000 |                           000100
             FSM_RXEQ_LF |                          0010000 |                           001000
FSM_RXEQ_NEW_TXCOEFF_REQ |                          0100000 |                           010000
           FSM_RXEQ_DONE |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_rx_reg' using encoding 'one-hot' in module 'vc707_pcie_x8_gen2_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                FSM_IDLE |                        000000001 |                        000000001
                FSM_LOAD |                        000000010 |                        000000010
                FSM_READ |                        000000100 |                        000000100
                FSM_RRDY |                        000001000 |                        000001000
               FSM_WRITE |                        000010000 |                        000010000
                FSM_WRDY |                        000100000 |                        000100000
                FSM_DONE |                        001000000 |                        001000000
           FSM_QPLLRESET |                        010000000 |                        010000000
            FSM_QPLLLOCK |                        100000000 |                        100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'vc707_pcie_x8_gen2_qpll_drp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
         FSM_TXSYNC_IDLE |                          0000010 |                           000001
           FSM_MMCM_LOCK |                          0000100 |                           000010
        FSM_TXSYNC_START |                          0001000 |                           000100
        FSM_TXPHINITDONE |                          0010000 |                           001000
        FSM_TXSYNC_DONE1 |                          0100000 |                           010000
        FSM_TXSYNC_DONE2 |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txsync_fsm.fsm_tx_reg' using encoding 'one-hot' in module 'vc707_pcie_x8_gen2_pipe_sync'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1890.555 ; gain = 720.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   22 Bit       Adders := 8     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 24    
	   2 Input    3 Bit       Adders := 11    
	   2 Input    2 Bit       Adders := 20    
	   2 Input    1 Bit       Adders := 16    
+---Registers : 
	              128 Bit    Registers := 13    
	               96 Bit    Registers := 10    
	               22 Bit    Registers := 9     
	               19 Bit    Registers := 8     
	               18 Bit    Registers := 64    
	               16 Bit    Registers := 55    
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 41    
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 88    
	                5 Bit    Registers := 17    
	                4 Bit    Registers := 81    
	                3 Bit    Registers := 86    
	                2 Bit    Registers := 140   
	                1 Bit    Registers := 1393  
+---Muxes : 
	   2 Input  128 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 11    
	   5 Input   22 Bit        Muxes := 8     
	   2 Input   19 Bit        Muxes := 8     
	   7 Input   19 Bit        Muxes := 8     
	   2 Input   18 Bit        Muxes := 24    
	  24 Input   18 Bit        Muxes := 8     
	   7 Input   18 Bit        Muxes := 16    
	  11 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 41    
	   2 Input   15 Bit        Muxes := 16    
	   2 Input   14 Bit        Muxes := 16    
	   2 Input   13 Bit        Muxes := 8     
	   2 Input   12 Bit        Muxes := 19    
	   2 Input   10 Bit        Muxes := 2     
	  10 Input    9 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 12    
	   3 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 26    
	   8 Input    8 Bit        Muxes := 3     
	   3 Input    8 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 98    
	   7 Input    7 Bit        Muxes := 16    
	   4 Input    7 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 9     
	   7 Input    6 Bit        Muxes := 24    
	   8 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 227   
	   5 Input    5 Bit        Muxes := 9     
	   6 Input    5 Bit        Muxes := 8     
	  11 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 8     
	   8 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 72    
	   3 Input    4 Bit        Muxes := 16    
	   7 Input    4 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 111   
	  32 Input    3 Bit        Muxes := 8     
	   7 Input    3 Bit        Muxes := 24    
	   4 Input    3 Bit        Muxes := 8     
	  10 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 25    
	  32 Input    2 Bit        Muxes := 8     
	   7 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 235   
	   6 Input    1 Bit        Muxes := 24    
	  11 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 30    
	  32 Input    1 Bit        Muxes := 152   
	   5 Input    1 Bit        Muxes := 64    
	   4 Input    1 Bit        Muxes := 16    
	   7 Input    1 Bit        Muxes := 136   
	  10 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (FSM_onehot_fsm_reg[12]) is unused and will be removed from module vc707_pcie_x8_gen2_pipe_reset.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module vc707_pcie_x8_gen2_pipe_eq.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module vc707_pcie_x8_gen2_pipe_eq.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module vc707_pcie_x8_gen2_pipe_sync.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1890.555 ; gain = 720.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1890.555 ; gain = 720.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1890.555 ; gain = 720.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1936.383 ; gain = 765.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1948.090 ; gain = 777.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1948.090 ; gain = 777.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1948.090 ; gain = 777.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1948.090 ; gain = 777.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1948.090 ; gain = 777.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1948.090 ; gain = 777.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                  | RTL Name                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|vc707_pcie_x8_gen2_pcie2_top | inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]     | 96     | 8     | NO           | NO                 | YES               | 0      | 24      | 
|vc707_pcie_x8_gen2_pcie2_top | inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127] | 128    | 8     | NO           | NO                 | YES               | 0      | 32      | 
|vc707_pcie_x8_gen2_pcie2_top | inst/ltssm_reg2_reg[5]                                                                    | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+-----------------------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     1|
|2     |CARRY4        |   102|
|3     |GTXE2_CHANNEL |     8|
|4     |GTXE2_COMMON  |     2|
|5     |LUT1          |    68|
|6     |LUT2          |   483|
|7     |LUT3          |   581|
|8     |LUT4          |   512|
|9     |LUT5          |   922|
|10    |LUT6          |  1222|
|11    |MUXF7         |    96|
|12    |PCIE_2        |     1|
|13    |RAMB36E1      |     4|
|14    |SRL16E        |     6|
|15    |SRLC32E       |    56|
|16    |FDCE          |     9|
|17    |FDPE          |     2|
|18    |FDRE          |  5741|
|19    |FDSE          |   128|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1948.090 ; gain = 777.539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 392 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1948.090 ; gain = 669.488
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1948.090 ; gain = 777.539
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1948.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 202 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1971.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1d580bdd
INFO: [Common 17-83] Releasing license: Synthesis
132 Infos, 123 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 1971.336 ; gain = 1371.801
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1971.336 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.runs/vc707_pcie_x8_gen2_synth_1/vc707_pcie_x8_gen2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP vc707_pcie_x8_gen2, cache-ID = cefa9b5f4f2ab1ac
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1971.336 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie_x8_gen2_ex/vc707_pcie_x8_gen2_ex.runs/vc707_pcie_x8_gen2_synth_1/vc707_pcie_x8_gen2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vc707_pcie_x8_gen2_utilization_synth.rpt -pb vc707_pcie_x8_gen2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  6 11:30:12 2024...
