From: Satish Batchu <atacs-bugs@vlsigroup.ece.utah.edu>
To: myers@ece.utah.edu
Subject: Re: CHANGE: check enabling conditions on place change (PR#4877)
Date: Mon Nov 23 18:08:06 2009

Made the required changes. In Verilog, if a crossing event is missed in some
place, 
this change ensures that the model does not function properly only until it
returns to 
this place. i.e. it functions as expected after it returns to the place.