INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jtsoo/SooHooCPE133Lab6/SooHooCPE133Lab6.srcs/sources_1/new/Problem1FourBitCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Problem1FourBitCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jtsoo/SooHooCPE133Lab6/SooHooCPE133Lab6.srcs/sources_1/new/jk_ff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jk_ff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jtsoo/SooHooCPE133Lab6/SooHooCPE133Lab6.srcs/sources_1/new/jk_ff_wLogic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jk_ff_wLogic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jtsoo/SooHooCPE133Lab6/SooHooCPE133Lab6.srcs/sources_1/new/up_down_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jtsoo/SooHooCPE133Lab6/SooHooCPE133Lab6.srcs/sim_1/new/BenchProblem1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BenchProblem1
