import cocotb
from cocotb.clock import Clock
from cocotb.triggers import ClockCycles, RisingEdge, Timer


@cocotb.test()
async def test_registers_reset_write_and_ena_hold(dut):
    clock = Clock(dut.clk, 10, unit="ns")
    cocotb.start_soon(clock.start())

    # Allow clock to stabilize
    await Timer(1, unit="ns")

    dut.ena.value = 1
    dut.rst_n.value = 0
    dut.reg_we.value = 0
    dut.reg_wd_idx.value = 0
    dut.reg_rs_idx.value = 0
    dut.reg_rd_idx.value = 0
    dut.reg_wd.value = 0
    dut.carry_i.value = 0
    dut.pc_we.value = 0
    dut.ir_we.value = 0
    dut.pc_d.value = 0
    dut.ir_d.value = 0
    await Timer(1, unit="ns")
    await ClockCycles(dut.clk, 3)  # Extra cycle for reset to latch

    await Timer(1, unit="ns")
    assert int(dut.reg_rs.value) == 0
    assert int(dut.reg_rd.value) == 0
    assert int(dut.pc_q.value) == 0
    assert int(dut.ir_q.value) == 0

    dut.rst_n.value = 1
    dut.reg_we.value = 1
    dut.reg_wd_idx.value = 1
    dut.reg_rs_idx.value = 1
    dut.reg_rd_idx.value = 1
    dut.pc_we.value = 1
    dut.ir_we.value = 1
    dut.reg_wd.value = 0xAA
    dut.carry_i.value = 1
    dut.pc_d.value = 0xC
    dut.ir_d.value = 0x5A
    await Timer(1, unit="ns")
    await RisingEdge(dut.clk)
    await Timer(1, unit="ns")

    assert int(dut.reg_rs.value) == 0xAA
    assert int(dut.reg_rd.value) == 0xAA
    assert int(dut.carry_o.value) == 1
    assert int(dut.pc_q.value) == 0xC
    assert int(dut.ir_q.value) == 0x5A

    dut.ena.value = 0
    dut.reg_wd.value = 0x11
    dut.carry_i.value = 0
    dut.pc_d.value = 0x2
    dut.ir_d.value = 0x01
    await ClockCycles(dut.clk, 2)
    await Timer(1, unit="ns")

    assert int(dut.reg_rs.value) == 0xAA
    assert int(dut.reg_rd.value) == 0xAA
    assert int(dut.carry_o.value) == 1
    assert int(dut.pc_q.value) == 0xC
    assert int(dut.ir_q.value) == 0x5A
