{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575297417039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575297417039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 11:36:56 2019 " "Processing started: Mon Dec 02 11:36:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575297417039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575297417039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off micro -c micro " "Command: quartus_map --read_settings_files=on --write_settings_files=off micro -c micro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575297417039 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575297417641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDiv-clk1Hz " "Found design unit 1: ClockDiv-clk1Hz" {  } { { "ClockDiv.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Micro/ClockDiv.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418407 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDiv " "Found entity 1: ClockDiv" {  } { { "ClockDiv.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Micro/ClockDiv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/memories/men_prog/men_prog.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/memories/men_prog/men_prog.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 men_prog-SYN " "Found design unit 1: men_prog-SYN" {  } { { "../Memories/men_prog/men_prog.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Memories/men_prog/men_prog.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418407 ""} { "Info" "ISGN_ENTITY_NAME" "1 men_prog " "Found entity 1: men_prog" {  } { { "../Memories/men_prog/men_prog.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Memories/men_prog/men_prog.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/memories/men_dados/men_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/memories/men_dados/men_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 men_dados-SYN " "Found design unit 1: men_dados-SYN" {  } { { "../Memories/men_dados/men_dados.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Memories/men_dados/men_dados.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418423 ""} { "Info" "ISGN_ENTITY_NAME" "1 men_dados " "Found entity 1: men_dados" {  } { { "../Memories/men_dados/men_dados.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Memories/men_dados/men_dados.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/xor_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/xor_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_9-arc_xor9 " "Found design unit 1: xor_9-arc_xor9" {  } { { "../ULA/xor_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/xor_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418423 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_9 " "Found entity 1: xor_9" {  } { { "../ULA/xor_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/xor_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-arc_ula " "Found design unit 1: ula-arc_ula" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418423 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/sub_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/sub_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_9-arc_sub9 " "Found design unit 1: sub_9-arc_sub9" {  } { { "../ULA/sub_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/sub_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418438 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_9 " "Found entity 1: sub_9" {  } { { "../ULA/sub_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/sub_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/srl_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/srl_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 srl_9-arc_srl9 " "Found design unit 1: srl_9-arc_srl9" {  } { { "../ULA/srl_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/srl_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418438 ""} { "Info" "ISGN_ENTITY_NAME" "1 srl_9 " "Found entity 1: srl_9" {  } { { "../ULA/srl_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/srl_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/sra_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/sra_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sra_9-arc_sra9 " "Found design unit 1: sra_9-arc_sra9" {  } { { "../ULA/sra_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/sra_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418438 ""} { "Info" "ISGN_ENTITY_NAME" "1 sra_9 " "Found entity 1: sra_9" {  } { { "../ULA/sra_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/sra_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/sll_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/sll_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sll_9-arc_sll9 " "Found design unit 1: sll_9-arc_sll9" {  } { { "../ULA/sll_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/sll_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418454 ""} { "Info" "ISGN_ENTITY_NAME" "1 sll_9 " "Found entity 1: sll_9" {  } { { "../ULA/sll_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/sll_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/or_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/or_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_9-arc_or9 " "Found design unit 1: or_9-arc_or9" {  } { { "../ULA/or_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/or_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418454 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_9 " "Found entity 1: or_9" {  } { { "../ULA/or_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/or_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/mux8x1_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/mux8x1_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1_9-arc_mux8x1_9 " "Found design unit 1: mux8x1_9-arc_mux8x1_9" {  } { { "../ULA/mux8x1_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/mux8x1_9.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418454 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_9 " "Found entity 1: mux8x1_9" {  } { { "../ULA/mux8x1_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/mux8x1_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/and_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/and_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_9-arc_and9 " "Found design unit 1: and_9-arc_and9" {  } { { "../ULA/and_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/and_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418469 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_9 " "Found entity 1: and_9" {  } { { "../ULA/and_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/and_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/add_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/add_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_9-arc_add9 " "Found design unit 1: add_9-arc_add9" {  } { { "../ULA/add_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/add_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418469 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_9 " "Found entity 1: add_9" {  } { { "../ULA/add_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/add_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/reg16_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/reg16_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16_l-arc_reg16_l " "Found design unit 1: reg16_l-arc_reg16_l" {  } { { "../DataPath/reg16_l.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/reg16_l.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418469 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16_l " "Found entity 1: reg16_l" {  } { { "../DataPath/reg16_l.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/reg16_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/reg10_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/reg10_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg10_l-arc_reg10_l " "Found design unit 1: reg10_l-arc_reg10_l" {  } { { "../DataPath/reg10_l.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/reg10_l.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418485 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg10_l " "Found entity 1: reg10_l" {  } { { "../DataPath/reg10_l.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/reg10_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/reg10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/reg10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg10-arc_reg10 " "Found design unit 1: reg10-arc_reg10" {  } { { "../DataPath/reg10.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/reg10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418485 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg10 " "Found entity 1: reg10" {  } { { "../DataPath/reg10.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/reg10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/reg8_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/reg8_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8_l-arc_reg8_l " "Found design unit 1: reg8_l-arc_reg8_l" {  } { { "../DataPath/reg8_l.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/reg8_l.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418485 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8_l " "Found entity 1: reg8_l" {  } { { "../DataPath/reg8_l.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/reg8_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/reg1_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/reg1_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1_l-arc_reg1_l " "Found design unit 1: reg1_l-arc_reg1_l" {  } { { "../DataPath/reg1_l.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/reg1_l.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418501 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1_l " "Found entity 1: reg1_l" {  } { { "../DataPath/reg1_l.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/reg1_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/mux4x1_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/mux4x1_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_10-arc_mux4x1_10 " "Found design unit 1: mux4x1_10-arc_mux4x1_10" {  } { { "../DataPath/mux4x1_10.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/mux4x1_10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418501 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_10 " "Found entity 1: mux4x1_10" {  } { { "../DataPath/mux4x1_10.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/mux4x1_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/mux4x1_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/mux4x1_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_8-arc_mux4x1_8 " "Found design unit 1: mux4x1_8-arc_mux4x1_8" {  } { { "../DataPath/mux4x1_8.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/mux4x1_8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418501 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_8 " "Found entity 1: mux4x1_8" {  } { { "../DataPath/mux4x1_8.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/mux4x1_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/mux2x1_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/mux2x1_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_8-arc_mux2x1_8 " "Found design unit 1: mux2x1_8-arc_mux2x1_8" {  } { { "../DataPath/mux2x1_8.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/mux2x1_8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418516 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_8 " "Found entity 1: mux2x1_8" {  } { { "../DataPath/mux2x1_8.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/mux2x1_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/inc_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/inc_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inc_10-arc_inc_10 " "Found design unit 1: inc_10-arc_inc_10" {  } { { "../DataPath/inc_10.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/inc_10.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418516 ""} { "Info" "ISGN_ENTITY_NAME" "1 inc_10 " "Found entity 1: inc_10" {  } { { "../DataPath/inc_10.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/inc_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arc_datapath " "Found design unit 1: datapath-arc_datapath" {  } { { "../DataPath/datapath.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418516 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../DataPath/datapath.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/comp_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/comp_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_8-arc_comp_8 " "Found design unit 1: comp_8-arc_comp_8" {  } { { "../DataPath/comp_8.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/comp_8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418532 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_8 " "Found entity 1: comp_8" {  } { { "../DataPath/comp_8.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/comp_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/add_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/add_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_10-arc_add_10 " "Found design unit 1: add_10-arc_add_10" {  } { { "../DataPath/add_10.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/add_10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418532 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_10 " "Found entity 1: add_10" {  } { { "../DataPath/add_10.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/add_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/add_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/add_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_8-arc_add_8 " "Found design unit 1: add_8-arc_add_8" {  } { { "../DataPath/add_8.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/add_8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418548 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_8 " "Found entity 1: add_8" {  } { { "../DataPath/add_8.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/add_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/controller/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/controller/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-arc_controller " "Found design unit 1: controller-arc_controller" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418548 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file micro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 micro-arc_micro " "Found design unit 1: micro-arc_micro" {  } { { "micro.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Micro/micro.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418563 ""} { "Info" "ISGN_ENTITY_NAME" "1 micro " "Found entity 1: micro" {  } { { "micro.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Micro/micro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "micro " "Elaborating entity \"micro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575297418673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:ctrl " "Elaborating entity \"controller\" for hierarchy \"controller:ctrl\"" {  } { { "micro.vhd" "ctrl" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Micro/micro.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418719 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_state Controller.vhd(46) " "Verilog HDL or VHDL warning at Controller.vhd(46): object \"s_state\" assigned a value but never read" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(381) " "VHDL Process Statement warning at Controller.vhd(381): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(418) " "VHDL Process Statement warning at Controller.vhd(418): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 418 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(419) " "VHDL Process Statement warning at Controller.vhd(419): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(435) " "VHDL Process Statement warning at Controller.vhd(435): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(472) " "VHDL Process Statement warning at Controller.vhd(472): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 472 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(473) " "VHDL Process Statement warning at Controller.vhd(473): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 473 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(489) " "VHDL Process Statement warning at Controller.vhd(489): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 489 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(526) " "VHDL Process Statement warning at Controller.vhd(526): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 526 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(527) " "VHDL Process Statement warning at Controller.vhd(527): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 527 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(543) " "VHDL Process Statement warning at Controller.vhd(543): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 543 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(580) " "VHDL Process Statement warning at Controller.vhd(580): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 580 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(581) " "VHDL Process Statement warning at Controller.vhd(581): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(597) " "VHDL Process Statement warning at Controller.vhd(597): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 597 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(634) " "VHDL Process Statement warning at Controller.vhd(634): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 634 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(635) " "VHDL Process Statement warning at Controller.vhd(635): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 635 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(651) " "VHDL Process Statement warning at Controller.vhd(651): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 651 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(688) " "VHDL Process Statement warning at Controller.vhd(688): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 688 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(689) " "VHDL Process Statement warning at Controller.vhd(689): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 689 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(705) " "VHDL Process Statement warning at Controller.vhd(705): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 705 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(742) " "VHDL Process Statement warning at Controller.vhd(742): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 742 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(743) " "VHDL Process Statement warning at Controller.vhd(743): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 743 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(759) " "VHDL Process Statement warning at Controller.vhd(759): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 759 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(796) " "VHDL Process Statement warning at Controller.vhd(796): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 796 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(797) " "VHDL Process Statement warning at Controller.vhd(797): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 797 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(813) " "VHDL Process Statement warning at Controller.vhd(813): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 813 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(850) " "VHDL Process Statement warning at Controller.vhd(850): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 850 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(867) " "VHDL Process Statement warning at Controller.vhd(867): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 867 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(904) " "VHDL Process Statement warning at Controller.vhd(904): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 904 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(921) " "VHDL Process Statement warning at Controller.vhd(921): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 921 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(958) " "VHDL Process Statement warning at Controller.vhd(958): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 958 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(975) " "VHDL Process Statement warning at Controller.vhd(975): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 975 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1012) " "VHDL Process Statement warning at Controller.vhd(1012): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1012 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1029) " "VHDL Process Statement warning at Controller.vhd(1029): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1029 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1067) " "VHDL Process Statement warning at Controller.vhd(1067): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1067 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1100) " "VHDL Process Statement warning at Controller.vhd(1100): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1101) " "VHDL Process Statement warning at Controller.vhd(1101): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1168) " "VHDL Process Statement warning at Controller.vhd(1168): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1169) " "VHDL Process Statement warning at Controller.vhd(1169): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_comp_eq Controller.vhd(1181) " "VHDL Process Statement warning at Controller.vhd(1181): signal \"ctl_comp_eq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1213) " "VHDL Process Statement warning at Controller.vhd(1213): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1214) " "VHDL Process Statement warning at Controller.vhd(1214): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_comp_lt Controller.vhd(1227) " "VHDL Process Statement warning at Controller.vhd(1227): signal \"ctl_comp_lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1259) " "VHDL Process Statement warning at Controller.vhd(1259): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1260) " "VHDL Process Statement warning at Controller.vhd(1260): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_comp_lt Controller.vhd(1273) " "VHDL Process Statement warning at Controller.vhd(1273): signal \"ctl_comp_lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1356) " "VHDL Process Statement warning at Controller.vhd(1356): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1393) " "VHDL Process Statement warning at Controller.vhd(1393): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1393 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1414) " "VHDL Process Statement warning at Controller.vhd(1414): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1414 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1444) " "VHDL Process Statement warning at Controller.vhd(1444): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1444 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_C Controller.vhd(1476) " "VHDL Process Statement warning at Controller.vhd(1476): signal \"ctl_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1476 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_O Controller.vhd(1515) " "VHDL Process Statement warning at Controller.vhd(1515): signal \"ctl_O\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1515 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_S Controller.vhd(1554) " "VHDL Process Statement warning at Controller.vhd(1554): signal \"ctl_S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1554 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_i0 Controller.vhd(269) " "VHDL Process Statement warning at Controller.vhd(269): inferring latch(es) for signal or variable \"ctl_ld_i0\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_i1 Controller.vhd(269) " "VHDL Process Statement warning at Controller.vhd(269): inferring latch(es) for signal or variable \"ctl_ld_i1\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_o0 Controller.vhd(269) " "VHDL Process Statement warning at Controller.vhd(269): inferring latch(es) for signal or variable \"ctl_ld_o0\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_o1 Controller.vhd(269) " "VHDL Process Statement warning at Controller.vhd(269): inferring latch(es) for signal or variable \"ctl_ld_o1\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_r0 Controller.vhd(269) " "VHDL Process Statement warning at Controller.vhd(269): inferring latch(es) for signal or variable \"ctl_ld_r0\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_r1 Controller.vhd(269) " "VHDL Process Statement warning at Controller.vhd(269): inferring latch(es) for signal or variable \"ctl_ld_r1\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_r2 Controller.vhd(269) " "VHDL Process Statement warning at Controller.vhd(269): inferring latch(es) for signal or variable \"ctl_ld_r2\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_r3 Controller.vhd(269) " "VHDL Process Statement warning at Controller.vhd(269): inferring latch(es) for signal or variable \"ctl_ld_r3\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_o Controller.vhd(269) " "VHDL Process Statement warning at Controller.vhd(269): inferring latch(es) for signal or variable \"ctl_ld_o\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_c Controller.vhd(269) " "VHDL Process Statement warning at Controller.vhd(269): inferring latch(es) for signal or variable \"ctl_ld_c\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_s Controller.vhd(269) " "VHDL Process Statement warning at Controller.vhd(269): inferring latch(es) for signal or variable \"ctl_ld_s\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_rst_pc Controller.vhd(269) " "VHDL Process Statement warning at Controller.vhd(269): inferring latch(es) for signal or variable \"ctl_rst_pc\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_rp Controller.vhd(269) " "VHDL Process Statement warning at Controller.vhd(269): inferring latch(es) for signal or variable \"ctl_ld_rp\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_ri Controller.vhd(269) " "VHDL Process Statement warning at Controller.vhd(269): inferring latch(es) for signal or variable \"ctl_ld_ri\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_addr_pc Controller.vhd(269) " "VHDL Process Statement warning at Controller.vhd(269): inferring latch(es) for signal or variable \"ctl_addr_pc\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_addr_i0 Controller.vhd(269) " "VHDL Process Statement warning at Controller.vhd(269): inferring latch(es) for signal or variable \"ctl_addr_i0\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_addr_o0 Controller.vhd(269) " "VHDL Process Statement warning at Controller.vhd(269): inferring latch(es) for signal or variable \"ctl_addr_o0\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_addr_o1 Controller.vhd(269) " "VHDL Process Statement warning at Controller.vhd(269): inferring latch(es) for signal or variable \"ctl_addr_o1\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_addr_o2 Controller.vhd(269) " "VHDL Process Statement warning at Controller.vhd(269): inferring latch(es) for signal or variable \"ctl_addr_o2\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_wr_md Controller.vhd(269) " "VHDL Process Statement warning at Controller.vhd(269): inferring latch(es) for signal or variable \"ctl_wr_md\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ula_code Controller.vhd(269) " "VHDL Process Statement warning at Controller.vhd(269): inferring latch(es) for signal or variable \"ctl_ula_code\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ula_code\[0\] Controller.vhd(269) " "Inferred latch for \"ctl_ula_code\[0\]\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ula_code\[1\] Controller.vhd(269) " "Inferred latch for \"ctl_ula_code\[1\]\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ula_code\[2\] Controller.vhd(269) " "Inferred latch for \"ctl_ula_code\[2\]\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_wr_md Controller.vhd(269) " "Inferred latch for \"ctl_wr_md\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_o2 Controller.vhd(269) " "Inferred latch for \"ctl_addr_o2\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_o1\[0\] Controller.vhd(269) " "Inferred latch for \"ctl_addr_o1\[0\]\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_o1\[1\] Controller.vhd(269) " "Inferred latch for \"ctl_addr_o1\[1\]\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_o0\[0\] Controller.vhd(269) " "Inferred latch for \"ctl_addr_o0\[0\]\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_o0\[1\] Controller.vhd(269) " "Inferred latch for \"ctl_addr_o0\[1\]\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_i0\[0\] Controller.vhd(269) " "Inferred latch for \"ctl_addr_i0\[0\]\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_i0\[1\] Controller.vhd(269) " "Inferred latch for \"ctl_addr_i0\[1\]\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_pc\[0\] Controller.vhd(269) " "Inferred latch for \"ctl_addr_pc\[0\]\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_pc\[1\] Controller.vhd(269) " "Inferred latch for \"ctl_addr_pc\[1\]\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_ri Controller.vhd(269) " "Inferred latch for \"ctl_ld_ri\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_rp Controller.vhd(269) " "Inferred latch for \"ctl_ld_rp\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_rst_pc Controller.vhd(269) " "Inferred latch for \"ctl_rst_pc\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_s Controller.vhd(269) " "Inferred latch for \"ctl_ld_s\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_c Controller.vhd(269) " "Inferred latch for \"ctl_ld_c\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_o Controller.vhd(269) " "Inferred latch for \"ctl_ld_o\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_r3 Controller.vhd(269) " "Inferred latch for \"ctl_ld_r3\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_r2 Controller.vhd(269) " "Inferred latch for \"ctl_ld_r2\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_r1 Controller.vhd(269) " "Inferred latch for \"ctl_ld_r1\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_r0 Controller.vhd(269) " "Inferred latch for \"ctl_ld_r0\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_o1 Controller.vhd(269) " "Inferred latch for \"ctl_ld_o1\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_o0 Controller.vhd(269) " "Inferred latch for \"ctl_ld_o0\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_i1 Controller.vhd(269) " "Inferred latch for \"ctl_ld_i1\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_i0 Controller.vhd(269) " "Inferred latch for \"ctl_ld_i0\" at Controller.vhd(269)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575297418719 "|micro|controller:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "micro.vhd" "dp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Micro/micro.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "men_dados datapath:dp\|men_dados:md " "Elaborating entity \"men_dados\" for hierarchy \"datapath:dp\|men_dados:md\"" {  } { { "../DataPath/datapath.vhd" "md" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:dp\|men_dados:md\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:dp\|men_dados:md\|altsyncram:altsyncram_component\"" {  } { { "../Memories/men_dados/men_dados.vhd" "altsyncram_component" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Memories/men_dados/men_dados.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|men_dados:md\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:dp\|men_dados:md\|altsyncram:altsyncram_component\"" {  } { { "../Memories/men_dados/men_dados.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Memories/men_dados/men_dados.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575297418813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|men_dados:md\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:dp\|men_dados:md\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418813 ""}  } { { "../Memories/men_dados/men_dados.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Memories/men_dados/men_dados.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575297418813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l0g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l0g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l0g1 " "Found entity 1: altsyncram_l0g1" {  } { { "db/altsyncram_l0g1.tdf" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Micro/db/altsyncram_l0g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297418938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297418938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l0g1 datapath:dp\|men_dados:md\|altsyncram:altsyncram_component\|altsyncram_l0g1:auto_generated " "Elaborating entity \"altsyncram_l0g1\" for hierarchy \"datapath:dp\|men_dados:md\|altsyncram:altsyncram_component\|altsyncram_l0g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "men_prog datapath:dp\|men_prog:mp " "Elaborating entity \"men_prog\" for hierarchy \"datapath:dp\|men_prog:mp\"" {  } { { "../DataPath/datapath.vhd" "mp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:dp\|men_prog:mp\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:dp\|men_prog:mp\|altsyncram:altsyncram_component\"" {  } { { "../Memories/men_prog/men_prog.vhd" "altsyncram_component" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Memories/men_prog/men_prog.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|men_prog:mp\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:dp\|men_prog:mp\|altsyncram:altsyncram_component\"" {  } { { "../Memories/men_prog/men_prog.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Memories/men_prog/men_prog.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575297418954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|men_prog:mp\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:dp\|men_prog:mp\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:\\Users\\jeffi\\Google Drive\\01 - UFRN\\2019.2\\Sist. Digitais\\Projeto\\VHDL\\Memories\\men_prog\\men_prog.mif " "Parameter \"init_file\" = \"C:\\Users\\jeffi\\Google Drive\\01 - UFRN\\2019.2\\Sist. Digitais\\Projeto\\VHDL\\Memories\\men_prog\\men_prog.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297418954 ""}  } { { "../Memories/men_prog/men_prog.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Memories/men_prog/men_prog.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575297418954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nki1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nki1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nki1 " "Found entity 1: altsyncram_nki1" {  } { { "db/altsyncram_nki1.tdf" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Micro/db/altsyncram_nki1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297419063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297419063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nki1 datapath:dp\|men_prog:mp\|altsyncram:altsyncram_component\|altsyncram_nki1:auto_generated " "Elaborating entity \"altsyncram_nki1\" for hierarchy \"datapath:dp\|men_prog:mp\|altsyncram:altsyncram_component\|altsyncram_nki1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297419079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula datapath:dp\|ula:ula_cmp " "Elaborating entity \"ula\" for hierarchy \"datapath:dp\|ula:ula_cmp\"" {  } { { "../DataPath/datapath.vhd" "ula_cmp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297419079 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_out_9 ula.vhd(100) " "VHDL Process Statement warning at ula.vhd(100): signal \"ula_out_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297419094 "|micro|datapath:dp|ula:ula_cmp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_out_9 ula.vhd(107) " "VHDL Process Statement warning at ula.vhd(107): signal \"ula_out_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297419094 "|micro|datapath:dp|ula:ula_cmp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_out_9 ula.vhd(113) " "VHDL Process Statement warning at ula.vhd(113): signal \"ula_out_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297419094 "|micro|datapath:dp|ula:ula_cmp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_9 datapath:dp\|ula:ula_cmp\|add_9:add_comp " "Elaborating entity \"add_9\" for hierarchy \"datapath:dp\|ula:ula_cmp\|add_9:add_comp\"" {  } { { "../ULA/ula.vhd" "add_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297419094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_9 datapath:dp\|ula:ula_cmp\|sub_9:sub_comp " "Elaborating entity \"sub_9\" for hierarchy \"datapath:dp\|ula:ula_cmp\|sub_9:sub_comp\"" {  } { { "../ULA/ula.vhd" "sub_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297419094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_9 datapath:dp\|ula:ula_cmp\|and_9:and_comp " "Elaborating entity \"and_9\" for hierarchy \"datapath:dp\|ula:ula_cmp\|and_9:and_comp\"" {  } { { "../ULA/ula.vhd" "and_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297419110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_9 datapath:dp\|ula:ula_cmp\|or_9:or_comp " "Elaborating entity \"or_9\" for hierarchy \"datapath:dp\|ula:ula_cmp\|or_9:or_comp\"" {  } { { "../ULA/ula.vhd" "or_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297419110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_9 datapath:dp\|ula:ula_cmp\|xor_9:xor_comp " "Elaborating entity \"xor_9\" for hierarchy \"datapath:dp\|ula:ula_cmp\|xor_9:xor_comp\"" {  } { { "../ULA/ula.vhd" "xor_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297419110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srl_9 datapath:dp\|ula:ula_cmp\|srl_9:srl_comp " "Elaborating entity \"srl_9\" for hierarchy \"datapath:dp\|ula:ula_cmp\|srl_9:srl_comp\"" {  } { { "../ULA/ula.vhd" "srl_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297419126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_9 datapath:dp\|ula:ula_cmp\|sll_9:sll_comp " "Elaborating entity \"sll_9\" for hierarchy \"datapath:dp\|ula:ula_cmp\|sll_9:sll_comp\"" {  } { { "../ULA/ula.vhd" "sll_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297419126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_9 datapath:dp\|ula:ula_cmp\|sra_9:sra_comp " "Elaborating entity \"sra_9\" for hierarchy \"datapath:dp\|ula:ula_cmp\|sra_9:sra_comp\"" {  } { { "../ULA/ula.vhd" "sra_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297419126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1_9 datapath:dp\|ula:ula_cmp\|mux8x1_9:mux_comp " "Elaborating entity \"mux8x1_9\" for hierarchy \"datapath:dp\|ula:ula_cmp\|mux8x1_9:mux_comp\"" {  } { { "../ULA/ula.vhd" "mux_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297419126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_10 datapath:dp\|inc_10:inc_PC " "Elaborating entity \"inc_10\" for hierarchy \"datapath:dp\|inc_10:inc_PC\"" {  } { { "../DataPath/datapath.vhd" "inc_PC" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297419141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_10 datapath:dp\|add_10:add_PC " "Elaborating entity \"add_10\" for hierarchy \"datapath:dp\|add_10:add_PC\"" {  } { { "../DataPath/datapath.vhd" "add_PC" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297419141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_8 datapath:dp\|add_8:add_MD " "Elaborating entity \"add_8\" for hierarchy \"datapath:dp\|add_8:add_MD\"" {  } { { "../DataPath/datapath.vhd" "add_MD" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297419141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_8 datapath:dp\|comp_8:comp " "Elaborating entity \"comp_8\" for hierarchy \"datapath:dp\|comp_8:comp\"" {  } { { "../DataPath/datapath.vhd" "comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297419157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1_l datapath:dp\|reg1_l:reg_eq " "Elaborating entity \"reg1_l\" for hierarchy \"datapath:dp\|reg1_l:reg_eq\"" {  } { { "../DataPath/datapath.vhd" "reg_eq" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297419157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8_l datapath:dp\|reg8_l:reg_i0 " "Elaborating entity \"reg8_l\" for hierarchy \"datapath:dp\|reg8_l:reg_i0\"" {  } { { "../DataPath/datapath.vhd" "reg_i0" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297419157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg10 datapath:dp\|reg10:reg_PC " "Elaborating entity \"reg10\" for hierarchy \"datapath:dp\|reg10:reg_PC\"" {  } { { "../DataPath/datapath.vhd" "reg_PC" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297419204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg10_l datapath:dp\|reg10_l:reg_RP " "Elaborating entity \"reg10_l\" for hierarchy \"datapath:dp\|reg10_l:reg_RP\"" {  } { { "../DataPath/datapath.vhd" "reg_RP" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297419204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16_l datapath:dp\|reg16_l:reg_RI " "Elaborating entity \"reg16_l\" for hierarchy \"datapath:dp\|reg16_l:reg_RI\"" {  } { { "../DataPath/datapath.vhd" "reg_RI" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297419204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_8 datapath:dp\|mux4x1_8:mux_i0 " "Elaborating entity \"mux4x1_8\" for hierarchy \"datapath:dp\|mux4x1_8:mux_i0\"" {  } { { "../DataPath/datapath.vhd" "mux_i0" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297419219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_8 datapath:dp\|mux2x1_8:mux_o2 " "Elaborating entity \"mux2x1_8\" for hierarchy \"datapath:dp\|mux2x1_8:mux_o2\"" {  } { { "../DataPath/datapath.vhd" "mux_o2" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297419219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_10 datapath:dp\|mux4x1_10:mux_pc " "Elaborating entity \"mux4x1_10\" for hierarchy \"datapath:dp\|mux4x1_10:mux_pc\"" {  } { { "../DataPath/datapath.vhd" "mux_pc" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297419235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDiv ClockDiv:clk_div " "Elaborating entity \"ClockDiv\" for hierarchy \"ClockDiv:clk_div\"" {  } { { "micro.vhd" "clk_div" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Micro/micro.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297419235 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count ClockDiv.vhd(25) " "VHDL Process Statement warning at ClockDiv.vhd(25): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ClockDiv.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Micro/ClockDiv.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297419235 "|micro|ClockDiv:clk_div"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controller:ctrl\|ctl_ld_i0 controller:ctrl\|ctl_ld_i1 " "Duplicate LATCH primitive \"controller:ctrl\|ctl_ld_i0\" merged with LATCH primitive \"controller:ctrl\|ctl_ld_i1\"" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 14 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575297420485 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1575297420485 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575297422985 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575297422985 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "571 " "Implemented 571 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575297423188 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575297423188 ""} { "Info" "ICUT_CUT_TM_LCELLS" "505 " "Implemented 505 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575297423188 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1575297423188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575297423188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575297423313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 11:37:03 2019 " "Processing ended: Mon Dec 02 11:37:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575297423313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575297423313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575297423313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575297423313 ""}
