{"sha": "ef6400d6bed54cb2a83732a9e0c6c78e9e4bc246", "node_id": "C_kwDOAAsO6NoAKGVmNjQwMGQ2YmVkNTRjYjJhODM3MzJhOWUwYzZjNzhlOWU0YmMyNDY", "commit": {"author": {"name": "bjorn3", "email": "17426603+bjorn3@users.noreply.github.com", "date": "2022-11-27T17:17:47Z"}, "committer": {"name": "bjorn3", "email": "17426603+bjorn3@users.noreply.github.com", "date": "2022-11-27T17:17:47Z"}, "message": "Split x86 specific intrinsics into intrinsics/llvm_x86.rs", "tree": {"sha": "16447324589b68fc919014f2a42810d4040da054", "url": "https://api.github.com/repos/rust-lang/rust/git/trees/16447324589b68fc919014f2a42810d4040da054"}, "url": "https://api.github.com/repos/rust-lang/rust/git/commits/ef6400d6bed54cb2a83732a9e0c6c78e9e4bc246", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/rust-lang/rust/commits/ef6400d6bed54cb2a83732a9e0c6c78e9e4bc246", "html_url": "https://github.com/rust-lang/rust/commit/ef6400d6bed54cb2a83732a9e0c6c78e9e4bc246", "comments_url": "https://api.github.com/repos/rust-lang/rust/commits/ef6400d6bed54cb2a83732a9e0c6c78e9e4bc246/comments", "author": {"login": "bjorn3", "id": 17426603, "node_id": "MDQ6VXNlcjE3NDI2NjAz", "avatar_url": "https://avatars.githubusercontent.com/u/17426603?v=4", "gravatar_id": "", "url": "https://api.github.com/users/bjorn3", "html_url": "https://github.com/bjorn3", "followers_url": "https://api.github.com/users/bjorn3/followers", "following_url": "https://api.github.com/users/bjorn3/following{/other_user}", "gists_url": "https://api.github.com/users/bjorn3/gists{/gist_id}", "starred_url": "https://api.github.com/users/bjorn3/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/bjorn3/subscriptions", "organizations_url": "https://api.github.com/users/bjorn3/orgs", "repos_url": "https://api.github.com/users/bjorn3/repos", "events_url": "https://api.github.com/users/bjorn3/events{/privacy}", "received_events_url": "https://api.github.com/users/bjorn3/received_events", "type": "User", "site_admin": false}, "committer": {"login": "bjorn3", "id": 17426603, "node_id": "MDQ6VXNlcjE3NDI2NjAz", "avatar_url": "https://avatars.githubusercontent.com/u/17426603?v=4", "gravatar_id": "", "url": "https://api.github.com/users/bjorn3", "html_url": "https://github.com/bjorn3", "followers_url": "https://api.github.com/users/bjorn3/followers", "following_url": "https://api.github.com/users/bjorn3/following{/other_user}", "gists_url": "https://api.github.com/users/bjorn3/gists{/gist_id}", "starred_url": "https://api.github.com/users/bjorn3/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/bjorn3/subscriptions", "organizations_url": "https://api.github.com/users/bjorn3/orgs", "repos_url": "https://api.github.com/users/bjorn3/repos", "events_url": "https://api.github.com/users/bjorn3/events{/privacy}", "received_events_url": "https://api.github.com/users/bjorn3/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "24ebf425ae3b9c3f95d5b8f239d18a2d7e66b540", "url": "https://api.github.com/repos/rust-lang/rust/commits/24ebf425ae3b9c3f95d5b8f239d18a2d7e66b540", "html_url": "https://github.com/rust-lang/rust/commit/24ebf425ae3b9c3f95d5b8f239d18a2d7e66b540"}], "stats": {"total": 370, "additions": 203, "deletions": 167}, "files": [{"sha": "a32f0a19f641053de9ca038808372e7ca59a8117", "filename": "src/intrinsics/llvm.rs", "status": "modified", "additions": 5, "deletions": 167, "changes": 172, "blob_url": "https://github.com/rust-lang/rust/blob/ef6400d6bed54cb2a83732a9e0c6c78e9e4bc246/src%2Fintrinsics%2Fllvm.rs", "raw_url": "https://github.com/rust-lang/rust/raw/ef6400d6bed54cb2a83732a9e0c6c78e9e4bc246/src%2Fintrinsics%2Fllvm.rs", "contents_url": "https://api.github.com/repos/rust-lang/rust/contents/src%2Fintrinsics%2Fllvm.rs?ref=ef6400d6bed54cb2a83732a9e0c6c78e9e4bc246", "patch": "@@ -8,135 +8,16 @@ use rustc_middle::ty::subst::SubstsRef;\n pub(crate) fn codegen_llvm_intrinsic_call<'tcx>(\n     fx: &mut FunctionCx<'_, '_, 'tcx>,\n     intrinsic: &str,\n-    _substs: SubstsRef<'tcx>,\n+    substs: SubstsRef<'tcx>,\n     args: &[mir::Operand<'tcx>],\n     ret: CPlace<'tcx>,\n     target: Option<BasicBlock>,\n ) {\n-    match intrinsic {\n-        \"llvm.x86.sse2.pause\" | \"llvm.aarch64.isb\" => {\n-            // Spin loop hint\n-        }\n-\n-        // Used by `_mm_movemask_epi8` and `_mm256_movemask_epi8`\n-        \"llvm.x86.sse2.pmovmskb.128\" | \"llvm.x86.avx2.pmovmskb\" | \"llvm.x86.sse2.movmsk.pd\" => {\n-            intrinsic_args!(fx, args => (a); intrinsic);\n-\n-            let (lane_count, lane_ty) = a.layout().ty.simd_size_and_type(fx.tcx);\n-            let lane_ty = fx.clif_type(lane_ty).unwrap();\n-            assert!(lane_count <= 32);\n-\n-            let mut res = fx.bcx.ins().iconst(types::I32, 0);\n-\n-            for lane in (0..lane_count).rev() {\n-                let a_lane = a.value_lane(fx, lane).load_scalar(fx);\n-\n-                // cast float to int\n-                let a_lane = match lane_ty {\n-                    types::F32 => fx.bcx.ins().bitcast(types::I32, a_lane),\n-                    types::F64 => fx.bcx.ins().bitcast(types::I64, a_lane),\n-                    _ => a_lane,\n-                };\n-\n-                // extract sign bit of an int\n-                let a_lane_sign = fx.bcx.ins().ushr_imm(a_lane, i64::from(lane_ty.bits() - 1));\n-\n-                // shift sign bit into result\n-                let a_lane_sign = clif_intcast(fx, a_lane_sign, types::I32, false);\n-                res = fx.bcx.ins().ishl_imm(res, 1);\n-                res = fx.bcx.ins().bor(res, a_lane_sign);\n-            }\n-\n-            let res = CValue::by_val(res, fx.layout_of(fx.tcx.types.i32));\n-            ret.write_cvalue(fx, res);\n-        }\n-        \"llvm.x86.sse2.cmp.ps\" | \"llvm.x86.sse2.cmp.pd\" => {\n-            let (x, y, kind) = match args {\n-                [x, y, kind] => (x, y, kind),\n-                _ => bug!(\"wrong number of args for intrinsic {intrinsic}\"),\n-            };\n-            let x = codegen_operand(fx, x);\n-            let y = codegen_operand(fx, y);\n-            let kind = crate::constant::mir_operand_get_const_val(fx, kind)\n-                .expect(\"llvm.x86.sse2.cmp.* kind not const\");\n-\n-            let flt_cc = match kind\n-                .try_to_bits(Size::from_bytes(1))\n-                .unwrap_or_else(|| panic!(\"kind not scalar: {:?}\", kind))\n-            {\n-                0 => FloatCC::Equal,\n-                1 => FloatCC::LessThan,\n-                2 => FloatCC::LessThanOrEqual,\n-                7 => FloatCC::Ordered,\n-                3 => FloatCC::Unordered,\n-                4 => FloatCC::NotEqual,\n-                5 => FloatCC::UnorderedOrGreaterThanOrEqual,\n-                6 => FloatCC::UnorderedOrGreaterThan,\n-                kind => unreachable!(\"kind {:?}\", kind),\n-            };\n-\n-            simd_pair_for_each_lane(fx, x, y, ret, &|fx, lane_ty, res_lane_ty, x_lane, y_lane| {\n-                let res_lane = match lane_ty.kind() {\n-                    ty::Float(_) => fx.bcx.ins().fcmp(flt_cc, x_lane, y_lane),\n-                    _ => unreachable!(\"{:?}\", lane_ty),\n-                };\n-                bool_to_zero_or_max_uint(fx, res_lane_ty, res_lane)\n-            });\n-        }\n-        \"llvm.x86.sse2.psrli.d\" => {\n-            let (a, imm8) = match args {\n-                [a, imm8] => (a, imm8),\n-                _ => bug!(\"wrong number of args for intrinsic {intrinsic}\"),\n-            };\n-            let a = codegen_operand(fx, a);\n-            let imm8 = crate::constant::mir_operand_get_const_val(fx, imm8)\n-                .expect(\"llvm.x86.sse2.psrli.d imm8 not const\");\n-\n-            simd_for_each_lane(fx, a, ret, &|fx, _lane_ty, _res_lane_ty, lane| match imm8\n-                .try_to_bits(Size::from_bytes(4))\n-                .unwrap_or_else(|| panic!(\"imm8 not scalar: {:?}\", imm8))\n-            {\n-                imm8 if imm8 < 32 => fx.bcx.ins().ushr_imm(lane, i64::from(imm8 as u8)),\n-                _ => fx.bcx.ins().iconst(types::I32, 0),\n-            });\n-        }\n-        \"llvm.x86.sse2.pslli.d\" => {\n-            let (a, imm8) = match args {\n-                [a, imm8] => (a, imm8),\n-                _ => bug!(\"wrong number of args for intrinsic {intrinsic}\"),\n-            };\n-            let a = codegen_operand(fx, a);\n-            let imm8 = crate::constant::mir_operand_get_const_val(fx, imm8)\n-                .expect(\"llvm.x86.sse2.psrli.d imm8 not const\");\n-\n-            simd_for_each_lane(fx, a, ret, &|fx, _lane_ty, _res_lane_ty, lane| match imm8\n-                .try_to_bits(Size::from_bytes(4))\n-                .unwrap_or_else(|| panic!(\"imm8 not scalar: {:?}\", imm8))\n-            {\n-                imm8 if imm8 < 32 => fx.bcx.ins().ishl_imm(lane, i64::from(imm8 as u8)),\n-                _ => fx.bcx.ins().iconst(types::I32, 0),\n-            });\n-        }\n-        \"llvm.x86.sse2.storeu.dq\" => {\n-            intrinsic_args!(fx, args => (mem_addr, a); intrinsic);\n-            let mem_addr = mem_addr.load_scalar(fx);\n-\n-            // FIXME correctly handle the unalignment\n-            let dest = CPlace::for_ptr(Pointer::new(mem_addr), a.layout());\n-            dest.write_cvalue(fx, a);\n-        }\n-        \"llvm.x86.addcarry.64\" => {\n-            intrinsic_args!(fx, args => (c_in, a, b); intrinsic);\n-            let c_in = c_in.load_scalar(fx);\n-\n-            llvm_add_sub(fx, BinOp::Add, ret, c_in, a, b);\n-        }\n-        \"llvm.x86.subborrow.64\" => {\n-            intrinsic_args!(fx, args => (b_in, a, b); intrinsic);\n-            let b_in = b_in.load_scalar(fx);\n+    if intrinsic.starts_with(\"llvm.x86\") {\n+        return llvm_x86::codegen_x86_llvm_intrinsic_call(fx, intrinsic, substs, args, ret, target);\n+    }\n \n-            llvm_add_sub(fx, BinOp::Sub, ret, b_in, a, b);\n-        }\n+    match intrinsic {\n         _ => {\n             fx.tcx\n                 .sess\n@@ -151,46 +32,3 @@ pub(crate) fn codegen_llvm_intrinsic_call<'tcx>(\n     fx.bcx.ins().jump(ret_block, &[]);\n }\n \n-// llvm.x86.avx2.vperm2i128\n-// llvm.x86.ssse3.pshuf.b.128\n-// llvm.x86.avx2.pshuf.b\n-// llvm.x86.avx2.psrli.w\n-// llvm.x86.sse2.psrli.w\n-\n-fn llvm_add_sub<'tcx>(\n-    fx: &mut FunctionCx<'_, '_, 'tcx>,\n-    bin_op: BinOp,\n-    ret: CPlace<'tcx>,\n-    cb_in: Value,\n-    a: CValue<'tcx>,\n-    b: CValue<'tcx>,\n-) {\n-    assert_eq!(\n-        a.layout().ty,\n-        fx.tcx.types.u64,\n-        \"llvm.x86.addcarry.64/llvm.x86.subborrow.64 second operand must be u64\"\n-    );\n-    assert_eq!(\n-        b.layout().ty,\n-        fx.tcx.types.u64,\n-        \"llvm.x86.addcarry.64/llvm.x86.subborrow.64 third operand must be u64\"\n-    );\n-\n-    // c + carry -> c + first intermediate carry or borrow respectively\n-    let int0 = crate::num::codegen_checked_int_binop(fx, bin_op, a, b);\n-    let c = int0.value_field(fx, mir::Field::new(0));\n-    let cb0 = int0.value_field(fx, mir::Field::new(1)).load_scalar(fx);\n-\n-    // c + carry -> c + second intermediate carry or borrow respectively\n-    let cb_in_as_u64 = fx.bcx.ins().uextend(types::I64, cb_in);\n-    let cb_in_as_u64 = CValue::by_val(cb_in_as_u64, fx.layout_of(fx.tcx.types.u64));\n-    let int1 = crate::num::codegen_checked_int_binop(fx, bin_op, c, cb_in_as_u64);\n-    let (c, cb1) = int1.load_scalar_pair(fx);\n-\n-    // carry0 | carry1 -> carry or borrow respectively\n-    let cb_out = fx.bcx.ins().bor(cb0, cb1);\n-\n-    let layout = fx.layout_of(fx.tcx.mk_tup([fx.tcx.types.u8, fx.tcx.types.u64].iter()));\n-    let val = CValue::by_val_pair(cb_out, c, layout);\n-    ret.write_cvalue(fx, val);\n-}"}, {"sha": "7bc161fbe55236a1b03ad08db5a80e274f94d7f8", "filename": "src/intrinsics/llvm_x86.rs", "status": "added", "additions": 197, "deletions": 0, "changes": 197, "blob_url": "https://github.com/rust-lang/rust/blob/ef6400d6bed54cb2a83732a9e0c6c78e9e4bc246/src%2Fintrinsics%2Fllvm_x86.rs", "raw_url": "https://github.com/rust-lang/rust/raw/ef6400d6bed54cb2a83732a9e0c6c78e9e4bc246/src%2Fintrinsics%2Fllvm_x86.rs", "contents_url": "https://api.github.com/repos/rust-lang/rust/contents/src%2Fintrinsics%2Fllvm_x86.rs?ref=ef6400d6bed54cb2a83732a9e0c6c78e9e4bc246", "patch": "@@ -0,0 +1,197 @@\n+//! Emulate x86 LLVM intrinsics\n+\n+use crate::intrinsics::*;\n+use crate::prelude::*;\n+\n+use rustc_middle::ty::subst::SubstsRef;\n+\n+pub(crate) fn codegen_x86_llvm_intrinsic_call<'tcx>(\n+    fx: &mut FunctionCx<'_, '_, 'tcx>,\n+    intrinsic: &str,\n+    _substs: SubstsRef<'tcx>,\n+    args: &[mir::Operand<'tcx>],\n+    ret: CPlace<'tcx>,\n+    target: Option<BasicBlock>,\n+) {\n+    match intrinsic {\n+        \"llvm.x86.sse2.pause\" | \"llvm.aarch64.isb\" => {\n+            // Spin loop hint\n+        }\n+\n+        // Used by `_mm_movemask_epi8` and `_mm256_movemask_epi8`\n+        \"llvm.x86.sse2.pmovmskb.128\" | \"llvm.x86.avx2.pmovmskb\" | \"llvm.x86.sse2.movmsk.pd\" => {\n+            intrinsic_args!(fx, args => (a); intrinsic);\n+\n+            let (lane_count, lane_ty) = a.layout().ty.simd_size_and_type(fx.tcx);\n+            let lane_ty = fx.clif_type(lane_ty).unwrap();\n+            assert!(lane_count <= 32);\n+\n+            let mut res = fx.bcx.ins().iconst(types::I32, 0);\n+\n+            for lane in (0..lane_count).rev() {\n+                let a_lane = a.value_lane(fx, lane).load_scalar(fx);\n+\n+                // cast float to int\n+                let a_lane = match lane_ty {\n+                    types::F32 => fx.bcx.ins().bitcast(types::I32, a_lane),\n+                    types::F64 => fx.bcx.ins().bitcast(types::I64, a_lane),\n+                    _ => a_lane,\n+                };\n+\n+                // extract sign bit of an int\n+                let a_lane_sign = fx.bcx.ins().ushr_imm(a_lane, i64::from(lane_ty.bits() - 1));\n+\n+                // shift sign bit into result\n+                let a_lane_sign = clif_intcast(fx, a_lane_sign, types::I32, false);\n+                res = fx.bcx.ins().ishl_imm(res, 1);\n+                res = fx.bcx.ins().bor(res, a_lane_sign);\n+            }\n+\n+            let res = CValue::by_val(res, fx.layout_of(fx.tcx.types.i32));\n+            ret.write_cvalue(fx, res);\n+        }\n+        \"llvm.x86.sse2.cmp.ps\" | \"llvm.x86.sse2.cmp.pd\" => {\n+            let (x, y, kind) = match args {\n+                [x, y, kind] => (x, y, kind),\n+                _ => bug!(\"wrong number of args for intrinsic {intrinsic}\"),\n+            };\n+            let x = codegen_operand(fx, x);\n+            let y = codegen_operand(fx, y);\n+            let kind = crate::constant::mir_operand_get_const_val(fx, kind)\n+                .expect(\"llvm.x86.sse2.cmp.* kind not const\");\n+\n+            let flt_cc = match kind\n+                .try_to_bits(Size::from_bytes(1))\n+                .unwrap_or_else(|| panic!(\"kind not scalar: {:?}\", kind))\n+            {\n+                0 => FloatCC::Equal,\n+                1 => FloatCC::LessThan,\n+                2 => FloatCC::LessThanOrEqual,\n+                7 => FloatCC::Ordered,\n+                3 => FloatCC::Unordered,\n+                4 => FloatCC::NotEqual,\n+                5 => FloatCC::UnorderedOrGreaterThanOrEqual,\n+                6 => FloatCC::UnorderedOrGreaterThan,\n+                kind => unreachable!(\"kind {:?}\", kind),\n+            };\n+\n+            simd_pair_for_each_lane(fx, x, y, ret, &|fx, lane_ty, res_lane_ty, x_lane, y_lane| {\n+                let res_lane = match lane_ty.kind() {\n+                    ty::Float(_) => fx.bcx.ins().fcmp(flt_cc, x_lane, y_lane),\n+                    _ => unreachable!(\"{:?}\", lane_ty),\n+                };\n+                bool_to_zero_or_max_uint(fx, res_lane_ty, res_lane)\n+            });\n+        }\n+        \"llvm.x86.sse2.psrli.d\" => {\n+            let (a, imm8) = match args {\n+                [a, imm8] => (a, imm8),\n+                _ => bug!(\"wrong number of args for intrinsic {intrinsic}\"),\n+            };\n+            let a = codegen_operand(fx, a);\n+            let imm8 = crate::constant::mir_operand_get_const_val(fx, imm8)\n+                .expect(\"llvm.x86.sse2.psrli.d imm8 not const\");\n+\n+            simd_for_each_lane(fx, a, ret, &|fx, _lane_ty, _res_lane_ty, lane| match imm8\n+                .try_to_bits(Size::from_bytes(4))\n+                .unwrap_or_else(|| panic!(\"imm8 not scalar: {:?}\", imm8))\n+            {\n+                imm8 if imm8 < 32 => fx.bcx.ins().ushr_imm(lane, i64::from(imm8 as u8)),\n+                _ => fx.bcx.ins().iconst(types::I32, 0),\n+            });\n+        }\n+        \"llvm.x86.sse2.pslli.d\" => {\n+            let (a, imm8) = match args {\n+                [a, imm8] => (a, imm8),\n+                _ => bug!(\"wrong number of args for intrinsic {intrinsic}\"),\n+            };\n+            let a = codegen_operand(fx, a);\n+            let imm8 = crate::constant::mir_operand_get_const_val(fx, imm8)\n+                .expect(\"llvm.x86.sse2.psrli.d imm8 not const\");\n+\n+            simd_for_each_lane(fx, a, ret, &|fx, _lane_ty, _res_lane_ty, lane| match imm8\n+                .try_to_bits(Size::from_bytes(4))\n+                .unwrap_or_else(|| panic!(\"imm8 not scalar: {:?}\", imm8))\n+            {\n+                imm8 if imm8 < 32 => fx.bcx.ins().ishl_imm(lane, i64::from(imm8 as u8)),\n+                _ => fx.bcx.ins().iconst(types::I32, 0),\n+            });\n+        }\n+        \"llvm.x86.sse2.storeu.dq\" => {\n+            intrinsic_args!(fx, args => (mem_addr, a); intrinsic);\n+            let mem_addr = mem_addr.load_scalar(fx);\n+\n+            // FIXME correctly handle the unalignment\n+            let dest = CPlace::for_ptr(Pointer::new(mem_addr), a.layout());\n+            dest.write_cvalue(fx, a);\n+        }\n+        \"llvm.x86.addcarry.64\" => {\n+            intrinsic_args!(fx, args => (c_in, a, b); intrinsic);\n+            let c_in = c_in.load_scalar(fx);\n+\n+            llvm_add_sub(fx, BinOp::Add, ret, c_in, a, b);\n+        }\n+        \"llvm.x86.subborrow.64\" => {\n+            intrinsic_args!(fx, args => (b_in, a, b); intrinsic);\n+            let b_in = b_in.load_scalar(fx);\n+\n+            llvm_add_sub(fx, BinOp::Sub, ret, b_in, a, b);\n+        }\n+        _ => {\n+            fx.tcx.sess.warn(&format!(\n+                \"unsupported x86 llvm intrinsic {}; replacing with trap\",\n+                intrinsic\n+            ));\n+            crate::trap::trap_unimplemented(fx, intrinsic);\n+            return;\n+        }\n+    }\n+\n+    let dest = target.expect(\"all llvm intrinsics used by stdlib should return\");\n+    let ret_block = fx.get_block(dest);\n+    fx.bcx.ins().jump(ret_block, &[]);\n+}\n+\n+// llvm.x86.avx2.vperm2i128\n+// llvm.x86.ssse3.pshuf.b.128\n+// llvm.x86.avx2.pshuf.b\n+// llvm.x86.avx2.psrli.w\n+// llvm.x86.sse2.psrli.w\n+\n+fn llvm_add_sub<'tcx>(\n+    fx: &mut FunctionCx<'_, '_, 'tcx>,\n+    bin_op: BinOp,\n+    ret: CPlace<'tcx>,\n+    cb_in: Value,\n+    a: CValue<'tcx>,\n+    b: CValue<'tcx>,\n+) {\n+    assert_eq!(\n+        a.layout().ty,\n+        fx.tcx.types.u64,\n+        \"llvm.x86.addcarry.64/llvm.x86.subborrow.64 second operand must be u64\"\n+    );\n+    assert_eq!(\n+        b.layout().ty,\n+        fx.tcx.types.u64,\n+        \"llvm.x86.addcarry.64/llvm.x86.subborrow.64 third operand must be u64\"\n+    );\n+\n+    // c + carry -> c + first intermediate carry or borrow respectively\n+    let int0 = crate::num::codegen_checked_int_binop(fx, bin_op, a, b);\n+    let c = int0.value_field(fx, mir::Field::new(0));\n+    let cb0 = int0.value_field(fx, mir::Field::new(1)).load_scalar(fx);\n+\n+    // c + carry -> c + second intermediate carry or borrow respectively\n+    let cb_in_as_u64 = fx.bcx.ins().uextend(types::I64, cb_in);\n+    let cb_in_as_u64 = CValue::by_val(cb_in_as_u64, fx.layout_of(fx.tcx.types.u64));\n+    let int1 = crate::num::codegen_checked_int_binop(fx, bin_op, c, cb_in_as_u64);\n+    let (c, cb1) = int1.load_scalar_pair(fx);\n+\n+    // carry0 | carry1 -> carry or borrow respectively\n+    let cb_out = fx.bcx.ins().bor(cb0, cb1);\n+\n+    let layout = fx.layout_of(fx.tcx.mk_tup([fx.tcx.types.u8, fx.tcx.types.u64].iter()));\n+    let val = CValue::by_val_pair(cb_out, c, layout);\n+    ret.write_cvalue(fx, val);\n+}"}, {"sha": "eaf4e19cb034cf68bb9950cdcf7ffb6ad4f7e715", "filename": "src/intrinsics/mod.rs", "status": "modified", "additions": 1, "deletions": 0, "changes": 1, "blob_url": "https://github.com/rust-lang/rust/blob/ef6400d6bed54cb2a83732a9e0c6c78e9e4bc246/src%2Fintrinsics%2Fmod.rs", "raw_url": "https://github.com/rust-lang/rust/raw/ef6400d6bed54cb2a83732a9e0c6c78e9e4bc246/src%2Fintrinsics%2Fmod.rs", "contents_url": "https://api.github.com/repos/rust-lang/rust/contents/src%2Fintrinsics%2Fmod.rs?ref=ef6400d6bed54cb2a83732a9e0c6c78e9e4bc246", "patch": "@@ -14,6 +14,7 @@ macro_rules! intrinsic_args {\n \n mod cpuid;\n mod llvm;\n+mod llvm_x86;\n mod simd;\n \n pub(crate) use cpuid::codegen_cpuid_call;"}]}