{
    "AST": {
        "orginal_code": "module locked(inputs, key, out);\ninput [7:0] inputs;\ninput [7:0] key;\noutput [1:0]out;\nsarlock s(.inputs(inputs), .key(key), .lock_out(out[0]));\nsarlock s1(.inputs(inputs), .key(key), .lock_out(out[1]));\nendmodule\n\nmodule ckt(a,b,c);\ninput [3:0] a,b;\noutput [4:0] c;\nassign\tc = a + b;\nendmodule\n\nmodule sarlock (inputs, key, lock_out);\ninput [7:0] inputs;\ninput [7:0] key;\noutput lock_out;\nwire [4:0]ckt_out; \nreg keyx = 8'b01101101;\nassign lock_out =ckt_out[0]^( (inputs == key) & (inputs != keyx));\nckt c(.a(inputs[3:0]), .b(inputs[7:4]), .c(ckt_out));\nendmodule\n\n\n",
        "gate_level_flattened": "module locked(inputs, key, out);\nwire _000_;\nwire _001_;\nwire _002_;\nwire _003_;\nwire _004_;\nwire _005_;\nwire _006_;\nwire _007_;\nwire _008_;\nwire _009_;\nwire _010_;\nwire _011_;\nwire _012_;\nwire _013_;\nwire _014_;\nwire _015_;\nwire _016_;\nwire _017_;\nwire _018_;\nwire _019_;\nwire _020_;\nwire _021_;\nwire _022_;\nwire _023_;\nwire _024_;\nwire _025_;\nwire _026_;\nwire _027_;\nwire _028_;\nwire _029_;\nwire _030_;\nwire _031_;\nwire _032_;\nwire _033_;\nwire _034_;\nwire _035_;\nwire _036_;\nwire _037_;\nwire _038_;\nwire _039_;\nwire _040_;\nwire _041_;\nwire _042_;\nwire _043_;\nwire _044_;\nwire _045_;\nwire _046_;\nwire _047_;\nwire _048_;\nwire _049_;\nwire _050_;\nwire _051_;\nwire _052_;\nwire _053_;\nwire _054_;\nwire _055_;\nwire _056_;\nwire _057_;\nwire _058_;\nwire _059_;\nwire _060_;\nwire _061_;\nwire _062_;\nwire _063_;\nwire _064_;\nwire _065_;\nwire _066_;\nwire _067_;\nwire _068_;\nwire _069_;\nwire _070_;\nwire _071_;\ninput [7:0] inputs;\nwire [7:0] inputs;\ninput [7:0] key;\nwire [7:0] key;\noutput [1:0] out;\nwire [1:0] out;\nwire [4:0] \\s.c.c;\nwire [4:0] \\s1.c.c;\nNOT_g _072_ ( .A(inputs[3]), .Y(_000_) );\nXNOR_g _073_ ( .A(inputs[0]), .B(key[0]), .Y(_001_) );\nXNOR_g _074_ ( .A(inputs[7]), .B(key[7]), .Y(_002_) );\nAND_g _075_ ( .A(_001_), .B(_002_), .Y(_003_) );\nXNOR_g _076_ ( .A(inputs[1]), .B(key[1]), .Y(_004_) );\nXNOR_g _077_ ( .A(inputs[3]), .B(key[3]), .Y(_005_) );\nAND_g _078_ ( .A(_004_), .B(_005_), .Y(_006_) );\nAND_g _079_ ( .A(_003_), .B(_006_), .Y(_007_) );\nNOR_g _080_ ( .A(inputs[5]), .B(inputs[6]), .Y(_008_) );\nNOR_g _081_ ( .A(inputs[4]), .B(inputs[7]), .Y(_009_) );\nAND_g _082_ ( .A(_008_), .B(_009_), .Y(_010_) );\nNOR_g _083_ ( .A(inputs[1]), .B(inputs[2]), .Y(_011_) );\nAND_g _084_ ( .A(inputs[0]), .B(_000_), .Y(_012_) );\nAND_g _085_ ( .A(_011_), .B(_012_), .Y(_013_) );\nNAND_g _086_ ( .A(_010_), .B(_013_), .Y(_014_) );\nXNOR_g _087_ ( .A(inputs[5]), .B(key[5]), .Y(_015_) );\nXNOR_g _088_ ( .A(inputs[2]), .B(key[2]), .Y(_016_) );\nAND_g _089_ ( .A(_015_), .B(_016_), .Y(_017_) );\nXNOR_g _090_ ( .A(inputs[6]), .B(key[6]), .Y(_018_) );\nXNOR_g _091_ ( .A(inputs[4]), .B(key[4]), .Y(_019_) );\nAND_g _092_ ( .A(_018_), .B(_019_), .Y(_020_) );\nAND_g _093_ ( .A(_017_), .B(_020_), .Y(_021_) );\nAND_g _094_ ( .A(_014_), .B(_021_), .Y(_022_) );\nNAND_g _095_ ( .A(_007_), .B(_022_), .Y(_023_) );\nXNOR_g _096_ ( .A(\\s.c.c [0]), .B(_023_), .Y(out[0]) );\nAND_g _097_ ( .A(inputs[0]), .B(inputs[4]), .Y(_024_) );\nNAND_g _098_ ( .A(inputs[1]), .B(inputs[5]), .Y(_025_) );\nXOR_g _099_ ( .A(inputs[1]), .B(inputs[5]), .Y(_026_) );\nNAND_g _100_ ( .A(_024_), .B(_026_), .Y(_027_) );\nXOR_g _101_ ( .A(_024_), .B(_026_), .Y(\\s.c.c [1]) );\nNAND_g _102_ ( .A(_025_), .B(_027_), .Y(_028_) );\nNAND_g _103_ ( .A(inputs[2]), .B(inputs[6]), .Y(_029_) );\nXOR_g _104_ ( .A(inputs[2]), .B(inputs[6]), .Y(_030_) );\nNAND_g _105_ ( .A(_028_), .B(_030_), .Y(_031_) );\nXOR_g _106_ ( .A(_028_), .B(_030_), .Y(\\s.c.c [2]) );\nNAND_g _107_ ( .A(_029_), .B(_031_), .Y(_032_) );\nNAND_g _108_ ( .A(inputs[3]), .B(inputs[7]), .Y(_033_) );\nXOR_g _109_ ( .A(inputs[3]), .B(inputs[7]), .Y(_034_) );\nNAND_g _110_ ( .A(_032_), .B(_034_), .Y(_035_) );\nXOR_g _111_ ( .A(_032_), .B(_034_), .Y(\\s.c.c [3]) );\nXOR_g _112_ ( .A(inputs[0]), .B(inputs[4]), .Y(\\s.c.c [0]) );\nNAND_g _113_ ( .A(_033_), .B(_035_), .Y(\\s.c.c [4]) );\nNOT_g _114_ ( .A(inputs[3]), .Y(_036_) );\nXNOR_g _115_ ( .A(inputs[0]), .B(key[0]), .Y(_037_) );\nXNOR_g _116_ ( .A(inputs[7]), .B(key[7]), .Y(_038_) );\nAND_g _117_ ( .A(_037_), .B(_038_), .Y(_039_) );\nXNOR_g _118_ ( .A(inputs[1]), .B(key[1]), .Y(_040_) );\nXNOR_g _119_ ( .A(inputs[3]), .B(key[3]), .Y(_041_) );\nAND_g _120_ ( .A(_040_), .B(_041_), .Y(_042_) );\nAND_g _121_ ( .A(_039_), .B(_042_), .Y(_043_) );\nNOR_g _122_ ( .A(inputs[5]), .B(inputs[6]), .Y(_044_) );\nNOR_g _123_ ( .A(inputs[4]), .B(inputs[7]), .Y(_045_) );\nAND_g _124_ ( .A(_044_), .B(_045_), .Y(_046_) );\nNOR_g _125_ ( .A(inputs[1]), .B(inputs[2]), .Y(_047_) );\nAND_g _126_ ( .A(inputs[0]), .B(_036_), .Y(_048_) );\nAND_g _127_ ( .A(_047_), .B(_048_), .Y(_049_) );\nNAND_g _128_ ( .A(_046_), .B(_049_), .Y(_050_) );\nXNOR_g _129_ ( .A(inputs[5]), .B(key[5]), .Y(_051_) );\nXNOR_g _130_ ( .A(inputs[2]), .B(key[2]), .Y(_052_) );\nAND_g _131_ ( .A(_051_), .B(_052_), .Y(_053_) );\nXNOR_g _132_ ( .A(inputs[6]), .B(key[6]), .Y(_054_) );\nXNOR_g _133_ ( .A(inputs[4]), .B(key[4]), .Y(_055_) );\nAND_g _134_ ( .A(_054_), .B(_055_), .Y(_056_) );\nAND_g _135_ ( .A(_053_), .B(_056_), .Y(_057_) );\nAND_g _136_ ( .A(_050_), .B(_057_), .Y(_058_) );\nNAND_g _137_ ( .A(_043_), .B(_058_), .Y(_059_) );\nXNOR_g _138_ ( .A(\\s1.c.c [0]), .B(_059_), .Y(out[1]) );\nAND_g _139_ ( .A(inputs[0]), .B(inputs[4]), .Y(_060_) );\nNAND_g _140_ ( .A(inputs[1]), .B(inputs[5]), .Y(_061_) );\nXOR_g _141_ ( .A(inputs[1]), .B(inputs[5]), .Y(_062_) );\nNAND_g _142_ ( .A(_060_), .B(_062_), .Y(_063_) );\nXOR_g _143_ ( .A(_060_), .B(_062_), .Y(\\s1.c.c [1]) );\nNAND_g _144_ ( .A(_061_), .B(_063_), .Y(_064_) );\nNAND_g _145_ ( .A(inputs[2]), .B(inputs[6]), .Y(_065_) );\nXOR_g _146_ ( .A(inputs[2]), .B(inputs[6]), .Y(_066_) );\nNAND_g _147_ ( .A(_064_), .B(_066_), .Y(_067_) );\nXOR_g _148_ ( .A(_064_), .B(_066_), .Y(\\s1.c.c [2]) );\nNAND_g _149_ ( .A(_065_), .B(_067_), .Y(_068_) );\nNAND_g _150_ ( .A(inputs[3]), .B(inputs[7]), .Y(_069_) );\nXOR_g _151_ ( .A(inputs[3]), .B(inputs[7]), .Y(_070_) );\nNAND_g _152_ ( .A(_068_), .B(_070_), .Y(_071_) );\nXOR_g _153_ ( .A(_068_), .B(_070_), .Y(\\s1.c.c [3]) );\nXOR_g _154_ ( .A(inputs[0]), .B(inputs[4]), .Y(\\s1.c.c [0]) );\nNAND_g _155_ ( .A(_069_), .B(_071_), .Y(\\s1.c.c [4]) );\nendmodule\n",
        "Bench_format_flattened": "_000_ = NOT(inputs[3])\n_036_ = NOT(inputs[3])\n_003_ = AND(_001_,_002_)\n_006_ = AND(_004_,_005_)\n_007_ = AND(_003_,_006_)\n_010_ = AND(_008_,_009_)\n_012_ = AND(inputs[0],_000_)\n_013_ = AND(_011_,_012_)\n_017_ = AND(_015_,_016_)\n_020_ = AND(_018_,_019_)\n_021_ = AND(_017_,_020_)\n_022_ = AND(_014_,_021_)\n_024_ = AND(inputs[0],inputs[4])\n_039_ = AND(_037_,_038_)\n_042_ = AND(_040_,_041_)\n_043_ = AND(_039_,_042_)\n_046_ = AND(_044_,_045_)\n_048_ = AND(inputs[0],_036_)\n_049_ = AND(_047_,_048_)\n_053_ = AND(_051_,_052_)\n_056_ = AND(_054_,_055_)\n_057_ = AND(_053_,_056_)\n_058_ = AND(_050_,_057_)\n_060_ = AND(inputs[0],inputs[4])\n_014_ = NAND(_010_,_013_)\n_023_ = NAND(_007_,_022_)\n_025_ = NAND(inputs[1],inputs[5])\n_027_ = NAND(_024_,_026_)\n_028_ = NAND(_025_,_027_)\n_029_ = NAND(inputs[2],inputs[6])\n_031_ = NAND(_028_,_030_)\n_032_ = NAND(_029_,_031_)\n_033_ = NAND(inputs[3],inputs[7])\n_035_ = NAND(_032_,_034_)\n\\s.c.c [4] = NAND(_033_,_035_)\n_050_ = NAND(_046_,_049_)\n_059_ = NAND(_043_,_058_)\n_061_ = NAND(inputs[1],inputs[5])\n_063_ = NAND(_060_,_062_)\n_064_ = NAND(_061_,_063_)\n_065_ = NAND(inputs[2],inputs[6])\n_067_ = NAND(_064_,_066_)\n_068_ = NAND(_065_,_067_)\n_069_ = NAND(inputs[3],inputs[7])\n_071_ = NAND(_068_,_070_)\n\\s1.c.c [4] = NAND(_069_,_071_)\n_008_ = NOR(inputs[5],inputs[6])\n_009_ = NOR(inputs[4],inputs[7])\n_011_ = NOR(inputs[1],inputs[2])\n_044_ = NOR(inputs[5],inputs[6])\n_045_ = NOR(inputs[4],inputs[7])\n_047_ = NOR(inputs[1],inputs[2])\n_026_ = XOR(inputs[1],inputs[5])\n\\s.c.c [1] = XOR(_024_,_026_)\n_030_ = XOR(inputs[2],inputs[6])\n\\s.c.c [2] = XOR(_028_,_030_)\n_034_ = XOR(inputs[3],inputs[7])\n\\s.c.c [3] = XOR(_032_,_034_)\n\\s.c.c [0] = XOR(inputs[0],inputs[4])\n_062_ = XOR(inputs[1],inputs[5])\n\\s1.c.c [1] = XOR(_060_,_062_)\n_066_ = XOR(inputs[2],inputs[6])\n\\s1.c.c [2] = XOR(_064_,_066_)\n_070_ = XOR(inputs[3],inputs[7])\n\\s1.c.c [3] = XOR(_068_,_070_)\n\\s1.c.c [0] = XOR(inputs[0],inputs[4])\n_001_ = XNOR(inputs[0],key[0])\n_002_ = XNOR(inputs[7],key[7])\n_004_ = XNOR(inputs[1],key[1])\n_005_ = XNOR(inputs[3],key[3])\n_015_ = XNOR(inputs[5],key[5])\n_016_ = XNOR(inputs[2],key[2])\n_018_ = XNOR(inputs[6],key[6])\n_019_ = XNOR(inputs[4],key[4])\nout[0] = XNOR(\\s.c.c [0],_023_)\n_037_ = XNOR(inputs[0],key[0])\n_038_ = XNOR(inputs[7],key[7])\n_040_ = XNOR(inputs[1],key[1])\n_041_ = XNOR(inputs[3],key[3])\n_051_ = XNOR(inputs[5],key[5])\n_052_ = XNOR(inputs[2],key[2])\n_054_ = XNOR(inputs[6],key[6])\n_055_ = XNOR(inputs[4],key[4])\nout[1] = XNOR(\\s1.c.c [0],_059_)\n",
        "gate_level_not_flattened": "module ckt(a, b, c);\nwire _00_;\nwire _01_;\nwire _02_;\nwire _03_;\nwire _04_;\nwire _05_;\nwire _06_;\nwire _07_;\nwire _08_;\nwire _09_;\nwire _10_;\nwire _11_;\ninput [3:0] a;\nwire [3:0] a;\ninput [3:0] b;\nwire [3:0] b;\noutput [4:0] c;\nwire [4:0] c;\nAND_g _12_ ( .A(a[0]), .B(b[0]), .Y(_00_) );\nNAND_g _13_ ( .A(a[1]), .B(b[1]), .Y(_01_) );\nXOR_g _14_ ( .A(a[1]), .B(b[1]), .Y(_02_) );\nNAND_g _15_ ( .A(_00_), .B(_02_), .Y(_03_) );\nXOR_g _16_ ( .A(_00_), .B(_02_), .Y(c[1]) );\nNAND_g _17_ ( .A(_01_), .B(_03_), .Y(_04_) );\nNAND_g _18_ ( .A(a[2]), .B(b[2]), .Y(_05_) );\nXOR_g _19_ ( .A(a[2]), .B(b[2]), .Y(_06_) );\nNAND_g _20_ ( .A(_04_), .B(_06_), .Y(_07_) );\nXOR_g _21_ ( .A(_04_), .B(_06_), .Y(c[2]) );\nNAND_g _22_ ( .A(_05_), .B(_07_), .Y(_08_) );\nNAND_g _23_ ( .A(a[3]), .B(b[3]), .Y(_09_) );\nXOR_g _24_ ( .A(a[3]), .B(b[3]), .Y(_10_) );\nNAND_g _25_ ( .A(_08_), .B(_10_), .Y(_11_) );\nXOR_g _26_ ( .A(_08_), .B(_10_), .Y(c[3]) );\nXOR_g _27_ ( .A(a[0]), .B(b[0]), .Y(c[0]) );\nNAND_g _28_ ( .A(_09_), .B(_11_), .Y(c[4]) );\nendmodule\nmodule locked(inputs, key, out);\ninput [7:0] inputs;\nwire [7:0] inputs;\ninput [7:0] key;\nwire [7:0] key;\noutput [1:0] out;\nwire [1:0] out;\nsarlock s ( .inputs(inputs), .key(key), .lock_out(out[0]) );\nsarlock s1 ( .inputs(inputs), .key(key), .lock_out(out[1]) );\nendmodule\nmodule sarlock(inputs, key, lock_out);\nwire _00_;\nwire _01_;\nwire _02_;\nwire _03_;\nwire _04_;\nwire _05_;\nwire _06_;\nwire _07_;\nwire _08_;\nwire _09_;\nwire _10_;\nwire _11_;\nwire _12_;\nwire _13_;\nwire _14_;\nwire _15_;\nwire _16_;\nwire _17_;\nwire _18_;\nwire _19_;\nwire _20_;\nwire _21_;\nwire _22_;\nwire _23_;\nwire [4:0] ckt_out;\ninput [7:0] inputs;\nwire [7:0] inputs;\ninput [7:0] key;\nwire [7:0] key;\noutput lock_out;\nwire lock_out;\nNOT_g _24_ ( .A(inputs[3]), .Y(_00_) );\nXNOR_g _25_ ( .A(inputs[0]), .B(key[0]), .Y(_01_) );\nXNOR_g _26_ ( .A(inputs[7]), .B(key[7]), .Y(_02_) );\nAND_g _27_ ( .A(_01_), .B(_02_), .Y(_03_) );\nXNOR_g _28_ ( .A(inputs[1]), .B(key[1]), .Y(_04_) );\nXNOR_g _29_ ( .A(inputs[3]), .B(key[3]), .Y(_05_) );\nAND_g _30_ ( .A(_04_), .B(_05_), .Y(_06_) );\nAND_g _31_ ( .A(_03_), .B(_06_), .Y(_07_) );\nNOR_g _32_ ( .A(inputs[5]), .B(inputs[6]), .Y(_08_) );\nNOR_g _33_ ( .A(inputs[4]), .B(inputs[7]), .Y(_09_) );\nAND_g _34_ ( .A(_08_), .B(_09_), .Y(_10_) );\nNOR_g _35_ ( .A(inputs[1]), .B(inputs[2]), .Y(_11_) );\nAND_g _36_ ( .A(inputs[0]), .B(_00_), .Y(_12_) );\nAND_g _37_ ( .A(_11_), .B(_12_), .Y(_13_) );\nNAND_g _38_ ( .A(_10_), .B(_13_), .Y(_14_) );\nXNOR_g _39_ ( .A(inputs[5]), .B(key[5]), .Y(_15_) );\nXNOR_g _40_ ( .A(inputs[2]), .B(key[2]), .Y(_16_) );\nAND_g _41_ ( .A(_15_), .B(_16_), .Y(_17_) );\nXNOR_g _42_ ( .A(inputs[6]), .B(key[6]), .Y(_18_) );\nXNOR_g _43_ ( .A(inputs[4]), .B(key[4]), .Y(_19_) );\nAND_g _44_ ( .A(_18_), .B(_19_), .Y(_20_) );\nAND_g _45_ ( .A(_17_), .B(_20_), .Y(_21_) );\nAND_g _46_ ( .A(_14_), .B(_21_), .Y(_22_) );\nNAND_g _47_ ( .A(_07_), .B(_22_), .Y(_23_) );\nXNOR_g _48_ ( .A(ckt_out[0]), .B(_23_), .Y(lock_out) );\nckt c ( .a(inputs[3:0]), .b(inputs[7:4]), .c(ckt_out) );\nendmodule\n",
        "top_module_name": "locked"
    },
    "top_module": {
        "Verilog": "module locked(inputs, key, out);\ninput [7:0] inputs;\ninput [7:0] key;\noutput [1:0]out;\nsarlock s(.inputs(inputs), .key(key), .lock_out(out[0]));\nsarlock s1(.inputs(inputs), .key(key), .lock_out(out[1]));\nendmodule\n",
        "Synthesized_verilog": "module locked(inputs, key, out);\ninput [7:0] inputs;\nwire [7:0] inputs;\ninput [7:0] key;\nwire [7:0] key;\noutput [1:0] out;\nwire [1:0] out;\nsarlock s ( .inputs(inputs), .key(key), .lock_out(out[0]) );\nsarlock s1 ( .inputs(inputs), .key(key), .lock_out(out[1]) );\nendmodule\n",
        "Total_number_of_submodules": 2,
        "io": {
            "wires": {},
            "inputs": {
                "inputs": {
                    "bits": 8,
                    "startbit": 0,
                    "endbit": 7
                },
                "key": {
                    "bits": 8,
                    "startbit": 0,
                    "endbit": 7
                }
            },
            "outputs": {
                "out": {
                    "bits": 2,
                    "startbit": 0,
                    "endbit": 1
                }
            },
            "input_ports": "inputs,key,",
            "output_ports": "out,"
        },
        "gates": {},
        "Linkages": [
            {
                "module_name": "sarlock",
                "init_name": "s",
                "links": [
                    [
                        "inputs",
                        "inputs"
                    ],
                    [
                        "key",
                        "key"
                    ],
                    [
                        "lock_out",
                        "out[0]"
                    ]
                ]
            },
            {
                "module_name": "sarlock",
                "init_name": "s1",
                "links": [
                    [
                        "inputs",
                        "inputs"
                    ],
                    [
                        "key",
                        "key"
                    ],
                    [
                        "lock_out",
                        "out[1]"
                    ]
                ]
            }
        ]
    },
    "submodules": {
        "ckt": {
            "Verilog": "module ckt(a,b,c);\ninput [3:0] a,b;\noutput [4:0] c;\nendmodule\n",
            "Synthesized_verilog": "module ckt(a, b, c);\nwire _00_;\nwire _01_;\nwire _02_;\nwire _03_;\nwire _04_;\nwire _05_;\nwire _06_;\nwire _07_;\nwire _08_;\nwire _09_;\nwire _10_;\nwire _11_;\ninput [3:0] a;\nwire [3:0] a;\ninput [3:0] b;\nwire [3:0] b;\noutput [4:0] c;\nwire [4:0] c;\nAND_g _12_ ( .A(a[0]), .B(b[0]), .Y(_00_) );\nNAND_g _13_ ( .A(a[1]), .B(b[1]), .Y(_01_) );\nXOR_g _14_ ( .A(a[1]), .B(b[1]), .Y(_02_) );\nNAND_g _15_ ( .A(_00_), .B(_02_), .Y(_03_) );\nXOR_g _16_ ( .A(_00_), .B(_02_), .Y(c[1]) );\nNAND_g _17_ ( .A(_01_), .B(_03_), .Y(_04_) );\nNAND_g _18_ ( .A(a[2]), .B(b[2]), .Y(_05_) );\nXOR_g _19_ ( .A(a[2]), .B(b[2]), .Y(_06_) );\nNAND_g _20_ ( .A(_04_), .B(_06_), .Y(_07_) );\nXOR_g _21_ ( .A(_04_), .B(_06_), .Y(c[2]) );\nNAND_g _22_ ( .A(_05_), .B(_07_), .Y(_08_) );\nNAND_g _23_ ( .A(a[3]), .B(b[3]), .Y(_09_) );\nXOR_g _24_ ( .A(a[3]), .B(b[3]), .Y(_10_) );\nNAND_g _25_ ( .A(_08_), .B(_10_), .Y(_11_) );\nXOR_g _26_ ( .A(_08_), .B(_10_), .Y(c[3]) );\nXOR_g _27_ ( .A(a[0]), .B(b[0]), .Y(c[0]) );\nNAND_g _28_ ( .A(_09_), .B(_11_), .Y(c[4]) );\nendmodule\n",
            "io": {
                "wires": {
                    "_04_": {
                        "bits": 1
                    },
                    "_01_": {
                        "bits": 1
                    },
                    "_07_": {
                        "bits": 1
                    },
                    "_02_": {
                        "bits": 1
                    },
                    "_03_": {
                        "bits": 1
                    },
                    "_09_": {
                        "bits": 1
                    },
                    "_00_": {
                        "bits": 1
                    },
                    "_08_": {
                        "bits": 1
                    },
                    "_11_": {
                        "bits": 1
                    },
                    "_06_": {
                        "bits": 1
                    },
                    "_05_": {
                        "bits": 1
                    },
                    "_10_": {
                        "bits": 1
                    }
                },
                "inputs": {
                    "a": {
                        "bits": 4,
                        "startbit": 0,
                        "endbit": 3
                    },
                    "b": {
                        "bits": 4,
                        "startbit": 0,
                        "endbit": 3
                    }
                },
                "outputs": {
                    "c": {
                        "bits": 5,
                        "startbit": 0,
                        "endbit": 4
                    }
                },
                "input_ports": "a,b,",
                "output_ports": "c,"
            },
            "gates": {
                "AND": [
                    {
                        "init_name": "_12_",
                        "inputs": [
                            "b[0]",
                            "a[0]"
                        ],
                        "outputs": "_00_"
                    }
                ],
                "NAND": [
                    {
                        "init_name": "_13_",
                        "inputs": [
                            "b[1]",
                            "a[1]"
                        ],
                        "outputs": "_01_"
                    },
                    {
                        "init_name": "_15_",
                        "inputs": [
                            "_02_",
                            "_00_"
                        ],
                        "outputs": "_03_"
                    },
                    {
                        "init_name": "_17_",
                        "inputs": [
                            "_03_",
                            "_01_"
                        ],
                        "outputs": "_04_"
                    },
                    {
                        "init_name": "_18_",
                        "inputs": [
                            "b[2]",
                            "a[2]"
                        ],
                        "outputs": "_05_"
                    },
                    {
                        "init_name": "_20_",
                        "inputs": [
                            "_06_",
                            "_04_"
                        ],
                        "outputs": "_07_"
                    },
                    {
                        "init_name": "_22_",
                        "inputs": [
                            "_07_",
                            "_05_"
                        ],
                        "outputs": "_08_"
                    },
                    {
                        "init_name": "_23_",
                        "inputs": [
                            "b[3]",
                            "a[3]"
                        ],
                        "outputs": "_09_"
                    },
                    {
                        "init_name": "_25_",
                        "inputs": [
                            "_10_",
                            "_08_"
                        ],
                        "outputs": "_11_"
                    },
                    {
                        "init_name": "_28_",
                        "inputs": [
                            "_11_",
                            "_09_"
                        ],
                        "outputs": "c[4]"
                    }
                ],
                "XOR": [
                    {
                        "init_name": "_14_",
                        "inputs": [
                            "b[1]",
                            "a[1]"
                        ],
                        "outputs": "_02_"
                    },
                    {
                        "init_name": "_16_",
                        "inputs": [
                            "_02_",
                            "_00_"
                        ],
                        "outputs": "c[1]"
                    },
                    {
                        "init_name": "_19_",
                        "inputs": [
                            "b[2]",
                            "a[2]"
                        ],
                        "outputs": "_06_"
                    },
                    {
                        "init_name": "_21_",
                        "inputs": [
                            "_06_",
                            "_04_"
                        ],
                        "outputs": "c[2]"
                    },
                    {
                        "init_name": "_24_",
                        "inputs": [
                            "b[3]",
                            "a[3]"
                        ],
                        "outputs": "_10_"
                    },
                    {
                        "init_name": "_26_",
                        "inputs": [
                            "_10_",
                            "_08_"
                        ],
                        "outputs": "c[3]"
                    },
                    {
                        "init_name": "_27_",
                        "inputs": [
                            "b[0]",
                            "a[0]"
                        ],
                        "outputs": "c[0]"
                    }
                ]
            },
            "Linkages": []
        },
        "sarlock": {
            "Verilog": "module sarlock (inputs, key, lock_out);\ninput [7:0] inputs;\ninput [7:0] key;\noutput lock_out;\nwire [4:0]ckt_out;\nreg keyx = 8'b01101101;\nassign lock_out =ckt_out[0]^( (inputs == key) & (inputs != keyx));\nckt c(.a(inputs[3:0]), .b(inputs[7:4]), .c(ckt_out));\nendmodule\n",
            "Synthesized_verilog": "module sarlock(inputs, key, lock_out);\nwire _00_;\nwire _01_;\nwire _02_;\nwire _03_;\nwire _04_;\nwire _05_;\nwire _06_;\nwire _07_;\nwire _08_;\nwire _09_;\nwire _10_;\nwire _11_;\nwire _12_;\nwire _13_;\nwire _14_;\nwire _15_;\nwire _16_;\nwire _17_;\nwire _18_;\nwire _19_;\nwire _20_;\nwire _21_;\nwire _22_;\nwire _23_;\nwire [4:0] ckt_out;\ninput [7:0] inputs;\nwire [7:0] inputs;\ninput [7:0] key;\nwire [7:0] key;\noutput lock_out;\nwire lock_out;\nNOT_g _24_ ( .A(inputs[3]), .Y(_00_) );\nXNOR_g _25_ ( .A(inputs[0]), .B(key[0]), .Y(_01_) );\nXNOR_g _26_ ( .A(inputs[7]), .B(key[7]), .Y(_02_) );\nAND_g _27_ ( .A(_01_), .B(_02_), .Y(_03_) );\nXNOR_g _28_ ( .A(inputs[1]), .B(key[1]), .Y(_04_) );\nXNOR_g _29_ ( .A(inputs[3]), .B(key[3]), .Y(_05_) );\nAND_g _30_ ( .A(_04_), .B(_05_), .Y(_06_) );\nAND_g _31_ ( .A(_03_), .B(_06_), .Y(_07_) );\nNOR_g _32_ ( .A(inputs[5]), .B(inputs[6]), .Y(_08_) );\nNOR_g _33_ ( .A(inputs[4]), .B(inputs[7]), .Y(_09_) );\nAND_g _34_ ( .A(_08_), .B(_09_), .Y(_10_) );\nNOR_g _35_ ( .A(inputs[1]), .B(inputs[2]), .Y(_11_) );\nAND_g _36_ ( .A(inputs[0]), .B(_00_), .Y(_12_) );\nAND_g _37_ ( .A(_11_), .B(_12_), .Y(_13_) );\nNAND_g _38_ ( .A(_10_), .B(_13_), .Y(_14_) );\nXNOR_g _39_ ( .A(inputs[5]), .B(key[5]), .Y(_15_) );\nXNOR_g _40_ ( .A(inputs[2]), .B(key[2]), .Y(_16_) );\nAND_g _41_ ( .A(_15_), .B(_16_), .Y(_17_) );\nXNOR_g _42_ ( .A(inputs[6]), .B(key[6]), .Y(_18_) );\nXNOR_g _43_ ( .A(inputs[4]), .B(key[4]), .Y(_19_) );\nAND_g _44_ ( .A(_18_), .B(_19_), .Y(_20_) );\nAND_g _45_ ( .A(_17_), .B(_20_), .Y(_21_) );\nAND_g _46_ ( .A(_14_), .B(_21_), .Y(_22_) );\nNAND_g _47_ ( .A(_07_), .B(_22_), .Y(_23_) );\nXNOR_g _48_ ( .A(ckt_out[0]), .B(_23_), .Y(lock_out) );\nckt c ( .a(inputs[3:0]), .b(inputs[7:4]), .c(ckt_out) );\nendmodule\n",
            "io": {
                "wires": {
                    "_07_": {
                        "bits": 1
                    },
                    "_03_": {
                        "bits": 1
                    },
                    "_13_": {
                        "bits": 1
                    },
                    "_11_": {
                        "bits": 1
                    },
                    "_08_": {
                        "bits": 1
                    },
                    "_06_": {
                        "bits": 1
                    },
                    "_21_": {
                        "bits": 1
                    },
                    "_05_": {
                        "bits": 1
                    },
                    "_10_": {
                        "bits": 1
                    },
                    "_16_": {
                        "bits": 1
                    },
                    "_04_": {
                        "bits": 1
                    },
                    "_17_": {
                        "bits": 1
                    },
                    "_01_": {
                        "bits": 1
                    },
                    "_22_": {
                        "bits": 1
                    },
                    "_02_": {
                        "bits": 1
                    },
                    "_12_": {
                        "bits": 1
                    },
                    "ckt_out": {
                        "bits": 5,
                        "startbit": 0,
                        "endbit": 4
                    },
                    "_09_": {
                        "bits": 1
                    },
                    "_18_": {
                        "bits": 1
                    },
                    "_00_": {
                        "bits": 1
                    },
                    "_14_": {
                        "bits": 1
                    },
                    "_15_": {
                        "bits": 1
                    },
                    "_19_": {
                        "bits": 1
                    },
                    "_23_": {
                        "bits": 1
                    },
                    "_20_": {
                        "bits": 1
                    }
                },
                "inputs": {
                    "inputs": {
                        "bits": 8,
                        "startbit": 0,
                        "endbit": 7
                    },
                    "key": {
                        "bits": 8,
                        "startbit": 0,
                        "endbit": 7
                    }
                },
                "outputs": {
                    "lock_out": {
                        "bits": 1
                    }
                },
                "input_ports": "inputs,key,",
                "output_ports": "lock_out,"
            },
            "gates": {
                "NOT": [
                    {
                        "init_name": "_24_",
                        "inputs": [
                            "inputs[3]"
                        ],
                        "outputs": "_00_"
                    }
                ],
                "XNOR": [
                    {
                        "init_name": "_25_",
                        "inputs": [
                            "key[0]",
                            "inputs[0]"
                        ],
                        "outputs": "_01_"
                    },
                    {
                        "init_name": "_26_",
                        "inputs": [
                            "key[7]",
                            "inputs[7]"
                        ],
                        "outputs": "_02_"
                    },
                    {
                        "init_name": "_28_",
                        "inputs": [
                            "key[1]",
                            "inputs[1]"
                        ],
                        "outputs": "_04_"
                    },
                    {
                        "init_name": "_29_",
                        "inputs": [
                            "key[3]",
                            "inputs[3]"
                        ],
                        "outputs": "_05_"
                    },
                    {
                        "init_name": "_39_",
                        "inputs": [
                            "key[5]",
                            "inputs[5]"
                        ],
                        "outputs": "_15_"
                    },
                    {
                        "init_name": "_40_",
                        "inputs": [
                            "key[2]",
                            "inputs[2]"
                        ],
                        "outputs": "_16_"
                    },
                    {
                        "init_name": "_42_",
                        "inputs": [
                            "key[6]",
                            "inputs[6]"
                        ],
                        "outputs": "_18_"
                    },
                    {
                        "init_name": "_43_",
                        "inputs": [
                            "key[4]",
                            "inputs[4]"
                        ],
                        "outputs": "_19_"
                    },
                    {
                        "init_name": "_48_",
                        "inputs": [
                            "_23_",
                            "ckt_out[0]"
                        ],
                        "outputs": "lock_out"
                    }
                ],
                "AND": [
                    {
                        "init_name": "_27_",
                        "inputs": [
                            "_02_",
                            "_01_"
                        ],
                        "outputs": "_03_"
                    },
                    {
                        "init_name": "_30_",
                        "inputs": [
                            "_05_",
                            "_04_"
                        ],
                        "outputs": "_06_"
                    },
                    {
                        "init_name": "_31_",
                        "inputs": [
                            "_06_",
                            "_03_"
                        ],
                        "outputs": "_07_"
                    },
                    {
                        "init_name": "_34_",
                        "inputs": [
                            "_09_",
                            "_08_"
                        ],
                        "outputs": "_10_"
                    },
                    {
                        "init_name": "_36_",
                        "inputs": [
                            "_00_",
                            "inputs[0]"
                        ],
                        "outputs": "_12_"
                    },
                    {
                        "init_name": "_37_",
                        "inputs": [
                            "_12_",
                            "_11_"
                        ],
                        "outputs": "_13_"
                    },
                    {
                        "init_name": "_41_",
                        "inputs": [
                            "_16_",
                            "_15_"
                        ],
                        "outputs": "_17_"
                    },
                    {
                        "init_name": "_44_",
                        "inputs": [
                            "_19_",
                            "_18_"
                        ],
                        "outputs": "_20_"
                    },
                    {
                        "init_name": "_45_",
                        "inputs": [
                            "_20_",
                            "_17_"
                        ],
                        "outputs": "_21_"
                    },
                    {
                        "init_name": "_46_",
                        "inputs": [
                            "_21_",
                            "_14_"
                        ],
                        "outputs": "_22_"
                    }
                ],
                "NOR": [
                    {
                        "init_name": "_32_",
                        "inputs": [
                            "inputs[6]",
                            "inputs[5]"
                        ],
                        "outputs": "_08_"
                    },
                    {
                        "init_name": "_33_",
                        "inputs": [
                            "inputs[7]",
                            "inputs[4]"
                        ],
                        "outputs": "_09_"
                    },
                    {
                        "init_name": "_35_",
                        "inputs": [
                            "inputs[2]",
                            "inputs[1]"
                        ],
                        "outputs": "_11_"
                    }
                ],
                "NAND": [
                    {
                        "init_name": "_38_",
                        "inputs": [
                            "_13_",
                            "_10_"
                        ],
                        "outputs": "_14_"
                    },
                    {
                        "init_name": "_47_",
                        "inputs": [
                            "_22_",
                            "_07_"
                        ],
                        "outputs": "_23_"
                    }
                ]
            },
            "Linkages": [
                {
                    "module_name": "ckt",
                    "init_name": "c",
                    "links": [
                        [
                            "a",
                            "inputs[3:0]"
                        ],
                        [
                            "b",
                            "inputs[7:4]"
                        ],
                        [
                            "c",
                            "ckt_out"
                        ]
                    ]
                }
            ]
        }
    }
}