Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Oct  6 21:22:01 2022
| Host         : DESKTOP-F9189KT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab3_wrapper_timing_summary_routed.rpt -pb Lab3_wrapper_timing_summary_routed.pb -rpx Lab3_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab3_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.071        0.000                      0                 1895        0.057        0.000                      0                 1895        4.020        0.000                       0                   849  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.071        0.000                      0                 1395        0.082        0.000                      0                 1395        4.020        0.000                       0                   679  
clk_fpga_1         14.446        0.000                      0                  340        0.080        0.000                      0                  340        9.500        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0          5.202        0.000                      0                   32        0.228        0.000                      0                   32  
clk_fpga_0    clk_fpga_1          5.451        0.000                      0                   66        0.057        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_1               4.728        0.000                      0                  160        0.075        0.000                      0                  160  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 1.316ns (19.150%)  route 5.556ns (80.850%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y89         FDSE                                         r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.998     4.408    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X30Y89         LUT5 (Prop_lut5_I2_O)        0.321     4.729 r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.460     5.189    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X30Y86         LUT5 (Prop_lut5_I2_O)        0.328     5.517 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_4/O
                         net (fo=3, routed)           0.314     5.830    Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_4_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.954 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          1.319     7.273    Lab3_i/axi_regmap_0/U0/sel0[0]
    SLICE_X28Y95         LUT4 (Prop_lut4_I0_O)        0.124     7.397 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[25]_INST_0_i_1/O
                         net (fo=1, routed)           2.466     9.863    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X26Y95         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X26Y95         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.934    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 1.316ns (20.420%)  route 5.129ns (79.580%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y89         FDSE                                         r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.998     4.408    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X30Y89         LUT5 (Prop_lut5_I2_O)        0.321     4.729 r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.460     5.189    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X30Y86         LUT5 (Prop_lut5_I2_O)        0.328     5.517 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_4/O
                         net (fo=3, routed)           0.314     5.830    Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_4_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.954 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          1.428     7.382    Lab3_i/axi_regmap_0/U0/sel0[0]
    SLICE_X31Y96         LUT4 (Prop_lut4_I0_O)        0.124     7.506 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[30]_INST_0_i_1/O
                         net (fo=1, routed)           1.929     9.436    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X30Y96         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X30Y96         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.973    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         12.973    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 1.316ns (21.261%)  route 4.874ns (78.739%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y89         FDSE                                         r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.998     4.408    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X30Y89         LUT5 (Prop_lut5_I2_O)        0.321     4.729 r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.460     5.189    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X30Y86         LUT5 (Prop_lut5_I2_O)        0.328     5.517 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_4/O
                         net (fo=3, routed)           0.314     5.830    Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_4_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.954 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          1.629     7.583    Lab3_i/axi_regmap_0/U0/sel0[0]
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     7.707 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[28]_INST_0_i_1/O
                         net (fo=1, routed)           1.474     9.181    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X26Y96         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X26Y96         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.756    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  3.575    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 1.316ns (21.568%)  route 4.786ns (78.432%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y89         FDSE                                         r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.998     4.408    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X30Y89         LUT5 (Prop_lut5_I2_O)        0.321     4.729 r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.460     5.189    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X30Y86         LUT5 (Prop_lut5_I2_O)        0.328     5.517 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_4/O
                         net (fo=3, routed)           0.314     5.830    Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_4_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.954 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          1.304     7.258    Lab3_i/axi_regmap_0/U0/sel0[0]
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     7.382 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[26]_INST_0_i_1/O
                         net (fo=1, routed)           1.711     9.093    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X26Y96         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X26Y96         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.731    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 1.316ns (21.814%)  route 4.717ns (78.186%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y89         FDSE                                         r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.998     4.408    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X30Y89         LUT5 (Prop_lut5_I2_O)        0.321     4.729 r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.460     5.189    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X30Y86         LUT5 (Prop_lut5_I2_O)        0.328     5.517 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_4/O
                         net (fo=3, routed)           0.311     5.827    Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_4_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.951 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_read[1]_i_1/O
                         net (fo=32, routed)          1.273     7.224    Lab3_i/axi_regmap_0/U0/sel0[1]
    SLICE_X28Y95         LUT4 (Prop_lut4_I2_O)        0.124     7.348 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[22]_INST_0_i_1/O
                         net (fo=1, routed)           1.675     9.024    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X26Y95         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X26Y95         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.745    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.739ns  (required time - arrival time)
  Source:                 Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.316ns (21.840%)  route 4.710ns (78.160%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y89         FDSE                                         r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.998     4.408    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X30Y89         LUT5 (Prop_lut5_I2_O)        0.321     4.729 r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.460     5.189    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X30Y86         LUT5 (Prop_lut5_I2_O)        0.328     5.517 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_4/O
                         net (fo=3, routed)           0.314     5.830    Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_4_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.954 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          1.317     7.271    Lab3_i/axi_regmap_0/U0/sel0[0]
    SLICE_X28Y95         LUT4 (Prop_lut4_I0_O)        0.124     7.395 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[24]_INST_0_i_1/O
                         net (fo=1, routed)           1.621     9.017    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X26Y95         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X26Y95         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.756    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  3.739    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.316ns (22.023%)  route 4.660ns (77.977%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y89         FDSE                                         r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.998     4.408    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X30Y89         LUT5 (Prop_lut5_I2_O)        0.321     4.729 r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.460     5.189    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X30Y86         LUT5 (Prop_lut5_I2_O)        0.328     5.517 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_4/O
                         net (fo=3, routed)           0.311     5.827    Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_4_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.951 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_read[1]_i_1/O
                         net (fo=32, routed)          0.776     6.727    Lab3_i/axi_regmap_0/U0/sel0[1]
    SLICE_X28Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.851 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.115     8.967    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X26Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.519    12.698    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X26Y90         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.743    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 1.316ns (21.547%)  route 4.792ns (78.453%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y89         FDSE                                         r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.998     4.408    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X30Y89         LUT5 (Prop_lut5_I2_O)        0.321     4.729 r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.460     5.189    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X30Y86         LUT5 (Prop_lut5_I2_O)        0.328     5.517 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_4/O
                         net (fo=3, routed)           0.311     5.827    Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_4_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.951 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_read[1]_i_1/O
                         net (fo=32, routed)          1.211     7.162    Lab3_i/axi_regmap_0/U0/sel0[1]
    SLICE_X28Y96         LUT4 (Prop_lut4_I2_O)        0.124     7.286 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[31]_INST_0_i_1/O
                         net (fo=1, routed)           1.812     9.099    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X26Y96         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X26Y96         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.934    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 1.316ns (22.232%)  route 4.604ns (77.768%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y89         FDSE                                         r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.998     4.408    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X30Y89         LUT5 (Prop_lut5_I2_O)        0.321     4.729 r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.460     5.189    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X30Y86         LUT5 (Prop_lut5_I2_O)        0.328     5.517 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_4/O
                         net (fo=3, routed)           0.311     5.827    Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_4_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.951 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_read[1]_i_1/O
                         net (fo=32, routed)          0.863     6.814    Lab3_i/axi_regmap_0/U0/sel0[1]
    SLICE_X28Y90         LUT4 (Prop_lut4_I2_O)        0.124     6.938 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[3]_INST_0_i_1/O
                         net (fo=1, routed)           1.972     8.911    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X30Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.523    12.702    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X30Y90         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.782    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.909ns  (logic 1.316ns (22.273%)  route 4.593ns (77.727%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y89         FDSE                                         r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.998     4.408    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X30Y89         LUT5 (Prop_lut5_I2_O)        0.321     4.729 r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.460     5.189    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X30Y86         LUT5 (Prop_lut5_I2_O)        0.328     5.517 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_4/O
                         net (fo=3, routed)           0.311     5.827    Lab3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_4_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.951 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_read[1]_i_1/O
                         net (fo=32, routed)          1.089     7.040    Lab3_i/axi_regmap_0/U0/sel0[1]
    SLICE_X30Y92         LUT4 (Prop_lut4_I2_O)        0.124     7.164 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[12]_INST_0_i_1/O
                         net (fo=1, routed)           1.736     8.900    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X30Y91         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.524    12.703    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X30Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.783    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  3.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.657%)  route 0.203ns (55.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.656     0.992    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.203     1.359    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y99         SRL16E                                       r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.781%)  route 0.167ns (54.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.573     0.909    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y87         FDRE                                         r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.167     1.217    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y87         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.839     1.205    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.941    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.574     0.910    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y98         FDRE                                         r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.151    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y98         SRL16E                                       r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.287     0.923    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.053    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.107%)  route 0.235ns (58.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.656     0.992    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.235     1.391    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y99         SRL16E                                       r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.573     0.909    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y87         FDRE                                         r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.118     1.167    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X26Y87         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.839     1.205    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.264     0.941    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.058    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.572     0.908    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y85         FDRE                                         r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.119     1.168    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X26Y86         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.838     1.204    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y86         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.057    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.656     0.992    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.200     1.333    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.378 r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.378    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.091     1.266    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.699%)  route 0.219ns (54.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.656     0.992    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]/Q
                         net (fo=1, routed)           0.219     1.352    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[12]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.043     1.395 r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[12]_i_1__1/O
                         net (fo=1, routed)           0.000     1.395    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[12]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.107     1.282    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.876%)  route 0.228ns (58.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.656     0.992    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.228     1.384    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X26Y99         SRL16E                                       r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Lab3_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.557     0.893    Lab3_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y99         FDRE                                         r  Lab3_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  Lab3_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.067     1.101    Lab3_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr
    SLICE_X36Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.146 r  Lab3_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.146    Lab3_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X36Y99         FDRE                                         r  Lab3_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.825     1.191    Lab3_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y99         FDRE                                         r  Lab3_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.285     0.906    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.120     1.026    Lab3_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y96    Lab3_i/axi_regmap_0/U0/FSM_onehot_axi_wr_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y96    Lab3_i/axi_regmap_0/U0/FSM_onehot_axi_wr_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y96    Lab3_i/axi_regmap_0/U0/FSM_onehot_axi_wr_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y92    Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y85    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y84    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y84    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y86    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y85    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y96    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y96    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y96    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y96    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y96    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y96    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       14.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.446ns  (required time - arrival time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 2.814ns (58.892%)  route 1.964ns (41.108%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 21.317 - 20.000 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.971     1.971    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y91         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.456     2.427 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/Q
                         net (fo=2, routed)           1.964     4.391    Lab3_i/mult_Top_0/U0/t1/R[8]
    SLICE_X29Y91         LUT2 (Prop_lut2_I1_O)        0.124     4.515 r  Lab3_i/mult_Top_0/U0/t1/RP_inter[11]_i_5/O
                         net (fo=1, routed)           0.000     4.515    Lab3_i/mult_Top_0/U0/t1/RP_inter[11]_i_5_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.047 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.047    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.161 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.161    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[15]_i_1_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.275    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[19]_i_1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.389    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[23]_i_1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.503 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.503    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[27]_i_1_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.617 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.617    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[31]_i_1_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.731 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.731    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[35]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.845 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.845    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[39]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.959 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.960    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[43]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.074 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.074    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[47]_i_1_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.188 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.188    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[51]_i_1_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.302    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[55]_i_1_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.416 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.416    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[59]_i_1_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.750 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[63]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.750    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[63]_1[1]
    SLICE_X29Y104        FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.317    21.317    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y104        FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[61]/C
                         clock pessimism              0.119    21.436    
                         clock uncertainty           -0.302    21.134    
    SLICE_X29Y104        FDCE (Setup_fdce_C_D)        0.062    21.196    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[61]
  -------------------------------------------------------------------
                         required time                         21.196    
                         arrival time                          -6.750    
  -------------------------------------------------------------------
                         slack                                 14.446    

Slack (MET) :             14.461ns  (required time - arrival time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 2.700ns (57.887%)  route 1.964ns (42.113%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 21.218 - 20.000 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.971     1.971    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y91         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.456     2.427 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/Q
                         net (fo=2, routed)           1.964     4.391    Lab3_i/mult_Top_0/U0/t1/R[8]
    SLICE_X29Y91         LUT2 (Prop_lut2_I1_O)        0.124     4.515 r  Lab3_i/mult_Top_0/U0/t1/RP_inter[11]_i_5/O
                         net (fo=1, routed)           0.000     4.515    Lab3_i/mult_Top_0/U0/t1/RP_inter[11]_i_5_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.047 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.047    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.161 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.161    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[15]_i_1_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.275    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[19]_i_1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.389    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[23]_i_1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.503 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.503    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[27]_i_1_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.617 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.617    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[31]_i_1_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.731 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.731    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[35]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.845 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.845    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[39]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.959 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.960    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[43]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.074 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.074    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[47]_i_1_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.188 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.188    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[51]_i_1_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.302    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[55]_i_1_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.636 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[59]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.636    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[59]_0[1]
    SLICE_X29Y103        FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.218    21.218    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y103        FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[57]/C
                         clock pessimism              0.119    21.337    
                         clock uncertainty           -0.302    21.035    
    SLICE_X29Y103        FDCE (Setup_fdce_C_D)        0.062    21.097    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[57]
  -------------------------------------------------------------------
                         required time                         21.097    
                         arrival time                          -6.636    
  -------------------------------------------------------------------
                         slack                                 14.461    

Slack (MET) :             14.467ns  (required time - arrival time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 2.793ns (58.710%)  route 1.964ns (41.290%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 21.317 - 20.000 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.971     1.971    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y91         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.456     2.427 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/Q
                         net (fo=2, routed)           1.964     4.391    Lab3_i/mult_Top_0/U0/t1/R[8]
    SLICE_X29Y91         LUT2 (Prop_lut2_I1_O)        0.124     4.515 r  Lab3_i/mult_Top_0/U0/t1/RP_inter[11]_i_5/O
                         net (fo=1, routed)           0.000     4.515    Lab3_i/mult_Top_0/U0/t1/RP_inter[11]_i_5_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.047 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.047    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.161 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.161    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[15]_i_1_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.275    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[19]_i_1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.389    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[23]_i_1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.503 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.503    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[27]_i_1_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.617 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.617    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[31]_i_1_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.731 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.731    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[35]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.845 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.845    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[39]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.959 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.960    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[43]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.074 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.074    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[47]_i_1_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.188 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.188    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[51]_i_1_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.302    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[55]_i_1_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.416 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.416    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[59]_i_1_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.729 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[63]_i_2/O[3]
                         net (fo=1, routed)           0.000     6.729    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[63]_1[3]
    SLICE_X29Y104        FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.317    21.317    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y104        FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[63]/C
                         clock pessimism              0.119    21.436    
                         clock uncertainty           -0.302    21.134    
    SLICE_X29Y104        FDCE (Setup_fdce_C_D)        0.062    21.196    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[63]
  -------------------------------------------------------------------
                         required time                         21.196    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                 14.467    

Slack (MET) :             14.474ns  (required time - arrival time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 2.472ns (55.723%)  route 1.964ns (44.277%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -0.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.026ns = ( 21.026 - 20.000 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.971     1.971    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y91         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.456     2.427 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/Q
                         net (fo=2, routed)           1.964     4.391    Lab3_i/mult_Top_0/U0/t1/R[8]
    SLICE_X29Y91         LUT2 (Prop_lut2_I1_O)        0.124     4.515 r  Lab3_i/mult_Top_0/U0/t1/RP_inter[11]_i_5/O
                         net (fo=1, routed)           0.000     4.515    Lab3_i/mult_Top_0/U0/t1/RP_inter[11]_i_5_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.047 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.047    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.161 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.161    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[15]_i_1_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.275    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[19]_i_1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.389    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[23]_i_1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.503 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.503    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[27]_i_1_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.617 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.617    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[31]_i_1_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.731 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.731    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[35]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.845 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.845    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[39]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.959 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.960    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[43]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.074 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.074    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[47]_i_1_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.408 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[51]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.408    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[51]_0[1]
    SLICE_X29Y101        FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.026    21.026    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y101        FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[49]/C
                         clock pessimism              0.096    21.122    
                         clock uncertainty           -0.302    20.820    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.062    20.882    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[49]
  -------------------------------------------------------------------
                         required time                         20.882    
                         arrival time                          -6.408    
  -------------------------------------------------------------------
                         slack                                 14.474    

Slack (MET) :             14.477ns  (required time - arrival time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 2.586ns (56.832%)  route 1.964ns (43.168%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.099ns = ( 21.099 - 20.000 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.971     1.971    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y91         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.456     2.427 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/Q
                         net (fo=2, routed)           1.964     4.391    Lab3_i/mult_Top_0/U0/t1/R[8]
    SLICE_X29Y91         LUT2 (Prop_lut2_I1_O)        0.124     4.515 r  Lab3_i/mult_Top_0/U0/t1/RP_inter[11]_i_5/O
                         net (fo=1, routed)           0.000     4.515    Lab3_i/mult_Top_0/U0/t1/RP_inter[11]_i_5_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.047 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.047    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.161 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.161    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[15]_i_1_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.275    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[19]_i_1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.389    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[23]_i_1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.503 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.503    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[27]_i_1_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.617 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.617    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[31]_i_1_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.731 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.731    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[35]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.845 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.845    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[39]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.959 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.960    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[43]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.074 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.074    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[47]_i_1_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.188 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.188    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[51]_i_1_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.522 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[55]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.522    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[55]_0[1]
    SLICE_X29Y102        FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.099    21.099    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y102        FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[53]/C
                         clock pessimism              0.140    21.239    
                         clock uncertainty           -0.302    20.937    
    SLICE_X29Y102        FDCE (Setup_fdce_C_D)        0.062    20.999    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[53]
  -------------------------------------------------------------------
                         required time                         20.999    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                 14.477    

Slack (MET) :             14.482ns  (required time - arrival time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 2.679ns (57.696%)  route 1.964ns (42.304%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 21.218 - 20.000 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.971     1.971    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y91         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.456     2.427 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/Q
                         net (fo=2, routed)           1.964     4.391    Lab3_i/mult_Top_0/U0/t1/R[8]
    SLICE_X29Y91         LUT2 (Prop_lut2_I1_O)        0.124     4.515 r  Lab3_i/mult_Top_0/U0/t1/RP_inter[11]_i_5/O
                         net (fo=1, routed)           0.000     4.515    Lab3_i/mult_Top_0/U0/t1/RP_inter[11]_i_5_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.047 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.047    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.161 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.161    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[15]_i_1_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.275    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[19]_i_1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.389    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[23]_i_1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.503 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.503    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[27]_i_1_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.617 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.617    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[31]_i_1_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.731 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.731    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[35]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.845 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.845    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[39]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.959 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.960    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[43]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.074 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.074    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[47]_i_1_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.188 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.188    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[51]_i_1_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.302    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[55]_i_1_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.615 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[59]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.615    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[59]_0[3]
    SLICE_X29Y103        FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.218    21.218    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y103        FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[59]/C
                         clock pessimism              0.119    21.337    
                         clock uncertainty           -0.302    21.035    
    SLICE_X29Y103        FDCE (Setup_fdce_C_D)        0.062    21.097    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[59]
  -------------------------------------------------------------------
                         required time                         21.097    
                         arrival time                          -6.615    
  -------------------------------------------------------------------
                         slack                                 14.482    

Slack (MET) :             14.495ns  (required time - arrival time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 2.451ns (55.512%)  route 1.964ns (44.488%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -0.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.026ns = ( 21.026 - 20.000 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.971     1.971    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y91         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.456     2.427 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/Q
                         net (fo=2, routed)           1.964     4.391    Lab3_i/mult_Top_0/U0/t1/R[8]
    SLICE_X29Y91         LUT2 (Prop_lut2_I1_O)        0.124     4.515 r  Lab3_i/mult_Top_0/U0/t1/RP_inter[11]_i_5/O
                         net (fo=1, routed)           0.000     4.515    Lab3_i/mult_Top_0/U0/t1/RP_inter[11]_i_5_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.047 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.047    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.161 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.161    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[15]_i_1_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.275    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[19]_i_1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.389    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[23]_i_1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.503 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.503    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[27]_i_1_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.617 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.617    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[31]_i_1_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.731 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.731    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[35]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.845 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.845    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[39]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.959 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.960    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[43]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.074 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.074    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[47]_i_1_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.387 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[51]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.387    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[51]_0[3]
    SLICE_X29Y101        FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.026    21.026    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y101        FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[51]/C
                         clock pessimism              0.096    21.122    
                         clock uncertainty           -0.302    20.820    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.062    20.882    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[51]
  -------------------------------------------------------------------
                         required time                         20.882    
                         arrival time                          -6.387    
  -------------------------------------------------------------------
                         slack                                 14.495    

Slack (MET) :             14.498ns  (required time - arrival time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 2.565ns (56.632%)  route 1.964ns (43.368%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.099ns = ( 21.099 - 20.000 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.971     1.971    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y91         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.456     2.427 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/Q
                         net (fo=2, routed)           1.964     4.391    Lab3_i/mult_Top_0/U0/t1/R[8]
    SLICE_X29Y91         LUT2 (Prop_lut2_I1_O)        0.124     4.515 r  Lab3_i/mult_Top_0/U0/t1/RP_inter[11]_i_5/O
                         net (fo=1, routed)           0.000     4.515    Lab3_i/mult_Top_0/U0/t1/RP_inter[11]_i_5_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.047 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.047    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.161 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.161    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[15]_i_1_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.275    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[19]_i_1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.389    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[23]_i_1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.503 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.503    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[27]_i_1_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.617 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.617    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[31]_i_1_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.731 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.731    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[35]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.845 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.845    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[39]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.959 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.960    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[43]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.074 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.074    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[47]_i_1_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.188 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.188    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[51]_i_1_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.501 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[55]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.501    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[55]_0[3]
    SLICE_X29Y102        FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.099    21.099    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y102        FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[55]/C
                         clock pessimism              0.140    21.239    
                         clock uncertainty           -0.302    20.937    
    SLICE_X29Y102        FDCE (Setup_fdce_C_D)        0.062    20.999    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[55]
  -------------------------------------------------------------------
                         required time                         20.999    
                         arrival time                          -6.501    
  -------------------------------------------------------------------
                         slack                                 14.498    

Slack (MET) :             14.541ns  (required time - arrival time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.719ns (58.058%)  route 1.964ns (41.942%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 21.317 - 20.000 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.971     1.971    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y91         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.456     2.427 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/Q
                         net (fo=2, routed)           1.964     4.391    Lab3_i/mult_Top_0/U0/t1/R[8]
    SLICE_X29Y91         LUT2 (Prop_lut2_I1_O)        0.124     4.515 r  Lab3_i/mult_Top_0/U0/t1/RP_inter[11]_i_5/O
                         net (fo=1, routed)           0.000     4.515    Lab3_i/mult_Top_0/U0/t1/RP_inter[11]_i_5_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.047 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.047    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.161 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.161    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[15]_i_1_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.275    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[19]_i_1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.389    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[23]_i_1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.503 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.503    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[27]_i_1_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.617 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.617    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[31]_i_1_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.731 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.731    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[35]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.845 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.845    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[39]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.959 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.960    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[43]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.074 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.074    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[47]_i_1_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.188 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.188    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[51]_i_1_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.302    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[55]_i_1_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.416 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.416    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[59]_i_1_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.655 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[63]_i_2/O[2]
                         net (fo=1, routed)           0.000     6.655    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[63]_1[2]
    SLICE_X29Y104        FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.317    21.317    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y104        FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[62]/C
                         clock pessimism              0.119    21.436    
                         clock uncertainty           -0.302    21.134    
    SLICE_X29Y104        FDCE (Setup_fdce_C_D)        0.062    21.196    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[62]
  -------------------------------------------------------------------
                         required time                         21.196    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                 14.541    

Slack (MET) :             14.556ns  (required time - arrival time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 2.605ns (57.011%)  route 1.964ns (42.989%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 21.218 - 20.000 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.971     1.971    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y91         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.456     2.427 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/Q
                         net (fo=2, routed)           1.964     4.391    Lab3_i/mult_Top_0/U0/t1/R[8]
    SLICE_X29Y91         LUT2 (Prop_lut2_I1_O)        0.124     4.515 r  Lab3_i/mult_Top_0/U0/t1/RP_inter[11]_i_5/O
                         net (fo=1, routed)           0.000     4.515    Lab3_i/mult_Top_0/U0/t1/RP_inter[11]_i_5_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.047 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.047    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.161 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.161    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[15]_i_1_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.275    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[19]_i_1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.389    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[23]_i_1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.503 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.503    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[27]_i_1_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.617 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.617    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[31]_i_1_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.731 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.731    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[35]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.845 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.845    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[39]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.959 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.960    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[43]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.074 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.074    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[47]_i_1_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.188 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.188    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[51]_i_1_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.302    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[55]_i_1_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.541 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[59]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.541    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[59]_0[2]
    SLICE_X29Y103        FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.218    21.218    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y103        FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[58]/C
                         clock pessimism              0.119    21.337    
                         clock uncertainty           -0.302    21.035    
    SLICE_X29Y103        FDCE (Setup_fdce_C_D)        0.062    21.097    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[58]
  -------------------------------------------------------------------
                         required time                         21.097    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                 14.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.392ns (49.328%)  route 0.403ns (50.672%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.338ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.338     0.338    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y90         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDCE (Prop_fdce_C_Q)         0.141     0.479 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]/Q
                         net (fo=2, routed)           0.403     0.882    Lab3_i/mult_Top_0/U0/t1/R[4]
    SLICE_X29Y90         LUT2 (Prop_lut2_I1_O)        0.045     0.927 r  Lab3_i/mult_Top_0/U0/t1/RP_inter[7]_i_5/O
                         net (fo=1, routed)           0.000     0.927    Lab3_i/mult_Top_0/U0/t1/RP_inter[7]_i_5_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.079 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.079    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[7]_i_1_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.133 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.133    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[11]_0[0]
    SLICE_X29Y91         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.961     0.961    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y91         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/C
                         clock pessimism             -0.013     0.948    
    SLICE_X29Y91         FDCE (Hold_fdce_C_D)         0.105     1.053    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.403ns (50.020%)  route 0.403ns (49.980%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.338ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.338     0.338    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y90         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDCE (Prop_fdce_C_Q)         0.141     0.479 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]/Q
                         net (fo=2, routed)           0.403     0.882    Lab3_i/mult_Top_0/U0/t1/R[4]
    SLICE_X29Y90         LUT2 (Prop_lut2_I1_O)        0.045     0.927 r  Lab3_i/mult_Top_0/U0/t1/RP_inter[7]_i_5/O
                         net (fo=1, routed)           0.000     0.927    Lab3_i/mult_Top_0/U0/t1/RP_inter[7]_i_5_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.079 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.079    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[7]_i_1_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.144 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.144    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[11]_0[2]
    SLICE_X29Y91         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.961     0.961    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y91         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[10]/C
                         clock pessimism             -0.013     0.948    
    SLICE_X29Y91         FDCE (Hold_fdce_C_D)         0.105     1.053    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.395ns (62.934%)  route 0.233ns (37.066%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.686     0.686    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y96         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDCE (Prop_fdce_C_Q)         0.141     0.827 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[29]/Q
                         net (fo=2, routed)           0.233     1.059    Lab3_i/mult_Top_0/U0/t1/R[29]
    SLICE_X29Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.104 r  Lab3_i/mult_Top_0/U0/t1/RP_inter[31]_i_4/O
                         net (fo=1, routed)           0.000     1.104    Lab3_i/mult_Top_0/U0/t1/RP_inter[31]_i_4_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.259 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.259    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[31]_i_1_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.313 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.313    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[35]_0[0]
    SLICE_X29Y97         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.157     1.157    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y97         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[32]/C
                         clock pessimism             -0.043     1.114    
    SLICE_X29Y97         FDCE (Hold_fdce_C_D)         0.105     1.219    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.470ns (53.857%)  route 0.403ns (46.143%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns
    Source Clock Delay      (SCD):    0.338ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.338     0.338    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y90         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDCE (Prop_fdce_C_Q)         0.141     0.479 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]/Q
                         net (fo=2, routed)           0.403     0.882    Lab3_i/mult_Top_0/U0/t1/R[4]
    SLICE_X29Y90         LUT2 (Prop_lut2_I1_O)        0.045     0.927 r  Lab3_i/mult_Top_0/U0/t1/RP_inter[7]_i_5/O
                         net (fo=1, routed)           0.000     0.927    Lab3_i/mult_Top_0/U0/t1/RP_inter[7]_i_5_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.079 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.079    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[7]_i_1_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.118 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.118    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.157 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.157    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[15]_i_1_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.211 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.211    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[19]_0[0]
    SLICE_X29Y93         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.024     1.024    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y93         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[16]/C
                         clock pessimism             -0.013     1.011    
    SLICE_X29Y93         FDCE (Hold_fdce_C_D)         0.105     1.116    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.406ns (63.572%)  route 0.233ns (36.428%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.686     0.686    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y96         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDCE (Prop_fdce_C_Q)         0.141     0.827 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[29]/Q
                         net (fo=2, routed)           0.233     1.059    Lab3_i/mult_Top_0/U0/t1/R[29]
    SLICE_X29Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.104 r  Lab3_i/mult_Top_0/U0/t1/RP_inter[31]_i_4/O
                         net (fo=1, routed)           0.000     1.104    Lab3_i/mult_Top_0/U0/t1/RP_inter[31]_i_4_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.259 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.259    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[31]_i_1_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.324 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.324    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[35]_0[2]
    SLICE_X29Y97         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.157     1.157    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y97         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[34]/C
                         clock pessimism             -0.043     1.114    
    SLICE_X29Y97         FDCE (Hold_fdce_C_D)         0.105     1.219    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.481ns (54.432%)  route 0.403ns (45.568%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns
    Source Clock Delay      (SCD):    0.338ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.338     0.338    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y90         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDCE (Prop_fdce_C_Q)         0.141     0.479 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]/Q
                         net (fo=2, routed)           0.403     0.882    Lab3_i/mult_Top_0/U0/t1/R[4]
    SLICE_X29Y90         LUT2 (Prop_lut2_I1_O)        0.045     0.927 r  Lab3_i/mult_Top_0/U0/t1/RP_inter[7]_i_5/O
                         net (fo=1, routed)           0.000     0.927    Lab3_i/mult_Top_0/U0/t1/RP_inter[7]_i_5_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.079 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.079    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[7]_i_1_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.118 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.118    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.157 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.157    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[15]_i_1_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.222 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.222    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[19]_0[2]
    SLICE_X29Y93         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.024     1.024    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y93         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[18]/C
                         clock pessimism             -0.013     1.011    
    SLICE_X29Y93         FDCE (Hold_fdce_C_D)         0.105     1.116    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.428ns (51.524%)  route 0.403ns (48.476%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.338ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.338     0.338    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y90         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDCE (Prop_fdce_C_Q)         0.141     0.479 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]/Q
                         net (fo=2, routed)           0.403     0.882    Lab3_i/mult_Top_0/U0/t1/R[4]
    SLICE_X29Y90         LUT2 (Prop_lut2_I1_O)        0.045     0.927 r  Lab3_i/mult_Top_0/U0/t1/RP_inter[7]_i_5/O
                         net (fo=1, routed)           0.000     0.927    Lab3_i/mult_Top_0/U0/t1/RP_inter[7]_i_5_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.079 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.079    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[7]_i_1_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.169 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.169    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[11]_0[3]
    SLICE_X29Y91         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.961     0.961    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y91         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[11]/C
                         clock pessimism             -0.013     0.948    
    SLICE_X29Y91         FDCE (Hold_fdce_C_D)         0.105     1.053    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.428ns (51.524%)  route 0.403ns (48.476%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.338ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.338     0.338    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y90         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDCE (Prop_fdce_C_Q)         0.141     0.479 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]/Q
                         net (fo=2, routed)           0.403     0.882    Lab3_i/mult_Top_0/U0/t1/R[4]
    SLICE_X29Y90         LUT2 (Prop_lut2_I1_O)        0.045     0.927 r  Lab3_i/mult_Top_0/U0/t1/RP_inter[7]_i_5/O
                         net (fo=1, routed)           0.000     0.927    Lab3_i/mult_Top_0/U0/t1/RP_inter[7]_i_5_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.079 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.079    Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[7]_i_1_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.169 r  Lab3_i/mult_Top_0/U0/t1/RP_inter_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.169    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[11]_0[1]
    SLICE_X29Y91         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.961     0.961    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y91         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[9]/C
                         clock pessimism             -0.013     0.948    
    SLICE_X29Y91         FDCE (Hold_fdce_C_D)         0.105     1.053    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Lab3_i/mult_Top_0/U0/t5/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.041%)  route 0.502ns (72.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns
    Source Clock Delay      (SCD):    0.401ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.401     0.401    Lab3_i/mult_Top_0/U0/t5/clk
    SLICE_X31Y89         FDRE                                         r  Lab3_i/mult_Top_0/U0/t5/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141     0.542 r  Lab3_i/mult_Top_0/U0/t5/FSM_onehot_state_reg[2]/Q
                         net (fo=99, routed)          0.318     0.860    Lab3_i/mult_Top_0/U0/t5/load
    SLICE_X31Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.905 r  Lab3_i/mult_Top_0/U0/t5/QR_inter[31]_i_1/O
                         net (fo=96, routed)          0.184     1.088    Lab3_i/mult_Top_0/U0/t1/E[0]
    SLICE_X28Y93         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.024     1.024    Lab3_i/mult_Top_0/U0/t1/clk
    SLICE_X28Y93         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[15]/C
                         clock pessimism             -0.013     1.011    
    SLICE_X28Y93         FDCE (Hold_fdce_C_CE)       -0.039     0.972    Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Lab3_i/mult_Top_0/U0/t5/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.041%)  route 0.502ns (72.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns
    Source Clock Delay      (SCD):    0.401ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.401     0.401    Lab3_i/mult_Top_0/U0/t5/clk
    SLICE_X31Y89         FDRE                                         r  Lab3_i/mult_Top_0/U0/t5/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141     0.542 r  Lab3_i/mult_Top_0/U0/t5/FSM_onehot_state_reg[2]/Q
                         net (fo=99, routed)          0.318     0.860    Lab3_i/mult_Top_0/U0/t5/load
    SLICE_X31Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.905 r  Lab3_i/mult_Top_0/U0/t5/QR_inter[31]_i_1/O
                         net (fo=96, routed)          0.184     1.088    Lab3_i/mult_Top_0/U0/t1/E[0]
    SLICE_X28Y93         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.024     1.024    Lab3_i/mult_Top_0/U0/t1/clk
    SLICE_X28Y93         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[16]/C
                         clock pessimism             -0.013     1.011    
    SLICE_X28Y93         FDCE (Hold_fdce_C_CE)       -0.039     0.972    Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X31Y92  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X31Y91  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X31Y92  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X31Y92  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X31Y92  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X29Y94  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X29Y94  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X29Y94  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X29Y94  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X29Y95  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X31Y91  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X29Y94  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X29Y94  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X29Y94  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X29Y94  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X29Y95  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X29Y95  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X29Y95  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[26]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X29Y95  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[27]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X29Y89  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X31Y92  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X31Y92  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X31Y91  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X31Y91  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X31Y92  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X31Y92  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X31Y92  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X31Y92  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X31Y92  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X31Y92  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 0.704ns (14.480%)  route 4.158ns (85.520%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         2.257     2.257    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y97         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDCE (Prop_fdce_C_Q)         0.456     2.713 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[32]/Q
                         net (fo=2, routed)           1.934     4.647    Lab3_i/axi_regmap_0/U0/REG0_IN[0]
    SLICE_X31Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.771 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.949     5.720    Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[0]_INST_0_i_1_n_0
    SLICE_X31Y87         LUT2 (Prop_lut2_I0_O)        0.124     5.844 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[0]_INST_0/O
                         net (fo=1, routed)           1.275     7.119    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X30Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.523    12.702    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism              0.000    12.702    
                         clock uncertainty           -0.337    12.365    
    SLICE_X30Y90         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.321    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         12.321    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 0.580ns (12.359%)  route 4.113ns (87.641%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         2.257     2.257    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y97         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDCE (Prop_fdce_C_Q)         0.456     2.713 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[33]/Q
                         net (fo=2, routed)           1.998     4.710    Lab3_i/axi_regmap_0/U0/REG0_IN[1]
    SLICE_X28Y89         LUT4 (Prop_lut4_I1_O)        0.124     4.834 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.115     6.949    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X26Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.519    12.698    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism              0.000    12.698    
                         clock uncertainty           -0.337    12.361    
    SLICE_X26Y90         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.331    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                          -6.949    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 0.580ns (13.402%)  route 3.748ns (86.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         2.257     2.257    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y97         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDCE (Prop_fdce_C_Q)         0.456     2.713 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[34]/Q
                         net (fo=2, routed)           2.065     4.777    Lab3_i/axi_regmap_0/U0/REG0_IN[2]
    SLICE_X26Y88         LUT4 (Prop_lut4_I1_O)        0.124     4.901 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.683     6.584    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X26Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.519    12.698    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism              0.000    12.698    
                         clock uncertainty           -0.337    12.361    
    SLICE_X26Y90         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.342    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.580ns (13.435%)  route 3.737ns (86.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         2.257     2.257    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y97         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDCE (Prop_fdce_C_Q)         0.456     2.713 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[35]/Q
                         net (fo=2, routed)           1.765     4.478    Lab3_i/axi_regmap_0/U0/REG0_IN[3]
    SLICE_X28Y90         LUT4 (Prop_lut4_I1_O)        0.124     4.602 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[3]_INST_0_i_1/O
                         net (fo=1, routed)           1.972     6.574    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X30Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.523    12.702    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism              0.000    12.702    
                         clock uncertainty           -0.337    12.365    
    SLICE_X30Y90         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.335    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 0.580ns (12.943%)  route 3.901ns (87.057%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.971     1.971    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y91         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.456     2.427 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[8]/Q
                         net (fo=2, routed)           2.391     4.818    Lab3_i/axi_regmap_0/U0/REG1_IN[8]
    SLICE_X28Y91         LUT4 (Prop_lut4_I3_O)        0.124     4.942 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[8]_INST_0_i_1/O
                         net (fo=1, routed)           1.510     6.453    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X26Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.519    12.698    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism              0.000    12.698    
                         clock uncertainty           -0.337    12.361    
    SLICE_X26Y90         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.520    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.580ns (14.002%)  route 3.562ns (85.998%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         2.091     2.091    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y93         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDCE (Prop_fdce_C_Q)         0.456     2.547 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[19]/Q
                         net (fo=2, routed)           2.060     4.606    Lab3_i/axi_regmap_0/U0/REG1_IN[19]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.124     4.730 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[19]_INST_0_i_1/O
                         net (fo=1, routed)           1.503     6.233    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X26Y92         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.520    12.699    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism              0.000    12.699    
                         clock uncertainty           -0.337    12.362    
    SLICE_X26Y92         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.343    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.580ns (13.505%)  route 3.715ns (86.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.928     1.928    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y94         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.456     2.384 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[22]/Q
                         net (fo=2, routed)           2.039     4.424    Lab3_i/axi_regmap_0/U0/REG1_IN[22]
    SLICE_X28Y95         LUT4 (Prop_lut4_I3_O)        0.124     4.548 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[22]_INST_0_i_1/O
                         net (fo=1, routed)           1.675     6.223    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X26Y95         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism              0.000    12.700    
                         clock uncertainty           -0.337    12.363    
    SLICE_X26Y95         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.333    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                          -6.223    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.580ns (14.290%)  route 3.479ns (85.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         2.091     2.091    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y93         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDCE (Prop_fdce_C_Q)         0.456     2.547 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[18]/Q
                         net (fo=2, routed)           1.891     4.438    Lab3_i/axi_regmap_0/U0/REG1_IN[18]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.124     4.562 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[18]_INST_0_i_1/O
                         net (fo=1, routed)           1.587     6.149    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X30Y93         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism              0.000    12.704    
                         clock uncertainty           -0.337    12.367    
    SLICE_X30Y93         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.348    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.580ns (14.016%)  route 3.558ns (85.984%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.830     1.830    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y92         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.456     2.286 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[15]/Q
                         net (fo=2, routed)           1.954     4.241    Lab3_i/axi_regmap_0/U0/REG1_IN[15]
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.124     4.365 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[15]_INST_0_i_1/O
                         net (fo=1, routed)           1.604     5.969    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X26Y92         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.520    12.699    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism              0.000    12.699    
                         clock uncertainty           -0.337    12.362    
    SLICE_X26Y92         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.318    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.358ns  (required time - arrival time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.580ns (12.238%)  route 4.160ns (87.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.424     1.424    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y103        FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDCE (Prop_fdce_C_Q)         0.456     1.880 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[57]/Q
                         net (fo=2, routed)           1.693     3.573    Lab3_i/axi_regmap_0/U0/REG0_IN[25]
    SLICE_X28Y95         LUT4 (Prop_lut4_I1_O)        0.124     3.697 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[25]_INST_0_i_1/O
                         net (fo=1, routed)           2.466     6.163    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X26Y95         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism              0.000    12.700    
                         clock uncertainty           -0.337    12.363    
    SLICE_X26Y95         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.522    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -6.163    
  -------------------------------------------------------------------
                         slack                                  6.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.186ns (11.691%)  route 1.405ns (88.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.292     0.292    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y89         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDCE (Prop_fdce_C_Q)         0.141     0.433 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[2]/Q
                         net (fo=2, routed)           0.664     1.096    Lab3_i/axi_regmap_0/U0/REG1_IN[2]
    SLICE_X26Y88         LUT4 (Prop_lut4_I3_O)        0.045     1.141 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.741     1.883    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X26Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.842     1.208    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.337     1.545    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.654    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.467ns (14.279%)  route 2.804ns (85.721%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.728     0.728    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y90         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDCE (Prop_fdce_C_Q)         0.367     1.095 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[7]/Q
                         net (fo=2, routed)           1.321     2.417    Lab3_i/axi_regmap_0/U0/REG1_IN[7]
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.100     2.517 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[7]_INST_0_i_1/O
                         net (fo=1, routed)           1.482     3.999    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X30Y91         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.000     2.992    
                         clock uncertainty            0.337     3.329    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.425     3.754    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -3.754    
                         arrival time                           3.999    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.186ns (11.113%)  route 1.488ns (88.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.292     0.292    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y89         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDCE (Prop_fdce_C_Q)         0.141     0.433 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[1]/Q
                         net (fo=2, routed)           0.543     0.976    Lab3_i/axi_regmap_0/U0/REG1_IN[1]
    SLICE_X28Y89         LUT4 (Prop_lut4_I3_O)        0.045     1.021 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.944     1.965    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X26Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.842     1.208    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.337     1.545    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.660    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.186ns (10.899%)  route 1.521ns (89.101%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.338ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.338     0.338    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y90         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDCE (Prop_fdce_C_Q)         0.141     0.479 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]/Q
                         net (fo=2, routed)           0.669     1.149    Lab3_i/axi_regmap_0/U0/REG1_IN[4]
    SLICE_X28Y91         LUT4 (Prop_lut4_I3_O)        0.045     1.194 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.851     2.045    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X30Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.337     1.546    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.655    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.231ns (12.794%)  route 1.575ns (87.206%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.292     0.292    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y89         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDCE (Prop_fdce_C_Q)         0.141     0.433 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[0]/Q
                         net (fo=2, routed)           0.571     1.003    Lab3_i/axi_regmap_0/U0/REG1_IN[0]
    SLICE_X29Y87         LUT2 (Prop_lut2_I1_O)        0.045     1.048 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.335     1.383    Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[0]_INST_0_i_2_n_0
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.045     1.428 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[0]_INST_0/O
                         net (fo=1, routed)           0.669     2.097    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X30Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.337     1.546    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.663    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.186ns (10.076%)  route 1.660ns (89.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.292     0.292    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y89         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDCE (Prop_fdce_C_Q)         0.141     0.433 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[3]/Q
                         net (fo=2, routed)           0.756     1.188    Lab3_i/axi_regmap_0/U0/REG1_IN[3]
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.045     1.233 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.904     2.138    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X30Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.337     1.546    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.661    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.186ns (10.363%)  route 1.609ns (89.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.338ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.338     0.338    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y90         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDCE (Prop_fdce_C_Q)         0.141     0.479 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[5]/Q
                         net (fo=2, routed)           1.020     1.500    Lab3_i/axi_regmap_0/U0/REG1_IN[5]
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.045     1.545 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.588     2.133    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X30Y91         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.337     1.546    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.655    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.186ns (12.001%)  route 1.364ns (87.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.633     0.633    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y104        FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDCE (Prop_fdce_C_Q)         0.141     0.774 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[60]/Q
                         net (fo=2, routed)           0.693     1.467    Lab3_i/axi_regmap_0/U0/REG0_IN[28]
    SLICE_X28Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.512 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.671     2.183    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X26Y96         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.337     1.546    
    SLICE_X26Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.655    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.186ns (10.828%)  route 1.532ns (89.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.544     0.544    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y99         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDCE (Prop_fdce_C_Q)         0.141     0.685 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[40]/Q
                         net (fo=2, routed)           0.893     1.577    Lab3_i/axi_regmap_0/U0/REG0_IN[8]
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.045     1.622 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.639     2.261    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X26Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.842     1.208    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.337     1.545    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.728    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.186ns (11.950%)  route 1.371ns (88.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.633     0.633    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y104        FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDCE (Prop_fdce_C_Q)         0.141     0.774 r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[61]/Q
                         net (fo=2, routed)           0.907     1.681    Lab3_i/axi_regmap_0/U0/REG0_IN[29]
    SLICE_X31Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.726 r  Lab3_i/axi_regmap_0/U0/S_AXI_RDATA[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.464     2.190    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X30Y96         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.337     1.547    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.656    Lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.533    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        5.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t5/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.577ns  (logic 0.937ns (36.365%)  route 1.640ns (63.635%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 21.279 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.651    12.945    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=163, routed)         1.371    14.772    Lab3_i/mult_Top_0/U0/t5/rst
    SLICE_X31Y90         LUT5 (Prop_lut5_I4_O)        0.154    14.926 r  Lab3_i/mult_Top_0/U0/t5/FSM_onehot_state[0]_i_3/O
                         net (fo=1, routed)           0.268    15.195    Lab3_i/mult_Top_0/U0/t5/FSM_onehot_state[0]_i_3_n_0
    SLICE_X31Y90         LUT4 (Prop_lut4_I2_O)        0.327    15.522 r  Lab3_i/mult_Top_0/U0/t5/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000    15.522    Lab3_i/mult_Top_0/U0/t5/FSM_onehot_state[0]_i_1_n_0
    SLICE_X31Y90         FDRE                                         r  Lab3_i/mult_Top_0/U0/t5/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.279    21.279    Lab3_i/mult_Top_0/U0/t5/clk
    SLICE_X31Y90         FDRE                                         r  Lab3_i/mult_Top_0/U0/t5/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000    21.279    
                         clock uncertainty           -0.337    20.942    
    SLICE_X31Y90         FDRE (Setup_fdre_C_D)        0.031    20.973    Lab3_i/mult_Top_0/U0/t5/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         20.973    
                         arrival time                         -15.522    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.377ns  (logic 0.580ns (17.173%)  route 2.797ns (82.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.188ns = ( 22.188 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y96         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.456    13.449 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][19]/Q
                         net (fo=1, routed)           2.797    16.246    Lab3_i/mult_Top_0/U0/t5/A[19]
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.124    16.370 r  Lab3_i/mult_Top_0/U0/t5/QL_inter[19]_i_1/O
                         net (fo=1, routed)           0.000    16.370    Lab3_i/mult_Top_0/U0/t1/D[19]
    SLICE_X31Y95         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         2.188    22.188    Lab3_i/mult_Top_0/U0/t1/clk
    SLICE_X31Y95         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[19]/C
                         clock pessimism              0.000    22.188    
                         clock uncertainty           -0.337    21.851    
    SLICE_X31Y95         FDCE (Setup_fdce_C_D)        0.031    21.882    Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[19]
  -------------------------------------------------------------------
                         required time                         21.882    
                         arrival time                         -16.370    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.820ns  (logic 0.642ns (22.766%)  route 2.178ns (77.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 21.700 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.700    12.994    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y97         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.518    13.512 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][17]/Q
                         net (fo=1, routed)           2.178    15.690    Lab3_i/mult_Top_0/U0/t5/B[17]
    SLICE_X31Y97         LUT3 (Prop_lut3_I0_O)        0.124    15.814 r  Lab3_i/mult_Top_0/U0/t5/QR_inter[17]_i_1/O
                         net (fo=1, routed)           0.000    15.814    Lab3_i/mult_Top_0/U0/t2/D[17]
    SLICE_X31Y97         FDCE                                         r  Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.700    21.700    Lab3_i/mult_Top_0/U0/t2/clk
    SLICE_X31Y97         FDCE                                         r  Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[17]/C
                         clock pessimism              0.000    21.700    
                         clock uncertainty           -0.337    21.363    
    SLICE_X31Y97         FDCE (Setup_fdce_C_D)        0.031    21.394    Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[17]
  -------------------------------------------------------------------
                         required time                         21.394    
                         arrival time                         -15.814    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.800ns  (logic 0.668ns (23.854%)  route 2.132ns (76.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 21.700 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.700    12.994    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y97         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.518    13.512 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][18]/Q
                         net (fo=1, routed)           2.132    15.644    Lab3_i/mult_Top_0/U0/t5/B[18]
    SLICE_X31Y97         LUT3 (Prop_lut3_I0_O)        0.150    15.794 r  Lab3_i/mult_Top_0/U0/t5/QR_inter[18]_i_1/O
                         net (fo=1, routed)           0.000    15.794    Lab3_i/mult_Top_0/U0/t2/D[18]
    SLICE_X31Y97         FDCE                                         r  Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.700    21.700    Lab3_i/mult_Top_0/U0/t2/clk
    SLICE_X31Y97         FDCE                                         r  Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[18]/C
                         clock pessimism              0.000    21.700    
                         clock uncertainty           -0.337    21.363    
    SLICE_X31Y97         FDCE (Setup_fdce_C_D)        0.075    21.438    Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[18]
  -------------------------------------------------------------------
                         required time                         21.438    
                         arrival time                         -15.794    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.076ns  (logic 0.642ns (20.868%)  route 2.434ns (79.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.188ns = ( 22.188 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y95         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.518    13.511 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][18]/Q
                         net (fo=1, routed)           2.434    15.945    Lab3_i/mult_Top_0/U0/t5/A[18]
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.124    16.069 r  Lab3_i/mult_Top_0/U0/t5/QL_inter[18]_i_1/O
                         net (fo=1, routed)           0.000    16.069    Lab3_i/mult_Top_0/U0/t1/D[18]
    SLICE_X31Y95         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         2.188    22.188    Lab3_i/mult_Top_0/U0/t1/clk
    SLICE_X31Y95         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[18]/C
                         clock pessimism              0.000    22.188    
                         clock uncertainty           -0.337    21.851    
    SLICE_X31Y95         FDCE (Setup_fdce_C_D)        0.031    21.882    Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[18]
  -------------------------------------------------------------------
                         required time                         21.882    
                         arrival time                         -16.069    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.712ns  (logic 0.741ns (27.321%)  route 1.971ns (72.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 21.781 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 12.992 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698    12.992    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.419    13.411 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][9]/Q
                         net (fo=1, routed)           1.971    15.382    Lab3_i/mult_Top_0/U0/t5/B[9]
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.322    15.704 r  Lab3_i/mult_Top_0/U0/t5/QR_inter[9]_i_1/O
                         net (fo=1, routed)           0.000    15.704    Lab3_i/mult_Top_0/U0/t2/D[9]
    SLICE_X28Y93         FDCE                                         r  Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.781    21.781    Lab3_i/mult_Top_0/U0/t2/clk
    SLICE_X28Y93         FDCE                                         r  Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[9]/C
                         clock pessimism              0.000    21.781    
                         clock uncertainty           -0.337    21.443    
    SLICE_X28Y93         FDCE (Setup_fdce_C_D)        0.075    21.518    Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[9]
  -------------------------------------------------------------------
                         required time                         21.518    
                         arrival time                         -15.704    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.816ns  (required time - arrival time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.117ns  (logic 0.805ns (25.826%)  route 2.312ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.188ns = ( 22.188 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y95         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.478    13.471 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][21]/Q
                         net (fo=1, routed)           2.312    15.783    Lab3_i/mult_Top_0/U0/t5/A[21]
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.327    16.110 r  Lab3_i/mult_Top_0/U0/t5/QL_inter[21]_i_1/O
                         net (fo=1, routed)           0.000    16.110    Lab3_i/mult_Top_0/U0/t1/D[21]
    SLICE_X31Y95         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         2.188    22.188    Lab3_i/mult_Top_0/U0/t1/clk
    SLICE_X31Y95         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[21]/C
                         clock pessimism              0.000    22.188    
                         clock uncertainty           -0.337    21.851    
    SLICE_X31Y95         FDCE (Setup_fdce_C_D)        0.075    21.926    Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[21]
  -------------------------------------------------------------------
                         required time                         21.926    
                         arrival time                         -16.110    
  -------------------------------------------------------------------
                         slack                                  5.816    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.965ns  (logic 0.609ns (20.540%)  route 2.356ns (79.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.188ns = ( 22.188 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y96         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.456    13.449 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][22]/Q
                         net (fo=1, routed)           2.356    15.805    Lab3_i/mult_Top_0/U0/t5/A[22]
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.153    15.958 r  Lab3_i/mult_Top_0/U0/t5/QL_inter[22]_i_1/O
                         net (fo=1, routed)           0.000    15.958    Lab3_i/mult_Top_0/U0/t1/D[22]
    SLICE_X31Y95         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         2.188    22.188    Lab3_i/mult_Top_0/U0/t1/clk
    SLICE_X31Y95         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[22]/C
                         clock pessimism              0.000    22.188    
                         clock uncertainty           -0.337    21.851    
    SLICE_X31Y95         FDCE (Setup_fdce_C_D)        0.075    21.926    Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[22]
  -------------------------------------------------------------------
                         required time                         21.926    
                         arrival time                         -15.958    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.908ns  (logic 0.642ns (22.079%)  route 2.266ns (77.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.188ns = ( 22.188 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y94         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDRE (Prop_fdre_C_Q)         0.518    13.511 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][13]/Q
                         net (fo=1, routed)           2.266    15.777    Lab3_i/mult_Top_0/U0/t5/B[13]
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.124    15.901 r  Lab3_i/mult_Top_0/U0/t5/QR_inter[13]_i_1/O
                         net (fo=1, routed)           0.000    15.901    Lab3_i/mult_Top_0/U0/t2/D[13]
    SLICE_X31Y95         FDCE                                         r  Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         2.188    22.188    Lab3_i/mult_Top_0/U0/t2/clk
    SLICE_X31Y95         FDCE                                         r  Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[13]/C
                         clock pessimism              0.000    22.188    
                         clock uncertainty           -0.337    21.851    
    SLICE_X31Y95         FDCE (Setup_fdce_C_D)        0.032    21.883    Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[13]
  -------------------------------------------------------------------
                         required time                         21.883    
                         arrival time                         -15.901    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.900ns  (logic 0.801ns (27.624%)  route 2.099ns (72.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.188ns = ( 22.188 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y95         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.478    13.471 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][20]/Q
                         net (fo=1, routed)           2.099    15.570    Lab3_i/mult_Top_0/U0/t5/A[20]
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.323    15.893 r  Lab3_i/mult_Top_0/U0/t5/QL_inter[20]_i_1/O
                         net (fo=1, routed)           0.000    15.893    Lab3_i/mult_Top_0/U0/t1/D[20]
    SLICE_X31Y95         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         2.188    22.188    Lab3_i/mult_Top_0/U0/t1/clk
    SLICE_X31Y95         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[20]/C
                         clock pessimism              0.000    22.188    
                         clock uncertainty           -0.337    21.851    
    SLICE_X31Y95         FDCE (Setup_fdce_C_D)        0.075    21.926    Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[20]
  -------------------------------------------------------------------
                         required time                         21.926    
                         arrival time                         -15.893    
  -------------------------------------------------------------------
                         slack                                  6.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.248ns (39.491%)  route 0.380ns (60.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.015ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y95         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][3]/Q
                         net (fo=1, routed)           0.380     1.440    Lab3_i/mult_Top_0/U0/t5/A[3]
    SLICE_X32Y94         LUT3 (Prop_lut3_I0_O)        0.100     1.540 r  Lab3_i/mult_Top_0/U0/t5/QL_inter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.540    Lab3_i/mult_Top_0/U0/t1/D[3]
    SLICE_X32Y94         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.015     1.015    Lab3_i/mult_Top_0/U0/t1/clk
    SLICE_X32Y94         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[3]/C
                         clock pessimism              0.000     1.015    
                         clock uncertainty            0.337     1.352    
    SLICE_X32Y94         FDCE (Hold_fdce_C_D)         0.131     1.483    Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.209ns (35.895%)  route 0.373ns (64.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.575     0.911    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][12]/Q
                         net (fo=1, routed)           0.373     1.448    Lab3_i/mult_Top_0/U0/t5/A[12]
    SLICE_X31Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.493 r  Lab3_i/mult_Top_0/U0/t5/QL_inter[12]_i_1/O
                         net (fo=1, routed)           0.000     1.493    Lab3_i/mult_Top_0/U0/t1/D[12]
    SLICE_X31Y92         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.005     1.005    Lab3_i/mult_Top_0/U0/t1/clk
    SLICE_X31Y92         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[12]/C
                         clock pessimism              0.000     1.005    
                         clock uncertainty            0.337     1.342    
    SLICE_X31Y92         FDCE (Hold_fdce_C_D)         0.092     1.434    Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.209ns (34.446%)  route 0.398ns (65.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y97         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][15]/Q
                         net (fo=1, routed)           0.398     1.474    Lab3_i/mult_Top_0/U0/t5/B[15]
    SLICE_X31Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.519 r  Lab3_i/mult_Top_0/U0/t5/QR_inter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.519    Lab3_i/mult_Top_0/U0/t2/D[15]
    SLICE_X31Y97         FDCE                                         r  Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.032     1.032    Lab3_i/mult_Top_0/U0/t2/clk
    SLICE_X31Y97         FDCE                                         r  Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[15]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.337     1.369    
    SLICE_X31Y97         FDCE (Hold_fdce_C_D)         0.091     1.460    Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.246ns (40.345%)  route 0.364ns (59.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.015ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y96         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][27]/Q
                         net (fo=1, routed)           0.364     1.405    Lab3_i/mult_Top_0/U0/t5/B[27]
    SLICE_X33Y94         LUT3 (Prop_lut3_I0_O)        0.098     1.503 r  Lab3_i/mult_Top_0/U0/t5/QR_inter[27]_i_1/O
                         net (fo=1, routed)           0.000     1.503    Lab3_i/mult_Top_0/U0/t2/D[27]
    SLICE_X33Y94         FDCE                                         r  Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.015     1.015    Lab3_i/mult_Top_0/U0/t2/clk
    SLICE_X33Y94         FDCE                                         r  Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[27]/C
                         clock pessimism              0.000     1.015    
                         clock uncertainty            0.337     1.352    
    SLICE_X33Y94         FDCE (Hold_fdce_C_D)         0.092     1.444    Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.209ns (35.791%)  route 0.375ns (64.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.575     0.911    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][11]/Q
                         net (fo=1, routed)           0.375     1.450    Lab3_i/mult_Top_0/U0/t5/A[11]
    SLICE_X31Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.495 r  Lab3_i/mult_Top_0/U0/t5/QL_inter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.495    Lab3_i/mult_Top_0/U0/t1/D[11]
    SLICE_X31Y92         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.005     1.005    Lab3_i/mult_Top_0/U0/t1/clk
    SLICE_X31Y92         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[11]/C
                         clock pessimism              0.000     1.005    
                         clock uncertainty            0.337     1.342    
    SLICE_X31Y92         FDCE (Hold_fdce_C_D)         0.092     1.434    Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.246ns (46.842%)  route 0.279ns (53.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y94         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][6]/Q
                         net (fo=1, routed)           0.279     1.339    Lab3_i/mult_Top_0/U0/t5/B[6]
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.098     1.437 r  Lab3_i/mult_Top_0/U0/t5/QR_inter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.437    Lab3_i/mult_Top_0/U0/t2/D[6]
    SLICE_X31Y93         FDCE                                         r  Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.931     0.931    Lab3_i/mult_Top_0/U0/t2/clk
    SLICE_X31Y93         FDCE                                         r  Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[6]/C
                         clock pessimism              0.000     0.931    
                         clock uncertainty            0.337     1.269    
    SLICE_X31Y93         FDCE (Hold_fdce_C_D)         0.107     1.376    Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.247ns (38.092%)  route 0.401ns (61.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.015ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y95         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][28]/Q
                         net (fo=1, routed)           0.401     1.443    Lab3_i/mult_Top_0/U0/t5/A[28]
    SLICE_X32Y94         LUT3 (Prop_lut3_I0_O)        0.099     1.542 r  Lab3_i/mult_Top_0/U0/t5/QL_inter[28]_i_1/O
                         net (fo=1, routed)           0.000     1.542    Lab3_i/mult_Top_0/U0/t1/D[28]
    SLICE_X32Y94         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.015     1.015    Lab3_i/mult_Top_0/U0/t1/clk
    SLICE_X32Y94         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[28]/C
                         clock pessimism              0.000     1.015    
                         clock uncertainty            0.337     1.352    
    SLICE_X32Y94         FDCE (Hold_fdce_C_D)         0.121     1.473    Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.246ns (45.207%)  route 0.298ns (54.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y95         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][29]/Q
                         net (fo=1, routed)           0.298     1.358    Lab3_i/mult_Top_0/U0/t5/A[29]
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.098     1.456 r  Lab3_i/mult_Top_0/U0/t5/QL_inter[29]_i_1/O
                         net (fo=1, routed)           0.000     1.456    Lab3_i/mult_Top_0/U0/t1/D[29]
    SLICE_X32Y93         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.919     0.919    Lab3_i/mult_Top_0/U0/t1/clk
    SLICE_X32Y93         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[29]/C
                         clock pessimism              0.000     0.919    
                         clock uncertainty            0.337     1.257    
    SLICE_X32Y93         FDCE (Hold_fdce_C_D)         0.121     1.378    Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.187ns (32.950%)  route 0.381ns (67.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.575     0.911    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][2]/Q
                         net (fo=1, routed)           0.381     1.432    Lab3_i/mult_Top_0/U0/t5/B[2]
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.046     1.478 r  Lab3_i/mult_Top_0/U0/t5/QR_inter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.478    Lab3_i/mult_Top_0/U0/t2/D[2]
    SLICE_X32Y93         FDCE                                         r  Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.919     0.919    Lab3_i/mult_Top_0/U0/t2/clk
    SLICE_X32Y93         FDCE                                         r  Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[2]/C
                         clock pessimism              0.000     0.919    
                         clock uncertainty            0.337     1.257    
    SLICE_X32Y93         FDCE (Hold_fdce_C_D)         0.131     1.388    Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.207ns (28.455%)  route 0.520ns (71.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y96         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][22]/Q
                         net (fo=1, routed)           0.520     1.578    Lab3_i/mult_Top_0/U0/t5/B[22]
    SLICE_X33Y96         LUT3 (Prop_lut3_I0_O)        0.043     1.621 r  Lab3_i/mult_Top_0/U0/t5/QR_inter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.621    Lab3_i/mult_Top_0/U0/t2/D[22]
    SLICE_X33Y96         FDCE                                         r  Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.076     1.076    Lab3_i/mult_Top_0/U0/t2/clk
    SLICE_X33Y96         FDCE                                         r  Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[22]/C
                         clock pessimism              0.000     1.076    
                         clock uncertainty            0.337     1.413    
    SLICE_X33Y96         FDCE (Hold_fdce_C_D)         0.107     1.520    Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.101    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.227ns  (logic 0.456ns (20.472%)  route 1.771ns (79.528%))
  Logic Levels:           0  
  Clock Path Skew:        -2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.643ns = ( 20.643 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.651    12.945    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=163, routed)         1.771    15.172    Lab3_i/mult_Top_0/U0/t4/rst
    SLICE_X29Y89         FDCE                                         f  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.643    20.643    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y89         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[0]/C
                         clock pessimism              0.000    20.643    
                         clock uncertainty           -0.337    20.305    
    SLICE_X29Y89         FDCE (Recov_fdce_C_CLR)     -0.405    19.900    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[0]
  -------------------------------------------------------------------
                         required time                         19.900    
                         arrival time                         -15.172    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.227ns  (logic 0.456ns (20.472%)  route 1.771ns (79.528%))
  Logic Levels:           0  
  Clock Path Skew:        -2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.643ns = ( 20.643 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.651    12.945    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=163, routed)         1.771    15.172    Lab3_i/mult_Top_0/U0/t4/rst
    SLICE_X29Y89         FDCE                                         f  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.643    20.643    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y89         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[1]/C
                         clock pessimism              0.000    20.643    
                         clock uncertainty           -0.337    20.305    
    SLICE_X29Y89         FDCE (Recov_fdce_C_CLR)     -0.405    19.900    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[1]
  -------------------------------------------------------------------
                         required time                         19.900    
                         arrival time                         -15.172    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.227ns  (logic 0.456ns (20.472%)  route 1.771ns (79.528%))
  Logic Levels:           0  
  Clock Path Skew:        -2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.643ns = ( 20.643 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.651    12.945    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=163, routed)         1.771    15.172    Lab3_i/mult_Top_0/U0/t4/rst
    SLICE_X29Y89         FDCE                                         f  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.643    20.643    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y89         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[2]/C
                         clock pessimism              0.000    20.643    
                         clock uncertainty           -0.337    20.305    
    SLICE_X29Y89         FDCE (Recov_fdce_C_CLR)     -0.405    19.900    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[2]
  -------------------------------------------------------------------
                         required time                         19.900    
                         arrival time                         -15.172    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.227ns  (logic 0.456ns (20.472%)  route 1.771ns (79.528%))
  Logic Levels:           0  
  Clock Path Skew:        -2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.643ns = ( 20.643 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.651    12.945    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=163, routed)         1.771    15.172    Lab3_i/mult_Top_0/U0/t4/rst
    SLICE_X29Y89         FDCE                                         f  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.643    20.643    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y89         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[3]/C
                         clock pessimism              0.000    20.643    
                         clock uncertainty           -0.337    20.305    
    SLICE_X29Y89         FDCE (Recov_fdce_C_CLR)     -0.405    19.900    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[3]
  -------------------------------------------------------------------
                         required time                         19.900    
                         arrival time                         -15.172    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.178ns  (logic 0.456ns (20.932%)  route 1.722ns (79.068%))
  Logic Levels:           0  
  Clock Path Skew:        -2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 20.728 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.651    12.945    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=163, routed)         1.722    15.123    Lab3_i/mult_Top_0/U0/t4/rst
    SLICE_X29Y90         FDCE                                         f  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.728    20.728    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y90         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]/C
                         clock pessimism              0.000    20.728    
                         clock uncertainty           -0.337    20.391    
    SLICE_X29Y90         FDCE (Recov_fdce_C_CLR)     -0.405    19.986    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[4]
  -------------------------------------------------------------------
                         required time                         19.986    
                         arrival time                         -15.123    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.178ns  (logic 0.456ns (20.932%)  route 1.722ns (79.068%))
  Logic Levels:           0  
  Clock Path Skew:        -2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 20.728 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.651    12.945    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=163, routed)         1.722    15.123    Lab3_i/mult_Top_0/U0/t4/rst
    SLICE_X29Y90         FDCE                                         f  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.728    20.728    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y90         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[5]/C
                         clock pessimism              0.000    20.728    
                         clock uncertainty           -0.337    20.391    
    SLICE_X29Y90         FDCE (Recov_fdce_C_CLR)     -0.405    19.986    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[5]
  -------------------------------------------------------------------
                         required time                         19.986    
                         arrival time                         -15.123    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.178ns  (logic 0.456ns (20.932%)  route 1.722ns (79.068%))
  Logic Levels:           0  
  Clock Path Skew:        -2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 20.728 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.651    12.945    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=163, routed)         1.722    15.123    Lab3_i/mult_Top_0/U0/t4/rst
    SLICE_X29Y90         FDCE                                         f  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.728    20.728    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y90         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[6]/C
                         clock pessimism              0.000    20.728    
                         clock uncertainty           -0.337    20.391    
    SLICE_X29Y90         FDCE (Recov_fdce_C_CLR)     -0.405    19.986    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[6]
  -------------------------------------------------------------------
                         required time                         19.986    
                         arrival time                         -15.123    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.178ns  (logic 0.456ns (20.932%)  route 1.722ns (79.068%))
  Logic Levels:           0  
  Clock Path Skew:        -2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 20.728 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.651    12.945    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=163, routed)         1.722    15.123    Lab3_i/mult_Top_0/U0/t4/rst
    SLICE_X29Y90         FDCE                                         f  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         0.728    20.728    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y90         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[7]/C
                         clock pessimism              0.000    20.728    
                         clock uncertainty           -0.337    20.391    
    SLICE_X29Y90         FDCE (Recov_fdce_C_CLR)     -0.405    19.986    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[7]
  -------------------------------------------------------------------
                         required time                         19.986    
                         arrival time                         -15.123    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             5.114ns  (required time - arrival time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[40]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.320ns  (logic 0.456ns (19.654%)  route 1.864ns (80.346%))
  Logic Levels:           0  
  Clock Path Skew:        -1.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 21.122 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.651    12.945    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=163, routed)         1.864    15.265    Lab3_i/mult_Top_0/U0/t4/rst
    SLICE_X29Y99         FDCE                                         f  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.122    21.122    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y99         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[40]/C
                         clock pessimism              0.000    21.122    
                         clock uncertainty           -0.337    20.784    
    SLICE_X29Y99         FDCE (Recov_fdce_C_CLR)     -0.405    20.379    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[40]
  -------------------------------------------------------------------
                         required time                         20.379    
                         arrival time                         -15.265    
  -------------------------------------------------------------------
                         slack                                  5.114    

Slack (MET) :             5.114ns  (required time - arrival time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[41]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.320ns  (logic 0.456ns (19.654%)  route 1.864ns (80.346%))
  Logic Levels:           0  
  Clock Path Skew:        -1.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 21.122 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.651    12.945    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=163, routed)         1.864    15.265    Lab3_i/mult_Top_0/U0/t4/rst
    SLICE_X29Y99         FDCE                                         f  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.122    21.122    Lab3_i/mult_Top_0/U0/t4/clk
    SLICE_X29Y99         FDCE                                         r  Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[41]/C
                         clock pessimism              0.000    21.122    
                         clock uncertainty           -0.337    20.784    
    SLICE_X29Y99         FDCE (Recov_fdce_C_CLR)     -0.405    20.379    Lab3_i/mult_Top_0/U0/t4/RP_inter_reg[41]
  -------------------------------------------------------------------
                         required time                         20.379    
                         arrival time                         -15.265    
  -------------------------------------------------------------------
                         slack                                  5.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.544%)  route 0.292ns (67.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.557     0.893    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=163, routed)         0.292     1.326    Lab3_i/mult_Top_0/U0/t1/rst
    SLICE_X31Y92         FDCE                                         f  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.005     1.005    Lab3_i/mult_Top_0/U0/t1/clk
    SLICE_X31Y92         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[0]/C
                         clock pessimism              0.000     1.005    
                         clock uncertainty            0.337     1.342    
    SLICE_X31Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.250    Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.544%)  route 0.292ns (67.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.557     0.893    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=163, routed)         0.292     1.326    Lab3_i/mult_Top_0/U0/t1/rst
    SLICE_X31Y92         FDCE                                         f  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.005     1.005    Lab3_i/mult_Top_0/U0/t1/clk
    SLICE_X31Y92         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[11]/C
                         clock pessimism              0.000     1.005    
                         clock uncertainty            0.337     1.342    
    SLICE_X31Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.250    Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.544%)  route 0.292ns (67.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.557     0.893    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=163, routed)         0.292     1.326    Lab3_i/mult_Top_0/U0/t1/rst
    SLICE_X31Y92         FDCE                                         f  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.005     1.005    Lab3_i/mult_Top_0/U0/t1/clk
    SLICE_X31Y92         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[12]/C
                         clock pessimism              0.000     1.005    
                         clock uncertainty            0.337     1.342    
    SLICE_X31Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.250    Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.544%)  route 0.292ns (67.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.557     0.893    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=163, routed)         0.292     1.326    Lab3_i/mult_Top_0/U0/t1/rst
    SLICE_X31Y92         FDCE                                         f  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.005     1.005    Lab3_i/mult_Top_0/U0/t1/clk
    SLICE_X31Y92         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[13]/C
                         clock pessimism              0.000     1.005    
                         clock uncertainty            0.337     1.342    
    SLICE_X31Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.250    Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.544%)  route 0.292ns (67.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.557     0.893    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=163, routed)         0.292     1.326    Lab3_i/mult_Top_0/U0/t1/rst
    SLICE_X31Y92         FDCE                                         f  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.005     1.005    Lab3_i/mult_Top_0/U0/t1/clk
    SLICE_X31Y92         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[14]/C
                         clock pessimism              0.000     1.005    
                         clock uncertainty            0.337     1.342    
    SLICE_X31Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.250    Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.544%)  route 0.292ns (67.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.557     0.893    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=163, routed)         0.292     1.326    Lab3_i/mult_Top_0/U0/t1/rst
    SLICE_X31Y92         FDCE                                         f  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.005     1.005    Lab3_i/mult_Top_0/U0/t1/clk
    SLICE_X31Y92         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[5]/C
                         clock pessimism              0.000     1.005    
                         clock uncertainty            0.337     1.342    
    SLICE_X31Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.250    Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.544%)  route 0.292ns (67.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.557     0.893    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=163, routed)         0.292     1.326    Lab3_i/mult_Top_0/U0/t1/rst
    SLICE_X31Y92         FDCE                                         f  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.005     1.005    Lab3_i/mult_Top_0/U0/t1/clk
    SLICE_X31Y92         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[6]/C
                         clock pessimism              0.000     1.005    
                         clock uncertainty            0.337     1.342    
    SLICE_X31Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.250    Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.544%)  route 0.292ns (67.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.557     0.893    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=163, routed)         0.292     1.326    Lab3_i/mult_Top_0/U0/t2/rst
    SLICE_X31Y92         FDCE                                         f  Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.005     1.005    Lab3_i/mult_Top_0/U0/t2/clk
    SLICE_X31Y92         FDCE                                         r  Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[31]/C
                         clock pessimism              0.000     1.005    
                         clock uncertainty            0.337     1.342    
    SLICE_X31Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.250    Lab3_i/mult_Top_0/U0/t2/QR_inter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.696%)  route 0.334ns (70.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.015ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.557     0.893    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=163, routed)         0.334     1.367    Lab3_i/mult_Top_0/U0/t1/rst
    SLICE_X32Y94         FDCE                                         f  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.015     1.015    Lab3_i/mult_Top_0/U0/t1/clk
    SLICE_X32Y94         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[23]/C
                         clock pessimism              0.000     1.015    
                         clock uncertainty            0.337     1.352    
    SLICE_X32Y94         FDCE (Remov_fdce_C_CLR)     -0.067     1.285    Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.696%)  route 0.334ns (70.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.015ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.557     0.893    Lab3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y92         FDRE                                         r  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=163, routed)         0.334     1.367    Lab3_i/mult_Top_0/U0/t1/rst
    SLICE_X32Y94         FDCE                                         f  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=170, routed)         1.015     1.015    Lab3_i/mult_Top_0/U0/t1/clk
    SLICE_X32Y94         FDCE                                         r  Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[24]/C
                         clock pessimism              0.000     1.015    
                         clock uncertainty            0.337     1.352    
    SLICE_X32Y94         FDCE (Remov_fdce_C_CLR)     -0.067     1.285    Lab3_i/mult_Top_0/U0/t1/QL_inter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.082    





