# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Lab1/addbit.v" \
"../../../../../Lab1/eight_bit_alu.v" \
"../../../../../Lab1/four_bit_alu.v" \
"../../../../../Lab1/one_bit_alu.v" \
"../../../../../Lab1/sixteen_bit_alu.v" \
"../../../../../Lab1/sixteen_one_mux.v" \
"../../../../../Lab1/three_one_mux.v" \
"../../../../../Lab1/two_bit_alu.v" \
"../../../../../Lab1/two_one_mux.v" \
"../../../../../Lab1/alu_control.v" \
"../../../../../Lab1/16_bit_alu_sim/alu_16_add_ut.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
