// Seed: 446186495
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_8(
      .min(1'b0), .id_0(id_4 ^ 1'b0 ^ id_3 >= id_3 ^ id_2), .id_1(1)
  );
  module_0 modCall_1 ();
  assign id_7[1] = 1 > id_6[1];
endmodule
