Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jan 15 17:45:52 2019
| Host         : DESKTOP-KN8E7E3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_test_timing_summary_routed.rpt -rpx led_test_timing_summary_routed.rpx -warn_on_violation
| Design       : led_test
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.629        0.000                      0                   40        0.275        0.000                      0                   40        2.000        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p           1.629        0.000                      0                   40        0.275        0.000                      0                   40        2.000        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 timer_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.694ns (21.973%)  route 2.464ns (78.027%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 9.030 - 5.000 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.792     2.634    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.716 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          1.556     4.271    sys_clk_ibufg_BUFG
    SLICE_X5Y131         FDCE                                         r  timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDCE (Prop_fdce_C_Q)         0.379     4.650 r  timer_reg[27]/Q
                         net (fo=6, routed)           1.042     5.693    timer_reg_n_0_[27]
    SLICE_X2Y128         LUT6 (Prop_lut6_I4_O)        0.105     5.798 f  led[3]_i_12/O
                         net (fo=1, routed)           0.695     6.493    led[3]_i_12_n_0
    SLICE_X2Y128         LUT6 (Prop_lut6_I1_O)        0.105     6.598 f  led[3]_i_5/O
                         net (fo=1, routed)           0.455     7.053    led[3]_i_5_n_0
    SLICE_X5Y127         LUT6 (Prop_lut6_I5_O)        0.105     7.158 r  led[3]_i_1/O
                         net (fo=4, routed)           0.272     7.430    led[3]_i_1_n_0
    SLICE_X2Y127         FDCE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.699     7.503    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.581 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          1.449     9.030    sys_clk_ibufg_BUFG
    SLICE_X2Y127         FDCE                                         r  led_reg[0]/C
                         clock pessimism              0.201     9.230    
                         clock uncertainty           -0.035     9.195    
    SLICE_X2Y127         FDCE (Setup_fdce_C_CE)      -0.136     9.059    led_reg[0]
  -------------------------------------------------------------------
                         required time                          9.059    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 timer_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.694ns (21.973%)  route 2.464ns (78.027%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 9.030 - 5.000 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.792     2.634    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.716 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          1.556     4.271    sys_clk_ibufg_BUFG
    SLICE_X5Y131         FDCE                                         r  timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDCE (Prop_fdce_C_Q)         0.379     4.650 r  timer_reg[27]/Q
                         net (fo=6, routed)           1.042     5.693    timer_reg_n_0_[27]
    SLICE_X2Y128         LUT6 (Prop_lut6_I4_O)        0.105     5.798 f  led[3]_i_12/O
                         net (fo=1, routed)           0.695     6.493    led[3]_i_12_n_0
    SLICE_X2Y128         LUT6 (Prop_lut6_I1_O)        0.105     6.598 f  led[3]_i_5/O
                         net (fo=1, routed)           0.455     7.053    led[3]_i_5_n_0
    SLICE_X5Y127         LUT6 (Prop_lut6_I5_O)        0.105     7.158 r  led[3]_i_1/O
                         net (fo=4, routed)           0.272     7.430    led[3]_i_1_n_0
    SLICE_X2Y127         FDCE                                         r  led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.699     7.503    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.581 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          1.449     9.030    sys_clk_ibufg_BUFG
    SLICE_X2Y127         FDCE                                         r  led_reg[1]/C
                         clock pessimism              0.201     9.230    
                         clock uncertainty           -0.035     9.195    
    SLICE_X2Y127         FDCE (Setup_fdce_C_CE)      -0.136     9.059    led_reg[1]
  -------------------------------------------------------------------
                         required time                          9.059    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 timer_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.694ns (21.973%)  route 2.464ns (78.027%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 9.030 - 5.000 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.792     2.634    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.716 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          1.556     4.271    sys_clk_ibufg_BUFG
    SLICE_X5Y131         FDCE                                         r  timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDCE (Prop_fdce_C_Q)         0.379     4.650 r  timer_reg[27]/Q
                         net (fo=6, routed)           1.042     5.693    timer_reg_n_0_[27]
    SLICE_X2Y128         LUT6 (Prop_lut6_I4_O)        0.105     5.798 f  led[3]_i_12/O
                         net (fo=1, routed)           0.695     6.493    led[3]_i_12_n_0
    SLICE_X2Y128         LUT6 (Prop_lut6_I1_O)        0.105     6.598 f  led[3]_i_5/O
                         net (fo=1, routed)           0.455     7.053    led[3]_i_5_n_0
    SLICE_X5Y127         LUT6 (Prop_lut6_I5_O)        0.105     7.158 r  led[3]_i_1/O
                         net (fo=4, routed)           0.272     7.430    led[3]_i_1_n_0
    SLICE_X2Y127         FDCE                                         r  led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.699     7.503    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.581 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          1.449     9.030    sys_clk_ibufg_BUFG
    SLICE_X2Y127         FDCE                                         r  led_reg[2]/C
                         clock pessimism              0.201     9.230    
                         clock uncertainty           -0.035     9.195    
    SLICE_X2Y127         FDCE (Setup_fdce_C_CE)      -0.136     9.059    led_reg[2]
  -------------------------------------------------------------------
                         required time                          9.059    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 timer_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.694ns (21.973%)  route 2.464ns (78.027%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 9.030 - 5.000 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.792     2.634    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.716 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          1.556     4.271    sys_clk_ibufg_BUFG
    SLICE_X5Y131         FDCE                                         r  timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDCE (Prop_fdce_C_Q)         0.379     4.650 r  timer_reg[27]/Q
                         net (fo=6, routed)           1.042     5.693    timer_reg_n_0_[27]
    SLICE_X2Y128         LUT6 (Prop_lut6_I4_O)        0.105     5.798 f  led[3]_i_12/O
                         net (fo=1, routed)           0.695     6.493    led[3]_i_12_n_0
    SLICE_X2Y128         LUT6 (Prop_lut6_I1_O)        0.105     6.598 f  led[3]_i_5/O
                         net (fo=1, routed)           0.455     7.053    led[3]_i_5_n_0
    SLICE_X5Y127         LUT6 (Prop_lut6_I5_O)        0.105     7.158 r  led[3]_i_1/O
                         net (fo=4, routed)           0.272     7.430    led[3]_i_1_n_0
    SLICE_X2Y127         FDCE                                         r  led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.699     7.503    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.581 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          1.449     9.030    sys_clk_ibufg_BUFG
    SLICE_X2Y127         FDCE                                         r  led_reg[3]/C
                         clock pessimism              0.201     9.230    
                         clock uncertainty           -0.035     9.195    
    SLICE_X2Y127         FDCE (Setup_fdce_C_CE)      -0.136     9.059    led_reg[3]
  -------------------------------------------------------------------
                         required time                          9.059    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 timer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.850ns (57.864%)  route 1.347ns (42.136%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 9.031 - 5.000 ) 
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.792     2.634    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.716 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          1.549     4.264    sys_clk_ibufg_BUFG
    SLICE_X5Y126         FDCE                                         r  timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.379     4.643 r  timer_reg[6]/Q
                         net (fo=5, routed)           0.648     5.292    timer_reg_n_0_[6]
    SLICE_X4Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.854 r  timer_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.854    timer_reg[8]_i_2_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.952 r  timer_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.952    timer_reg[12]_i_2_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.050 r  timer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.050    timer_reg[16]_i_2_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.148 r  timer_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.148    timer_reg[20]_i_2_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.246 r  timer_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    timer_reg[24]_i_2_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.506 r  timer_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.699     7.205    data0[28]
    SLICE_X5Y131         LUT6 (Prop_lut6_I0_O)        0.257     7.462 r  timer[28]_i_1/O
                         net (fo=1, routed)           0.000     7.462    timer[28]
    SLICE_X5Y131         FDCE                                         r  timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.699     7.503    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.581 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          1.450     9.031    sys_clk_ibufg_BUFG
    SLICE_X5Y131         FDCE                                         r  timer_reg[28]/C
                         clock pessimism              0.216     9.246    
                         clock uncertainty           -0.035     9.211    
    SLICE_X5Y131         FDCE (Setup_fdce_C_D)        0.033     9.244    timer_reg[28]
  -------------------------------------------------------------------
                         required time                          9.244    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 timer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 1.946ns (63.680%)  route 1.110ns (36.320%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns = ( 9.032 - 5.000 ) 
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.792     2.634    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.716 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          1.549     4.264    sys_clk_ibufg_BUFG
    SLICE_X5Y126         FDCE                                         r  timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.379     4.643 r  timer_reg[6]/Q
                         net (fo=5, routed)           0.648     5.292    timer_reg_n_0_[6]
    SLICE_X4Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.854 r  timer_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.854    timer_reg[8]_i_2_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.952 r  timer_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.952    timer_reg[12]_i_2_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.050 r  timer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.050    timer_reg[16]_i_2_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.148 r  timer_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.148    timer_reg[20]_i_2_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.246 r  timer_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    timer_reg[24]_i_2_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.344 r  timer_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.344    timer_reg[28]_i_2_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.609 r  timer_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.462     7.070    data0[30]
    SLICE_X5Y132         LUT6 (Prop_lut6_I0_O)        0.250     7.320 r  timer[30]_i_1/O
                         net (fo=1, routed)           0.000     7.320    timer[30]
    SLICE_X5Y132         FDCE                                         r  timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.699     7.503    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.581 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          1.451     9.032    sys_clk_ibufg_BUFG
    SLICE_X5Y132         FDCE                                         r  timer_reg[30]/C
                         clock pessimism              0.216     9.247    
                         clock uncertainty           -0.035     9.212    
    SLICE_X5Y132         FDCE (Setup_fdce_C_D)        0.032     9.244    timer_reg[30]
  -------------------------------------------------------------------
                         required time                          9.244    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 timer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 1.860ns (62.079%)  route 1.136ns (37.921%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns = ( 9.032 - 5.000 ) 
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.792     2.634    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.716 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          1.549     4.264    sys_clk_ibufg_BUFG
    SLICE_X5Y126         FDCE                                         r  timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.379     4.643 r  timer_reg[6]/Q
                         net (fo=5, routed)           0.648     5.292    timer_reg_n_0_[6]
    SLICE_X4Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.854 r  timer_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.854    timer_reg[8]_i_2_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.952 r  timer_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.952    timer_reg[12]_i_2_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.050 r  timer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.050    timer_reg[16]_i_2_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.148 r  timer_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.148    timer_reg[20]_i_2_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.246 r  timer_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    timer_reg[24]_i_2_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.344 r  timer_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.344    timer_reg[28]_i_2_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.524 r  timer_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.488     7.012    data0[29]
    SLICE_X5Y132         LUT6 (Prop_lut6_I0_O)        0.249     7.261 r  timer[29]_i_1/O
                         net (fo=1, routed)           0.000     7.261    timer[29]
    SLICE_X5Y132         FDCE                                         r  timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.699     7.503    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.581 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          1.451     9.032    sys_clk_ibufg_BUFG
    SLICE_X5Y132         FDCE                                         r  timer_reg[29]/C
                         clock pessimism              0.216     9.247    
                         clock uncertainty           -0.035     9.212    
    SLICE_X5Y132         FDCE (Setup_fdce_C_D)        0.030     9.242    timer_reg[29]
  -------------------------------------------------------------------
                         required time                          9.242    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             2.021ns  (required time - arrival time)
  Source:                 timer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 1.848ns (62.477%)  route 1.110ns (37.523%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 9.031 - 5.000 ) 
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.792     2.634    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.716 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          1.549     4.264    sys_clk_ibufg_BUFG
    SLICE_X5Y126         FDCE                                         r  timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.379     4.643 r  timer_reg[6]/Q
                         net (fo=5, routed)           0.648     5.292    timer_reg_n_0_[6]
    SLICE_X4Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.854 r  timer_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.854    timer_reg[8]_i_2_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.952 r  timer_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.952    timer_reg[12]_i_2_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.050 r  timer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.050    timer_reg[16]_i_2_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.148 r  timer_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.148    timer_reg[20]_i_2_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.246 r  timer_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    timer_reg[24]_i_2_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.511 r  timer_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.462     6.972    data0[26]
    SLICE_X5Y131         LUT6 (Prop_lut6_I0_O)        0.250     7.222 r  timer[26]_i_1/O
                         net (fo=1, routed)           0.000     7.222    timer[26]
    SLICE_X5Y131         FDCE                                         r  timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.699     7.503    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.581 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          1.450     9.031    sys_clk_ibufg_BUFG
    SLICE_X5Y131         FDCE                                         r  timer_reg[26]/C
                         clock pessimism              0.216     9.246    
                         clock uncertainty           -0.035     9.211    
    SLICE_X5Y131         FDCE (Setup_fdce_C_D)        0.032     9.243    timer_reg[26]
  -------------------------------------------------------------------
                         required time                          9.243    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                  2.021    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 timer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 1.762ns (60.262%)  route 1.162ns (39.738%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 9.031 - 5.000 ) 
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.792     2.634    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.716 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          1.549     4.264    sys_clk_ibufg_BUFG
    SLICE_X5Y126         FDCE                                         r  timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.379     4.643 r  timer_reg[6]/Q
                         net (fo=5, routed)           0.648     5.292    timer_reg_n_0_[6]
    SLICE_X4Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.854 r  timer_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.854    timer_reg[8]_i_2_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.952 r  timer_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.952    timer_reg[12]_i_2_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.050 r  timer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.050    timer_reg[16]_i_2_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.148 r  timer_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.148    timer_reg[20]_i_2_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.246 r  timer_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.246    timer_reg[24]_i_2_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.426 r  timer_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.514     6.939    data0[25]
    SLICE_X5Y131         LUT6 (Prop_lut6_I0_O)        0.249     7.188 r  timer[25]_i_1/O
                         net (fo=1, routed)           0.000     7.188    timer[25]
    SLICE_X5Y131         FDCE                                         r  timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.699     7.503    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.581 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          1.450     9.031    sys_clk_ibufg_BUFG
    SLICE_X5Y131         FDCE                                         r  timer_reg[25]/C
                         clock pessimism              0.216     9.246    
                         clock uncertainty           -0.035     9.211    
    SLICE_X5Y131         FDCE (Setup_fdce_C_D)        0.030     9.241    timer_reg[25]
  -------------------------------------------------------------------
                         required time                          9.241    
                         arrival time                          -7.188    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 timer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 1.566ns (54.147%)  route 1.326ns (45.853%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns = ( 9.032 - 5.000 ) 
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.792     2.634    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.716 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          1.549     4.264    sys_clk_ibufg_BUFG
    SLICE_X5Y126         FDCE                                         r  timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.379     4.643 r  timer_reg[6]/Q
                         net (fo=5, routed)           0.648     5.292    timer_reg_n_0_[6]
    SLICE_X4Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.854 r  timer_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.854    timer_reg[8]_i_2_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.952 r  timer_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.952    timer_reg[12]_i_2_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.050 r  timer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.050    timer_reg[16]_i_2_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.230 r  timer_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.678     6.908    data0[17]
    SLICE_X3Y129         LUT6 (Prop_lut6_I0_O)        0.249     7.157 r  timer[17]_i_1/O
                         net (fo=1, routed)           0.000     7.157    timer[17]
    SLICE_X3Y129         FDCE                                         r  timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.699     7.503    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.581 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          1.451     9.032    sys_clk_ibufg_BUFG
    SLICE_X3Y129         FDCE                                         r  timer_reg[17]/C
                         clock pessimism              0.201     9.232    
                         clock uncertainty           -0.035     9.197    
    SLICE_X3Y129         FDCE (Setup_fdce_C_D)        0.030     9.227    timer_reg[17]
  -------------------------------------------------------------------
                         required time                          9.227    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  2.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.555%)  route 0.214ns (53.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.676     1.036    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          0.645     1.707    sys_clk_ibufg_BUFG
    SLICE_X3Y127         FDCE                                         r  timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.141     1.848 r  timer_reg[12]/Q
                         net (fo=36, routed)          0.214     2.062    timer_reg_n_0_[12]
    SLICE_X5Y126         LUT6 (Prop_lut6_I2_O)        0.045     2.107 r  timer[5]_i_1/O
                         net (fo=1, routed)           0.000     2.107    timer[5]
    SLICE_X5Y126         FDCE                                         r  timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.734     1.124    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.154 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          0.913     2.067    sys_clk_ibufg_BUFG
    SLICE_X5Y126         FDCE                                         r  timer_reg[5]/C
                         clock pessimism             -0.326     1.741    
    SLICE_X5Y126         FDCE (Hold_fdce_C_D)         0.091     1.832    timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.442%)  route 0.197ns (48.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.676     1.036    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          0.644     1.706    sys_clk_ibufg_BUFG
    SLICE_X6Y128         FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDCE (Prop_fdce_C_Q)         0.164     1.870 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.197     2.068    timer_reg_n_0_[13]
    SLICE_X6Y128         LUT6 (Prop_lut6_I1_O)        0.045     2.113 r  timer[13]_i_1/O
                         net (fo=1, routed)           0.000     2.113    timer[13]
    SLICE_X6Y128         FDCE                                         r  timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.734     1.124    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.154 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          0.916     2.070    sys_clk_ibufg_BUFG
    SLICE_X6Y128         FDCE                                         r  timer_reg[13]/C
                         clock pessimism             -0.364     1.706    
    SLICE_X6Y128         FDCE (Hold_fdce_C_D)         0.120     1.826    timer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.709%)  route 0.204ns (52.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.676     1.036    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          0.645     1.707    sys_clk_ibufg_BUFG
    SLICE_X3Y127         FDCE                                         r  timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.141     1.848 r  timer_reg[12]/Q
                         net (fo=36, routed)          0.204     2.052    timer_reg_n_0_[12]
    SLICE_X3Y127         LUT6 (Prop_lut6_I1_O)        0.045     2.097 r  timer[0]_i_1/O
                         net (fo=1, routed)           0.000     2.097    timer[0]
    SLICE_X3Y127         FDCE                                         r  timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.734     1.124    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.154 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          0.916     2.070    sys_clk_ibufg_BUFG
    SLICE_X3Y127         FDCE                                         r  timer_reg[0]/C
                         clock pessimism             -0.363     1.707    
    SLICE_X3Y127         FDCE (Hold_fdce_C_D)         0.092     1.799    timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.120%)  route 0.244ns (53.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.676     1.036    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          0.644     1.706    sys_clk_ibufg_BUFG
    SLICE_X6Y128         FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDCE (Prop_fdce_C_Q)         0.164     1.870 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.244     2.114    timer_reg_n_0_[13]
    SLICE_X6Y127         LUT6 (Prop_lut6_I1_O)        0.045     2.159 r  timer[11]_i_1/O
                         net (fo=1, routed)           0.000     2.159    timer[11]
    SLICE_X6Y127         FDCE                                         r  timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.734     1.124    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.154 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          0.915     2.069    sys_clk_ibufg_BUFG
    SLICE_X6Y127         FDCE                                         r  timer_reg[11]/C
                         clock pessimism             -0.350     1.719    
    SLICE_X6Y127         FDCE (Hold_fdce_C_D)         0.121     1.840    timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (46.018%)  route 0.245ns (53.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.676     1.036    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          0.644     1.706    sys_clk_ibufg_BUFG
    SLICE_X6Y128         FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDCE (Prop_fdce_C_Q)         0.164     1.870 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.245     2.115    timer_reg_n_0_[13]
    SLICE_X6Y127         LUT6 (Prop_lut6_I1_O)        0.045     2.160 r  timer[10]_i_1/O
                         net (fo=1, routed)           0.000     2.160    timer[10]
    SLICE_X6Y127         FDCE                                         r  timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.734     1.124    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.154 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          0.915     2.069    sys_clk_ibufg_BUFG
    SLICE_X6Y127         FDCE                                         r  timer_reg[10]/C
                         clock pessimism             -0.350     1.719    
    SLICE_X6Y127         FDCE (Hold_fdce_C_D)         0.120     1.839    timer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.287%)  route 0.254ns (57.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.676     1.036    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          0.645     1.707    sys_clk_ibufg_BUFG
    SLICE_X3Y127         FDCE                                         r  timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.141     1.848 r  timer_reg[12]/Q
                         net (fo=36, routed)          0.254     2.102    timer_reg_n_0_[12]
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.045     2.147 r  timer[7]_i_1/O
                         net (fo=1, routed)           0.000     2.147    timer[7]
    SLICE_X3Y126         FDCE                                         r  timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.734     1.124    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.154 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          0.914     2.068    sys_clk_ibufg_BUFG
    SLICE_X3Y126         FDCE                                         r  timer_reg[7]/C
                         clock pessimism             -0.350     1.718    
    SLICE_X3Y126         FDCE (Hold_fdce_C_D)         0.091     1.809    timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.114%)  route 0.290ns (60.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.676     1.036    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          0.645     1.707    sys_clk_ibufg_BUFG
    SLICE_X3Y127         FDCE                                         r  timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.141     1.848 r  timer_reg[12]/Q
                         net (fo=36, routed)          0.290     2.138    timer_reg_n_0_[12]
    SLICE_X5Y126         LUT6 (Prop_lut6_I2_O)        0.045     2.183 r  timer[6]_i_1/O
                         net (fo=1, routed)           0.000     2.183    timer[6]
    SLICE_X5Y126         FDCE                                         r  timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.734     1.124    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.154 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          0.913     2.067    sys_clk_ibufg_BUFG
    SLICE_X5Y126         FDCE                                         r  timer_reg[6]/C
                         clock pessimism             -0.326     1.741    
    SLICE_X5Y126         FDCE (Hold_fdce_C_D)         0.092     1.833    timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.119%)  route 0.289ns (60.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.676     1.036    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          0.645     1.707    sys_clk_ibufg_BUFG
    SLICE_X3Y127         FDCE                                         r  timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.141     1.848 r  timer_reg[12]/Q
                         net (fo=36, routed)          0.289     2.138    timer_reg_n_0_[12]
    SLICE_X5Y125         LUT6 (Prop_lut6_I2_O)        0.045     2.183 r  timer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.183    timer[1]
    SLICE_X5Y125         FDCE                                         r  timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.734     1.124    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.154 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          0.912     2.066    sys_clk_ibufg_BUFG
    SLICE_X5Y125         FDCE                                         r  timer_reg[1]/C
                         clock pessimism             -0.326     1.740    
    SLICE_X5Y125         FDCE (Hold_fdce_C_D)         0.091     1.831    timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 timer_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.231ns (45.303%)  route 0.279ns (54.697%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.676     1.036    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          0.648     1.710    sys_clk_ibufg_BUFG
    SLICE_X5Y132         FDCE                                         r  timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDCE (Prop_fdce_C_Q)         0.141     1.851 r  timer_reg[30]/Q
                         net (fo=3, routed)           0.131     1.982    p_0_in[1]
    SLICE_X5Y130         LUT4 (Prop_lut4_I3_O)        0.045     2.027 r  timer[31]_i_6/O
                         net (fo=32, routed)          0.148     2.175    timer[31]_i_6_n_0
    SLICE_X3Y130         LUT6 (Prop_lut6_I5_O)        0.045     2.220 r  timer[24]_i_1/O
                         net (fo=1, routed)           0.000     2.220    timer[24]
    SLICE_X3Y130         FDCE                                         r  timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.734     1.124    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.154 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          0.919     2.073    sys_clk_ibufg_BUFG
    SLICE_X3Y130         FDCE                                         r  timer_reg[24]/C
                         clock pessimism             -0.326     1.747    
    SLICE_X3Y130         FDCE (Hold_fdce_C_D)         0.091     1.838    timer_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.870%)  route 0.329ns (61.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.676     1.036    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          0.644     1.706    sys_clk_ibufg_BUFG
    SLICE_X6Y128         FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDCE (Prop_fdce_C_Q)         0.164     1.870 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.329     2.199    timer_reg_n_0_[13]
    SLICE_X3Y129         LUT6 (Prop_lut6_I1_O)        0.045     2.244 r  timer[17]_i_1/O
                         net (fo=1, routed)           0.000     2.244    timer[17]
    SLICE_X3Y129         FDCE                                         r  timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.734     1.124    sys_clk_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.154 r  sys_clk_ibufg_BUFG_inst/O
                         net (fo=36, routed)          0.918     2.072    sys_clk_ibufg_BUFG
    SLICE_X3Y129         FDCE                                         r  timer_reg[17]/C
                         clock pessimism             -0.326     1.746    
    SLICE_X3Y129         FDCE (Hold_fdce_C_D)         0.091     1.837    timer_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.407    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0  sys_clk_ibufg_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X2Y127   led_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X2Y127   led_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X2Y127   led_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X2Y127   led_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X3Y127   timer_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X6Y127   timer_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X6Y127   timer_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X3Y127   timer_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X6Y128   timer_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X5Y132   timer_reg[29]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X5Y132   timer_reg[30]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X5Y132   timer_reg[31]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X5Y125   timer_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X3Y130   timer_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X3Y130   timer_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X5Y125   timer_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X5Y125   timer_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X5Y125   timer_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X5Y126   timer_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y127   led_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y127   led_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y127   led_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y127   led_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X3Y127   timer_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X3Y127   timer_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X6Y128   timer_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X5Y128   timer_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X5Y128   timer_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X5Y128   timer_reg[16]/C



