WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 30000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

BTB:
Basic BTB sets: 1024 ways: 8
Indirect:
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
RAS:
RAS size: 64
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Berti Prefetcher
CPU 0 Entangling prefetcher
Off-chip DRAM Size: 8 GiB Channels: 2 Width: 64-bit Data Race: 6400 MT/s
Heartbeat CPU 0 instructions: 10000007 cycles: 1678614 heartbeat IPC: 5.957 cumulative IPC: 5.957 (Simulation time: 00 hr 00 min 39 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_145.champsimtrace.xz")
Heartbeat CPU 0 instructions: 20000004 cycles: 3357739 heartbeat IPC: 5.955 cumulative IPC: 5.956 (Simulation time: 00 hr 01 min 22 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_145.champsimtrace.xz")
Heartbeat CPU 0 instructions: 30000002 cycles: 5037858 heartbeat IPC: 5.952 cumulative IPC: 5.955 (Simulation time: 00 hr 02 min 05 sec)
Warmup finished CPU 0 instructions: 30000002 cycles: 5037859 cumulative IPC: 5.955 (Simulation time: 00 hr 02 min 05 sec)
Warmup complete CPU 0 instructions: 30000002 cycles: 5037859 cumulative IPC: 5.955 (Simulation time: 00 hr 02 min 05 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_145.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 9013155 heartbeat IPC: 2.516 cumulative IPC: 2.516 (Simulation time: 00 hr 03 min 13 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 13227590 heartbeat IPC: 2.373 cumulative IPC: 2.442 (Simulation time: 00 hr 04 min 21 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_145.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000000 cycles: 17385221 heartbeat IPC: 2.405 cumulative IPC: 2.43 (Simulation time: 00 hr 05 min 29 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_145.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000009 cycles: 21521962 heartbeat IPC: 2.417 cumulative IPC: 2.427 (Simulation time: 00 hr 06 min 35 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_145.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000000 cycles: 25490509 heartbeat IPC: 2.52 cumulative IPC: 2.445 (Simulation time: 00 hr 07 min 37 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_145.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000003 cycles: 29527933 heartbeat IPC: 2.477 cumulative IPC: 2.45 (Simulation time: 00 hr 08 min 33 sec)
Heartbeat CPU 0 instructions: 100000003 cycles: 33782807 heartbeat IPC: 2.35 cumulative IPC: 2.435 (Simulation time: 00 hr 09 min 35 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_145.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000001 cycles: 37846780 heartbeat IPC: 2.461 cumulative IPC: 2.438 (Simulation time: 00 hr 10 min 33 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_145.champsimtrace.xz")
Heartbeat CPU 0 instructions: 120000000 cycles: 41913555 heartbeat IPC: 2.459 cumulative IPC: 2.441 (Simulation time: 00 hr 11 min 34 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_145.champsimtrace.xz")
Heartbeat CPU 0 instructions: 130000001 cycles: 45875931 heartbeat IPC: 2.524 cumulative IPC: 2.449 (Simulation time: 00 hr 12 min 31 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 40838074 cumulative IPC: 2.449 (Simulation time: 00 hr 12 min 31 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 40838074 cumulative IPC: 2.449 (Simulation time: 00 hr 12 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_145.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.449 instructions: 100000001 cycles: 40838074
CPU 0 Branch Prediction Accuracy: 90.83% MPKI: 13.72 Average ROB Occupancy at Mispredict: 25.35
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 5.5
BRANCH_CONDITIONAL: 8.22
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00016

LLC TOTAL        ACCESS:       4839 HIT:       4799 MISS:         40
LLC LOAD         ACCESS:        973 HIT:        973 MISS:          0
LLC RFO          ACCESS:       1773 HIT:       1773 MISS:          0
LLC PREFETCH     ACCESS:        290 HIT:        250 MISS:         40
LLC WRITE        ACCESS:       1803 HIT:       1803 MISS:          0
LLC TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 311.7 cycles
cpu0_DTLB TOTAL        ACCESS:   21718432 HIT:   21709882 MISS:       8550
cpu0_DTLB LOAD         ACCESS:   21718432 HIT:   21709882 MISS:       8550
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 2.078 cycles
cpu0_ITLB TOTAL        ACCESS:      45015 HIT:      45015 MISS:          0
cpu0_ITLB LOAD         ACCESS:      45015 HIT:      45015 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:   41610732 HIT:   39044686 MISS:    2566046
cpu0_L1D LOAD         ACCESS:   12359348 HIT:   12170376 MISS:     188972
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:   22702434 HIT:   20868223 MISS:    1834211
cpu0_L1D WRITE        ACCESS:    6548950 HIT:    6006087 MISS:     542863
cpu0_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH REQUESTED:   24192688 ISSUED:   22702419 USEFUL:     120563 USELESS:       1307
cpu0_L1D AVERAGE MISS LATENCY: 0.8879 cycles
cpu0_L1I TOTAL        ACCESS:      66137 HIT:      63047 MISS:       3090
cpu0_L1I LOAD         ACCESS:      26798 HIT:      24944 MISS:       1854
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:      39339 HIT:      38103 MISS:       1236
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:      54693 ISSUED:      39339 USEFUL:        968 USELESS:         10
cpu0_L1I AVERAGE MISS LATENCY: 9.816 cycles
cpu0_L2C TOTAL        ACCESS:    3879247 HIT:    3876152 MISS:       3095
cpu0_L2C LOAD         ACCESS:      58117 HIT:      57144 MISS:        973
cpu0_L2C RFO          ACCESS:      98592 HIT:      96819 MISS:       1773
cpu0_L2C PREFETCH     ACCESS:    3622630 HIT:    3622281 MISS:        349
cpu0_L2C WRITE        ACCESS:      99908 HIT:      99908 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH REQUESTED:    1889177 ISSUED:    1791570 USEFUL:          7 USELESS:        181
cpu0_L2C AVERAGE MISS LATENCY: 23.68 cycles
cpu0_STLB TOTAL        ACCESS:       3512 HIT:       3512 MISS:          0
cpu0_STLB LOAD         ACCESS:       3512 HIT:       3512 MISS:          0
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          8
 AVG DBUS CONGESTED CYCLE: 4
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0

Channel 1 RQ ROW_BUFFER_HIT:         11
  ROW_BUFFER_MISS:         21
 AVG DBUS CONGESTED CYCLE: 3.836
WQ ROW_BUFFER_HIT: Channel 1 
  ROW_BUFFER_MISS:          0
  FULL:          0
BERTI TO_L1: 25457049 TO_L2: 4511859 TO_L2_BC_MSHR: 15576
BERTI AVG_LAT: 22.7744 NUM_TRACK_LATENCY: 230373 NUM_CANT_TRACK_LATENCY: 0
BERTI CROSS_PAGE 3699421 NO_CROSS_PAGE: 26269487
BERTI FOUND_BERTI: 7058231 NO_FOUND_BERTI: 8955461
BERTI AVERAGE_ISSUED: 13.0219
CPU 0 L1I Entangling prefetcher final stats
IP accesses: 8eb 23ac0 656 / 26798
IP misses: 9a0 26800 32 / 1854
IP hits: 0 0 0 / 0
IP late: 3a10 e8400 16 / 999
IP wrong: 3cd8 f3600 2 / 8
miss rate: 0.0691843
coverage: 0
coverage_late: 0.538835
accuracy: 0
accuracy_late: 0.992056
discarded: 0
evicts entangled j table: 0
evicts entangled k table: 121
max bb size: 11
formats: 65 0 115 50 13 28 0 
hist_lookups: 28 62 52 71 73 82 74 75 82 68 46 23 8 8 5 0 0 583 
hist_lookups_evict: 0 %
hist_lookups_shortlat: 43.5075 %
bb_found_hist: 0 4844 2901 1344 224 72 56 240 0 118 0 80 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
bb_found_summary: 19892 9879 2.01357
entangled_found_hist: 0 3387 2498 1091 522 342 0 0 
entangled_found_summary: 15454 7840 1.97118
bb_ent_found_hist: 0 5473 2535 2125 365 289 0 56 0 86 0 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
bb_ent_found_summary: 21517 10977 1.96019
