// Seed: 2861894001
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_8;
  assign id_8 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  for (id_3 = id_3; 1; id_3 = id_1) begin
    wire id_4;
    assign id_2 = 1;
  end
  module_0(
      id_3, id_3, id_1, id_1, id_3, id_1, id_3, id_3, id_3, id_3, id_3, id_1
  );
endmodule
