Bus protocol developed by ARM with the following features:Â 
- single edge clock protocol
- split transactions
- several bus masters
- burst transfers
- pipelined operations
- single-cycle bus master handover
- non-tristate implementation
- large bus-widths (64/128 bit).  

example: [[DMA]], [[USB]], [[ETHERNET]], etc