#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Jul  6 16:43:27 2024
# Process ID: 2742671
# Current directory: /home/user/vivado_project
# Command line: vivado -mode batch -source vivado_top.tcl
# Log file: /home/user/vivado_project/vivado.log
# Journal file: /home/user/vivado_project/vivado.jou
# Running On        :user-System-Product-Name
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.3 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i9-13900K
# CPU Frequency     :5500.000 MHz
# CPU Physical cores:24
# CPU Logical cores :32
# Host memory       :134858 MB
# Swap memory       :2147 MB
# Total Virtual     :137005 MB
# Available Virtual :95863 MB
#-----------------------------------------------------------
source vivado_top.tcl
# read_verilog rtl.v
# synth_design -top top -flatten_hierarchy full -gated_clock_conversion auto -bufg 45 -directive AreaOptimized_high -fsm_extraction sequential -resource_sharing off 
Command: synth_design -top top -flatten_hierarchy full -gated_clock_conversion auto -bufg 45 -directive AreaOptimized_high -fsm_extraction sequential -resource_sharing off
Starting synth_design
Using part: xc7k70tfbv676-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2742852
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1805.484 ; gain = 426.648 ; free physical = 18929 ; free virtual = 90832
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/user/vivado_project/rtl.v:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module9' [/home/user/vivado_project/rtl.v:35]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module273' [/home/user/vivado_project/rtl.v:976]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module273' (0#1) [/home/user/vivado_project/rtl.v:976]
WARNING: [Synth 8-689] width (20) of port connection 'y' does not match port width (857) of module 'module273' [/home/user/vivado_project/rtl.v:331]
WARNING: [Synth 8-689] width (13) of port connection 'wire277' does not match port width (7) of module 'module273' [/home/user/vivado_project/rtl.v:331]
WARNING: [Synth 8-689] width (17) of port connection 'wire276' does not match port width (8) of module 'module273' [/home/user/vivado_project/rtl.v:331]
WARNING: [Synth 8-689] width (21) of port connection 'wire275' does not match port width (9) of module 'module273' [/home/user/vivado_project/rtl.v:331]
INFO: [Synth 8-6157] synthesizing module 'module502' [/home/user/vivado_project/rtl.v:462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module502' (0#1) [/home/user/vivado_project/rtl.v:462]
WARNING: [Synth 8-689] width (21) of port connection 'y' does not match port width (1161) of module 'module502' [/home/user/vivado_project/rtl.v:341]
WARNING: [Synth 8-689] width (22) of port connection 'wire507' does not match port width (21) of module 'module502' [/home/user/vivado_project/rtl.v:341]
WARNING: [Synth 8-689] width (21) of port connection 'wire506' does not match port width (4) of module 'module502' [/home/user/vivado_project/rtl.v:341]
WARNING: [Synth 8-689] width (16) of port connection 'wire504' does not match port width (12) of module 'module502' [/home/user/vivado_project/rtl.v:341]
WARNING: [Synth 8-689] width (5) of port connection 'wire506' does not match port width (4) of module 'module502' [/home/user/vivado_project/rtl.v:459]
WARNING: [Synth 8-689] width (19) of port connection 'y' does not match port width (1161) of module 'module502' [/home/user/vivado_project/rtl.v:459]
INFO: [Synth 8-6155] done synthesizing module 'module9' (0#1) [/home/user/vivado_project/rtl.v:35]
WARNING: [Synth 8-689] width (3) of port connection 'y' does not match port width (974) of module 'module9' [/home/user/vivado_project/rtl.v:31]
WARNING: [Synth 8-689] width (16) of port connection 'wire10' does not match port width (13) of module 'module9' [/home/user/vivado_project/rtl.v:31]
WARNING: [Synth 8-689] width (22) of port connection 'wire11' does not match port width (19) of module 'module9' [/home/user/vivado_project/rtl.v:31]
WARNING: [Synth 8-689] width (17) of port connection 'wire12' does not match port width (16) of module 'module9' [/home/user/vivado_project/rtl.v:31]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/user/vivado_project/rtl.v:1]
WARNING: [Synth 8-6014] Unused sequential element reg596_reg was removed.  [/home/user/vivado_project/rtl.v:575]
WARNING: [Synth 8-6014] Unused sequential element reg597_reg was removed.  [/home/user/vivado_project/rtl.v:574]
WARNING: [Synth 8-6014] Unused sequential element reg600_reg was removed.  [/home/user/vivado_project/rtl.v:573]
WARNING: [Synth 8-6014] Unused sequential element reg601_reg was removed.  [/home/user/vivado_project/rtl.v:572]
WARNING: [Synth 8-3848] Net wire122 in module/entity module9 does not have driver. [/home/user/vivado_project/rtl.v:52]
WARNING: [Synth 8-3848] Net wire271 in module/entity module9 does not have driver. [/home/user/vivado_project/rtl.v:55]
WARNING: [Synth 8-3848] Net wire497 in module/entity module9 does not have driver. [/home/user/vivado_project/rtl.v:49]
WARNING: [Synth 8-3917] design top has port y[63] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[62] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[61] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[60] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[59] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[58] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[57] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[56] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[55] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[54] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[53] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[52] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[51] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[50] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[49] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[48] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[47] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[46] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[45] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[44] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[43] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[41] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[40] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[0] driven by constant 0
WARNING: [Synth 8-7129] Port wire1[21] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire1[20] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire1[19] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1895.422 ; gain = 516.586 ; free physical = 18653 ; free virtual = 90556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1910.266 ; gain = 531.430 ; free physical = 18508 ; free virtual = 90411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1918.270 ; gain = 539.434 ; free physical = 18502 ; free virtual = 90405
---------------------------------------------------------------------------------
WARNING: [Synth 8-5577] Initial value set on signal reg296 is ignored as its size does not match that of the signal. Simulation mismatch may occur. [/home/user/vivado_project/rtl.v:1014]
WARNING: [Synth 8-327] inferring latch for variable 'forvar292' [/home/user/vivado_project/rtl.v:1123]
WARNING: [Synth 8-327] inferring latch for variable 'forvar310' [/home/user/vivado_project/rtl.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'forvar309' [/home/user/vivado_project/rtl.v:1110]
WARNING: [Synth 8-327] inferring latch for variable 'forvar311' [/home/user/vivado_project/rtl.v:1108]
WARNING: [Synth 8-327] inferring latch for variable 'forvar317' [/home/user/vivado_project/rtl.v:1107]
WARNING: [Synth 8-327] inferring latch for variable 'forvar511' [/home/user/vivado_project/rtl.v:664]
WARNING: [Synth 8-327] inferring latch for variable 'forvar510' [/home/user/vivado_project/rtl.v:660]
WARNING: [Synth 8-327] inferring latch for variable 'forvar576' [/home/user/vivado_project/rtl.v:621]
WARNING: [Synth 8-327] inferring latch for variable 'forvar145' [/home/user/vivado_project/rtl.v:190]
WARNING: [Synth 8-327] inferring latch for variable 'forvar612' [/home/user/vivado_project/rtl.v:176]
WARNING: [Synth 8-327] inferring latch for variable 'forvar606' [/home/user/vivado_project/rtl.v:175]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1943.191 ; gain = 564.355 ; free physical = 17997 ; free virtual = 89906
---------------------------------------------------------------------------------
WARNING: [Synth 8-5846] Gated Clock Conversion 'auto' mode requires an XDC file.
INFO: [Device 21-9227] Part: xc7k70tfbv676-1 does not have CEAM library.
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   3 Input   22 Bit       Adders := 1     
	   3 Input   21 Bit       Adders := 2     
	   2 Input   21 Bit       Adders := 2     
	   3 Input   19 Bit       Adders := 2     
	   3 Input   18 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 2     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     22 Bit         XORs := 5     
	   2 Input     20 Bit         XORs := 4     
	   2 Input     19 Bit         XORs := 3     
	   2 Input     17 Bit         XORs := 2     
	   2 Input     15 Bit         XORs := 2     
	   2 Input     12 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 5     
	   2 Input      7 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 2     
+---XORs : 
	               22 Bit    Wide XORs := 2     
	               20 Bit    Wide XORs := 1     
	               19 Bit    Wide XORs := 4     
	               18 Bit    Wide XORs := 1     
	               16 Bit    Wide XORs := 5     
	               15 Bit    Wide XORs := 2     
	               13 Bit    Wide XORs := 2     
	               12 Bit    Wide XORs := 5     
	               11 Bit    Wide XORs := 1     
	               10 Bit    Wide XORs := 1     
	                9 Bit    Wide XORs := 4     
	                5 Bit    Wide XORs := 1     
	                4 Bit    Wide XORs := 4     
	                3 Bit    Wide XORs := 4     
	                1 Bit    Wide XORs := 4     
+---Registers : 
	               22 Bit    Registers := 8     
	               21 Bit    Registers := 10    
	               20 Bit    Registers := 9     
	               19 Bit    Registers := 25    
	               18 Bit    Registers := 7     
	               17 Bit    Registers := 7     
	               16 Bit    Registers := 15    
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 15    
	               11 Bit    Registers := 15    
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 13    
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Multipliers : 
	              17x22  Multipliers := 1     
	               1x19  Multipliers := 2     
	               8x19  Multipliers := 1     
	               8x10  Multipliers := 1     
	                3x9  Multipliers := 2     
+---Muxes : 
	   2 Input   38 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   29 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 4     
	   2 Input   22 Bit        Muxes := 17    
	   2 Input   21 Bit        Muxes := 26    
	   2 Input   20 Bit        Muxes := 19    
	   2 Input   19 Bit        Muxes := 28    
	   4 Input   19 Bit        Muxes := 2     
	   3 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 4     
	   3 Input   18 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 7     
	   2 Input   16 Bit        Muxes := 10    
	   2 Input   15 Bit        Muxes := 14    
	   2 Input   14 Bit        Muxes := 4     
	   4 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 6     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 20    
	   2 Input   11 Bit        Muxes := 15    
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 16    
	   2 Input    8 Bit        Muxes := 26    
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 26    
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 18    
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 9     
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 41    
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
