// Seed: 1441994707
module module_0;
  logic [7:0] id_1, id_2, id_3 = id_1;
  wire id_4, id_5, id_6;
  generate
    if (1) begin : id_7
      wire id_8 = 1;
    end
    assign id_2[1] = 1;
  endgenerate
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4[1] = id_5 ? 1'b0 : id_5 == 1'h0;
  wire id_6 = id_6.sum, id_7;
  wire id_8;
  module_0();
endmodule
