/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* USB */
.set USB_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set USB_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set USB_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set USB_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set USB_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set USB_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set USB_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set USB_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set USB_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set USB_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set USB_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB11_CTL
.set USB_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set USB_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB11_CTL
.set USB_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set USB_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set USB_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set USB_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB11_MSK
.set USB_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set USB_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set USB_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB11_MSK
.set USB_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set USB_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set USB_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set USB_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set USB_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set USB_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB11_ST
.set USB_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set USB_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set USB_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set USB_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set USB_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set USB_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set USB_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set USB_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set USB_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set USB_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set USB_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set USB_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set USB_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set USB_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set USB_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set USB_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set USB_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set USB_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set USB_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set USB_BUART_sRX_RxSts__3__MASK, 0x08
.set USB_BUART_sRX_RxSts__3__POS, 3
.set USB_BUART_sRX_RxSts__4__MASK, 0x10
.set USB_BUART_sRX_RxSts__4__POS, 4
.set USB_BUART_sRX_RxSts__5__MASK, 0x20
.set USB_BUART_sRX_RxSts__5__POS, 5
.set USB_BUART_sRX_RxSts__MASK, 0x38
.set USB_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set USB_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set USB_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB08_ST
.set USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set USB_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set USB_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB08_A0
.set USB_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB08_A1
.set USB_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set USB_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB08_D0
.set USB_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB08_D1
.set USB_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set USB_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set USB_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB08_F0
.set USB_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB08_F1
.set USB_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set USB_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set USB_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set USB_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set USB_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set USB_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set USB_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set USB_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set USB_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set USB_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set USB_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set USB_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set USB_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set USB_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set USB_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set USB_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set USB_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set USB_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set USB_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set USB_BUART_sTX_TxSts__0__MASK, 0x01
.set USB_BUART_sTX_TxSts__0__POS, 0
.set USB_BUART_sTX_TxSts__1__MASK, 0x02
.set USB_BUART_sTX_TxSts__1__POS, 1
.set USB_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set USB_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set USB_BUART_sTX_TxSts__2__MASK, 0x04
.set USB_BUART_sTX_TxSts__2__POS, 2
.set USB_BUART_sTX_TxSts__3__MASK, 0x08
.set USB_BUART_sTX_TxSts__3__POS, 3
.set USB_BUART_sTX_TxSts__MASK, 0x0F
.set USB_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB08_MSK
.set USB_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set USB_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB08_ST
.set USB_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set USB_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set USB_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set USB_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set USB_IntClock__INDEX, 0x01
.set USB_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set USB_IntClock__PM_ACT_MSK, 0x02
.set USB_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set USB_IntClock__PM_STBY_MSK, 0x02

/* Klok */
.set Klok__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Klok__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Klok__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Klok__CFG2_SRC_SEL_MASK, 0x07
.set Klok__INDEX, 0x00
.set Klok__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Klok__PM_ACT_MSK, 0x01
.set Klok__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Klok__PM_STBY_MSK, 0x01

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* RCX_tx */
.set RCX_tx__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set RCX_tx__0__MASK, 0x20
.set RCX_tx__0__PC, CYREG_PRT3_PC5
.set RCX_tx__0__PORT, 3
.set RCX_tx__0__SHIFT, 5
.set RCX_tx__AG, CYREG_PRT3_AG
.set RCX_tx__AMUX, CYREG_PRT3_AMUX
.set RCX_tx__BIE, CYREG_PRT3_BIE
.set RCX_tx__BIT_MASK, CYREG_PRT3_BIT_MASK
.set RCX_tx__BYP, CYREG_PRT3_BYP
.set RCX_tx__CTL, CYREG_PRT3_CTL
.set RCX_tx__DM0, CYREG_PRT3_DM0
.set RCX_tx__DM1, CYREG_PRT3_DM1
.set RCX_tx__DM2, CYREG_PRT3_DM2
.set RCX_tx__DR, CYREG_PRT3_DR
.set RCX_tx__INP_DIS, CYREG_PRT3_INP_DIS
.set RCX_tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set RCX_tx__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set RCX_tx__LCD_EN, CYREG_PRT3_LCD_EN
.set RCX_tx__MASK, 0x20
.set RCX_tx__PORT, 3
.set RCX_tx__PRT, CYREG_PRT3_PRT
.set RCX_tx__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set RCX_tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set RCX_tx__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set RCX_tx__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set RCX_tx__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set RCX_tx__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set RCX_tx__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set RCX_tx__PS, CYREG_PRT3_PS
.set RCX_tx__SHIFT, 5
.set RCX_tx__SLW, CYREG_PRT3_SLW

/* Rx_RCX */
.set Rx_RCX__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Rx_RCX__0__MASK, 0x10
.set Rx_RCX__0__PC, CYREG_PRT3_PC4
.set Rx_RCX__0__PORT, 3
.set Rx_RCX__0__SHIFT, 4
.set Rx_RCX__AG, CYREG_PRT3_AG
.set Rx_RCX__AMUX, CYREG_PRT3_AMUX
.set Rx_RCX__BIE, CYREG_PRT3_BIE
.set Rx_RCX__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Rx_RCX__BYP, CYREG_PRT3_BYP
.set Rx_RCX__CTL, CYREG_PRT3_CTL
.set Rx_RCX__DM0, CYREG_PRT3_DM0
.set Rx_RCX__DM1, CYREG_PRT3_DM1
.set Rx_RCX__DM2, CYREG_PRT3_DM2
.set Rx_RCX__DR, CYREG_PRT3_DR
.set Rx_RCX__INP_DIS, CYREG_PRT3_INP_DIS
.set Rx_RCX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Rx_RCX__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Rx_RCX__LCD_EN, CYREG_PRT3_LCD_EN
.set Rx_RCX__MASK, 0x10
.set Rx_RCX__PORT, 3
.set Rx_RCX__PRT, CYREG_PRT3_PRT
.set Rx_RCX__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Rx_RCX__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Rx_RCX__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Rx_RCX__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Rx_RCX__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Rx_RCX__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Rx_RCX__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Rx_RCX__PS, CYREG_PRT3_PS
.set Rx_RCX__SHIFT, 4
.set Rx_RCX__SLW, CYREG_PRT3_SLW

/* TRX_rx */
.set TRX_rx__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set TRX_rx__0__MASK, 0x40
.set TRX_rx__0__PC, CYREG_PRT3_PC6
.set TRX_rx__0__PORT, 3
.set TRX_rx__0__SHIFT, 6
.set TRX_rx__AG, CYREG_PRT3_AG
.set TRX_rx__AMUX, CYREG_PRT3_AMUX
.set TRX_rx__BIE, CYREG_PRT3_BIE
.set TRX_rx__BIT_MASK, CYREG_PRT3_BIT_MASK
.set TRX_rx__BYP, CYREG_PRT3_BYP
.set TRX_rx__CTL, CYREG_PRT3_CTL
.set TRX_rx__DM0, CYREG_PRT3_DM0
.set TRX_rx__DM1, CYREG_PRT3_DM1
.set TRX_rx__DM2, CYREG_PRT3_DM2
.set TRX_rx__DR, CYREG_PRT3_DR
.set TRX_rx__INP_DIS, CYREG_PRT3_INP_DIS
.set TRX_rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set TRX_rx__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set TRX_rx__LCD_EN, CYREG_PRT3_LCD_EN
.set TRX_rx__MASK, 0x40
.set TRX_rx__PORT, 3
.set TRX_rx__PRT, CYREG_PRT3_PRT
.set TRX_rx__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set TRX_rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set TRX_rx__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set TRX_rx__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set TRX_rx__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set TRX_rx__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set TRX_rx__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set TRX_rx__PS, CYREG_PRT3_PS
.set TRX_rx__SHIFT, 6
.set TRX_rx__SLW, CYREG_PRT3_SLW

/* Tx_TRX */
.set Tx_TRX__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Tx_TRX__0__MASK, 0x80
.set Tx_TRX__0__PC, CYREG_PRT3_PC7
.set Tx_TRX__0__PORT, 3
.set Tx_TRX__0__SHIFT, 7
.set Tx_TRX__AG, CYREG_PRT3_AG
.set Tx_TRX__AMUX, CYREG_PRT3_AMUX
.set Tx_TRX__BIE, CYREG_PRT3_BIE
.set Tx_TRX__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Tx_TRX__BYP, CYREG_PRT3_BYP
.set Tx_TRX__CTL, CYREG_PRT3_CTL
.set Tx_TRX__DM0, CYREG_PRT3_DM0
.set Tx_TRX__DM1, CYREG_PRT3_DM1
.set Tx_TRX__DM2, CYREG_PRT3_DM2
.set Tx_TRX__DR, CYREG_PRT3_DR
.set Tx_TRX__INP_DIS, CYREG_PRT3_INP_DIS
.set Tx_TRX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Tx_TRX__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Tx_TRX__LCD_EN, CYREG_PRT3_LCD_EN
.set Tx_TRX__MASK, 0x80
.set Tx_TRX__PORT, 3
.set Tx_TRX__PRT, CYREG_PRT3_PRT
.set Tx_TRX__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Tx_TRX__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Tx_TRX__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Tx_TRX__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Tx_TRX__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Tx_TRX__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Tx_TRX__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Tx_TRX__PS, CYREG_PRT3_PS
.set Tx_TRX__SHIFT, 7
.set Tx_TRX__SLW, CYREG_PRT3_SLW

/* RCX_ISR */
.set RCX_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RCX_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RCX_ISR__INTC_MASK, 0x01
.set RCX_ISR__INTC_NUMBER, 0
.set RCX_ISR__INTC_PRIOR_NUM, 7
.set RCX_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set RCX_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RCX_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* GeenIsr0 */
.set GeenIsr0__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set GeenIsr0__0__MASK, 0x80
.set GeenIsr0__0__PC, CYREG_PRT1_PC7
.set GeenIsr0__0__PORT, 1
.set GeenIsr0__0__SHIFT, 7
.set GeenIsr0__AG, CYREG_PRT1_AG
.set GeenIsr0__AMUX, CYREG_PRT1_AMUX
.set GeenIsr0__BIE, CYREG_PRT1_BIE
.set GeenIsr0__BIT_MASK, CYREG_PRT1_BIT_MASK
.set GeenIsr0__BYP, CYREG_PRT1_BYP
.set GeenIsr0__CTL, CYREG_PRT1_CTL
.set GeenIsr0__DM0, CYREG_PRT1_DM0
.set GeenIsr0__DM1, CYREG_PRT1_DM1
.set GeenIsr0__DM2, CYREG_PRT1_DM2
.set GeenIsr0__DR, CYREG_PRT1_DR
.set GeenIsr0__INP_DIS, CYREG_PRT1_INP_DIS
.set GeenIsr0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set GeenIsr0__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set GeenIsr0__LCD_EN, CYREG_PRT1_LCD_EN
.set GeenIsr0__MASK, 0x80
.set GeenIsr0__PORT, 1
.set GeenIsr0__PRT, CYREG_PRT1_PRT
.set GeenIsr0__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set GeenIsr0__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set GeenIsr0__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set GeenIsr0__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set GeenIsr0__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set GeenIsr0__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set GeenIsr0__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set GeenIsr0__PS, CYREG_PRT1_PS
.set GeenIsr0__SHIFT, 7
.set GeenIsr0__SLW, CYREG_PRT1_SLW

/* GeenIsr1 */
.set GeenIsr1__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set GeenIsr1__0__MASK, 0x40
.set GeenIsr1__0__PC, CYREG_PRT1_PC6
.set GeenIsr1__0__PORT, 1
.set GeenIsr1__0__SHIFT, 6
.set GeenIsr1__AG, CYREG_PRT1_AG
.set GeenIsr1__AMUX, CYREG_PRT1_AMUX
.set GeenIsr1__BIE, CYREG_PRT1_BIE
.set GeenIsr1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set GeenIsr1__BYP, CYREG_PRT1_BYP
.set GeenIsr1__CTL, CYREG_PRT1_CTL
.set GeenIsr1__DM0, CYREG_PRT1_DM0
.set GeenIsr1__DM1, CYREG_PRT1_DM1
.set GeenIsr1__DM2, CYREG_PRT1_DM2
.set GeenIsr1__DR, CYREG_PRT1_DR
.set GeenIsr1__INP_DIS, CYREG_PRT1_INP_DIS
.set GeenIsr1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set GeenIsr1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set GeenIsr1__LCD_EN, CYREG_PRT1_LCD_EN
.set GeenIsr1__MASK, 0x40
.set GeenIsr1__PORT, 1
.set GeenIsr1__PRT, CYREG_PRT1_PRT
.set GeenIsr1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set GeenIsr1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set GeenIsr1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set GeenIsr1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set GeenIsr1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set GeenIsr1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set GeenIsr1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set GeenIsr1__PS, CYREG_PRT1_PS
.set GeenIsr1__SHIFT, 6
.set GeenIsr1__SLW, CYREG_PRT1_SLW

/* GeenIsr2 */
.set GeenIsr2__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set GeenIsr2__0__MASK, 0x20
.set GeenIsr2__0__PC, CYREG_PRT1_PC5
.set GeenIsr2__0__PORT, 1
.set GeenIsr2__0__SHIFT, 5
.set GeenIsr2__AG, CYREG_PRT1_AG
.set GeenIsr2__AMUX, CYREG_PRT1_AMUX
.set GeenIsr2__BIE, CYREG_PRT1_BIE
.set GeenIsr2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set GeenIsr2__BYP, CYREG_PRT1_BYP
.set GeenIsr2__CTL, CYREG_PRT1_CTL
.set GeenIsr2__DM0, CYREG_PRT1_DM0
.set GeenIsr2__DM1, CYREG_PRT1_DM1
.set GeenIsr2__DM2, CYREG_PRT1_DM2
.set GeenIsr2__DR, CYREG_PRT1_DR
.set GeenIsr2__INP_DIS, CYREG_PRT1_INP_DIS
.set GeenIsr2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set GeenIsr2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set GeenIsr2__LCD_EN, CYREG_PRT1_LCD_EN
.set GeenIsr2__MASK, 0x20
.set GeenIsr2__PORT, 1
.set GeenIsr2__PRT, CYREG_PRT1_PRT
.set GeenIsr2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set GeenIsr2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set GeenIsr2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set GeenIsr2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set GeenIsr2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set GeenIsr2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set GeenIsr2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set GeenIsr2__PS, CYREG_PRT1_PS
.set GeenIsr2__SHIFT, 5
.set GeenIsr2__SLW, CYREG_PRT1_SLW

/* UART_RCX */
.set UART_RCX_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_RCX_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set UART_RCX_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set UART_RCX_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set UART_RCX_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set UART_RCX_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set UART_RCX_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set UART_RCX_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set UART_RCX_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set UART_RCX_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_RCX_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB06_CTL
.set UART_RCX_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set UART_RCX_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB06_CTL
.set UART_RCX_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set UART_RCX_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_RCX_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_RCX_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB06_MSK
.set UART_RCX_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_RCX_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set UART_RCX_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB06_MSK
.set UART_RCX_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_RCX_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_RCX_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_RCX_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set UART_RCX_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set UART_RCX_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB06_ST
.set UART_RCX_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set UART_RCX_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set UART_RCX_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set UART_RCX_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set UART_RCX_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_RCX_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set UART_RCX_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set UART_RCX_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set UART_RCX_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB06_A0
.set UART_RCX_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB06_A1
.set UART_RCX_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set UART_RCX_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB06_D0
.set UART_RCX_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB06_D1
.set UART_RCX_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_RCX_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set UART_RCX_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB06_F0
.set UART_RCX_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB06_F1
.set UART_RCX_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_RCX_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_RCX_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_RCX_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set UART_RCX_BUART_sRX_RxSts__2__MASK, 0x04
.set UART_RCX_BUART_sRX_RxSts__2__POS, 2
.set UART_RCX_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_RCX_BUART_sRX_RxSts__3__POS, 3
.set UART_RCX_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_RCX_BUART_sRX_RxSts__4__POS, 4
.set UART_RCX_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_RCX_BUART_sRX_RxSts__5__POS, 5
.set UART_RCX_BUART_sRX_RxSts__MASK, 0x3C
.set UART_RCX_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB05_MSK
.set UART_RCX_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_RCX_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB05_ST
.set UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB04_A0
.set UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB04_A1
.set UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB04_D0
.set UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB04_D1
.set UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB04_F0
.set UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB04_F1
.set UART_RCX_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set UART_RCX_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set UART_RCX_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set UART_RCX_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set UART_RCX_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_RCX_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set UART_RCX_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set UART_RCX_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set UART_RCX_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB05_A0
.set UART_RCX_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB05_A1
.set UART_RCX_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set UART_RCX_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB05_D0
.set UART_RCX_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB05_D1
.set UART_RCX_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_RCX_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set UART_RCX_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB05_F0
.set UART_RCX_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB05_F1
.set UART_RCX_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_RCX_BUART_sTX_TxSts__0__POS, 0
.set UART_RCX_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_RCX_BUART_sTX_TxSts__1__POS, 1
.set UART_RCX_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_RCX_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set UART_RCX_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_RCX_BUART_sTX_TxSts__2__POS, 2
.set UART_RCX_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_RCX_BUART_sTX_TxSts__3__POS, 3
.set UART_RCX_BUART_sTX_TxSts__MASK, 0x0F
.set UART_RCX_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB05_MSK
.set UART_RCX_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_RCX_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB05_ST
.set UART_RCX_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_RCX_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_RCX_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_RCX_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_RCX_IntClock__INDEX, 0x02
.set UART_RCX_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_RCX_IntClock__PM_ACT_MSK, 0x04
.set UART_RCX_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_RCX_IntClock__PM_STBY_MSK, 0x04

/* UART_TRX */
.set UART_TRX_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_TRX_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set UART_TRX_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set UART_TRX_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set UART_TRX_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set UART_TRX_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set UART_TRX_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set UART_TRX_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set UART_TRX_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set UART_TRX_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_TRX_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB03_CTL
.set UART_TRX_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set UART_TRX_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB03_CTL
.set UART_TRX_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set UART_TRX_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_TRX_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_TRX_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB03_MSK
.set UART_TRX_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_TRX_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set UART_TRX_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB03_MSK
.set UART_TRX_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_TRX_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_TRX_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_TRX_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set UART_TRX_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set UART_TRX_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB03_ST
.set UART_TRX_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_TRX_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_TRX_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_TRX_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_TRX_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_TRX_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_TRX_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_TRX_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_TRX_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB11_A0
.set UART_TRX_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB11_A1
.set UART_TRX_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_TRX_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB11_D0
.set UART_TRX_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB11_D1
.set UART_TRX_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_TRX_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_TRX_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB11_F0
.set UART_TRX_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB11_F1
.set UART_TRX_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_TRX_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_TRX_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_TRX_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set UART_TRX_BUART_sRX_RxSts__2__MASK, 0x04
.set UART_TRX_BUART_sRX_RxSts__2__POS, 2
.set UART_TRX_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_TRX_BUART_sRX_RxSts__3__POS, 3
.set UART_TRX_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_TRX_BUART_sRX_RxSts__4__POS, 4
.set UART_TRX_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_TRX_BUART_sRX_RxSts__5__POS, 5
.set UART_TRX_BUART_sRX_RxSts__MASK, 0x3C
.set UART_TRX_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB04_MSK
.set UART_TRX_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_TRX_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB04_ST
.set UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB03_A0
.set UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB03_A1
.set UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB03_D0
.set UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB03_D1
.set UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB03_F0
.set UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB03_F1
.set UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_TRX_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_TRX_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_TRX_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_TRX_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_TRX_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_TRX_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_TRX_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_TRX_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_TRX_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set UART_TRX_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set UART_TRX_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_TRX_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set UART_TRX_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set UART_TRX_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_TRX_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_TRX_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set UART_TRX_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set UART_TRX_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_TRX_BUART_sTX_TxSts__0__POS, 0
.set UART_TRX_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_TRX_BUART_sTX_TxSts__1__POS, 1
.set UART_TRX_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_TRX_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UART_TRX_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_TRX_BUART_sTX_TxSts__2__POS, 2
.set UART_TRX_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_TRX_BUART_sTX_TxSts__3__POS, 3
.set UART_TRX_BUART_sTX_TxSts__MASK, 0x0F
.set UART_TRX_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB07_MSK
.set UART_TRX_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_TRX_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB07_ST
.set UART_TRX_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_TRX_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_TRX_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_TRX_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_TRX_IntClock__INDEX, 0x03
.set UART_TRX_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_TRX_IntClock__PM_ACT_MSK, 0x08
.set UART_TRX_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_TRX_IntClock__PM_STBY_MSK, 0x08

/* LichtLinks */
.set LichtLinks__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LichtLinks__0__MASK, 0x01
.set LichtLinks__0__PC, CYREG_PRT2_PC0
.set LichtLinks__0__PORT, 2
.set LichtLinks__0__SHIFT, 0
.set LichtLinks__AG, CYREG_PRT2_AG
.set LichtLinks__AMUX, CYREG_PRT2_AMUX
.set LichtLinks__BIE, CYREG_PRT2_BIE
.set LichtLinks__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LichtLinks__BYP, CYREG_PRT2_BYP
.set LichtLinks__CTL, CYREG_PRT2_CTL
.set LichtLinks__DM0, CYREG_PRT2_DM0
.set LichtLinks__DM1, CYREG_PRT2_DM1
.set LichtLinks__DM2, CYREG_PRT2_DM2
.set LichtLinks__DR, CYREG_PRT2_DR
.set LichtLinks__INP_DIS, CYREG_PRT2_INP_DIS
.set LichtLinks__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LichtLinks__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LichtLinks__LCD_EN, CYREG_PRT2_LCD_EN
.set LichtLinks__MASK, 0x01
.set LichtLinks__PORT, 2
.set LichtLinks__PRT, CYREG_PRT2_PRT
.set LichtLinks__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LichtLinks__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LichtLinks__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LichtLinks__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LichtLinks__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LichtLinks__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LichtLinks__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LichtLinks__PS, CYREG_PRT2_PS
.set LichtLinks__SHIFT, 0
.set LichtLinks__SLW, CYREG_PRT2_SLW

/* MotorLinks */
.set MotorLinks__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set MotorLinks__0__MASK, 0x01
.set MotorLinks__0__PC, CYREG_PRT0_PC0
.set MotorLinks__0__PORT, 0
.set MotorLinks__0__SHIFT, 0
.set MotorLinks__AG, CYREG_PRT0_AG
.set MotorLinks__AMUX, CYREG_PRT0_AMUX
.set MotorLinks__BIE, CYREG_PRT0_BIE
.set MotorLinks__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MotorLinks__BYP, CYREG_PRT0_BYP
.set MotorLinks__CTL, CYREG_PRT0_CTL
.set MotorLinks__DM0, CYREG_PRT0_DM0
.set MotorLinks__DM1, CYREG_PRT0_DM1
.set MotorLinks__DM2, CYREG_PRT0_DM2
.set MotorLinks__DR, CYREG_PRT0_DR
.set MotorLinks__INP_DIS, CYREG_PRT0_INP_DIS
.set MotorLinks__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set MotorLinks__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MotorLinks__LCD_EN, CYREG_PRT0_LCD_EN
.set MotorLinks__MASK, 0x01
.set MotorLinks__PORT, 0
.set MotorLinks__PRT, CYREG_PRT0_PRT
.set MotorLinks__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MotorLinks__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MotorLinks__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MotorLinks__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MotorLinks__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MotorLinks__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MotorLinks__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MotorLinks__PS, CYREG_PRT0_PS
.set MotorLinks__SHIFT, 0
.set MotorLinks__SLW, CYREG_PRT0_SLW

/* LichtRechts */
.set LichtRechts__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LichtRechts__0__MASK, 0x02
.set LichtRechts__0__PC, CYREG_PRT2_PC1
.set LichtRechts__0__PORT, 2
.set LichtRechts__0__SHIFT, 1
.set LichtRechts__AG, CYREG_PRT2_AG
.set LichtRechts__AMUX, CYREG_PRT2_AMUX
.set LichtRechts__BIE, CYREG_PRT2_BIE
.set LichtRechts__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LichtRechts__BYP, CYREG_PRT2_BYP
.set LichtRechts__CTL, CYREG_PRT2_CTL
.set LichtRechts__DM0, CYREG_PRT2_DM0
.set LichtRechts__DM1, CYREG_PRT2_DM1
.set LichtRechts__DM2, CYREG_PRT2_DM2
.set LichtRechts__DR, CYREG_PRT2_DR
.set LichtRechts__INP_DIS, CYREG_PRT2_INP_DIS
.set LichtRechts__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LichtRechts__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LichtRechts__LCD_EN, CYREG_PRT2_LCD_EN
.set LichtRechts__MASK, 0x02
.set LichtRechts__PORT, 2
.set LichtRechts__PRT, CYREG_PRT2_PRT
.set LichtRechts__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LichtRechts__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LichtRechts__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LichtRechts__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LichtRechts__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LichtRechts__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LichtRechts__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LichtRechts__PS, CYREG_PRT2_PS
.set LichtRechts__SHIFT, 1
.set LichtRechts__SLW, CYREG_PRT2_SLW

/* MotorRechts */
.set MotorRechts__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set MotorRechts__0__MASK, 0x20
.set MotorRechts__0__PC, CYREG_PRT12_PC5
.set MotorRechts__0__PORT, 12
.set MotorRechts__0__SHIFT, 5
.set MotorRechts__AG, CYREG_PRT12_AG
.set MotorRechts__BIE, CYREG_PRT12_BIE
.set MotorRechts__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MotorRechts__BYP, CYREG_PRT12_BYP
.set MotorRechts__DM0, CYREG_PRT12_DM0
.set MotorRechts__DM1, CYREG_PRT12_DM1
.set MotorRechts__DM2, CYREG_PRT12_DM2
.set MotorRechts__DR, CYREG_PRT12_DR
.set MotorRechts__INP_DIS, CYREG_PRT12_INP_DIS
.set MotorRechts__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MotorRechts__MASK, 0x20
.set MotorRechts__PORT, 12
.set MotorRechts__PRT, CYREG_PRT12_PRT
.set MotorRechts__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MotorRechts__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MotorRechts__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MotorRechts__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MotorRechts__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MotorRechts__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MotorRechts__PS, CYREG_PRT12_PS
.set MotorRechts__SHIFT, 5
.set MotorRechts__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MotorRechts__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MotorRechts__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MotorRechts__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MotorRechts__SLW, CYREG_PRT12_SLW

/* VermogenLinks */
.set VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set VermogenLinks_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set VermogenLinks_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set VermogenLinks_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set VermogenLinks_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set VermogenLinks_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set VermogenLinks_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set VermogenLinks_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set VermogenLinks_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set VermogenLinks_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set VermogenLinks_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set VermogenLinks_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set VermogenLinks_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set VermogenLinks_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set VermogenLinks_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set VermogenLinks_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set VermogenLinks_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set VermogenLinks_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set VermogenLinks_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set VermogenLinks_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set VermogenLinks_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set VermogenLinks_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set VermogenLinks_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set VermogenLinks_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set VermogenLinks_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set VermogenLinks_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set VermogenLinks_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set VermogenLinks_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set VermogenLinks_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB02_F1

/* VermogenRechts */
.set VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set VermogenRechts_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set VermogenRechts_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set VermogenRechts_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set VermogenRechts_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set VermogenRechts_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set VermogenRechts_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set VermogenRechts_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set VermogenRechts_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set VermogenRechts_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set VermogenRechts_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set VermogenRechts_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set VermogenRechts_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set VermogenRechts_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set VermogenRechts_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set VermogenRechts_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set VermogenRechts_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set VermogenRechts_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set VermogenRechts_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set VermogenRechts_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set VermogenRechts_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB09_A0
.set VermogenRechts_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB09_A1
.set VermogenRechts_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set VermogenRechts_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB09_D0
.set VermogenRechts_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB09_D1
.set VermogenRechts_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set VermogenRechts_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set VermogenRechts_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB09_F0
.set VermogenRechts_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB09_F1
.set VermogenRechts_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set VermogenRechts_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1299
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0899
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
