module mux4_1(a,b,c,d,out,s0,s1);
  input a,b,c,s0,s1;
  output out;
  reg out;
  
  always @(a,b,c,s0,s1)