
<br />
<p align="center">
  <h3 align="center">Processor Design</h3>
</p>

## Authors

[Neha Bhoi](https://github.com/Nehabhoi)

## About The Project
This project consists of Verilog code to demonstrate the implementation of a 5-stage pipeline processor.
It consist of below modules:<br />
1.ALU_Simulation<br />
2.Register File<br />
3.Data Memory<br />
4.PCIMControl<br />
5.PCIMID with RFALUDMRF<br />
6.Branch<br />
7.Pipelined<br />

References:<br />
[1] Computer Organization and Design: The Hardware/Software Interface (ARM edition) by David A. Patterson<br />
and John L. Hennessy<br/>
