--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml buzzer_pwm_test.twx buzzer_pwm_test.ncd -o
buzzer_pwm_test.twr buzzer_pwm_test.pcf -ucf buzzer_pwm_test.ucf

Design file:              buzzer_pwm_test.ncd
Physical constraint file: buzzer_pwm_test.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15265 paths analyzed, 680 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.311ns.
--------------------------------------------------------------------------------

Paths for end point timer_22 (SLICE_X22Y33.CIN), 776 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_0 (FF)
  Destination:          timer_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.249ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.694 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_0 to timer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.476   timer<3>
                                                       timer_0
    SLICE_X20Y31.A1      net (fanout=2)        1.202   timer<0>
    SLICE_X20Y31.COUT    Topcya                0.474   Mcompar_n0008_cy<3>
                                                       Mcompar_n0008_lut<0>
                                                       Mcompar_n0008_cy<3>
    SLICE_X20Y32.CIN     net (fanout=1)        0.135   Mcompar_n0008_cy<3>
    SLICE_X20Y32.CMUX    Tcinc                 0.302   Mcompar_n0008_cy<6>
                                                       Mcompar_n0008_cy<6>
    SLICE_X22Y29.B1      net (fanout=26)       1.476   Mcompar_n0008_cy<6>
    SLICE_X22Y29.COUT    Topcyb                0.448   timer<7>
                                                       Mcount_timer_lut<5>
                                                       Mcount_timer_cy<7>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_timer_cy<7>
    SLICE_X22Y30.COUT    Tbyp                  0.091   timer<11>
                                                       Mcount_timer_cy<11>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_timer_cy<11>
    SLICE_X22Y31.COUT    Tbyp                  0.091   timer<15>
                                                       Mcount_timer_cy<15>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_timer_cy<15>
    SLICE_X22Y32.COUT    Tbyp                  0.091   timer<19>
                                                       Mcount_timer_cy<19>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_timer_cy<19>
    SLICE_X22Y33.CLK     Tcinck                0.319   timer<23>
                                                       Mcount_timer_xor<23>
                                                       timer_22
    -------------------------------------------------  ---------------------------
    Total                                      5.249ns (2.292ns logic, 2.957ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_0 (FF)
  Destination:          timer_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.080ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.694 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_0 to timer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.476   timer<3>
                                                       timer_0
    SLICE_X20Y31.A1      net (fanout=2)        1.202   timer<0>
    SLICE_X20Y31.COUT    Topcya                0.474   Mcompar_n0008_cy<3>
                                                       Mcompar_n0008_lut<0>
                                                       Mcompar_n0008_cy<3>
    SLICE_X20Y32.CIN     net (fanout=1)        0.135   Mcompar_n0008_cy<3>
    SLICE_X20Y32.CMUX    Tcinc                 0.302   Mcompar_n0008_cy<6>
                                                       Mcompar_n0008_cy<6>
    SLICE_X22Y29.A3      net (fanout=26)       1.283   Mcompar_n0008_cy<6>
    SLICE_X22Y29.COUT    Topcya                0.472   timer<7>
                                                       Mcount_timer_lut<4>
                                                       Mcount_timer_cy<7>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_timer_cy<7>
    SLICE_X22Y30.COUT    Tbyp                  0.091   timer<11>
                                                       Mcount_timer_cy<11>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_timer_cy<11>
    SLICE_X22Y31.COUT    Tbyp                  0.091   timer<15>
                                                       Mcount_timer_cy<15>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_timer_cy<15>
    SLICE_X22Y32.COUT    Tbyp                  0.091   timer<19>
                                                       Mcount_timer_cy<19>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_timer_cy<19>
    SLICE_X22Y33.CLK     Tcinck                0.319   timer<23>
                                                       Mcount_timer_xor<23>
                                                       timer_22
    -------------------------------------------------  ---------------------------
    Total                                      5.080ns (2.316ns logic, 2.764ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_8 (FF)
  Destination:          timer_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.067ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.694 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_8 to timer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.AQ      Tcko                  0.476   timer<11>
                                                       timer_8
    SLICE_X20Y31.B1      net (fanout=2)        1.011   timer<8>
    SLICE_X20Y31.COUT    Topcyb                0.483   Mcompar_n0008_cy<3>
                                                       Mcompar_n0008_lut<1>
                                                       Mcompar_n0008_cy<3>
    SLICE_X20Y32.CIN     net (fanout=1)        0.135   Mcompar_n0008_cy<3>
    SLICE_X20Y32.CMUX    Tcinc                 0.302   Mcompar_n0008_cy<6>
                                                       Mcompar_n0008_cy<6>
    SLICE_X22Y29.B1      net (fanout=26)       1.476   Mcompar_n0008_cy<6>
    SLICE_X22Y29.COUT    Topcyb                0.448   timer<7>
                                                       Mcount_timer_lut<5>
                                                       Mcount_timer_cy<7>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_timer_cy<7>
    SLICE_X22Y30.COUT    Tbyp                  0.091   timer<11>
                                                       Mcount_timer_cy<11>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_timer_cy<11>
    SLICE_X22Y31.COUT    Tbyp                  0.091   timer<15>
                                                       Mcount_timer_cy<15>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_timer_cy<15>
    SLICE_X22Y32.COUT    Tbyp                  0.091   timer<19>
                                                       Mcount_timer_cy<19>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_timer_cy<19>
    SLICE_X22Y33.CLK     Tcinck                0.319   timer<23>
                                                       Mcount_timer_xor<23>
                                                       timer_22
    -------------------------------------------------  ---------------------------
    Total                                      5.067ns (2.301ns logic, 2.766ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point timer_23 (SLICE_X22Y33.CIN), 776 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_0 (FF)
  Destination:          timer_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.249ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.694 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_0 to timer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.476   timer<3>
                                                       timer_0
    SLICE_X20Y31.A1      net (fanout=2)        1.202   timer<0>
    SLICE_X20Y31.COUT    Topcya                0.474   Mcompar_n0008_cy<3>
                                                       Mcompar_n0008_lut<0>
                                                       Mcompar_n0008_cy<3>
    SLICE_X20Y32.CIN     net (fanout=1)        0.135   Mcompar_n0008_cy<3>
    SLICE_X20Y32.CMUX    Tcinc                 0.302   Mcompar_n0008_cy<6>
                                                       Mcompar_n0008_cy<6>
    SLICE_X22Y29.B1      net (fanout=26)       1.476   Mcompar_n0008_cy<6>
    SLICE_X22Y29.COUT    Topcyb                0.448   timer<7>
                                                       Mcount_timer_lut<5>
                                                       Mcount_timer_cy<7>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_timer_cy<7>
    SLICE_X22Y30.COUT    Tbyp                  0.091   timer<11>
                                                       Mcount_timer_cy<11>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_timer_cy<11>
    SLICE_X22Y31.COUT    Tbyp                  0.091   timer<15>
                                                       Mcount_timer_cy<15>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_timer_cy<15>
    SLICE_X22Y32.COUT    Tbyp                  0.091   timer<19>
                                                       Mcount_timer_cy<19>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_timer_cy<19>
    SLICE_X22Y33.CLK     Tcinck                0.319   timer<23>
                                                       Mcount_timer_xor<23>
                                                       timer_23
    -------------------------------------------------  ---------------------------
    Total                                      5.249ns (2.292ns logic, 2.957ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_0 (FF)
  Destination:          timer_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.080ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.694 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_0 to timer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.476   timer<3>
                                                       timer_0
    SLICE_X20Y31.A1      net (fanout=2)        1.202   timer<0>
    SLICE_X20Y31.COUT    Topcya                0.474   Mcompar_n0008_cy<3>
                                                       Mcompar_n0008_lut<0>
                                                       Mcompar_n0008_cy<3>
    SLICE_X20Y32.CIN     net (fanout=1)        0.135   Mcompar_n0008_cy<3>
    SLICE_X20Y32.CMUX    Tcinc                 0.302   Mcompar_n0008_cy<6>
                                                       Mcompar_n0008_cy<6>
    SLICE_X22Y29.A3      net (fanout=26)       1.283   Mcompar_n0008_cy<6>
    SLICE_X22Y29.COUT    Topcya                0.472   timer<7>
                                                       Mcount_timer_lut<4>
                                                       Mcount_timer_cy<7>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_timer_cy<7>
    SLICE_X22Y30.COUT    Tbyp                  0.091   timer<11>
                                                       Mcount_timer_cy<11>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_timer_cy<11>
    SLICE_X22Y31.COUT    Tbyp                  0.091   timer<15>
                                                       Mcount_timer_cy<15>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_timer_cy<15>
    SLICE_X22Y32.COUT    Tbyp                  0.091   timer<19>
                                                       Mcount_timer_cy<19>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_timer_cy<19>
    SLICE_X22Y33.CLK     Tcinck                0.319   timer<23>
                                                       Mcount_timer_xor<23>
                                                       timer_23
    -------------------------------------------------  ---------------------------
    Total                                      5.080ns (2.316ns logic, 2.764ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_8 (FF)
  Destination:          timer_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.067ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.694 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_8 to timer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.AQ      Tcko                  0.476   timer<11>
                                                       timer_8
    SLICE_X20Y31.B1      net (fanout=2)        1.011   timer<8>
    SLICE_X20Y31.COUT    Topcyb                0.483   Mcompar_n0008_cy<3>
                                                       Mcompar_n0008_lut<1>
                                                       Mcompar_n0008_cy<3>
    SLICE_X20Y32.CIN     net (fanout=1)        0.135   Mcompar_n0008_cy<3>
    SLICE_X20Y32.CMUX    Tcinc                 0.302   Mcompar_n0008_cy<6>
                                                       Mcompar_n0008_cy<6>
    SLICE_X22Y29.B1      net (fanout=26)       1.476   Mcompar_n0008_cy<6>
    SLICE_X22Y29.COUT    Topcyb                0.448   timer<7>
                                                       Mcount_timer_lut<5>
                                                       Mcount_timer_cy<7>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_timer_cy<7>
    SLICE_X22Y30.COUT    Tbyp                  0.091   timer<11>
                                                       Mcount_timer_cy<11>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_timer_cy<11>
    SLICE_X22Y31.COUT    Tbyp                  0.091   timer<15>
                                                       Mcount_timer_cy<15>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_timer_cy<15>
    SLICE_X22Y32.COUT    Tbyp                  0.091   timer<19>
                                                       Mcount_timer_cy<19>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_timer_cy<19>
    SLICE_X22Y33.CLK     Tcinck                0.319   timer<23>
                                                       Mcount_timer_xor<23>
                                                       timer_23
    -------------------------------------------------  ---------------------------
    Total                                      5.067ns (2.301ns logic, 2.766ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point timer_21 (SLICE_X22Y33.CIN), 776 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_0 (FF)
  Destination:          timer_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.237ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.694 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_0 to timer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.476   timer<3>
                                                       timer_0
    SLICE_X20Y31.A1      net (fanout=2)        1.202   timer<0>
    SLICE_X20Y31.COUT    Topcya                0.474   Mcompar_n0008_cy<3>
                                                       Mcompar_n0008_lut<0>
                                                       Mcompar_n0008_cy<3>
    SLICE_X20Y32.CIN     net (fanout=1)        0.135   Mcompar_n0008_cy<3>
    SLICE_X20Y32.CMUX    Tcinc                 0.302   Mcompar_n0008_cy<6>
                                                       Mcompar_n0008_cy<6>
    SLICE_X22Y29.B1      net (fanout=26)       1.476   Mcompar_n0008_cy<6>
    SLICE_X22Y29.COUT    Topcyb                0.448   timer<7>
                                                       Mcount_timer_lut<5>
                                                       Mcount_timer_cy<7>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_timer_cy<7>
    SLICE_X22Y30.COUT    Tbyp                  0.091   timer<11>
                                                       Mcount_timer_cy<11>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_timer_cy<11>
    SLICE_X22Y31.COUT    Tbyp                  0.091   timer<15>
                                                       Mcount_timer_cy<15>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_timer_cy<15>
    SLICE_X22Y32.COUT    Tbyp                  0.091   timer<19>
                                                       Mcount_timer_cy<19>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_timer_cy<19>
    SLICE_X22Y33.CLK     Tcinck                0.307   timer<23>
                                                       Mcount_timer_xor<23>
                                                       timer_21
    -------------------------------------------------  ---------------------------
    Total                                      5.237ns (2.280ns logic, 2.957ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_0 (FF)
  Destination:          timer_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.068ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.694 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_0 to timer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.476   timer<3>
                                                       timer_0
    SLICE_X20Y31.A1      net (fanout=2)        1.202   timer<0>
    SLICE_X20Y31.COUT    Topcya                0.474   Mcompar_n0008_cy<3>
                                                       Mcompar_n0008_lut<0>
                                                       Mcompar_n0008_cy<3>
    SLICE_X20Y32.CIN     net (fanout=1)        0.135   Mcompar_n0008_cy<3>
    SLICE_X20Y32.CMUX    Tcinc                 0.302   Mcompar_n0008_cy<6>
                                                       Mcompar_n0008_cy<6>
    SLICE_X22Y29.A3      net (fanout=26)       1.283   Mcompar_n0008_cy<6>
    SLICE_X22Y29.COUT    Topcya                0.472   timer<7>
                                                       Mcount_timer_lut<4>
                                                       Mcount_timer_cy<7>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_timer_cy<7>
    SLICE_X22Y30.COUT    Tbyp                  0.091   timer<11>
                                                       Mcount_timer_cy<11>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_timer_cy<11>
    SLICE_X22Y31.COUT    Tbyp                  0.091   timer<15>
                                                       Mcount_timer_cy<15>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_timer_cy<15>
    SLICE_X22Y32.COUT    Tbyp                  0.091   timer<19>
                                                       Mcount_timer_cy<19>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_timer_cy<19>
    SLICE_X22Y33.CLK     Tcinck                0.307   timer<23>
                                                       Mcount_timer_xor<23>
                                                       timer_21
    -------------------------------------------------  ---------------------------
    Total                                      5.068ns (2.304ns logic, 2.764ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_8 (FF)
  Destination:          timer_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.055ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.694 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_8 to timer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.AQ      Tcko                  0.476   timer<11>
                                                       timer_8
    SLICE_X20Y31.B1      net (fanout=2)        1.011   timer<8>
    SLICE_X20Y31.COUT    Topcyb                0.483   Mcompar_n0008_cy<3>
                                                       Mcompar_n0008_lut<1>
                                                       Mcompar_n0008_cy<3>
    SLICE_X20Y32.CIN     net (fanout=1)        0.135   Mcompar_n0008_cy<3>
    SLICE_X20Y32.CMUX    Tcinc                 0.302   Mcompar_n0008_cy<6>
                                                       Mcompar_n0008_cy<6>
    SLICE_X22Y29.B1      net (fanout=26)       1.476   Mcompar_n0008_cy<6>
    SLICE_X22Y29.COUT    Topcyb                0.448   timer<7>
                                                       Mcount_timer_lut<5>
                                                       Mcount_timer_cy<7>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_timer_cy<7>
    SLICE_X22Y30.COUT    Tbyp                  0.091   timer<11>
                                                       Mcount_timer_cy<11>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_timer_cy<11>
    SLICE_X22Y31.COUT    Tbyp                  0.091   timer<15>
                                                       Mcount_timer_cy<15>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_timer_cy<15>
    SLICE_X22Y32.COUT    Tbyp                  0.091   timer<19>
                                                       Mcount_timer_cy<19>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_timer_cy<19>
    SLICE_X22Y33.CLK     Tcinck                0.307   timer<23>
                                                       Mcount_timer_xor<23>
                                                       timer_21
    -------------------------------------------------  ---------------------------
    Total                                      5.055ns (2.289ns logic, 2.766ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ax_debounce_m0/q_reg_18 (SLICE_X5Y23.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ax_debounce_m0/q_reg_18 (FF)
  Destination:          ax_debounce_m0/q_reg_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ax_debounce_m0/q_reg_18 to ax_debounce_m0/q_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.DQ       Tcko                  0.198   ax_debounce_m0/q_reg<18>
                                                       ax_debounce_m0/q_reg_18
    SLICE_X5Y23.D6       net (fanout=3)        0.025   ax_debounce_m0/q_reg<18>
    SLICE_X5Y23.CLK      Tah         (-Th)    -0.215   ax_debounce_m0/q_reg<18>
                                                       ax_debounce_m0/q_next<18>1
                                                       ax_debounce_m0/q_reg_18
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point ax_debounce_m0/button_out (SLICE_X7Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ax_debounce_m0/button_out (FF)
  Destination:          ax_debounce_m0/button_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ax_debounce_m0/button_out to ax_debounce_m0/button_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.AQ       Tcko                  0.198   ax_debounce_m0/button_out
                                                       ax_debounce_m0/button_out
    SLICE_X7Y27.A6       net (fanout=3)        0.027   ax_debounce_m0/button_out
    SLICE_X7Y27.CLK      Tah         (-Th)    -0.215   ax_debounce_m0/button_out
                                                       ax_debounce_m0/button_out_rstpot
                                                       ax_debounce_m0/button_out
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point ax_debounce_m0/q_reg_7 (SLICE_X7Y21.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ax_debounce_m0/q_reg_7 (FF)
  Destination:          ax_debounce_m0/q_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ax_debounce_m0/q_reg_7 to ax_debounce_m0/q_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y21.AQ       Tcko                  0.198   ax_debounce_m0/q_reg<10>
                                                       ax_debounce_m0/q_reg_7
    SLICE_X7Y21.A6       net (fanout=3)        0.031   ax_debounce_m0/q_reg<7>
    SLICE_X7Y21.CLK      Tah         (-Th)    -0.215   ax_debounce_m0/q_reg<10>
                                                       ax_debounce_m0/q_next<7>1
                                                       ax_debounce_m0/q_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ax_pwm_m0/period_cnt<4>/CLK
  Logical resource: ax_pwm_m0/period_cnt_1/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: ax_pwm_m0/period_cnt<4>/SR
  Logical resource: ax_pwm_m0/period_cnt_1/SR
  Location pin: SLICE_X8Y25.SR
  Clock network: rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.311|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15265 paths, 0 nets, and 610 connections

Design statistics:
   Minimum period:   5.311ns{1}   (Maximum frequency: 188.288MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 10 20:30:17 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



