## Hi there , I'm Siba Kumar Panda ðŸ‘‹

- ðŸ”­ Iâ€™m currently working on VLSI Design & Verification domain
- ðŸŒ± Iâ€™m currently learning lots of stuff related to advanced verification
- ðŸ‘¯ Iâ€™m looking to collaborate on research in VLSI computing , VLSI architecture ,VLSI verification
- ðŸ¤” Enjoy in coding with : Verilog , SV , UVM
- ðŸ’¬ Goal : Learn & contribute more to open source projects
- ðŸ“« How to reach me: Just drop me an email
- ðŸ˜„ Pronouns: He/Him
- âš¡ Fun fact: Love to Learn , Unlearn & UnLearn

 <!--
**Sibakumarpanda/Sibakumarpanda** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile. 
