Info: Generated by version: 20.3 build 158
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/stratix10/Documents/deep_south_interface/Base_Image/qsys/ip/qsys_top/processor_clock_crossing_bridge.ip --block-symbol-file --output-directory=/home/stratix10/Documents/deep_south_interface/Base_Image/qsys/ip/qsys_top/processor_clock_crossing_bridge --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/stratix10/Documents/deep_south_interface/Base_Image/qsys/ip/qsys_top/processor_clock_crossing_bridge.ip --synthesis=VERILOG --output-directory=/home/stratix10/Documents/deep_south_interface/Base_Image/qsys/ip/qsys_top/processor_clock_crossing_bridge --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: processor_clock_crossing_bridge: "Transforming system: processor_clock_crossing_bridge"
Info: processor_clock_crossing_bridge: "Naming system components in system: processor_clock_crossing_bridge"
Info: processor_clock_crossing_bridge: "Processing generation queue"
Info: processor_clock_crossing_bridge: "Generating: processor_clock_crossing_bridge"
Info: processor_clock_crossing_bridge: "Generating: processor_clock_crossing_bridge_altera_avalon_mm_clock_crossing_bridge_1920_fdcxukq"
Info: my_altera_avalon_dc_fifo_cmd_fifo: "Generating: my_altera_avalon_dc_fifo_cmd_fifo"
Info: my_altera_avalon_dc_fifo_rsp_fifo: "Generating: my_altera_avalon_dc_fifo_rsp_fifo"
Info: processor_clock_crossing_bridge: "Generating: processor_clock_crossing_bridge_altera_avalon_mm_clock_crossing_bridge_altera_avalon_dc_fifo_1920_2w3unsi"
Info: processor_clock_crossing_bridge: "Generating: processor_clock_crossing_bridge_altera_avalon_mm_clock_crossing_bridge_altera_avalon_dc_fifo_1920_qtw4p6a"
Info: processor_clock_crossing_bridge: "Generating: processor_clock_crossing_bridge_altera_avalon_dc_fifo_1940_j7a573y"
Info: processor_clock_crossing_bridge: Done "processor_clock_crossing_bridge" with 5 modules, 8 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in processor_clock_crossing_bridge. No files generated.
Info: Finished: Generate IP Core Documentation
