Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sat Feb 21 13:30:47 2026
| Host         : Ayan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file switch_to_7seg_timing_summary_routed.rpt -pb switch_to_7seg_timing_summary_routed.pb -rpx switch_to_7seg_timing_summary_routed.rpx -warn_on_violation
| Design       : switch_to_7seg
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.948ns  (logic 5.366ns (53.939%)  route 4.582ns (46.061%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           2.515     3.966    SW_IBUF[1]
    SLICE_X43Y51         LUT4 (Prop_lut4_I2_O)        0.152     4.118 r  SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.067     6.185    SEG_OBUF[3]
    K14                  OBUF (Prop_obuf_I_O)         3.763     9.948 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.948    SEG[3]
    K14                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.736ns  (logic 5.357ns (55.019%)  route 4.379ns (44.981%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           2.717     4.167    SW_IBUF[1]
    SLICE_X43Y55         LUT4 (Prop_lut4_I3_O)        0.152     4.319 r  SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.663     5.982    SEG_OBUF[5]
    L15                  OBUF (Prop_obuf_I_O)         3.754     9.736 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.736    SEG[5]
    L15                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.502ns  (logic 5.414ns (56.977%)  route 4.088ns (43.023%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  SW_IBUF[3]_inst/O
                         net (fo=7, routed)           2.280     3.809    SW_IBUF[3]
    SLICE_X43Y55         LUT4 (Prop_lut4_I0_O)        0.152     3.961 r  SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.808     5.768    SEG_OBUF[0]
    N15                  OBUF (Prop_obuf_I_O)         3.734     9.502 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.502    SEG[0]
    N15                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.488ns  (logic 5.104ns (53.791%)  route 4.384ns (46.209%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           2.717     4.167    SW_IBUF[1]
    SLICE_X43Y55         LUT4 (Prop_lut4_I1_O)        0.124     4.291 r  SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.668     5.959    SEG_OBUF[4]
    N16                  OBUF (Prop_obuf_I_O)         3.529     9.488 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.488    SEG[4]
    N16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.275ns  (logic 5.088ns (54.852%)  route 4.188ns (45.148%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           2.515     3.966    SW_IBUF[1]
    SLICE_X43Y51         LUT4 (Prop_lut4_I2_O)        0.124     4.090 r  SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.672     5.762    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.513     9.275 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.275    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.151ns  (logic 5.199ns (56.808%)  route 3.953ns (43.192%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  SW_IBUF[3]_inst/O
                         net (fo=7, routed)           2.280     3.809    SW_IBUF[3]
    SLICE_X43Y55         LUT4 (Prop_lut4_I0_O)        0.124     3.933 r  SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.672     5.605    SEG_OBUF[1]
    L14                  OBUF (Prop_obuf_I_O)         3.547     9.151 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.151    SEG[1]
    L14                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.912ns  (logic 5.096ns (57.183%)  route 3.816ns (42.817%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           2.290     3.741    SW_IBUF[1]
    SLICE_X43Y51         LUT4 (Prop_lut4_I3_O)        0.124     3.865 r  SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.525     5.390    SEG_OBUF[6]
    J16                  OBUF (Prop_obuf_I_O)         3.521     8.912 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.912    SEG[6]
    J16                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.495ns (65.839%)  route 0.776ns (34.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           0.435     0.656    SW_IBUF[0]
    SLICE_X43Y55         LUT4 (Prop_lut4_I3_O)        0.045     0.701 r  SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.341     1.041    SEG_OBUF[4]
    N16                  OBUF (Prop_obuf_I_O)         1.230     2.271 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.271    SEG[4]
    N16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.327ns  (logic 1.513ns (65.008%)  route 0.814ns (34.992%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           0.487     0.708    SW_IBUF[0]
    SLICE_X43Y55         LUT4 (Prop_lut4_I2_O)        0.045     0.753 r  SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.080    SEG_OBUF[1]
    L14                  OBUF (Prop_obuf_I_O)         1.247     2.327 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.327    SEG[1]
    L14                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.488ns (63.803%)  route 0.844ns (36.197%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           0.564     0.784    SW_IBUF[0]
    SLICE_X43Y51         LUT4 (Prop_lut4_I1_O)        0.045     0.829 r  SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.280     1.109    SEG_OBUF[6]
    J16                  OBUF (Prop_obuf_I_O)         1.222     2.332 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.332    SEG[6]
    J16                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.583ns (67.424%)  route 0.765ns (32.576%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           0.435     0.656    SW_IBUF[0]
    SLICE_X43Y55         LUT4 (Prop_lut4_I2_O)        0.049     0.705 r  SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.330     1.034    SEG_OBUF[5]
    L15                  OBUF (Prop_obuf_I_O)         1.314     2.348 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.348    SEG[5]
    L15                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.479ns (62.443%)  route 0.890ns (37.557%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           0.563     0.783    SW_IBUF[0]
    SLICE_X43Y51         LUT4 (Prop_lut4_I3_O)        0.045     0.828 r  SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.155    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.214     2.369 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.369    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.561ns (63.801%)  route 0.886ns (36.199%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           0.487     0.708    SW_IBUF[0]
    SLICE_X43Y55         LUT4 (Prop_lut4_I3_O)        0.046     0.754 r  SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.399     1.152    SEG_OBUF[0]
    N15                  OBUF (Prop_obuf_I_O)         1.294     2.447 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.447    SEG[0]
    N15                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.645ns  (logic 1.592ns (60.184%)  route 1.053ns (39.816%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           0.563     0.783    SW_IBUF[0]
    SLICE_X43Y51         LUT4 (Prop_lut4_I3_O)        0.048     0.831 r  SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.491     1.322    SEG_OBUF[3]
    K14                  OBUF (Prop_obuf_I_O)         1.324     2.645 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.645    SEG[3]
    K14                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------





