#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Feb 21 11:00:06 2022
# Process ID: 20492
# Current directory: C:/Users/anags/OneDrive/Desktop/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14220 C:\Users\anags\OneDrive\Desktop\project_1\project_1.xpr
# Log file: C:/Users/anags/OneDrive/Desktop/project_1/vivado.log
# Journal file: C:/Users/anags/OneDrive/Desktop/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/anags/OneDrive/Desktop/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 890.508 ; gain = 214.301
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_puerto_serie_behav -key {Behavioral:sim_1:Functional:tb_puerto_serie} -tclbatch {tb_puerto_serie.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_puerto_serie.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 921.305 ; gain = 3.406
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_puerto_serie_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 921.305 ; gain = 3.672
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 938.383 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 938.383 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 959.871 ; gain = 0.000
run all
step
Stopped at time : 30456460 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/receptor.vhd" Line 57
step
Stopped at time : 30456460 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/transmisor.vhd" Line 59
step
Stopped at time : 30456460 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/transmisor.vhd" Line 65
step
Stopped at time : 30456465 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/tb.vhd" Line 39
step
Stopped at time : 30456465 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/tb.vhd" Line 42
step
Stopped at time : 30456465 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/receptor.vhd" Line 53
step
Stopped at time : 30456465 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/receptor.vhd" Line 57
step
Stopped at time : 30456465 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/receptor.vhd" Line 58
step
Stopped at time : 30456465 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/receptor.vhd" Line 59
step
Stopped at time : 30456465 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/receptor.vhd" Line 60
step
Stopped at time : 30456465 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/receptor.vhd" Line 61
step
Stopped at time : 30456465 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/receptor.vhd" Line 62
step
Stopped at time : 30456465 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/receptor.vhd" Line 63
step
Stopped at time : 30456465 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/receptor.vhd" Line 67
step
Stopped at time : 30456465 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/transmisor.vhd" Line 59
step
Stopped at time : 30456465 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/transmisor.vhd" Line 65
step
Stopped at time : 30456465 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/transmisor.vhd" Line 66
step
Stopped at time : 30456465 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/transmisor.vhd" Line 67
step
Stopped at time : 30456465 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/transmisor.vhd" Line 68
step
Stopped at time : 30456465 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/transmisor.vhd" Line 69
step
Stopped at time : 30456465 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/transmisor.vhd" Line 79
step
Stopped at time : 30456470 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/tb.vhd" Line 39
step
Stopped at time : 30456470 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/tb.vhd" Line 42
step
Stopped at time : 30456470 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/receptor.vhd" Line 53
run all
step
Stopped at time : 39484340 ns : File "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/receptor.vhd" Line 57
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1134.629 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_puerto_serie'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1134.629 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1134.629 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_puerto_serie'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1134.629 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1134.629 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1134.629 ; gain = 0.000
run all
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1134.629 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_puerto_serie'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1134.629 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_puerto_serie'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1134.629 ; gain = 0.000
run all
launch_runs synth_1 -jobs 4
[Mon Feb 21 11:50:55 2022] Launched synth_1...
Run output will be captured here: C:/Users/anags/OneDrive/Desktop/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Feb 21 11:52:04 2022] Launched impl_1...
Run output will be captured here: C:/Users/anags/OneDrive/Desktop/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 21 11:53:24 2022] Launched impl_1...
Run output will be captured here: C:/Users/anags/OneDrive/Desktop/project_1/project_1.runs/impl_1/runme.log
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.309 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1234.309 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.309 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1234.309 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/anags/OneDrive/Desktop/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Feb 21 11:59:23 2022] Launched synth_1...
Run output will be captured here: C:/Users/anags/OneDrive/Desktop/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Feb 21 12:00:28 2022] Launched impl_1...
Run output will be captured here: C:/Users/anags/OneDrive/Desktop/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 21 12:01:49 2022] Launched impl_1...
Run output will be captured here: C:/Users/anags/OneDrive/Desktop/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1234.309 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4E0CFA
set_property PROGRAM.FILE {C:/Users/anags/OneDrive/Desktop/project_1/project_1.runs/impl_1/puerto_serie.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/anags/OneDrive/Desktop/project_1/project_1.runs/impl_1/puerto_serie.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_puerto_serie_behav -key {Behavioral:sim_1:Functional:tb_puerto_serie} -tclbatch {tb_puerto_serie.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_puerto_serie.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_puerto_serie_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2341.457 ; gain = 0.000
run all
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.297 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 3288.832 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 3288.832 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3288.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 3409.262 ; gain = 992.164
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_puerto_serie_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_puerto_serie_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_puerto_serie_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_puerto_serie_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_puerto_serie_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_puerto_serie_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puerto_serie
INFO: [VRFC 10-311] analyzing module transmisor
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_puerto_serie'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
"xelab -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_puerto_serie_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_puerto_serie xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_puerto_serie_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_puerto_serie xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_puerto_serie_time_impl.sdf", for root module "tb_puerto_serie/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_puerto_serie_time_impl.sdf", for root module "tb_puerto_serie/dut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.transmisor
Compiling module xil_defaultlib.puerto_serie
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_time_impl

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/xsim.dir/tb_puerto_serie_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/xsim.dir/tb_puerto_serie_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 21 12:12:32 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 21 12:12:32 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3420.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_puerto_serie_time_impl -key {Post-Implementation:sim_1:Timing:tb_puerto_serie} -tclbatch {tb_puerto_serie.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_puerto_serie.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_puerto_serie_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 3420.711 ; gain = 1003.613
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3420.711 ; gain = 0.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A4E0CFA
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3420.711 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_puerto_serie_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_puerto_serie_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_puerto_serie_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_puerto_serie_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_puerto_serie_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_puerto_serie_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puerto_serie
INFO: [VRFC 10-311] analyzing module transmisor
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
"xelab -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_puerto_serie_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_puerto_serie xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_puerto_serie_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_puerto_serie xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_puerto_serie_time_impl.sdf", for root module "tb_puerto_serie/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_puerto_serie_time_impl.sdf", for root module "tb_puerto_serie/dut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.transmisor
Compiling module xil_defaultlib.puerto_serie
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 3422.246 ; gain = 1.535
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: El proceso no tiene acceso al archivo porque est siendo utilizado por otro proceso: "C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: El proceso no tiene acceso al archivo porque est siendo utilizado por otro proceso: "C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 21 12:16:06 2022...
