Protel Design System Design Rule Check
PCB File : D:\Projects\Hygrometer\Altium\PCB_Hygrometer\Hygrometer.PcbDoc
Date     : 18.10.2022
Time     : 23:42:04

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.15mm) (InPolygon),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.15mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.2mm) (OnLayer('Multi-Layer') and IsPad),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0mm) ((HasFootprint('CON: HOLDER 18650 x1'))),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net NetB1_1 Between Pad D2-5(34.29mm,172.245mm) on Top Layer [Unplated] And Pad B1-1(41.275mm,215.329mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R12-1(40.381mm,147.267mm) on Top Layer And Pad B1-2(41.275mm,151.029mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net FLASH Between Pad C1-1(40.407mm,182.88mm) on Top Layer And Pad R4-1(42.815mm,182.88mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FLASH Between Pad SB1-2(32.385mm,183.905mm) on Top Layer And Pad C1-1(40.407mm,182.88mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C1-2(41.407mm,182.88mm) on Top Layer And Pad C7-2(42.345mm,185.097mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V_USB Between Pad VD1-1(36.264mm,166.854mm) on Top Layer And Pad C2-1(40.08mm,167.854mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V_USB Between Pad C2-1(40.08mm,167.854mm) on Top Layer And Pad X1-B4(44.345mm,168.77mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C4-2(38.672mm,167.854mm) on Top Layer And Pad C2-2(41.08mm,167.854mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C2-2(41.08mm,167.854mm) on Top Layer And Pad R2-1(41.91mm,170.68mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC3_1 Between Pad C3-1(36.264mm,166.446mm) on Top Layer And Pad R8-1(38.672mm,166.446mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C3-2(37.264mm,166.446mm) on Top Layer And Pad C4-2(38.672mm,167.854mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D2-3(33.02mm,166.845mm) on Top Layer [Unplated] And Pad C3-2(37.264mm,166.446mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetB1_1 Between Pad D2-5(34.29mm,172.245mm) on Top Layer [Unplated] And Pad C4-1(37.672mm,167.854mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetB1_1 Between Pad C4-1(37.672mm,167.854mm) on Top Layer And Pad R8-2(39.672mm,166.446mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C4-2(38.672mm,167.854mm) on Top Layer And Pad R5-2(39.672mm,165.038mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC5_1 Between Pad R9-2(35.862mm,143.709mm) on Top Layer And Pad C5-1(47.421mm,148.267mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC6_1 Between Pad C6-1(32.454mm,143.709mm) on Top Layer And Pad VD2-2(32.804mm,147.992mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetD1_1 Between Pad VT1-5(32.99mm,156.46mm) on Top Layer And Pad D1-1(38.675mm,161.925mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_2 Between Pad R5-1(38.672mm,165.038mm) on Top Layer And Pad D1-2(38.675mm,160.975mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_3 Between Pad VT1-4(32.99mm,162.56mm) on Top Layer And Pad D1-3(38.675mm,160.025mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC3_1 Between Pad R8-1(38.672mm,166.446mm) on Top Layer And Pad D1-5(41.275mm,160.975mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D1-6(41.275mm,161.925mm) on Top Layer And Pad R1-1(41.91mm,162.06mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D2-1(30.48mm,166.845mm) on Top Layer [Unplated] And Pad D2-3(33.02mm,166.845mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetD2_2 Between Pad D2-2(31.75mm,166.845mm) on Top Layer [Unplated] And Pad R10-1(38.1mm,170.95mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V_USB Between Pad D2-8(30.48mm,172.245mm) on Top Layer [Unplated] And Pad D2-4(34.29mm,166.845mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net +5V_USB Between Pad D2-4(34.29mm,166.845mm) on Top Layer [Unplated] And Pad VD1-1(36.264mm,166.854mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD2_7 Between Pad D2-7(31.75mm,172.245mm) on Top Layer [Unplated] And Pad R6-2(37.264mm,165.038mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RESET Between Pad D3-1(33.775mm,202.58mm) on Top Layer And Pad R7-1(41.41mm,180.34mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FLASH Between Pad R4-1(42.815mm,182.88mm) on Top Layer And Pad D3-18(48.775mm,194.58mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net EN Between Pad D3-3(33.775mm,198.58mm) on Top Layer And Pad R11-1(39.937mm,184.097mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC6_1 Between Pad D4-1(34.764mm,148.167mm) on Top Layer And Pad R12-2(40.381mm,148.267mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC6_1 Between Pad VD2-2(32.804mm,147.992mm) on Top Layer [Unplated] And Pad D4-1(34.764mm,148.167mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D4-2(34.764mm,147.217mm) on Top Layer And Pad R13-1(38.973mm,147.267mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD4_3 Between Pad D4-3(34.764mm,146.267mm) on Top Layer And Pad R17-1(43.197mm,147.267mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD4_4 Between Pad D4-4(37.364mm,146.267mm) on Top Layer And Pad R17-2(43.197mm,148.267mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R1-1(41.91mm,162.06mm) on Top Layer And Pad X1-A1(44.345mm,163.17mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR1_2 Between Pad R1-2(41.91mm,163.06mm) on Top Layer And Pad X1-A5(44.345mm,165.12mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R13-1(38.973mm,147.267mm) on Top Layer And Pad R12-1(40.381mm,147.267mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR13_2 Between Pad R13-2(38.973mm,148.267mm) on Top Layer And Pad R14-1(41.789mm,147.267mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR13_2 Between Pad R14-1(41.789mm,147.267mm) on Top Layer And Pad R15-2(46.013mm,148.267mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD4_3 Between Pad R16-1(44.605mm,147.267mm) on Top Layer And Pad R15-1(46.013mm,147.267mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD4_3 Between Pad R17-1(43.197mm,147.267mm) on Top Layer And Pad R16-1(44.605mm,147.267mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD4_4 Between Pad R17-2(43.197mm,148.267mm) on Top Layer And Pad R16-2(44.605mm,148.267mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R2-1(41.91mm,170.68mm) on Top Layer And Pad X1-B1(44.345mm,169.57mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR2_2 Between Pad R2-2(41.91mm,169.68mm) on Top Layer And Pad X1-B5(44.345mm,168.12mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 1WIRE Between Pad R3-1(47.26mm,215.9mm) on Top Layer And Pad X4-2(48.26mm,219.71mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR6_1 Between Pad VD1-2(36.264mm,167.854mm) on Top Layer And Pad R6-1(36.264mm,165.038mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RESET Between Pad R7-1(41.41mm,180.34mm) on Top Layer And Pad SB2-2(48.26mm,183.905mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC5_1 Between Pad VD2-1(32.804mm,145.392mm) on Top Layer [Unplated] And Pad R9-2(35.862mm,143.709mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetVT1_1 Between Pad VT1-8(34.94mm,156.46mm) on Top Layer And Pad VT1-1(34.94mm,162.56mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad VT1-3(33.64mm,162.56mm) on Top Layer And Pad VT1-2(34.29mm,162.56mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad VT1-6(33.64mm,156.46mm) on Top Layer And Pad VT1-7(34.29mm,156.46mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V_USB Between Pad X1-A4(44.345mm,163.97mm) on Top Layer And Pad X1-B4(44.345mm,168.77mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V_USB Between Pad X1-A4(44.345mm,163.97mm) on Top Layer And Pad X5-1(55.88mm,155.095mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 1WIRE Between Pad X2-2(33.02mm,219.71mm) on Multi-Layer And Pad X3-2(40.64mm,219.71mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 1WIRE Between Pad X3-2(40.64mm,219.71mm) on Multi-Layer And Pad X4-2(48.26mm,219.71mm) on Multi-Layer 
Rule Violations :56

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.15mm) (Max=10mm) (Preferred=0.15mm) (All)
Rule Violations :0

Processing Rule : SMD To Corner (Distance=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.5mm) (Conductor Width=0.3mm) (Air Gap=0.2mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.3mm) (Max=10mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.3mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.2mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.2mm) Between Pad D1-2(38.675mm,160.975mm) on Top Layer And Pad D1-3(38.675mm,160.025mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.2mm) Between Pad D1-4(41.275mm,160.025mm) on Top Layer And Pad D1-5(41.275mm,160.975mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.2mm) Between Pad D4-2(34.764mm,147.217mm) on Top Layer And Pad D4-3(34.764mm,146.267mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad VT1-1(34.94mm,162.56mm) on Top Layer And Pad VT1-2(34.29mm,162.56mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad VT1-2(34.29mm,162.56mm) on Top Layer And Pad VT1-3(33.64mm,162.56mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad VT1-3(33.64mm,162.56mm) on Top Layer And Pad VT1-4(32.99mm,162.56mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad VT1-5(32.99mm,156.46mm) on Top Layer And Pad VT1-6(33.64mm,156.46mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad VT1-6(33.64mm,156.46mm) on Top Layer And Pad VT1-7(34.29mm,156.46mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad VT1-7(34.29mm,156.46mm) on Top Layer And Pad VT1-8(34.94mm,156.46mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.2mm) Between Pad X1-A1(44.345mm,163.17mm) on Top Layer And Pad X1-A4(44.345mm,163.97mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.17mm < 0.2mm) Between Pad X1-A1(44.345mm,163.17mm) on Top Layer And Pad X1-MH(45.22mm,162.05mm) on Multi-Layer [Top Solder] Mask Sliver [0.17mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.2mm) Between Pad X1-A4(44.345mm,163.97mm) on Top Layer And Pad X1-B8(44.345mm,164.62mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.2mm) Between Pad X1-A5(44.345mm,165.12mm) on Top Layer And Pad X1-B7(44.345mm,165.62mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.2mm) Between Pad X1-A5(44.345mm,165.12mm) on Top Layer And Pad X1-B8(44.345mm,164.62mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.2mm) Between Pad X1-A6(44.345mm,166.12mm) on Top Layer And Pad X1-A7(44.345mm,166.62mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.2mm) Between Pad X1-A6(44.345mm,166.12mm) on Top Layer And Pad X1-B7(44.345mm,165.62mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.2mm) Between Pad X1-A7(44.345mm,166.62mm) on Top Layer And Pad X1-B6(44.345mm,167.12mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.2mm) Between Pad X1-A8(44.345mm,167.62mm) on Top Layer And Pad X1-B5(44.345mm,168.12mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.2mm) Between Pad X1-A8(44.345mm,167.62mm) on Top Layer And Pad X1-B6(44.345mm,167.12mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.2mm) Between Pad X1-B1(44.345mm,169.57mm) on Top Layer And Pad X1-B4(44.345mm,168.77mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.17mm < 0.2mm) Between Pad X1-B1(44.345mm,169.57mm) on Top Layer And Pad X1-MH(45.22mm,170.69mm) on Multi-Layer [Top Solder] Mask Sliver [0.17mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.2mm) Between Pad X1-B4(44.345mm,168.77mm) on Top Layer And Pad X1-B5(44.345mm,168.12mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
Rule Violations :22

Processing Rule : Silk To Solder Mask (Clearance=0.2mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.2mm) Between Arc (55.88mm,155.095mm) on Top Overlay And Pad X5-1(55.88mm,155.095mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.2mm) Between Arc (55.88mm,158.595mm) on Top Overlay And Pad X5-2(55.88mm,158.595mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C1-1(40.407mm,182.88mm) on Top Layer And Track (40.007mm,182.48mm)(40.007mm,183.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C1-1(40.407mm,182.88mm) on Top Layer And Track (40.007mm,182.48mm)(41.807mm,182.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C1-1(40.407mm,182.88mm) on Top Layer And Track (40.007mm,183.28mm)(41.807mm,183.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C1-2(41.407mm,182.88mm) on Top Layer And Text "R7" (41.224mm,181.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C1-2(41.407mm,182.88mm) on Top Layer And Track (40.007mm,182.48mm)(41.807mm,182.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C1-2(41.407mm,182.88mm) on Top Layer And Track (40.007mm,183.28mm)(41.807mm,183.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C1-2(41.407mm,182.88mm) on Top Layer And Track (41.807mm,182.48mm)(41.807mm,183.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C2-1(40.08mm,167.854mm) on Top Layer And Text "R5" (38.481mm,166.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C2-1(40.08mm,167.854mm) on Top Layer And Text "R8" (38.481mm,167.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C2-1(40.08mm,167.854mm) on Top Layer And Track (39.68mm,167.454mm)(39.68mm,168.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C2-1(40.08mm,167.854mm) on Top Layer And Track (39.68mm,167.454mm)(41.48mm,167.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C2-1(40.08mm,167.854mm) on Top Layer And Track (39.68mm,168.254mm)(41.48mm,168.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C2-2(41.08mm,167.854mm) on Top Layer And Text "R5" (38.481mm,166.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C2-2(41.08mm,167.854mm) on Top Layer And Text "R8" (38.481mm,167.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C2-2(41.08mm,167.854mm) on Top Layer And Track (39.68mm,167.454mm)(41.48mm,167.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C2-2(41.08mm,167.854mm) on Top Layer And Track (39.68mm,168.254mm)(41.48mm,168.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C2-2(41.08mm,167.854mm) on Top Layer And Track (41.48mm,167.454mm)(41.48mm,168.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C3-1(36.264mm,166.446mm) on Top Layer And Text "R6" (36.068mm,166.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C3-1(36.264mm,166.446mm) on Top Layer And Track (35.864mm,166.046mm)(35.864mm,166.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C3-1(36.264mm,166.446mm) on Top Layer And Track (35.864mm,166.046mm)(37.664mm,166.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C3-1(36.264mm,166.446mm) on Top Layer And Track (35.864mm,166.454mm)(35.864mm,168.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C3-1(36.264mm,166.446mm) on Top Layer And Track (35.864mm,166.454mm)(36.664mm,166.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C3-1(36.264mm,166.446mm) on Top Layer And Track (35.864mm,166.846mm)(37.664mm,166.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C3-1(36.264mm,166.446mm) on Top Layer And Track (36.664mm,166.454mm)(36.664mm,168.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C3-2(37.264mm,166.446mm) on Top Layer And Text "R6" (36.068mm,166.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C3-2(37.264mm,166.446mm) on Top Layer And Track (35.864mm,166.046mm)(37.664mm,166.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C3-2(37.264mm,166.446mm) on Top Layer And Track (35.864mm,166.846mm)(37.664mm,166.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C3-2(37.264mm,166.446mm) on Top Layer And Track (37.664mm,166.046mm)(37.664mm,166.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C4-1(37.672mm,167.854mm) on Top Layer And Text "C3" (36.068mm,167.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C4-1(37.672mm,167.854mm) on Top Layer And Text "R6" (36.068mm,166.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C4-1(37.672mm,167.854mm) on Top Layer And Track (37.272mm,167.454mm)(37.272mm,168.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C4-1(37.672mm,167.854mm) on Top Layer And Track (37.272mm,167.454mm)(39.072mm,167.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C4-1(37.672mm,167.854mm) on Top Layer And Track (37.272mm,168.254mm)(39.072mm,168.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C4-2(38.672mm,167.854mm) on Top Layer And Text "C3" (36.068mm,167.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C4-2(38.672mm,167.854mm) on Top Layer And Text "R5" (38.481mm,166.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C4-2(38.672mm,167.854mm) on Top Layer And Text "R6" (36.068mm,166.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C4-2(38.672mm,167.854mm) on Top Layer And Text "R8" (38.481mm,167.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C4-2(38.672mm,167.854mm) on Top Layer And Track (37.272mm,167.454mm)(39.072mm,167.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C4-2(38.672mm,167.854mm) on Top Layer And Track (37.272mm,168.254mm)(39.072mm,168.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C4-2(38.672mm,167.854mm) on Top Layer And Track (39.072mm,167.454mm)(39.072mm,168.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C5-1(47.421mm,148.267mm) on Top Layer And Track (47.021mm,147.867mm)(47.021mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C5-1(47.421mm,148.267mm) on Top Layer And Track (47.021mm,147.867mm)(48.821mm,147.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C5-1(47.421mm,148.267mm) on Top Layer And Track (47.021mm,148.667mm)(48.821mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C5-2(48.421mm,148.267mm) on Top Layer And Track (47.021mm,147.867mm)(48.821mm,147.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C5-2(48.421mm,148.267mm) on Top Layer And Track (47.021mm,148.667mm)(48.821mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C5-2(48.421mm,148.267mm) on Top Layer And Track (48.821mm,147.867mm)(48.821mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C6-1(32.454mm,143.709mm) on Top Layer And Track (32.054mm,143.309mm)(32.054mm,144.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C6-1(32.454mm,143.709mm) on Top Layer And Track (32.054mm,143.309mm)(33.854mm,143.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C6-1(32.454mm,143.709mm) on Top Layer And Track (32.054mm,144.109mm)(33.854mm,144.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C6-2(33.454mm,143.709mm) on Top Layer And Track (32.054mm,143.309mm)(33.854mm,143.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C6-2(33.454mm,143.709mm) on Top Layer And Track (32.054mm,144.109mm)(33.854mm,144.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C6-2(33.454mm,143.709mm) on Top Layer And Track (33.854mm,143.309mm)(33.854mm,144.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C7-1(41.345mm,185.097mm) on Top Layer And Text "C1" (40.208mm,184.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C7-1(41.345mm,185.097mm) on Top Layer And Track (40.945mm,184.697mm)(40.945mm,185.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C7-1(41.345mm,185.097mm) on Top Layer And Track (40.945mm,184.697mm)(42.745mm,184.697mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C7-1(41.345mm,185.097mm) on Top Layer And Track (40.945mm,185.497mm)(42.745mm,185.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C7-2(42.345mm,185.097mm) on Top Layer And Text "C1" (40.208mm,184.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C7-2(42.345mm,185.097mm) on Top Layer And Text "R4" (42.621mm,184.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C7-2(42.345mm,185.097mm) on Top Layer And Track (40.945mm,184.697mm)(42.745mm,184.697mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C7-2(42.345mm,185.097mm) on Top Layer And Track (40.945mm,185.497mm)(42.745mm,185.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad C7-2(42.345mm,185.097mm) on Top Layer And Track (42.745mm,184.697mm)(42.745mm,185.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C8-1(36.83mm,179.445mm) on Top Layer And Track (35.03mm,178.445mm)(35.03mm,186.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C8-1(36.83mm,179.445mm) on Top Layer And Track (35.03mm,178.445mm)(38.63mm,178.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C8-1(36.83mm,179.445mm) on Top Layer And Track (35.03mm,180.445mm)(38.63mm,180.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C8-1(36.83mm,179.445mm) on Top Layer And Track (38.63mm,178.445mm)(38.63mm,186.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C8-2(36.83mm,185.045mm) on Top Layer And Track (35.03mm,178.445mm)(35.03mm,186.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C8-2(36.83mm,185.045mm) on Top Layer And Track (35.03mm,186.045mm)(38.63mm,186.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C8-2(36.83mm,185.045mm) on Top Layer And Track (38.63mm,178.445mm)(38.63mm,186.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D1-6(41.275mm,161.925mm) on Top Layer And Track (41.51mm,161.66mm)(41.51mm,163.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D1-6(41.275mm,161.925mm) on Top Layer And Track (41.51mm,161.66mm)(42.31mm,161.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D3-10(38.275mm,187.08mm) on Top Layer And Text "C8" (35.128mm,186.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.2mm) Between Pad D3-10(38.275mm,187.08mm) on Top Layer And Track (35.03mm,186.045mm)(38.63mm,186.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.2mm) Between Pad D3-10(38.275mm,187.08mm) on Top Layer And Track (38.63mm,178.445mm)(38.63mm,186.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.2mm) Between Pad D3-11(40.275mm,187.08mm) on Top Layer And Text "C7" (41.148mm,186.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D3-11(40.275mm,187.08mm) on Top Layer And Text "R11" (39.751mm,186.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D3-12(42.275mm,187.08mm) on Top Layer And Text "C7" (41.148mm,186.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D3-12(42.275mm,187.08mm) on Top Layer And Text "R11" (39.751mm,186.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D3-13(44.275mm,187.08mm) on Top Layer And Text "C7" (41.148mm,186.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D3-14(46.275mm,187.08mm) on Top Layer And Text "SB2" (46.558mm,185.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D3-9(36.275mm,187.08mm) on Top Layer And Text "C8" (35.128mm,186.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.2mm) Between Pad D3-9(36.275mm,187.08mm) on Top Layer And Track (35.03mm,186.045mm)(38.63mm,186.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D4-3(34.764mm,146.267mm) on Top Layer And Text "C6" (32.258mm,144.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D4-3(34.764mm,146.267mm) on Top Layer And Text "R9" (34.671mm,144.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D4-4(37.364mm,146.267mm) on Top Layer And Text "R9" (34.671mm,144.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R10-1(38.1mm,170.95mm) on Top Layer And Text "C4" (37.465mm,169.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R10-1(38.1mm,170.95mm) on Top Layer And Text "VD1" (36.068mm,169.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R10-1(38.1mm,170.95mm) on Top Layer And Track (37.7mm,170.55mm)(37.7mm,172.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R10-1(38.1mm,170.95mm) on Top Layer And Track (37.7mm,170.55mm)(38.5mm,170.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R10-1(38.1mm,170.95mm) on Top Layer And Track (38.5mm,170.55mm)(38.5mm,172.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R10-2(38.1mm,171.95mm) on Top Layer And Track (37.7mm,170.55mm)(37.7mm,172.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R10-2(38.1mm,171.95mm) on Top Layer And Track (37.7mm,172.35mm)(38.5mm,172.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R10-2(38.1mm,171.95mm) on Top Layer And Track (38.5mm,170.55mm)(38.5mm,172.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R1-1(41.91mm,162.06mm) on Top Layer And Track (41.51mm,161.66mm)(41.51mm,163.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R1-1(41.91mm,162.06mm) on Top Layer And Track (41.51mm,161.66mm)(42.31mm,161.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R1-1(41.91mm,162.06mm) on Top Layer And Track (42.31mm,161.66mm)(42.31mm,163.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R11-1(39.937mm,184.097mm) on Top Layer And Text "C1" (40.208mm,184.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R11-1(39.937mm,184.097mm) on Top Layer And Track (39.537mm,183.697mm)(39.537mm,185.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R11-1(39.937mm,184.097mm) on Top Layer And Track (39.537mm,183.697mm)(40.337mm,183.697mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R11-1(39.937mm,184.097mm) on Top Layer And Track (40.337mm,183.697mm)(40.337mm,185.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R11-2(39.937mm,185.097mm) on Top Layer And Text "C1" (40.208mm,184.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R11-2(39.937mm,185.097mm) on Top Layer And Track (39.537mm,183.697mm)(39.537mm,185.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R11-2(39.937mm,185.097mm) on Top Layer And Track (39.537mm,185.497mm)(40.337mm,185.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R11-2(39.937mm,185.097mm) on Top Layer And Track (40.337mm,183.697mm)(40.337mm,185.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R1-2(41.91mm,163.06mm) on Top Layer And Track (41.51mm,161.66mm)(41.51mm,163.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R1-2(41.91mm,163.06mm) on Top Layer And Track (41.51mm,163.46mm)(42.31mm,163.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R1-2(41.91mm,163.06mm) on Top Layer And Track (42.31mm,161.66mm)(42.31mm,163.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R12-1(40.381mm,147.267mm) on Top Layer And Track (39.981mm,146.867mm)(39.981mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R12-1(40.381mm,147.267mm) on Top Layer And Track (39.981mm,146.867mm)(40.781mm,146.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R12-1(40.381mm,147.267mm) on Top Layer And Track (40.781mm,146.867mm)(40.781mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R12-2(40.381mm,148.267mm) on Top Layer And Track (39.981mm,146.867mm)(39.981mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R12-2(40.381mm,148.267mm) on Top Layer And Track (39.981mm,148.667mm)(40.781mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R12-2(40.381mm,148.267mm) on Top Layer And Track (40.781mm,146.867mm)(40.781mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R13-1(38.973mm,147.267mm) on Top Layer And Track (38.573mm,146.867mm)(38.573mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R13-1(38.973mm,147.267mm) on Top Layer And Track (38.573mm,146.867mm)(39.373mm,146.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R13-1(38.973mm,147.267mm) on Top Layer And Track (39.373mm,146.867mm)(39.373mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R13-2(38.973mm,148.267mm) on Top Layer And Track (38.573mm,146.867mm)(38.573mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R13-2(38.973mm,148.267mm) on Top Layer And Track (38.573mm,148.667mm)(39.373mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R13-2(38.973mm,148.267mm) on Top Layer And Track (39.373mm,146.867mm)(39.373mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R14-1(41.789mm,147.267mm) on Top Layer And Track (41.389mm,146.867mm)(41.389mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R14-1(41.789mm,147.267mm) on Top Layer And Track (41.389mm,146.867mm)(42.189mm,146.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R14-1(41.789mm,147.267mm) on Top Layer And Track (42.189mm,146.867mm)(42.189mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R14-2(41.789mm,148.267mm) on Top Layer And Track (41.389mm,146.867mm)(41.389mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R14-2(41.789mm,148.267mm) on Top Layer And Track (41.389mm,148.667mm)(42.189mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R14-2(41.789mm,148.267mm) on Top Layer And Track (42.189mm,146.867mm)(42.189mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R15-1(46.013mm,147.267mm) on Top Layer And Track (45.613mm,146.867mm)(45.613mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R15-1(46.013mm,147.267mm) on Top Layer And Track (45.613mm,146.867mm)(46.413mm,146.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R15-1(46.013mm,147.267mm) on Top Layer And Track (46.413mm,146.867mm)(46.413mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R15-2(46.013mm,148.267mm) on Top Layer And Track (45.613mm,146.867mm)(45.613mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R15-2(46.013mm,148.267mm) on Top Layer And Track (45.613mm,148.667mm)(46.413mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R15-2(46.013mm,148.267mm) on Top Layer And Track (46.413mm,146.867mm)(46.413mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R16-1(44.605mm,147.267mm) on Top Layer And Track (44.205mm,146.867mm)(44.205mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R16-1(44.605mm,147.267mm) on Top Layer And Track (44.205mm,146.867mm)(45.005mm,146.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R16-1(44.605mm,147.267mm) on Top Layer And Track (45.005mm,146.867mm)(45.005mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R16-2(44.605mm,148.267mm) on Top Layer And Track (44.205mm,146.867mm)(44.205mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R16-2(44.605mm,148.267mm) on Top Layer And Track (44.205mm,148.667mm)(45.005mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R16-2(44.605mm,148.267mm) on Top Layer And Track (45.005mm,146.867mm)(45.005mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R17-1(43.197mm,147.267mm) on Top Layer And Track (42.797mm,146.867mm)(42.797mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R17-1(43.197mm,147.267mm) on Top Layer And Track (42.797mm,146.867mm)(43.597mm,146.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R17-1(43.197mm,147.267mm) on Top Layer And Track (43.597mm,146.867mm)(43.597mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R17-2(43.197mm,148.267mm) on Top Layer And Track (42.797mm,146.867mm)(42.797mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R17-2(43.197mm,148.267mm) on Top Layer And Track (42.797mm,148.667mm)(43.597mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R17-2(43.197mm,148.267mm) on Top Layer And Track (43.597mm,146.867mm)(43.597mm,148.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R2-1(41.91mm,170.68mm) on Top Layer And Text "C2" (39.878mm,169.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R2-1(41.91mm,170.68mm) on Top Layer And Track (41.51mm,169.28mm)(41.51mm,171.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R2-1(41.91mm,170.68mm) on Top Layer And Track (41.51mm,171.08mm)(42.31mm,171.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R2-1(41.91mm,170.68mm) on Top Layer And Track (42.31mm,169.28mm)(42.31mm,171.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R2-2(41.91mm,169.68mm) on Top Layer And Text "C2" (39.878mm,169.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R2-2(41.91mm,169.68mm) on Top Layer And Track (41.51mm,169.28mm)(41.51mm,171.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R2-2(41.91mm,169.68mm) on Top Layer And Track (41.51mm,169.28mm)(42.31mm,169.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R2-2(41.91mm,169.68mm) on Top Layer And Track (42.31mm,169.28mm)(42.31mm,171.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R3-1(47.26mm,215.9mm) on Top Layer And Track (46.86mm,215.5mm)(46.86mm,216.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R3-1(47.26mm,215.9mm) on Top Layer And Track (46.86mm,215.5mm)(48.66mm,215.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R3-1(47.26mm,215.9mm) on Top Layer And Track (46.86mm,216.3mm)(48.66mm,216.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R3-2(48.26mm,215.9mm) on Top Layer And Track (46.86mm,215.5mm)(48.66mm,215.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R3-2(48.26mm,215.9mm) on Top Layer And Track (46.86mm,216.3mm)(48.66mm,216.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R3-2(48.26mm,215.9mm) on Top Layer And Track (48.66mm,215.5mm)(48.66mm,216.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R4-1(42.815mm,182.88mm) on Top Layer And Text "R7" (41.224mm,181.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R4-1(42.815mm,182.88mm) on Top Layer And Track (42.415mm,182.48mm)(42.415mm,183.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R4-1(42.815mm,182.88mm) on Top Layer And Track (42.415mm,182.48mm)(44.215mm,182.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R4-1(42.815mm,182.88mm) on Top Layer And Track (42.415mm,183.28mm)(44.215mm,183.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R4-2(43.815mm,182.88mm) on Top Layer And Text "R7" (41.224mm,181.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R4-2(43.815mm,182.88mm) on Top Layer And Track (42.415mm,182.48mm)(44.215mm,182.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R4-2(43.815mm,182.88mm) on Top Layer And Track (42.415mm,183.28mm)(44.215mm,183.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R4-2(43.815mm,182.88mm) on Top Layer And Track (44.215mm,182.48mm)(44.215mm,183.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R5-1(38.672mm,165.038mm) on Top Layer And Text "D1" (38.176mm,163.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R5-1(38.672mm,165.038mm) on Top Layer And Track (38.272mm,164.638mm)(38.272mm,165.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R5-1(38.672mm,165.038mm) on Top Layer And Track (38.272mm,164.638mm)(40.072mm,164.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R5-1(38.672mm,165.038mm) on Top Layer And Track (38.272mm,165.438mm)(40.072mm,165.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R5-2(39.672mm,165.038mm) on Top Layer And Text "D1" (38.176mm,163.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R5-2(39.672mm,165.038mm) on Top Layer And Track (38.272mm,164.638mm)(40.072mm,164.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R5-2(39.672mm,165.038mm) on Top Layer And Track (38.272mm,165.438mm)(40.072mm,165.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R5-2(39.672mm,165.038mm) on Top Layer And Track (40.072mm,164.638mm)(40.072mm,165.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.2mm) Between Pad R6-1(36.264mm,165.038mm) on Top Layer And Text "VT1" (32.385mm,164.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R6-1(36.264mm,165.038mm) on Top Layer And Track (35.864mm,164.638mm)(35.864mm,165.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R6-1(36.264mm,165.038mm) on Top Layer And Track (35.864mm,164.638mm)(37.664mm,164.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R6-1(36.264mm,165.038mm) on Top Layer And Track (35.864mm,165.438mm)(37.664mm,165.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R6-2(37.264mm,165.038mm) on Top Layer And Track (35.864mm,164.638mm)(37.664mm,164.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R6-2(37.264mm,165.038mm) on Top Layer And Track (35.864mm,165.438mm)(37.664mm,165.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R6-2(37.264mm,165.038mm) on Top Layer And Track (37.664mm,164.638mm)(37.664mm,165.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R7-1(41.41mm,180.34mm) on Top Layer And Track (41.01mm,179.94mm)(41.01mm,180.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R7-1(41.41mm,180.34mm) on Top Layer And Track (41.01mm,179.94mm)(42.81mm,179.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R7-1(41.41mm,180.34mm) on Top Layer And Track (41.01mm,180.74mm)(42.81mm,180.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R7-2(42.41mm,180.34mm) on Top Layer And Track (41.01mm,179.94mm)(42.81mm,179.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R7-2(42.41mm,180.34mm) on Top Layer And Track (41.01mm,180.74mm)(42.81mm,180.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R7-2(42.41mm,180.34mm) on Top Layer And Track (42.81mm,179.94mm)(42.81mm,180.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R8-1(38.672mm,166.446mm) on Top Layer And Text "R5" (38.481mm,166.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R8-1(38.672mm,166.446mm) on Top Layer And Text "R6" (36.068mm,166.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R8-1(38.672mm,166.446mm) on Top Layer And Track (38.272mm,166.046mm)(38.272mm,166.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R8-1(38.672mm,166.446mm) on Top Layer And Track (38.272mm,166.046mm)(40.072mm,166.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R8-1(38.672mm,166.446mm) on Top Layer And Track (38.272mm,166.846mm)(40.072mm,166.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R8-2(39.672mm,166.446mm) on Top Layer And Text "R5" (38.481mm,166.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R8-2(39.672mm,166.446mm) on Top Layer And Track (38.272mm,166.046mm)(40.072mm,166.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R8-2(39.672mm,166.446mm) on Top Layer And Track (38.272mm,166.846mm)(40.072mm,166.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R8-2(39.672mm,166.446mm) on Top Layer And Track (40.072mm,166.046mm)(40.072mm,166.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R9-1(34.862mm,143.709mm) on Top Layer And Track (34.462mm,143.309mm)(34.462mm,144.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R9-1(34.862mm,143.709mm) on Top Layer And Track (34.462mm,143.309mm)(36.262mm,143.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R9-1(34.862mm,143.709mm) on Top Layer And Track (34.462mm,144.109mm)(36.262mm,144.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R9-2(35.862mm,143.709mm) on Top Layer And Track (34.462mm,143.309mm)(36.262mm,143.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R9-2(35.862mm,143.709mm) on Top Layer And Track (34.462mm,144.109mm)(36.262mm,144.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad R9-2(35.862mm,143.709mm) on Top Layer And Track (36.262mm,143.309mm)(36.262mm,144.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad SB1-1(32.385mm,175.505mm) on Top Layer And Text "D2" (29.693mm,173.888mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad SB1-1(32.385mm,175.505mm) on Top Layer And Track (31.235mm,176.205mm)(31.235mm,176.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad SB1-1(32.385mm,175.505mm) on Top Layer And Track (33.535mm,176.205mm)(33.535mm,176.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad SB1-2(32.385mm,183.905mm) on Top Layer And Track (31.235mm,182.705mm)(31.235mm,183.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad SB1-2(32.385mm,183.905mm) on Top Layer And Track (33.535mm,182.705mm)(33.535mm,183.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad SB2-1(48.26mm,175.505mm) on Top Layer And Track (47.11mm,176.205mm)(47.11mm,176.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad SB2-1(48.26mm,175.505mm) on Top Layer And Track (49.41mm,176.205mm)(49.41mm,176.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad SB2-2(48.26mm,183.905mm) on Top Layer And Track (47.11mm,182.705mm)(47.11mm,183.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad SB2-2(48.26mm,183.905mm) on Top Layer And Track (49.41mm,182.705mm)(49.41mm,183.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad VD1-1(36.264mm,166.854mm) on Top Layer And Text "R6" (36.068mm,166.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad VD1-1(36.264mm,166.854mm) on Top Layer And Track (35.864mm,166.046mm)(35.864mm,166.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad VD1-1(36.264mm,166.854mm) on Top Layer And Track (35.864mm,166.454mm)(35.864mm,168.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad VD1-1(36.264mm,166.854mm) on Top Layer And Track (35.864mm,166.454mm)(36.664mm,166.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad VD1-1(36.264mm,166.854mm) on Top Layer And Track (35.864mm,166.846mm)(37.664mm,166.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad VD1-1(36.264mm,166.854mm) on Top Layer And Track (36.664mm,166.454mm)(36.664mm,168.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad VD1-2(36.264mm,167.854mm) on Top Layer And Text "C3" (36.068mm,167.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad VD1-2(36.264mm,167.854mm) on Top Layer And Text "R6" (36.068mm,166.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad VD1-2(36.264mm,167.854mm) on Top Layer And Track (35.864mm,166.454mm)(35.864mm,168.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad VD1-2(36.264mm,167.854mm) on Top Layer And Track (35.864mm,168.254mm)(36.664mm,168.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.2mm) Between Pad VD1-2(36.264mm,167.854mm) on Top Layer And Track (36.664mm,166.454mm)(36.664mm,168.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad VD2-1(32.804mm,145.392mm) on Top Layer And Text "C6" (32.258mm,144.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad VD2-1(32.804mm,145.392mm) on Top Layer And Track (32.104mm,144.767mm)(33.504mm,144.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad VD2-2(32.804mm,147.992mm) on Top Layer And Track (32.104mm,148.617mm)(33.504mm,148.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1-A4(44.345mm,163.97mm) on Top Layer And Text "R1" (41.707mm,164.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.2mm) Between Pad X1-A5(44.345mm,165.12mm) on Top Layer And Text "R1" (41.707mm,164.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.2mm) Between Pad X1-A6(44.345mm,166.12mm) on Top Layer And Text "R1" (41.707mm,164.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.2mm) Between Pad X1-B7(44.345mm,165.62mm) on Top Layer And Text "R1" (41.707mm,164.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.2mm) Between Pad X1-B8(44.345mm,164.62mm) on Top Layer And Text "R1" (41.707mm,164.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.2mm) Between Pad X1-MH(45.22mm,162.05mm) on Multi-Layer And Track (46.445mm,161.895mm)(48.345mm,161.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.2mm) Between Pad X1-MH(45.22mm,170.69mm) on Multi-Layer And Track (46.445mm,170.845mm)(48.345mm,170.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.2mm) Between Pad X1-MH(49.37mm,162.05mm) on Multi-Layer And Track (46.445mm,161.895mm)(48.345mm,161.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.2mm) Between Pad X1-MH(49.37mm,170.69mm) on Multi-Layer And Track (46.445mm,170.845mm)(48.345mm,170.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X2-1(30.48mm,219.71mm) on Multi-Layer And Track (29.21mm,218.44mm)(29.21mm,220.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X2-1(30.48mm,219.71mm) on Multi-Layer And Track (29.21mm,218.44mm)(31.75mm,218.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X2-1(30.48mm,219.71mm) on Multi-Layer And Track (29.21mm,220.98mm)(31.75mm,220.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X2-1(30.48mm,219.71mm) on Multi-Layer And Track (31.75mm,218.44mm)(31.75mm,220.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X2-1(30.48mm,219.71mm) on Multi-Layer And Track (31.75mm,219.075mm)(32.385mm,218.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X2-1(30.48mm,219.71mm) on Multi-Layer And Track (31.75mm,220.345mm)(32.385mm,220.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X2-2(33.02mm,219.71mm) on Multi-Layer And Track (31.75mm,218.44mm)(31.75mm,220.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X2-2(33.02mm,219.71mm) on Multi-Layer And Track (32.385mm,218.44mm)(33.655mm,218.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X2-2(33.02mm,219.71mm) on Multi-Layer And Track (32.385mm,220.98mm)(33.655mm,220.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X2-2(33.02mm,219.71mm) on Multi-Layer And Track (34.29mm,219.075mm)(34.29mm,220.345mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X2-3(35.56mm,219.71mm) on Multi-Layer And Track (34.29mm,219.075mm)(34.29mm,220.345mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X2-3(35.56mm,219.71mm) on Multi-Layer And Track (34.925mm,218.44mm)(36.195mm,218.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X2-3(35.56mm,219.71mm) on Multi-Layer And Track (34.925mm,220.98mm)(36.195mm,220.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X2-3(35.56mm,219.71mm) on Multi-Layer And Track (36.83mm,218.44mm)(36.83mm,220.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X2-3(35.56mm,219.71mm) on Multi-Layer And Track (36.83mm,219.075mm)(36.83mm,220.345mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X3-1(38.1mm,219.71mm) on Multi-Layer And Track (36.195mm,218.44mm)(36.83mm,219.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X3-1(38.1mm,219.71mm) on Multi-Layer And Track (36.195mm,220.98mm)(36.83mm,220.345mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X3-1(38.1mm,219.71mm) on Multi-Layer And Track (36.83mm,218.44mm)(36.83mm,220.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X3-1(38.1mm,219.71mm) on Multi-Layer And Track (36.83mm,218.44mm)(39.37mm,218.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X3-1(38.1mm,219.71mm) on Multi-Layer And Track (36.83mm,219.075mm)(36.83mm,220.345mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X3-1(38.1mm,219.71mm) on Multi-Layer And Track (36.83mm,220.98mm)(39.37mm,220.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X3-1(38.1mm,219.71mm) on Multi-Layer And Track (39.37mm,218.44mm)(39.37mm,220.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X3-1(38.1mm,219.71mm) on Multi-Layer And Track (39.37mm,219.075mm)(40.005mm,218.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X3-1(38.1mm,219.71mm) on Multi-Layer And Track (39.37mm,220.345mm)(40.005mm,220.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X3-2(40.64mm,219.71mm) on Multi-Layer And Track (39.37mm,218.44mm)(39.37mm,220.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X3-2(40.64mm,219.71mm) on Multi-Layer And Track (40.005mm,218.44mm)(41.275mm,218.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X3-2(40.64mm,219.71mm) on Multi-Layer And Track (40.005mm,220.98mm)(41.275mm,220.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X3-2(40.64mm,219.71mm) on Multi-Layer And Track (41.91mm,219.075mm)(41.91mm,220.345mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X3-3(43.18mm,219.71mm) on Multi-Layer And Track (41.91mm,219.075mm)(41.91mm,220.345mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X3-3(43.18mm,219.71mm) on Multi-Layer And Track (42.545mm,218.44mm)(43.815mm,218.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X3-3(43.18mm,219.71mm) on Multi-Layer And Track (42.545mm,220.98mm)(43.815mm,220.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X3-3(43.18mm,219.71mm) on Multi-Layer And Track (44.45mm,218.44mm)(44.45mm,220.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X3-3(43.18mm,219.71mm) on Multi-Layer And Track (44.45mm,219.075mm)(44.45mm,220.345mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X4-1(45.72mm,219.71mm) on Multi-Layer And Track (43.815mm,218.44mm)(44.45mm,219.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X4-1(45.72mm,219.71mm) on Multi-Layer And Track (43.815mm,220.98mm)(44.45mm,220.345mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X4-1(45.72mm,219.71mm) on Multi-Layer And Track (44.45mm,218.44mm)(44.45mm,220.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X4-1(45.72mm,219.71mm) on Multi-Layer And Track (44.45mm,218.44mm)(46.99mm,218.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X4-1(45.72mm,219.71mm) on Multi-Layer And Track (44.45mm,219.075mm)(44.45mm,220.345mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X4-1(45.72mm,219.71mm) on Multi-Layer And Track (44.45mm,220.98mm)(46.99mm,220.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X4-1(45.72mm,219.71mm) on Multi-Layer And Track (46.99mm,218.44mm)(46.99mm,220.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X4-1(45.72mm,219.71mm) on Multi-Layer And Track (46.99mm,219.075mm)(47.625mm,218.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X4-1(45.72mm,219.71mm) on Multi-Layer And Track (46.99mm,220.345mm)(47.625mm,220.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.2mm) Between Pad X4-2(48.26mm,219.71mm) on Multi-Layer And Text "R3" (47.066mm,217.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X4-2(48.26mm,219.71mm) on Multi-Layer And Track (46.99mm,218.44mm)(46.99mm,220.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X4-2(48.26mm,219.71mm) on Multi-Layer And Track (47.625mm,218.44mm)(48.895mm,218.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X4-2(48.26mm,219.71mm) on Multi-Layer And Track (47.625mm,220.98mm)(48.895mm,220.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X4-2(48.26mm,219.71mm) on Multi-Layer And Track (49.53mm,219.075mm)(49.53mm,220.345mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X4-3(50.8mm,219.71mm) on Multi-Layer And Track (49.53mm,219.075mm)(49.53mm,220.345mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X4-3(50.8mm,219.71mm) on Multi-Layer And Track (50.165mm,218.44mm)(51.435mm,218.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X4-3(50.8mm,219.71mm) on Multi-Layer And Track (50.165mm,220.98mm)(51.435mm,220.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad X4-3(50.8mm,219.71mm) on Multi-Layer And Track (52.07mm,219.075mm)(52.07mm,220.345mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
Rule Violations :285

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "B1" (47.879mm,141.631mm) on Bottom Overlay And Track (30.875mm,140.004mm)(51.675mm,140.004mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "C1" (40.208mm,184.099mm) on Top Overlay And Text "R4" (42.621mm,184.099mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "C1" (40.208mm,184.099mm) on Top Overlay And Track (39.537mm,183.697mm)(40.337mm,183.697mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (40.208mm,184.099mm) on Top Overlay And Track (39.537mm,185.497mm)(40.337mm,185.497mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (40.208mm,184.099mm) on Top Overlay And Track (40.337mm,183.697mm)(40.337mm,185.497mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (40.208mm,184.099mm) on Top Overlay And Track (40.945mm,184.697mm)(40.945mm,185.497mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (40.208mm,184.099mm) on Top Overlay And Track (40.945mm,184.697mm)(42.745mm,184.697mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (40.208mm,184.099mm) on Top Overlay And Track (40.945mm,185.497mm)(42.745mm,185.497mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (39.878mm,169.062mm) on Top Overlay And Text "C4" (37.465mm,169.062mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (39.878mm,169.062mm) on Top Overlay And Text "R8" (38.481mm,167.665mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.254mm) Between Text "C2" (39.878mm,169.062mm) on Top Overlay And Text "VD1" (36.068mm,169.062mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (39.878mm,169.062mm) on Top Overlay And Track (41.51mm,169.28mm)(41.51mm,171.08mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (39.878mm,169.062mm) on Top Overlay And Track (41.51mm,169.28mm)(42.31mm,169.28mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (39.878mm,169.062mm) on Top Overlay And Track (42.31mm,169.28mm)(42.31mm,171.08mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (36.068mm,167.665mm) on Top Overlay And Text "C4" (37.465mm,169.062mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (36.068mm,167.665mm) on Top Overlay And Text "R5" (38.481mm,166.243mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (36.068mm,167.665mm) on Top Overlay And Text "R6" (36.068mm,166.243mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (36.068mm,167.665mm) on Top Overlay And Text "R8" (38.481mm,167.665mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (36.068mm,167.665mm) on Top Overlay And Text "VD1" (36.068mm,169.062mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "C3" (36.068mm,167.665mm) on Top Overlay And Track (35.864mm,166.454mm)(35.864mm,168.254mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (36.068mm,167.665mm) on Top Overlay And Track (35.864mm,168.254mm)(36.664mm,168.254mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (36.068mm,167.665mm) on Top Overlay And Track (36.664mm,166.454mm)(36.664mm,168.254mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.011mm < 0.254mm) Between Text "C3" (36.068mm,167.665mm) on Top Overlay And Track (37.272mm,167.454mm)(37.272mm,168.254mm) on Top Overlay Silk Text to Silk Clearance [0.011mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.254mm) Between Text "C3" (36.068mm,167.665mm) on Top Overlay And Track (37.272mm,167.454mm)(39.072mm,167.454mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (36.068mm,167.665mm) on Top Overlay And Track (37.272mm,168.254mm)(39.072mm,168.254mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C4" (37.465mm,169.062mm) on Top Overlay And Text "R8" (38.481mm,167.665mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C4" (37.465mm,169.062mm) on Top Overlay And Text "VD1" (36.068mm,169.062mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C4" (37.465mm,169.062mm) on Top Overlay And Track (37.7mm,170.55mm)(37.7mm,172.35mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C4" (37.465mm,169.062mm) on Top Overlay And Track (37.7mm,170.55mm)(38.5mm,170.55mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C4" (37.465mm,169.062mm) on Top Overlay And Track (38.5mm,170.55mm)(38.5mm,172.35mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C5" (47.219mm,149.479mm) on Top Overlay And Text "R15" (45.822mm,149.479mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C5" (47.219mm,149.479mm) on Top Overlay And Text "R16" (44.399mm,149.479mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "C5" (47.219mm,149.479mm) on Top Overlay And Text "R17" (43.002mm,149.479mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C6" (32.258mm,144.932mm) on Top Overlay And Text "R9" (34.671mm,144.932mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C6" (32.258mm,144.932mm) on Top Overlay And Track (32.104mm,144.767mm)(32.104mm,148.617mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C6" (32.258mm,144.932mm) on Top Overlay And Track (32.104mm,144.767mm)(33.504mm,144.767mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.003mm < 0.254mm) Between Text "C6" (32.258mm,144.932mm) on Top Overlay And Track (33.504mm,144.767mm)(33.504mm,148.617mm) on Top Overlay Silk Text to Silk Clearance [0.003mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C7" (41.148mm,186.309mm) on Top Overlay And Text "R11" (39.751mm,186.309mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (35.128mm,186.969mm) on Top Overlay And Track (33.275mm,187.08mm)(35.275mm,187.08mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (35.128mm,186.969mm) on Top Overlay And Track (35.275mm,188.32mm)(35.275mm,203.32mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (35.128mm,186.969mm) on Top Overlay And Track (35.275mm,188.32mm)(47.275mm,188.32mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D1" (38.176mm,163.678mm) on Top Overlay And Track (38.272mm,164.638mm)(38.272mm,165.438mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D1" (38.176mm,163.678mm) on Top Overlay And Track (38.272mm,164.638mm)(40.072mm,164.638mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.06mm < 0.254mm) Between Text "D1" (38.176mm,163.678mm) on Top Overlay And Track (38.272mm,165.438mm)(40.072mm,165.438mm) on Top Overlay Silk Text to Silk Clearance [0.06mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D1" (38.176mm,163.678mm) on Top Overlay And Track (40.072mm,164.638mm)(40.072mm,165.438mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D4" (34.265mm,149.631mm) on Top Overlay And Text "VD2" (32.207mm,149.479mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (37.897mm,173.152mm) on Top Overlay And Text "R2" (41.707mm,171.882mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R12" (40.183mm,149.479mm) on Top Overlay And Text "R13" (38.786mm,149.479mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R12" (40.183mm,149.479mm) on Top Overlay And Text "R14" (41.605mm,149.479mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "R12" (40.183mm,149.479mm) on Top Overlay And Text "R16" (44.399mm,149.479mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R12" (40.183mm,149.479mm) on Top Overlay And Text "R17" (43.002mm,149.479mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (38.786mm,149.479mm) on Top Overlay And Text "R14" (41.605mm,149.479mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "R13" (38.786mm,149.479mm) on Top Overlay And Text "R17" (43.002mm,149.479mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "R14" (41.605mm,149.479mm) on Top Overlay And Text "R15" (45.822mm,149.479mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R14" (41.605mm,149.479mm) on Top Overlay And Text "R16" (44.399mm,149.479mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R14" (41.605mm,149.479mm) on Top Overlay And Text "R17" (43.002mm,149.479mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R15" (45.822mm,149.479mm) on Top Overlay And Text "R16" (44.399mm,149.479mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R15" (45.822mm,149.479mm) on Top Overlay And Text "R17" (43.002mm,149.479mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R16" (44.399mm,149.479mm) on Top Overlay And Text "R17" (43.002mm,149.479mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2" (41.707mm,171.882mm) on Top Overlay And Text "X1" (43.815mm,172.085mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4" (42.621mm,184.099mm) on Top Overlay And Track (40.945mm,184.697mm)(42.745mm,184.697mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4" (42.621mm,184.099mm) on Top Overlay And Track (40.945mm,185.497mm)(42.745mm,185.497mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4" (42.621mm,184.099mm) on Top Overlay And Track (42.745mm,184.697mm)(42.745mm,185.497mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5" (38.481mm,166.243mm) on Top Overlay And Text "R6" (36.068mm,166.243mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5" (38.481mm,166.243mm) on Top Overlay And Text "R8" (38.481mm,167.665mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5" (38.481mm,166.243mm) on Top Overlay And Track (37.272mm,167.454mm)(39.072mm,167.454mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.032mm < 0.254mm) Between Text "R5" (38.481mm,166.243mm) on Top Overlay And Track (38.272mm,166.046mm)(38.272mm,166.846mm) on Top Overlay Silk Text to Silk Clearance [0.032mm]
   Violation between Silk To Silk Clearance Constraint: (0.02mm < 0.254mm) Between Text "R5" (38.481mm,166.243mm) on Top Overlay And Track (38.272mm,166.046mm)(40.072mm,166.046mm) on Top Overlay Silk Text to Silk Clearance [0.02mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5" (38.481mm,166.243mm) on Top Overlay And Track (38.272mm,166.846mm)(40.072mm,166.846mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5" (38.481mm,166.243mm) on Top Overlay And Track (39.072mm,167.454mm)(39.072mm,168.254mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.006mm < 0.254mm) Between Text "R5" (38.481mm,166.243mm) on Top Overlay And Track (39.68mm,167.454mm)(39.68mm,168.254mm) on Top Overlay Silk Text to Silk Clearance [0.006mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5" (38.481mm,166.243mm) on Top Overlay And Track (39.68mm,167.454mm)(41.48mm,167.454mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5" (38.481mm,166.243mm) on Top Overlay And Track (40.072mm,166.046mm)(40.072mm,166.846mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6" (36.068mm,166.243mm) on Top Overlay And Text "R8" (38.481mm,167.665mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "R6" (36.068mm,166.243mm) on Top Overlay And Track (35.864mm,166.046mm)(35.864mm,166.846mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (0.02mm < 0.254mm) Between Text "R6" (36.068mm,166.243mm) on Top Overlay And Track (35.864mm,166.046mm)(37.664mm,166.046mm) on Top Overlay Silk Text to Silk Clearance [0.02mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "R6" (36.068mm,166.243mm) on Top Overlay And Track (35.864mm,166.454mm)(35.864mm,168.254mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6" (36.068mm,166.243mm) on Top Overlay And Track (35.864mm,166.454mm)(36.664mm,166.454mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6" (36.068mm,166.243mm) on Top Overlay And Track (35.864mm,166.846mm)(37.664mm,166.846mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6" (36.068mm,166.243mm) on Top Overlay And Track (36.664mm,166.454mm)(36.664mm,168.254mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.011mm < 0.254mm) Between Text "R6" (36.068mm,166.243mm) on Top Overlay And Track (37.272mm,167.454mm)(37.272mm,168.254mm) on Top Overlay Silk Text to Silk Clearance [0.011mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6" (36.068mm,166.243mm) on Top Overlay And Track (37.272mm,167.454mm)(39.072mm,167.454mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6" (36.068mm,166.243mm) on Top Overlay And Track (37.664mm,166.046mm)(37.664mm,166.846mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6" (36.068mm,166.243mm) on Top Overlay And Track (38.272mm,166.046mm)(38.272mm,166.846mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.02mm < 0.254mm) Between Text "R6" (36.068mm,166.243mm) on Top Overlay And Track (38.272mm,166.046mm)(40.072mm,166.046mm) on Top Overlay Silk Text to Silk Clearance [0.02mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6" (36.068mm,166.243mm) on Top Overlay And Track (38.272mm,166.846mm)(40.072mm,166.846mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R7" (41.224mm,181.559mm) on Top Overlay And Track (40.007mm,182.48mm)(41.807mm,182.48mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.02mm < 0.254mm) Between Text "R7" (41.224mm,181.559mm) on Top Overlay And Track (40.007mm,183.28mm)(41.807mm,183.28mm) on Top Overlay Silk Text to Silk Clearance [0.02mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R7" (41.224mm,181.559mm) on Top Overlay And Track (41.807mm,182.48mm)(41.807mm,183.28mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R7" (41.224mm,181.559mm) on Top Overlay And Track (42.415mm,182.48mm)(42.415mm,183.28mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R7" (41.224mm,181.559mm) on Top Overlay And Track (42.415mm,182.48mm)(44.215mm,182.48mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.02mm < 0.254mm) Between Text "R7" (41.224mm,181.559mm) on Top Overlay And Track (42.415mm,183.28mm)(44.215mm,183.28mm) on Top Overlay Silk Text to Silk Clearance [0.02mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R8" (38.481mm,167.665mm) on Top Overlay And Text "VD1" (36.068mm,169.062mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.254mm) Between Text "R8" (38.481mm,167.665mm) on Top Overlay And Track (37.272mm,167.454mm)(39.072mm,167.454mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R8" (38.481mm,167.665mm) on Top Overlay And Track (37.272mm,168.254mm)(39.072mm,168.254mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R8" (38.481mm,167.665mm) on Top Overlay And Track (39.072mm,167.454mm)(39.072mm,168.254mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.006mm < 0.254mm) Between Text "R8" (38.481mm,167.665mm) on Top Overlay And Track (39.68mm,167.454mm)(39.68mm,168.254mm) on Top Overlay Silk Text to Silk Clearance [0.006mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.254mm) Between Text "R8" (38.481mm,167.665mm) on Top Overlay And Track (39.68mm,167.454mm)(41.48mm,167.454mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R8" (38.481mm,167.665mm) on Top Overlay And Track (39.68mm,168.254mm)(41.48mm,168.254mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R9" (34.671mm,144.932mm) on Top Overlay And Track (35.814mm,145.817mm)(35.814mm,148.617mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R9" (34.671mm,144.932mm) on Top Overlay And Track (35.814mm,145.817mm)(36.314mm,145.817mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R9" (34.671mm,144.932mm) on Top Overlay And Track (36.314mm,145.817mm)(36.314mm,148.617mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SB1" (30.683mm,185.725mm) on Top Overlay And Track (33.275mm,187.08mm)(33.275mm,187.58mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SB1" (30.683mm,185.725mm) on Top Overlay And Track (33.275mm,187.08mm)(35.275mm,187.08mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SB2" (46.558mm,185.725mm) on Top Overlay And Track (47.275mm,187.08mm)(49.275mm,187.08mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.007mm < 0.254mm) Between Text "SB2" (46.558mm,185.725mm) on Top Overlay And Track (49.275mm,187.08mm)(49.275mm,187.58mm) on Top Overlay Silk Text to Silk Clearance [0.007mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "VD1" (36.068mm,169.062mm) on Top Overlay And Track (37.7mm,170.55mm)(37.7mm,172.35mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "VD1" (36.068mm,169.062mm) on Top Overlay And Track (37.7mm,170.55mm)(38.5mm,170.55mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "VD1" (36.068mm,169.062mm) on Top Overlay And Track (38.5mm,170.55mm)(38.5mm,172.35mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "VT1" (32.385mm,164.186mm) on Top Overlay And Track (35.864mm,164.638mm)(35.864mm,165.438mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "VT1" (32.385mm,164.186mm) on Top Overlay And Track (35.864mm,164.638mm)(37.664mm,164.638mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "VT1" (32.385mm,164.186mm) on Top Overlay And Track (35.864mm,165.438mm)(37.664mm,165.438mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.204mm < 0.254mm) Between Text "VT1" (32.385mm,164.186mm) on Top Overlay And Track (35.864mm,166.046mm)(35.864mm,166.846mm) on Top Overlay Silk Text to Silk Clearance [0.204mm]
   Violation between Silk To Silk Clearance Constraint: (0.204mm < 0.254mm) Between Text "VT1" (32.385mm,164.186mm) on Top Overlay And Track (35.864mm,166.046mm)(37.664mm,166.046mm) on Top Overlay Silk Text to Silk Clearance [0.204mm]
Rule Violations :114

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mm) (All)
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Arc (55.88mm,155.095mm) on Top Overlay And Board Edge 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Arc (55.88mm,158.595mm) on Top Overlay And Board Edge 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Pad X5-(58.78mm,153.745mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Pad X5-1(55.88mm,155.095mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Pad X5-2(55.88mm,158.595mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Text "X2" (31.902mm,221.844mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Text "X3" (39.522mm,221.844mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Text "X4" (47.142mm,221.844mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Text "X5" (52.629mm,161.646mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Track (29.21mm,218.44mm)(29.21mm,220.98mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Track (29.21mm,218.44mm)(31.75mm,218.44mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Track (29.21mm,220.98mm)(31.75mm,220.98mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Track (51.435mm,218.44mm)(52.07mm,219.075mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Track (51.435mm,220.98mm)(52.07mm,220.345mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Track (52.07mm,219.075mm)(52.07mm,220.345mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Track (52.48mm,153.245mm)(52.48mm,160.445mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Track (52.48mm,153.245mm)(59.28mm,153.245mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Track (52.48mm,160.445mm)(59.28mm,160.445mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Track (54.613mm,156.304mm)(54.806mm,156.121mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Track (54.613mm,159.804mm)(54.806mm,159.621mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Track (56.954mm,154.069mm)(57.146mm,153.886mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Track (56.954mm,157.569mm)(57.146mm,157.386mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Track (59.28mm,153.245mm)(59.28mm,160.445mm) on Top Overlay 
Rule Violations :23

Processing Rule : Room Hygrometer (Bounding Region = (0mm, 0mm, 483.997mm, 490.22mm) (InComponentClass('Hygrometer'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=50mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01