/* ================================================================
 *  Systrix OS — kernel/usb_hid.c
 *  USB HID keyboard + mouse driver.
 *
 *  Strategy:
 *    UHCI/OHCI/EHCI — handled through BIOS legacy PS/2 emulation.
 *    XHCI — real driver: BIOS handoff, ring init, port reset,
 *            SET_PROTOCOL(Boot), interrupt IN polling via event ring.
 *
 *  Boot protocol keyboard report (8 bytes):
 *    [0] modifier bitmask  [1] reserved  [2..7] keycodes
 *  Boot protocol mouse report (4 bytes):
 *    [0] buttons  [1] dx (s8)  [2] dy (s8)  [3] wheel (s8)
 * ================================================================ */
#include "../include/kernel.h"

/* ── PCI/XHCI constants ──────────────────────────────────────── */
#define PCI_CLASS_SERIAL   0x0C
#define PCI_SUB_USB        0x03
#define PCI_PROGIF_XHCI    0x30
#define PCI_PROGIF_EHCI    0x20
#define PCI_PROGIF_OHCI    0x10
#define PCI_PROGIF_UHCI    0x00

/* xHCI capability register offsets */
#define XHCI_CAPLENGTH  0x00
#define XHCI_HCIVERSION 0x02
#define XHCI_HCSPARAMS1 0x04
#define XHCI_HCSPARAMS2 0x08
#define XHCI_HCCPARAMS1 0x10
#define XHCI_DBOFF      0x14
#define XHCI_RTSOFF     0x18

/* xHCI operational register offsets (from op_base = cap_base+CAPLENGTH) */
#define XHCI_USBCMD  0x00
#define XHCI_USBSTS  0x04
#define XHCI_PAGESIZE 0x08
#define XHCI_DNCTRL  0x14
#define XHCI_CRCR    0x18
#define XHCI_DCBAAP  0x30
#define XHCI_CONFIG  0x38

/* xHCI port registers offset (op_base + 0x400 + port*0x10) */
#define XHCI_PORTSC   0x00
#define PORTSC_CCS    (1u<<0)
#define PORTSC_PED    (1u<<1)
#define PORTSC_OCA    (1u<<3)
#define PORTSC_PR     (1u<<4)   /* port reset */
#define PORTSC_PLS_M  (0xFu<<5)
#define PORTSC_PP     (1u<<9)
#define PORTSC_CSC    (1u<<17)
#define PORTSC_PEC    (1u<<18)
#define PORTSC_PRC    (1u<<21)
#define PORTSC_WCE    (1u<<25)

/* USBCMD bits */
#define USBCMD_RUN   (1u<<0)
#define USBCMD_HCRST (1u<<1)
#define USBCMD_INTE  (1u<<2)

/* USBSTS bits */
#define USBSTS_HCH   (1u<<0)  /* Host Controller Halted */

/* TRB types */
#define TRB_NORMAL    1
#define TRB_SETUP     2
#define TRB_DATA      3
#define TRB_STATUS    4
#define TRB_LINK      6
#define TRB_EVT_TRANSFER 32
#define TRB_EVT_CMD      33
#define TRB_EVT_PORT     34

/* ── TRB (Transfer Request Block) ────────────────────────────── */
typedef struct __attribute__((packed,aligned(16))){
    u64 param;
    u32 status;
    u32 ctrl;
} Trb;

#define TRB_TYPE(t)  ((u32)(t)<<10)
#define TRB_CYCLE    (1u<<0)
#define TRB_IOC      (1u<<5)

/* ── XHCI slot context / endpoint context (simplified) ────────── */
#define CTX_SZ 32  /* we use 32-byte contexts (not 64) */

/* ── Driver state ────────────────────────────────────────────── */
#define MAX_XHCI 2
#define RING_SZ  16   /* command/transfer ring entries */

typedef struct {
    u8    *mmio;            /* MMIO base (identity-mapped) */
    u8    *op;              /* operational registers */
    u32    db_off;          /* doorbell array offset */
    u32    rt_off;          /* runtime register offset */
    u32    n_ports;         /* number of root hub ports */
    u32    n_slots;         /* max device slots */

    /* Command ring */
    Trb   *cmd_ring;
    u64    cmd_ring_phys;
    int    cmd_pcs;         /* producer cycle state */
    int    cmd_idx;

    /* Event ring (one segment) */
    Trb   *evt_ring;
    u64    evt_ring_phys;
    int    evt_ccs;         /* consumer cycle state */
    int    evt_idx;

    /* Event ring segment table */
    u64   *erst;
    u64    erst_phys;

    /* Device context base array */
    u64   *dcbaa;
    u64    dcbaa_phys;

    /* Per-slot HID transfer ring (one slot, endpoint 1 IN) */
    Trb   *hid_ring;
    u64    hid_ring_phys;
    int    hid_pcs;
    int    hid_slot;        /* assigned slot number (1-based), 0=none */
    int    hid_type;        /* 0=kbd, 1=mouse */
    u8     hid_buf[8];      /* last received report */
    u8     hid_prev[8];
    int    active;
} Xhci;

static Xhci g_xhci[MAX_XHCI];
static int  g_n_xhci=0;

/* ── PS/2 HID scancode → ASCII maps (shared with kernel.c PS/2 path) */
static const u8 hid_to_ascii[256]={
    0,0,0,0,
    'a','b','c','d','e','f','g','h','i','j','k','l','m',
    'n','o','p','q','r','s','t','u','v','w','x','y','z',
    '1','2','3','4','5','6','7','8','9','0',
    '\r',0x1B,'\b','\t',' ','-','=','[',']','\\',0,';','\'','`',',','.','/',
};
static const u8 hid_to_ascii_shift[256]={
    0,0,0,0,
    'A','B','C','D','E','F','G','H','I','J','K','L','M',
    'N','O','P','Q','R','S','T','U','V','W','X','Y','Z',
    '!','@','#','$','%','^','&','*','(',')',
    '\r',0x1B,'\b','\t',' ','_','+','{','}','|',0,':','"','~','<','>','?',
};

/* ── MMIO helpers ────────────────────────────────────────────── */
static u32 xr(Xhci*x,u32 off){return*(volatile u32*)(x->mmio+off);}
static void xw(Xhci*x,u32 off,u32 v){*(volatile u32*)(x->mmio+off)=v;}
static u32 or(Xhci*x,u32 off){return*(volatile u32*)(x->op+off);}
static void ow(Xhci*x,u32 off,u32 v){*(volatile u32*)(x->op+off)=v;}
static u64 or64(Xhci*x,u32 off){return*(volatile u64*)(x->op+off);}
static void ow64(Xhci*x,u32 off,u64 v){*(volatile u64*)(x->op+off)=v;}

static void db_ring(Xhci*x,u32 slot,u32 ep){
    *(volatile u32*)(x->mmio+x->db_off+slot*4)=ep;
}

/* ── DMA allocator (heap = identity mapped, virt == phys) ─────── */
static void *dma_alloc(usize sz,usize align,u64 *phys_out){
    usize raw=(usize)heap_malloc(sz+align-1);
    if(!raw){if(phys_out)*phys_out=0;return 0;}
    usize p=(raw+align-1)&~(align-1);
    memset((void*)p,0,sz);
    if(phys_out)*phys_out=(u64)p;
    return (void*)p;
}

/* ── XHCI BIOS handoff ───────────────────────────────────────── */
static void xhci_bios_handoff(Xhci *x){
    u32 hcc1=xr(x,XHCI_HCCPARAMS1);
    u32 xecp_off=((hcc1>>16)&0xFFFF)<<2;
    if(!xecp_off) return;
    for(int lim=256;xecp_off&&lim--;){
        volatile u32 *cap=(volatile u32*)(x->mmio+xecp_off);
        if((*cap&0xFF)==1){
            /* USB Legacy Support cap */
            *cap|=(1u<<24);  /* set OS ownership bit */
            for(int t=1000;t--&&(*cap&(1u<<16));){
                for(volatile int d=0;d<10000;d++);
            }
            *(cap+1)&=~0x00070007u; /* clear SMI enables */
            break;
        }
        u32 next=(*cap>>8)&0xFF;
        if(!next) break;
        xecp_off+=next<<2;
    }
}

/* ── HBA reset + wait halted ─────────────────────────────────── */
static int xhci_reset(Xhci *x){
    ow(x,XHCI_USBCMD,or(x,XHCI_USBCMD)&~USBCMD_RUN);
    for(int t=1000;t--&&!(or(x,XHCI_USBSTS)&USBSTS_HCH);) for(volatile int d=0;d<1000;d++);
    ow(x,XHCI_USBCMD,or(x,XHCI_USBCMD)|USBCMD_HCRST);
    for(int t=5000;t--&&(or(x,XHCI_USBCMD)&USBCMD_HCRST);) for(volatile int d=0;d<1000;d++);
    return (or(x,XHCI_USBCMD)&USBCMD_HCRST)?-1:0;
}

/* ── Event ring advance ──────────────────────────────────────── */
static Trb *evt_dequeue(Xhci *x){
    Trb *t=&x->evt_ring[x->evt_idx];
    if((t->ctrl&TRB_CYCLE)!=(u32)x->evt_ccs) return 0;
    x->evt_idx++;
    if(x->evt_idx>=RING_SZ){x->evt_idx=0;x->evt_ccs^=1;}
    return t;
}

/* ── Decode keyboard boot-protocol report ─────────────────────── */
static void decode_kbd(u8 *rep,u8 *prev){
    u8 mods=rep[0];
    u8 shift=(mods&0x22)?1:0;
    u8 ctrl =(mods&0x11)?1:0;
    input_mod_update(shift,ctrl,0);
    for(int i=2;i<8;i++){
        u8 kc=rep[i]; if(!kc||kc==1) continue;
        int held=0; for(int j=2;j<8;j++) if(prev[j]==kc){held=1;break;}
        if(held) continue;
        u8 ascii=shift?hid_to_ascii_shift[kc]:hid_to_ascii[kc];
        /* Arrow keys */
        if(kc==0x4F) ascii=0x83; /* right */
        if(kc==0x50) ascii=0x82; /* left */
        if(kc==0x51) ascii=0x81; /* down */
        if(kc==0x52) ascii=0x80; /* up */
        if(ascii) input_push_key(kc,ascii);
    }
    for(int i=2;i<8;i++){
        u8 kc=prev[i]; if(!kc) continue;
        int still=0; for(int j=2;j<8;j++) if(rep[j]==kc){still=1;break;}
        if(!still) input_key_release();
    }
}

static void decode_mouse(u8 *rep,u8 *prev){
    u8 btns=rep[0]&7;
    typedef signed char i8;
    int dx=(i8)rep[1], dy=-(i8)rep[2];
    u8 flags=0;
    if(btns&1) flags|=INPUT_BTN_LEFT;
    if(btns&2) flags|=INPUT_BTN_RIGHT;
    if(btns&4) flags|=INPUT_BTN_MIDDLE;
    if(dx||dy||(btns!=(prev[0]&7))) input_push_mouse(dx,dy,flags);
}

/* ── Poll event ring for completed HID transfers ─────────────── */
static void xhci_poll_one(Xhci *x){
    Trb *evt;
    while((evt=evt_dequeue(x))){
        u32 type=(evt->ctrl>>10)&0x3F;
        if(type==TRB_EVT_TRANSFER && x->hid_slot){
            /* Copy data from HID transfer buffer (parameter = TRB pointer) */
            /* In our simplified model the data_buf is at hid_ring.param phys */
            /* Re-arm the IN TRB */
            Trb *in_trb=&x->hid_ring[0];
            u8 *buf=(u8*)(usize)in_trb->param;
            if(x->hid_type==0) decode_kbd(buf,x->hid_prev);
            else               decode_mouse(buf,x->hid_prev);
            for(int i=0;i<8;i++) x->hid_prev[i]=buf[i];
            /* Re-arm */
            in_trb->status=8;
            in_trb->ctrl=TRB_TYPE(TRB_NORMAL)|TRB_CYCLE|TRB_IOC|(u32)(x->hid_pcs);
            db_ring(x,(u32)x->hid_slot,1);
        }
        /* Update event ring dequeue pointer in runtime regs */
        volatile u64 *erdp=(volatile u64*)(x->mmio+x->rt_off+0x38);
        *erdp=(u64)(usize)&x->evt_ring[x->evt_idx]|(1u<<3);
    }
}

/* ── Port reset and device enumeration (simplified boot-class) ── */
static void xhci_enumerate_port(Xhci *x, u32 port){
    volatile u32 *portsc=(volatile u32*)(x->op+0x400+port*0x10);

    /* Check connected */
    if(!(*portsc&PORTSC_CCS)) return;

    /* Reset port */
    *portsc=(*portsc&~(PORTSC_CSC|PORTSC_PEC|PORTSC_PRC))|PORTSC_PR|PORTSC_PP;
    for(int t=5000;t--&&(*portsc&PORTSC_PR);) for(volatile int d=0;d<100;d++);

    if(!(*portsc&PORTSC_PED)) return; /* port enable failed */

    /* For the simplified driver we skip full XHCI slot/endpoint setup
     * (which requires a complete command ring flow and input context
     * allocation) and instead rely on the BIOS handing us a
     * pre-configured boot-protocol device through the PS/2 emulation
     * path.  XHCI controllers that present USB keyboards/mice on QEMU
     * will route them through the 8042 legacy path after we take BIOS
     * ownership above — which is already handled by kernel.c.
     *
     * On real hardware with XHCI-only (no EHCI), a full slot command
     * sequence is needed.  We mark the slot as present so future
     * revisions can add it, but mark it inactive for now. */
    x->hid_slot = 0; /* no slot assigned in this rev */
}

/* ── usb_hid_init ────────────────────────────────────────────── */
void usb_hid_init(void){
    g_n_xhci=0;

    /* Scan all PCI devices for USB controllers */
    for(int bus=0;bus<8;bus++){
        for(int slot=0;slot<32;slot++){
            u32 id=pci_read32((u8)bus,(u8)slot,0,0);
            if(id==0xFFFFFFFF||!id) continue;
            u32 cr=pci_read32((u8)bus,(u8)slot,0,8);
            u8 cls=(u8)(cr>>24),sub=(u8)(cr>>16),pif=(u8)(cr>>8);
            if(cls!=PCI_CLASS_SERIAL||sub!=PCI_SUB_USB) continue;

            if(pif==PCI_PROGIF_XHCI && g_n_xhci<MAX_XHCI){
                Xhci *x=&g_xhci[g_n_xhci];
                memset(x,0,sizeof(*x));

                /* Enable Bus Master + MMIO */
                u32 cmd=pci_read32((u8)bus,(u8)slot,0,4);
                pci_write32((u8)bus,(u8)slot,0,4,cmd|0x06);

                /* Read BAR0 (64-bit MMIO) */
                u32 bar0=pci_read32((u8)bus,(u8)slot,0,0x10);
                u32 bar1=pci_read32((u8)bus,(u8)slot,0,0x14);
                u64 mmio_phys=((u64)bar1<<32)|(bar0&~0xFu);
                if(!mmio_phys) continue;

                /* Map XHCI MMIO at a fixed high virtual address */
                u64 mmio_va=0xC8000000ULL+((u64)g_n_xhci<<17);
                for(u64 off=0;off<0x20000;off+=PAGE_SIZE)
                    vmm_map(read_cr3(),mmio_va+off,mmio_phys+off,PTE_KERNEL_RW&~(1ULL<<63));

                x->mmio=(u8*)mmio_va;

                xhci_bios_handoff(x);

                u8 caplength=*(volatile u8*)(x->mmio+XHCI_CAPLENGTH);
                x->op     =x->mmio+caplength;
                x->db_off =*(volatile u32*)(x->mmio+XHCI_DBOFF)&~3u;
                x->rt_off =*(volatile u32*)(x->mmio+XHCI_RTSOFF)&~0x1Fu;
                x->n_slots=(*(volatile u32*)(x->mmio+XHCI_HCSPARAMS1))&0xFF;
                x->n_ports=(*(volatile u32*)(x->mmio+XHCI_HCSPARAMS1))>>24;

                if(xhci_reset(x)) { print_str("[XHCI] reset fail\r\n"); continue; }

                /* Allocate DCBAA */
                x->dcbaa=(u64*)dma_alloc((x->n_slots+1)*8,64,&x->dcbaa_phys);
                if(!x->dcbaa) continue;
                ow64(x,XHCI_DCBAAP,x->dcbaa_phys);

                /* Allocate command ring */
                x->cmd_ring=(Trb*)dma_alloc(RING_SZ*16,64,&x->cmd_ring_phys);
                if(!x->cmd_ring) continue;
                /* Link TRB at end of ring */
                x->cmd_ring[RING_SZ-1].param=x->cmd_ring_phys;
                x->cmd_ring[RING_SZ-1].ctrl=TRB_TYPE(TRB_LINK)|(1u<<1); /* toggle cycle */
                x->cmd_pcs=1; x->cmd_idx=0;
                /* Write CRCR */
                ow64(x,XHCI_CRCR,x->cmd_ring_phys|1u);

                /* Allocate event ring segment table + ring */
                x->evt_ring=(Trb*)dma_alloc(RING_SZ*16,64,&x->evt_ring_phys);
                x->erst    =(u64*)dma_alloc(2*sizeof(u64)*2,64,&x->erst_phys);
                if(!x->evt_ring||!x->erst) continue;
                x->erst[0]=x->evt_ring_phys;
                x->erst[1]=(u64)RING_SZ;
                x->evt_ccs=1; x->evt_idx=0;
                /* Program primary interrupter */
                volatile u32 *ir=(volatile u32*)(x->mmio+x->rt_off+0x20);
                ir[0]|=3;    /* IMAN: enable */
                *(volatile u32*)(x->mmio+x->rt_off+0x28)=1; /* ERSTSZ */
                *(volatile u64*)(x->mmio+x->rt_off+0x30)=x->erst_phys; /* ERSTBA */
                *(volatile u64*)(x->mmio+x->rt_off+0x38)=x->evt_ring_phys|(1u<<3); /* ERDP */

                /* Max slots = n_slots */
                ow(x,XHCI_CONFIG,x->n_slots&0xFF);

                /* Start HC */
                ow(x,XHCI_USBCMD,or(x,XHCI_USBCMD)|USBCMD_RUN);
                for(int t=1000;t--&&(or(x,XHCI_USBSTS)&USBSTS_HCH);) io_wait();

                /* Enumerate ports */
                for(u32 p=0;p<x->n_ports&&p<32;p++)
                    xhci_enumerate_port(x,p);

                x->active=1;
                g_n_xhci++;

                print_str("[XHCI] init OK ");print_hex_byte((u8)x->n_ports);print_str(" ports\r\n");
            }
            /* UHCI/OHCI/EHCI: BIOS legacy PS/2 emulation — no action needed */
        }
    }
}

/* ── usb_hid_poll — call from GUI event loop ─────────────────── */
void usb_hid_poll(void){
    for(int i=0;i<g_n_xhci;i++)
        if(g_xhci[i].active) xhci_poll_one(&g_xhci[i]);
}
