
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xargs_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401ab8 <.init>:
  401ab8:	stp	x29, x30, [sp, #-16]!
  401abc:	mov	x29, sp
  401ac0:	bl	402060 <ferror@plt+0x60>
  401ac4:	ldp	x29, x30, [sp], #16
  401ac8:	ret

Disassembly of section .plt:

0000000000401ad0 <mbrtowc@plt-0x20>:
  401ad0:	stp	x16, x30, [sp, #-16]!
  401ad4:	adrp	x16, 41c000 <ferror@plt+0x1a000>
  401ad8:	ldr	x17, [x16, #4088]
  401adc:	add	x16, x16, #0xff8
  401ae0:	br	x17
  401ae4:	nop
  401ae8:	nop
  401aec:	nop

0000000000401af0 <mbrtowc@plt>:
  401af0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401af4:	ldr	x17, [x16]
  401af8:	add	x16, x16, #0x0
  401afc:	br	x17

0000000000401b00 <memcpy@plt>:
  401b00:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b04:	ldr	x17, [x16, #8]
  401b08:	add	x16, x16, #0x8
  401b0c:	br	x17

0000000000401b10 <_exit@plt>:
  401b10:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b14:	ldr	x17, [x16, #16]
  401b18:	add	x16, x16, #0x10
  401b1c:	br	x17

0000000000401b20 <strtoul@plt>:
  401b20:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b24:	ldr	x17, [x16, #24]
  401b28:	add	x16, x16, #0x18
  401b2c:	br	x17

0000000000401b30 <strlen@plt>:
  401b30:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b34:	ldr	x17, [x16, #32]
  401b38:	add	x16, x16, #0x20
  401b3c:	br	x17

0000000000401b40 <fputs@plt>:
  401b40:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b44:	ldr	x17, [x16, #40]
  401b48:	add	x16, x16, #0x28
  401b4c:	br	x17

0000000000401b50 <exit@plt>:
  401b50:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b54:	ldr	x17, [x16, #48]
  401b58:	add	x16, x16, #0x30
  401b5c:	br	x17

0000000000401b60 <error@plt>:
  401b60:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b64:	ldr	x17, [x16, #56]
  401b68:	add	x16, x16, #0x38
  401b6c:	br	x17

0000000000401b70 <strnlen@plt>:
  401b70:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b74:	ldr	x17, [x16, #64]
  401b78:	add	x16, x16, #0x40
  401b7c:	br	x17

0000000000401b80 <setenv@plt>:
  401b80:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b84:	ldr	x17, [x16, #72]
  401b88:	add	x16, x16, #0x48
  401b8c:	br	x17

0000000000401b90 <putc@plt>:
  401b90:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b94:	ldr	x17, [x16, #80]
  401b98:	add	x16, x16, #0x50
  401b9c:	br	x17

0000000000401ba0 <pipe@plt>:
  401ba0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ba4:	ldr	x17, [x16, #88]
  401ba8:	add	x16, x16, #0x58
  401bac:	br	x17

0000000000401bb0 <opendir@plt>:
  401bb0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401bb4:	ldr	x17, [x16, #96]
  401bb8:	add	x16, x16, #0x60
  401bbc:	br	x17

0000000000401bc0 <__cxa_atexit@plt>:
  401bc0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401bc4:	ldr	x17, [x16, #104]
  401bc8:	add	x16, x16, #0x68
  401bcc:	br	x17

0000000000401bd0 <iswcntrl@plt>:
  401bd0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401bd4:	ldr	x17, [x16, #112]
  401bd8:	add	x16, x16, #0x70
  401bdc:	br	x17

0000000000401be0 <fork@plt>:
  401be0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401be4:	ldr	x17, [x16, #120]
  401be8:	add	x16, x16, #0x78
  401bec:	br	x17

0000000000401bf0 <lseek@plt>:
  401bf0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401bf4:	ldr	x17, [x16, #128]
  401bf8:	add	x16, x16, #0x80
  401bfc:	br	x17

0000000000401c00 <__fpending@plt>:
  401c00:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c04:	ldr	x17, [x16, #136]
  401c08:	add	x16, x16, #0x88
  401c0c:	br	x17

0000000000401c10 <snprintf@plt>:
  401c10:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c14:	ldr	x17, [x16, #144]
  401c18:	add	x16, x16, #0x90
  401c1c:	br	x17

0000000000401c20 <fileno@plt>:
  401c20:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c24:	ldr	x17, [x16, #152]
  401c28:	add	x16, x16, #0x98
  401c2c:	br	x17

0000000000401c30 <signal@plt>:
  401c30:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c34:	ldr	x17, [x16, #160]
  401c38:	add	x16, x16, #0xa0
  401c3c:	br	x17

0000000000401c40 <fclose@plt>:
  401c40:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c44:	ldr	x17, [x16, #168]
  401c48:	add	x16, x16, #0xa8
  401c4c:	br	x17

0000000000401c50 <getpid@plt>:
  401c50:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c54:	ldr	x17, [x16, #176]
  401c58:	add	x16, x16, #0xb0
  401c5c:	br	x17

0000000000401c60 <nl_langinfo@plt>:
  401c60:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c64:	ldr	x17, [x16, #184]
  401c68:	add	x16, x16, #0xb8
  401c6c:	br	x17

0000000000401c70 <malloc@plt>:
  401c70:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c74:	ldr	x17, [x16, #192]
  401c78:	add	x16, x16, #0xc0
  401c7c:	br	x17

0000000000401c80 <wcwidth@plt>:
  401c80:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c84:	ldr	x17, [x16, #200]
  401c88:	add	x16, x16, #0xc8
  401c8c:	br	x17

0000000000401c90 <open@plt>:
  401c90:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c94:	ldr	x17, [x16, #208]
  401c98:	add	x16, x16, #0xd0
  401c9c:	br	x17

0000000000401ca0 <poll@plt>:
  401ca0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ca4:	ldr	x17, [x16, #216]
  401ca8:	add	x16, x16, #0xd8
  401cac:	br	x17

0000000000401cb0 <sigemptyset@plt>:
  401cb0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401cb4:	ldr	x17, [x16, #224]
  401cb8:	add	x16, x16, #0xe0
  401cbc:	br	x17

0000000000401cc0 <strncmp@plt>:
  401cc0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401cc4:	ldr	x17, [x16, #232]
  401cc8:	add	x16, x16, #0xe8
  401ccc:	br	x17

0000000000401cd0 <bindtextdomain@plt>:
  401cd0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401cd4:	ldr	x17, [x16, #240]
  401cd8:	add	x16, x16, #0xf0
  401cdc:	br	x17

0000000000401ce0 <__libc_start_main@plt>:
  401ce0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ce4:	ldr	x17, [x16, #248]
  401ce8:	add	x16, x16, #0xf8
  401cec:	br	x17

0000000000401cf0 <memset@plt>:
  401cf0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401cf4:	ldr	x17, [x16, #256]
  401cf8:	add	x16, x16, #0x100
  401cfc:	br	x17

0000000000401d00 <fdopen@plt>:
  401d00:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d04:	ldr	x17, [x16, #264]
  401d08:	add	x16, x16, #0x108
  401d0c:	br	x17

0000000000401d10 <calloc@plt>:
  401d10:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d14:	ldr	x17, [x16, #272]
  401d18:	add	x16, x16, #0x110
  401d1c:	br	x17

0000000000401d20 <bcmp@plt>:
  401d20:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d24:	ldr	x17, [x16, #280]
  401d28:	add	x16, x16, #0x118
  401d2c:	br	x17

0000000000401d30 <readdir@plt>:
  401d30:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d34:	ldr	x17, [x16, #288]
  401d38:	add	x16, x16, #0x120
  401d3c:	br	x17

0000000000401d40 <realloc@plt>:
  401d40:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d44:	ldr	x17, [x16, #296]
  401d48:	add	x16, x16, #0x128
  401d4c:	br	x17

0000000000401d50 <getc@plt>:
  401d50:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d54:	ldr	x17, [x16, #304]
  401d58:	add	x16, x16, #0x130
  401d5c:	br	x17

0000000000401d60 <closedir@plt>:
  401d60:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d64:	ldr	x17, [x16, #312]
  401d68:	add	x16, x16, #0x138
  401d6c:	br	x17

0000000000401d70 <close@plt>:
  401d70:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d74:	ldr	x17, [x16, #320]
  401d78:	add	x16, x16, #0x140
  401d7c:	br	x17

0000000000401d80 <sigaction@plt>:
  401d80:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d84:	ldr	x17, [x16, #328]
  401d88:	add	x16, x16, #0x148
  401d8c:	br	x17

0000000000401d90 <strrchr@plt>:
  401d90:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d94:	ldr	x17, [x16, #336]
  401d98:	add	x16, x16, #0x150
  401d9c:	br	x17

0000000000401da0 <__gmon_start__@plt>:
  401da0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401da4:	ldr	x17, [x16, #344]
  401da8:	add	x16, x16, #0x158
  401dac:	br	x17

0000000000401db0 <fdopendir@plt>:
  401db0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401db4:	ldr	x17, [x16, #352]
  401db8:	add	x16, x16, #0x160
  401dbc:	br	x17

0000000000401dc0 <write@plt>:
  401dc0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401dc4:	ldr	x17, [x16, #360]
  401dc8:	add	x16, x16, #0x168
  401dcc:	br	x17

0000000000401dd0 <abort@plt>:
  401dd0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401dd4:	ldr	x17, [x16, #368]
  401dd8:	add	x16, x16, #0x170
  401ddc:	br	x17

0000000000401de0 <mbsinit@plt>:
  401de0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401de4:	ldr	x17, [x16, #376]
  401de8:	add	x16, x16, #0x178
  401dec:	br	x17

0000000000401df0 <textdomain@plt>:
  401df0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401df4:	ldr	x17, [x16, #384]
  401df8:	add	x16, x16, #0x180
  401dfc:	br	x17

0000000000401e00 <getopt_long@plt>:
  401e00:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e04:	ldr	x17, [x16, #392]
  401e08:	add	x16, x16, #0x188
  401e0c:	br	x17

0000000000401e10 <execvp@plt>:
  401e10:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e14:	ldr	x17, [x16, #400]
  401e18:	add	x16, x16, #0x190
  401e1c:	br	x17

0000000000401e20 <strcmp@plt>:
  401e20:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e24:	ldr	x17, [x16, #408]
  401e28:	add	x16, x16, #0x198
  401e2c:	br	x17

0000000000401e30 <__ctype_b_loc@plt>:
  401e30:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e34:	ldr	x17, [x16, #416]
  401e38:	add	x16, x16, #0x1a0
  401e3c:	br	x17

0000000000401e40 <strtol@plt>:
  401e40:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e44:	ldr	x17, [x16, #424]
  401e48:	add	x16, x16, #0x1a8
  401e4c:	br	x17

0000000000401e50 <fseeko@plt>:
  401e50:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e54:	ldr	x17, [x16, #432]
  401e58:	add	x16, x16, #0x1b0
  401e5c:	br	x17

0000000000401e60 <free@plt>:
  401e60:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e64:	ldr	x17, [x16, #440]
  401e68:	add	x16, x16, #0x1b8
  401e6c:	br	x17

0000000000401e70 <__ctype_get_mb_cur_max@plt>:
  401e70:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e74:	ldr	x17, [x16, #448]
  401e78:	add	x16, x16, #0x1c0
  401e7c:	br	x17

0000000000401e80 <strchr@plt>:
  401e80:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e84:	ldr	x17, [x16, #456]
  401e88:	add	x16, x16, #0x1c8
  401e8c:	br	x17

0000000000401e90 <fwrite@plt>:
  401e90:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e94:	ldr	x17, [x16, #464]
  401e98:	add	x16, x16, #0x1d0
  401e9c:	br	x17

0000000000401ea0 <fcntl@plt>:
  401ea0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ea4:	ldr	x17, [x16, #472]
  401ea8:	add	x16, x16, #0x1d8
  401eac:	br	x17

0000000000401eb0 <fflush@plt>:
  401eb0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401eb4:	ldr	x17, [x16, #480]
  401eb8:	add	x16, x16, #0x1e0
  401ebc:	br	x17

0000000000401ec0 <strcpy@plt>:
  401ec0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ec4:	ldr	x17, [x16, #488]
  401ec8:	add	x16, x16, #0x1e8
  401ecc:	br	x17

0000000000401ed0 <dirfd@plt>:
  401ed0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ed4:	ldr	x17, [x16, #496]
  401ed8:	add	x16, x16, #0x1f0
  401edc:	br	x17

0000000000401ee0 <getrlimit@plt>:
  401ee0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ee4:	ldr	x17, [x16, #504]
  401ee8:	add	x16, x16, #0x1f8
  401eec:	br	x17

0000000000401ef0 <unsetenv@plt>:
  401ef0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ef4:	ldr	x17, [x16, #512]
  401ef8:	add	x16, x16, #0x200
  401efc:	br	x17

0000000000401f00 <read@plt>:
  401f00:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f04:	ldr	x17, [x16, #520]
  401f08:	add	x16, x16, #0x208
  401f0c:	br	x17

0000000000401f10 <memchr@plt>:
  401f10:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f14:	ldr	x17, [x16, #528]
  401f18:	add	x16, x16, #0x210
  401f1c:	br	x17

0000000000401f20 <isatty@plt>:
  401f20:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f24:	ldr	x17, [x16, #536]
  401f28:	add	x16, x16, #0x218
  401f2c:	br	x17

0000000000401f30 <sysconf@plt>:
  401f30:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f34:	ldr	x17, [x16, #544]
  401f38:	add	x16, x16, #0x220
  401f3c:	br	x17

0000000000401f40 <dcgettext@plt>:
  401f40:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f44:	ldr	x17, [x16, #552]
  401f48:	add	x16, x16, #0x228
  401f4c:	br	x17

0000000000401f50 <__freading@plt>:
  401f50:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f54:	ldr	x17, [x16, #560]
  401f58:	add	x16, x16, #0x230
  401f5c:	br	x17

0000000000401f60 <dup2@plt>:
  401f60:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f64:	ldr	x17, [x16, #568]
  401f68:	add	x16, x16, #0x238
  401f6c:	br	x17

0000000000401f70 <strncpy@plt>:
  401f70:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f74:	ldr	x17, [x16, #576]
  401f78:	add	x16, x16, #0x240
  401f7c:	br	x17

0000000000401f80 <iswprint@plt>:
  401f80:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f84:	ldr	x17, [x16, #584]
  401f88:	add	x16, x16, #0x248
  401f8c:	br	x17

0000000000401f90 <printf@plt>:
  401f90:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f94:	ldr	x17, [x16, #592]
  401f98:	add	x16, x16, #0x250
  401f9c:	br	x17

0000000000401fa0 <__assert_fail@plt>:
  401fa0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401fa4:	ldr	x17, [x16, #600]
  401fa8:	add	x16, x16, #0x258
  401fac:	br	x17

0000000000401fb0 <__errno_location@plt>:
  401fb0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401fb4:	ldr	x17, [x16, #608]
  401fb8:	add	x16, x16, #0x260
  401fbc:	br	x17

0000000000401fc0 <getenv@plt>:
  401fc0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401fc4:	ldr	x17, [x16, #616]
  401fc8:	add	x16, x16, #0x268
  401fcc:	br	x17

0000000000401fd0 <waitpid@plt>:
  401fd0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401fd4:	ldr	x17, [x16, #624]
  401fd8:	add	x16, x16, #0x270
  401fdc:	br	x17

0000000000401fe0 <fprintf@plt>:
  401fe0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401fe4:	ldr	x17, [x16, #632]
  401fe8:	add	x16, x16, #0x278
  401fec:	br	x17

0000000000401ff0 <setlocale@plt>:
  401ff0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ff4:	ldr	x17, [x16, #640]
  401ff8:	add	x16, x16, #0x280
  401ffc:	br	x17

0000000000402000 <ferror@plt>:
  402000:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  402004:	ldr	x17, [x16, #648]
  402008:	add	x16, x16, #0x288
  40200c:	br	x17

Disassembly of section .text:

0000000000402010 <.text>:
  402010:	mov	x29, #0x0                   	// #0
  402014:	mov	x30, #0x0                   	// #0
  402018:	mov	x5, x0
  40201c:	ldr	x1, [sp]
  402020:	add	x2, sp, #0x8
  402024:	mov	x6, sp
  402028:	movz	x0, #0x0, lsl #48
  40202c:	movk	x0, #0x0, lsl #32
  402030:	movk	x0, #0x40, lsl #16
  402034:	movk	x0, #0x211c
  402038:	movz	x3, #0x0, lsl #48
  40203c:	movk	x3, #0x0, lsl #32
  402040:	movk	x3, #0x40, lsl #16
  402044:	movk	x3, #0x96f0
  402048:	movz	x4, #0x0, lsl #48
  40204c:	movk	x4, #0x0, lsl #32
  402050:	movk	x4, #0x40, lsl #16
  402054:	movk	x4, #0x9770
  402058:	bl	401ce0 <__libc_start_main@plt>
  40205c:	bl	401dd0 <abort@plt>
  402060:	adrp	x0, 41c000 <ferror@plt+0x1a000>
  402064:	ldr	x0, [x0, #4064]
  402068:	cbz	x0, 402070 <ferror@plt+0x70>
  40206c:	b	401da0 <__gmon_start__@plt>
  402070:	ret
  402074:	nop
  402078:	adrp	x0, 41d000 <ferror@plt+0x1b000>
  40207c:	add	x0, x0, #0x310
  402080:	adrp	x1, 41d000 <ferror@plt+0x1b000>
  402084:	add	x1, x1, #0x310
  402088:	cmp	x1, x0
  40208c:	b.eq	4020a4 <ferror@plt+0xa4>  // b.none
  402090:	adrp	x1, 409000 <ferror@plt+0x7000>
  402094:	ldr	x1, [x1, #1952]
  402098:	cbz	x1, 4020a4 <ferror@plt+0xa4>
  40209c:	mov	x16, x1
  4020a0:	br	x16
  4020a4:	ret
  4020a8:	adrp	x0, 41d000 <ferror@plt+0x1b000>
  4020ac:	add	x0, x0, #0x310
  4020b0:	adrp	x1, 41d000 <ferror@plt+0x1b000>
  4020b4:	add	x1, x1, #0x310
  4020b8:	sub	x1, x1, x0
  4020bc:	lsr	x2, x1, #63
  4020c0:	add	x1, x2, x1, asr #3
  4020c4:	cmp	xzr, x1, asr #1
  4020c8:	asr	x1, x1, #1
  4020cc:	b.eq	4020e4 <ferror@plt+0xe4>  // b.none
  4020d0:	adrp	x2, 409000 <ferror@plt+0x7000>
  4020d4:	ldr	x2, [x2, #1960]
  4020d8:	cbz	x2, 4020e4 <ferror@plt+0xe4>
  4020dc:	mov	x16, x2
  4020e0:	br	x16
  4020e4:	ret
  4020e8:	stp	x29, x30, [sp, #-32]!
  4020ec:	mov	x29, sp
  4020f0:	str	x19, [sp, #16]
  4020f4:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  4020f8:	ldrb	w0, [x19, #848]
  4020fc:	cbnz	w0, 40210c <ferror@plt+0x10c>
  402100:	bl	402078 <ferror@plt+0x78>
  402104:	mov	w0, #0x1                   	// #1
  402108:	strb	w0, [x19, #848]
  40210c:	ldr	x19, [sp, #16]
  402110:	ldp	x29, x30, [sp], #32
  402114:	ret
  402118:	b	4020a8 <ferror@plt+0xa8>
  40211c:	sub	sp, sp, #0x140
  402120:	mov	w8, #0x6365                	// #25445
  402124:	stp	x29, x30, [sp, #224]
  402128:	add	x29, sp, #0xe0
  40212c:	movk	w8, #0x6f68, lsl #16
  402130:	stp	x28, x27, [sp, #240]
  402134:	stp	x26, x25, [sp, #256]
  402138:	stp	x24, x23, [sp, #272]
  40213c:	stp	x22, x21, [sp, #288]
  402140:	stp	x20, x19, [sp, #304]
  402144:	sturb	wzr, [x29, #-16]
  402148:	stur	w8, [x29, #-20]
  40214c:	ldr	x8, [x1]
  402150:	mov	x28, x1
  402154:	mov	w20, w0
  402158:	cbz	x8, 402164 <ferror@plt+0x164>
  40215c:	mov	x0, x8
  402160:	b	40216c <ferror@plt+0x16c>
  402164:	adrp	x0, 409000 <ferror@plt+0x7000>
  402168:	add	x0, x0, #0xbd5
  40216c:	bl	406838 <ferror@plt+0x4838>
  402170:	bl	404fcc <ferror@plt+0x2fcc>
  402174:	bl	401c50 <getpid@plt>
  402178:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40217c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402180:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  402184:	str	w0, [x8, #856]
  402188:	add	x1, x1, #0x86a
  40218c:	mov	w0, #0x6                   	// #6
  402190:	str	wzr, [x9, #860]
  402194:	bl	401ff0 <setlocale@plt>
  402198:	adrp	x21, 40b000 <ferror@plt+0x9000>
  40219c:	add	x21, x21, #0x772
  4021a0:	adrp	x1, 409000 <ferror@plt+0x7000>
  4021a4:	add	x1, x1, #0xbdb
  4021a8:	mov	x0, x21
  4021ac:	bl	401cd0 <bindtextdomain@plt>
  4021b0:	mov	x0, x21
  4021b4:	bl	401df0 <textdomain@plt>
  4021b8:	adrp	x0, 405000 <ferror@plt+0x3000>
  4021bc:	add	x0, x0, #0xa78
  4021c0:	bl	409778 <ferror@plt+0x7778>
  4021c4:	cbnz	w0, 402bdc <ferror@plt+0xbdc>
  4021c8:	adrp	x0, 403000 <ferror@plt+0x1000>
  4021cc:	add	x0, x0, #0x1b8
  4021d0:	bl	409778 <ferror@plt+0x7778>
  4021d4:	cbnz	w0, 402bdc <ferror@plt+0xbdc>
  4021d8:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  4021dc:	add	x21, x21, #0x360
  4021e0:	mov	w1, #0x800                 	// #2048
  4021e4:	mov	x0, x21
  4021e8:	bl	404d38 <ferror@plt+0x2d38>
  4021ec:	sub	w8, w0, #0x1
  4021f0:	cmp	w8, #0x2
  4021f4:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  4021f8:	mov	w19, w0
  4021fc:	str	w0, [sp, #16]
  402200:	b.cs	402210 <ferror@plt+0x210>  // b.hs, b.nlast
  402204:	adrp	x8, 403000 <ferror@plt+0x1000>
  402208:	add	x8, x8, #0x248
  40220c:	b	40225c <ferror@plt+0x25c>
  402210:	mov	w0, wzr
  402214:	bl	401f30 <sysconf@plt>
  402218:	cmp	x0, #0x1
  40221c:	b.lt	402234 <ferror@plt+0x234>  // b.tstop
  402220:	subs	x1, x0, #0x800
  402224:	b.le	402cac <ferror@plt+0xcac>
  402228:	ldr	x0, [x22, #888]
  40222c:	bl	403274 <ferror@plt+0x1274>
  402230:	str	x0, [x22, #888]
  402234:	ldr	x8, [x22, #888]
  402238:	cmp	x8, #0x7ff
  40223c:	b.ls	402c6c <ferror@plt+0xc6c>  // b.plast
  402240:	adrp	x8, 403000 <ferror@plt+0x1000>
  402244:	add	x8, x8, #0x280
  402248:	mov	x0, x21
  40224c:	str	x8, [x21, #64]
  402250:	bl	404dfc <ferror@plt+0x2dfc>
  402254:	adrp	x8, 403000 <ferror@plt+0x1000>
  402258:	add	x8, x8, #0x1b4
  40225c:	adrp	x9, 402000 <ferror@plt>
  402260:	adrp	x26, 40b000 <ferror@plt+0x9000>
  402264:	adrp	x24, 409000 <ferror@plt+0x7000>
  402268:	adrp	x23, 409000 <ferror@plt+0x7000>
  40226c:	adrp	x25, 41d000 <ferror@plt+0x1b000>
  402270:	str	x8, [sp, #24]
  402274:	mov	w8, wzr
  402278:	add	x9, x9, #0xd10
  40227c:	add	x26, x26, #0xa4b
  402280:	mov	w21, #0x1                   	// #1
  402284:	add	x24, x24, #0xc65
  402288:	add	x23, x23, #0x970
  40228c:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  402290:	add	x25, x25, #0x390
  402294:	mov	w19, #0x1                   	// #1
  402298:	str	x9, [sp, #32]
  40229c:	sub	x4, x29, #0xc
  4022a0:	mov	w0, w20
  4022a4:	mov	x1, x28
  4022a8:	mov	x2, x24
  4022ac:	mov	x3, x23
  4022b0:	mov	w27, w8
  4022b4:	bl	401e00 <getopt_long@plt>
  4022b8:	sub	w8, w0, #0x30
  4022bc:	cmp	w8, #0xd0
  4022c0:	b.hi	40256c <ferror@plt+0x56c>  // b.pmore
  4022c4:	adrp	x11, 409000 <ferror@plt+0x7000>
  4022c8:	add	x11, x11, #0x7b0
  4022cc:	adr	x9, 40229c <ferror@plt+0x29c>
  4022d0:	ldrh	w10, [x11, x8, lsl #1]
  4022d4:	add	x9, x9, x10, lsl #2
  4022d8:	mov	w8, #0x1                   	// #1
  4022dc:	br	x9
  4022e0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4022e4:	ldr	x8, [x8, #800]
  4022e8:	cbz	x8, 402328 <ferror@plt+0x328>
  4022ec:	ldrb	w9, [x8]
  4022f0:	cbz	w9, 402328 <ferror@plt+0x328>
  4022f4:	str	x8, [x22, #960]
  4022f8:	mov	w8, w27
  4022fc:	b	40229c <ferror@plt+0x29c>
  402300:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402304:	ldr	x8, [x8, #800]
  402308:	adrp	x9, 409000 <ferror@plt+0x7000>
  40230c:	add	x9, x9, #0xc86
  402310:	stp	xzr, xzr, [x25, #24]
  402314:	cmp	x8, #0x0
  402318:	csel	x8, x9, x8, eq  // eq = none
  40231c:	str	x8, [x25]
  402320:	mov	w8, w27
  402324:	b	40229c <ferror@plt+0x29c>
  402328:	str	xzr, [x22, #960]
  40232c:	mov	w8, w27
  402330:	b	40229c <ferror@plt+0x29c>
  402334:	ldr	x8, [sp, #24]
  402338:	mov	w25, w19
  40233c:	mov	x19, x26
  402340:	blr	x8
  402344:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402348:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  40234c:	ldr	x0, [x8, #800]
  402350:	ldr	x3, [x22, #872]
  402354:	mov	w1, #0x73                  	// #115
  402358:	mov	w2, #0x1                   	// #1
  40235c:	mov	w4, wzr
  402360:	bl	403ac4 <ferror@plt+0x1ac4>
  402364:	ldr	x8, [x22, #872]
  402368:	mov	x26, x0
  40236c:	cmp	x0, x8
  402370:	b.ls	4023a4 <ferror@plt+0x3a4>  // b.plast
  402374:	adrp	x1, 409000 <ferror@plt+0x7000>
  402378:	mov	w2, #0x5                   	// #5
  40237c:	mov	x0, xzr
  402380:	add	x1, x1, #0xc89
  402384:	bl	401f40 <dcgettext@plt>
  402388:	ldr	x4, [x22, #872]
  40238c:	mov	x2, x0
  402390:	mov	w0, wzr
  402394:	mov	w1, wzr
  402398:	mov	x3, x26
  40239c:	bl	401b60 <error@plt>
  4023a0:	ldr	x26, [x22, #872]
  4023a4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4023a8:	str	x26, [x8, #888]
  4023ac:	mov	x26, x19
  4023b0:	mov	w19, w25
  4023b4:	adrp	x25, 41d000 <ferror@plt+0x1b000>
  4023b8:	mov	w8, w27
  4023bc:	add	x25, x25, #0x390
  4023c0:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  4023c4:	b	40229c <ferror@plt+0x29c>
  4023c8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4023cc:	strb	w21, [x8, #970]
  4023d0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4023d4:	strb	w21, [x8, #968]
  4023d8:	mov	w8, w27
  4023dc:	b	40229c <ferror@plt+0x29c>
  4023e0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4023e4:	str	w21, [x8, #864]
  4023e8:	mov	w8, w27
  4023ec:	b	40229c <ferror@plt+0x29c>
  4023f0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4023f4:	mov	x21, x22
  4023f8:	mov	x22, x25
  4023fc:	mov	w25, w19
  402400:	mov	x19, x26
  402404:	ldr	x26, [x8, #800]
  402408:	mov	w1, #0x3d                  	// #61
  40240c:	mov	x0, x26
  402410:	bl	401e80 <strchr@plt>
  402414:	cbnz	x0, 402c08 <ferror@plt+0xc08>
  402418:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40241c:	mov	x0, x26
  402420:	str	x26, [x8, #976]
  402424:	bl	401ef0 <unsetenv@plt>
  402428:	mov	w8, w27
  40242c:	mov	x26, x19
  402430:	mov	w19, w25
  402434:	mov	x25, x22
  402438:	mov	x22, x21
  40243c:	mov	w21, #0x1                   	// #1
  402440:	cbz	w0, 40229c <ferror@plt+0x29c>
  402444:	b	402c38 <ferror@plt+0xc38>
  402448:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40244c:	ldr	x0, [x8, #800]
  402450:	cbz	x0, 402564 <ferror@plt+0x564>
  402454:	mov	w1, #0x6c                  	// #108
  402458:	b	402468 <ferror@plt+0x468>
  40245c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402460:	ldr	x0, [x8, #800]
  402464:	mov	w1, #0x4c                  	// #76
  402468:	mov	w2, #0x1                   	// #1
  40246c:	mov	x3, #0xffffffffffffffff    	// #-1
  402470:	mov	w4, #0x1                   	// #1
  402474:	bl	403ac4 <ferror@plt+0x1ac4>
  402478:	stp	x0, xzr, [x25, #24]
  40247c:	str	xzr, [x25]
  402480:	mov	w8, w27
  402484:	b	40229c <ferror@plt+0x29c>
  402488:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40248c:	strb	w21, [x8, #969]
  402490:	mov	w8, w27
  402494:	b	40229c <ferror@plt+0x29c>
  402498:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40249c:	strb	wzr, [x8, #952]
  4024a0:	b	4024c4 <ferror@plt+0x4c4>
  4024a4:	mov	w19, wzr
  4024a8:	mov	w8, w27
  4024ac:	b	40229c <ferror@plt+0x29c>
  4024b0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4024b4:	ldr	x0, [x8, #800]
  4024b8:	bl	4036d8 <ferror@plt+0x16d8>
  4024bc:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4024c0:	strb	w0, [x8, #952]
  4024c4:	adrp	x8, 403000 <ferror@plt+0x1000>
  4024c8:	add	x8, x8, #0x578
  4024cc:	str	x8, [sp, #32]
  4024d0:	mov	w8, w27
  4024d4:	b	40229c <ferror@plt+0x29c>
  4024d8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4024dc:	ldr	x0, [x8, #800]
  4024e0:	mov	w1, #0x50                  	// #80
  4024e4:	mov	w3, #0x7fffffff            	// #2147483647
  4024e8:	mov	w4, #0x1                   	// #1
  4024ec:	mov	x2, xzr
  4024f0:	bl	403ac4 <ferror@plt+0x1ac4>
  4024f4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4024f8:	str	w0, [x8, #672]
  4024fc:	mov	w8, w27
  402500:	b	40229c <ferror@plt+0x29c>
  402504:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402508:	ldr	x0, [x8, #800]
  40250c:	mov	w1, #0x6e                  	// #110
  402510:	mov	w2, #0x1                   	// #1
  402514:	mov	x3, #0xffffffffffffffff    	// #-1
  402518:	mov	w4, #0x1                   	// #1
  40251c:	bl	403ac4 <ferror@plt+0x1ac4>
  402520:	cmp	x0, #0x1
  402524:	stp	xzr, x0, [x25, #24]
  402528:	b.ne	402554 <ferror@plt+0x554>  // b.any
  40252c:	ldr	x8, [x25]
  402530:	cbz	x8, 402554 <ferror@plt+0x554>
  402534:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402538:	str	xzr, [x8, #944]
  40253c:	mov	w8, w27
  402540:	b	40229c <ferror@plt+0x29c>
  402544:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402548:	ldr	x26, [x8, #800]
  40254c:	mov	w8, w27
  402550:	b	40229c <ferror@plt+0x29c>
  402554:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402558:	str	xzr, [x8, #912]
  40255c:	mov	w8, w27
  402560:	b	40229c <ferror@plt+0x29c>
  402564:	mov	w0, #0x1                   	// #1
  402568:	b	402478 <ferror@plt+0x478>
  40256c:	cmn	w0, #0x1
  402570:	b.ne	402bcc <ferror@plt+0xbcc>  // b.any
  402574:	ldr	x8, [sp, #32]
  402578:	adrp	x9, 403000 <ferror@plt+0x1000>
  40257c:	add	x9, x9, #0x578
  402580:	cmp	x8, x9
  402584:	b.ne	4025b4 <ferror@plt+0x5b4>  // b.any
  402588:	ldr	x8, [x22, #960]
  40258c:	cbz	x8, 4025b4 <ferror@plt+0x5b4>
  402590:	adrp	x1, 409000 <ferror@plt+0x7000>
  402594:	add	x1, x1, #0xd2b
  402598:	mov	w2, #0x5                   	// #5
  40259c:	mov	x0, xzr
  4025a0:	bl	401f40 <dcgettext@plt>
  4025a4:	mov	x2, x0
  4025a8:	mov	w0, wzr
  4025ac:	mov	w1, wzr
  4025b0:	bl	401b60 <error@plt>
  4025b4:	ldr	x8, [sp, #24]
  4025b8:	blr	x8
  4025bc:	ldr	w8, [sp, #16]
  4025c0:	cbnz	w8, 402c8c <ferror@plt+0xc8c>
  4025c4:	add	x9, sp, #0x28
  4025c8:	adrp	x8, 403000 <ferror@plt+0x1000>
  4025cc:	add	x22, x9, #0x8
  4025d0:	add	x8, x8, #0xc10
  4025d4:	mov	x0, x22
  4025d8:	str	x8, [sp, #40]
  4025dc:	bl	401cb0 <sigemptyset@plt>
  4025e0:	add	x1, sp, #0x28
  4025e4:	mov	w0, #0xa                   	// #10
  4025e8:	mov	x2, xzr
  4025ec:	str	wzr, [sp, #176]
  4025f0:	bl	401d80 <sigaction@plt>
  4025f4:	cbz	w0, 402624 <ferror@plt+0x624>
  4025f8:	bl	401fb0 <__errno_location@plt>
  4025fc:	ldr	w23, [x0]
  402600:	adrp	x1, 409000 <ferror@plt+0x7000>
  402604:	add	x1, x1, #0xd7d
  402608:	mov	w2, #0x5                   	// #5
  40260c:	mov	x0, xzr
  402610:	bl	401f40 <dcgettext@plt>
  402614:	mov	x2, x0
  402618:	mov	w0, wzr
  40261c:	mov	w1, w23
  402620:	bl	401b60 <error@plt>
  402624:	adrp	x8, 403000 <ferror@plt+0x1000>
  402628:	add	x8, x8, #0xc40
  40262c:	mov	x0, x22
  402630:	str	w19, [sp, #24]
  402634:	str	x8, [sp, #40]
  402638:	bl	401cb0 <sigemptyset@plt>
  40263c:	add	x1, sp, #0x28
  402640:	mov	w0, #0xc                   	// #12
  402644:	mov	x2, xzr
  402648:	str	wzr, [sp, #176]
  40264c:	bl	401d80 <sigaction@plt>
  402650:	cbz	w0, 402680 <ferror@plt+0x680>
  402654:	bl	401fb0 <__errno_location@plt>
  402658:	ldr	w22, [x0]
  40265c:	adrp	x1, 409000 <ferror@plt+0x7000>
  402660:	add	x1, x1, #0xd9f
  402664:	mov	w2, #0x5                   	// #5
  402668:	mov	x0, xzr
  40266c:	bl	401f40 <dcgettext@plt>
  402670:	mov	x2, x0
  402674:	mov	w0, wzr
  402678:	mov	w1, w22
  40267c:	bl	401b60 <error@plt>
  402680:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402684:	add	x1, x1, #0xa4b
  402688:	mov	x0, x26
  40268c:	bl	401e20 <strcmp@plt>
  402690:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  402694:	cbz	w0, 4026d4 <ferror@plt+0x6d4>
  402698:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40269c:	mov	w9, #0x1                   	// #1
  4026a0:	mov	x0, x26
  4026a4:	strb	w9, [x8, #992]
  4026a8:	bl	403c60 <ferror@plt+0x1c60>
  4026ac:	str	x0, [x19, #984]
  4026b0:	cbz	x0, 402ccc <ferror@plt+0xccc>
  4026b4:	ldr	x8, [x25]
  4026b8:	cbz	x8, 4026e8 <ferror@plt+0x6e8>
  4026bc:	b	4026f0 <ferror@plt+0x6f0>
  4026c0:	adrp	x0, 409000 <ferror@plt+0x7000>
  4026c4:	add	x0, x0, #0xbd5
  4026c8:	bl	405644 <ferror@plt+0x3644>
  4026cc:	mov	w0, wzr
  4026d0:	b	402a2c <ferror@plt+0xa2c>
  4026d4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4026d8:	ldr	x8, [x8, #824]
  4026dc:	str	x8, [x19, #984]
  4026e0:	ldr	x8, [x25]
  4026e4:	cbnz	x8, 4026f0 <ferror@plt+0x6f0>
  4026e8:	ldr	x8, [x25, #24]
  4026ec:	cbz	x8, 4026fc <ferror@plt+0x6fc>
  4026f0:	mov	w8, #0x1                   	// #1
  4026f4:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  4026f8:	str	w8, [x9, #864]
  4026fc:	adrp	x25, 41d000 <ferror@plt+0x1b000>
  402700:	ldr	w8, [x25, #808]
  402704:	cmp	w8, w20
  402708:	b.ne	402720 <ferror@plt+0x720>  // b.any
  40270c:	sub	x28, x29, #0x20
  402710:	sub	x8, x29, #0x14
  402714:	mov	w20, #0x1                   	// #1
  402718:	str	wzr, [x25, #808]
  40271c:	stur	x8, [x29, #-32]
  402720:	cbnz	w27, 402a4c <ferror@plt+0xa4c>
  402724:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  402728:	add	x19, x19, #0x378
  40272c:	ldr	x8, [x19]
  402730:	add	x0, x8, #0x1
  402734:	bl	408830 <ferror@plt+0x6830>
  402738:	ldr	x8, [x19]
  40273c:	adrp	x26, 41d000 <ferror@plt+0x1b000>
  402740:	str	x0, [x26, #1000]
  402744:	add	x0, x8, #0x1
  402748:	bl	408830 <ferror@plt+0x6830>
  40274c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402750:	str	x0, [x8, #1032]
  402754:	mov	w0, #0x11                  	// #17
  402758:	mov	x1, xzr
  40275c:	bl	401c30 <signal@plt>
  402760:	ldr	x8, [x19, #24]
  402764:	cbz	x8, 4028e8 <ferror@plt+0x8e8>
  402768:	sbfiz	x0, x20, #3, #32
  40276c:	bl	408830 <ferror@plt+0x6830>
  402770:	ldrsw	x8, [x25, #808]
  402774:	stp	x20, x0, [sp, #16]
  402778:	cmp	w8, w20
  40277c:	b.ge	4027ac <ferror@plt+0x7ac>  // b.tcont
  402780:	ldp	x9, x11, [sp, #16]
  402784:	lsl	x10, x8, #3
  402788:	add	x19, x28, x10
  40278c:	sxtw	x9, w9
  402790:	add	x20, x11, x10
  402794:	sub	x22, x9, x8
  402798:	ldr	x0, [x19], #8
  40279c:	bl	401b30 <strlen@plt>
  4027a0:	subs	x22, x22, #0x1
  4027a4:	str	x0, [x20], #8
  4027a8:	b.ne	402798 <ferror@plt+0x798>  // b.any
  4027ac:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  4027b0:	add	x19, x19, #0x388
  4027b4:	ldr	x0, [x19, #8]
  4027b8:	mov	x20, x28
  4027bc:	bl	401b30 <strlen@plt>
  4027c0:	ldr	x8, [sp, #32]
  4027c4:	str	x0, [x19]
  4027c8:	blr	x8
  4027cc:	cmn	w0, #0x1
  4027d0:	b.eq	402a18 <ferror@plt+0xa18>  // b.none
  4027d4:	ldr	x8, [sp, #16]
  4027d8:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  4027dc:	adrp	x23, 41d000 <ferror@plt+0x1b000>
  4027e0:	mov	w24, w0
  4027e4:	sub	w8, w8, #0x1
  4027e8:	add	x22, x22, #0x360
  4027ec:	add	x23, x23, #0x3f0
  4027f0:	adrp	x28, 41d000 <ferror@plt+0x1b000>
  4027f4:	str	w8, [sp, #12]
  4027f8:	b	402820 <ferror@plt+0x820>
  4027fc:	mov	x0, x22
  402800:	mov	x1, x23
  402804:	bl	40495c <ferror@plt+0x295c>
  402808:	ldr	x8, [sp, #32]
  40280c:	blr	x8
  402810:	mov	w24, w0
  402814:	cmn	w0, #0x1
  402818:	mov	x25, x21
  40281c:	b.eq	402a18 <ferror@plt+0xa18>  // b.none
  402820:	mov	x0, x22
  402824:	mov	x1, x23
  402828:	bl	404c68 <ferror@plt+0x2c68>
  40282c:	ldrsw	x8, [x25, #808]
  402830:	ldr	x10, [sp, #24]
  402834:	ldrb	w9, [x28, #1088]
  402838:	str	xzr, [x23, #32]
  40283c:	lsl	x8, x8, #3
  402840:	ldr	x10, [x10, x8]
  402844:	ldr	x2, [x20, x8]
  402848:	mvn	w8, w9
  40284c:	and	w6, w8, #0x1
  402850:	add	x3, x10, #0x1
  402854:	mov	x0, x22
  402858:	mov	x1, x23
  40285c:	mov	x4, xzr
  402860:	mov	x5, xzr
  402864:	bl	404744 <ferror@plt+0x2744>
  402868:	ldr	w8, [x25, #808]
  40286c:	ldr	x10, [sp, #16]
  402870:	mov	x21, x25
  402874:	add	w9, w8, #0x1
  402878:	cmp	w9, w10
  40287c:	mov	w10, #0x1                   	// #1
  402880:	strb	w10, [x28, #1088]
  402884:	b.ge	4027fc <ferror@plt+0x7fc>  // b.tcont
  402888:	sxtw	x10, w24
  40288c:	sub	x24, x10, #0x1
  402890:	ldr	x10, [sp, #24]
  402894:	sbfiz	x9, x9, #3, #32
  402898:	add	x25, x20, x9
  40289c:	add	x19, x10, x9
  4028a0:	ldr	w9, [sp, #12]
  4028a4:	sub	w27, w9, w8
  4028a8:	ldr	x2, [x25], #8
  4028ac:	ldr	x3, [x19], #8
  4028b0:	ldrb	w8, [x28, #1088]
  4028b4:	ldr	x6, [x26, #1000]
  4028b8:	mov	x0, x22
  4028bc:	mov	x1, x23
  4028c0:	mvn	w8, w8
  4028c4:	and	w8, w8, #0x1
  4028c8:	mov	x4, xzr
  4028cc:	mov	x5, xzr
  4028d0:	mov	x7, x24
  4028d4:	str	w8, [sp]
  4028d8:	bl	404594 <ferror@plt+0x2594>
  4028dc:	subs	w27, w27, #0x1
  4028e0:	b.ne	4028a8 <ferror@plt+0x8a8>  // b.any
  4028e4:	b	4027fc <ferror@plt+0x7fc>
  4028e8:	ldr	w8, [x25, #808]
  4028ec:	cmp	w8, w20
  4028f0:	b.ge	402950 <ferror@plt+0x950>  // b.tcont
  4028f4:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  4028f8:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  4028fc:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  402900:	add	x21, x21, #0x360
  402904:	add	x22, x22, #0x3f0
  402908:	ldr	x23, [x28, w8, sxtw #3]
  40290c:	mov	x0, x23
  402910:	bl	401b30 <strlen@plt>
  402914:	ldrb	w8, [x19, #1088]
  402918:	add	x3, x0, #0x1
  40291c:	mov	x0, x21
  402920:	mov	x1, x22
  402924:	mvn	w8, w8
  402928:	and	w6, w8, #0x1
  40292c:	mov	x2, x23
  402930:	mov	x4, xzr
  402934:	mov	x5, xzr
  402938:	bl	404744 <ferror@plt+0x2744>
  40293c:	ldr	w8, [x25, #808]
  402940:	add	w8, w8, #0x1
  402944:	cmp	w8, w20
  402948:	str	w8, [x25, #808]
  40294c:	b.lt	402908 <ferror@plt+0x908>  // b.tstop
  402950:	adrp	x10, 41d000 <ferror@plt+0x1b000>
  402954:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402958:	mov	w9, #0x1                   	// #1
  40295c:	add	x10, x10, #0x3f0
  402960:	ldr	x11, [x10]
  402964:	ldr	x12, [x10, #32]
  402968:	strb	w9, [x8, #1088]
  40296c:	ldr	x8, [sp, #32]
  402970:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  402974:	str	x11, [x21, #920]
  402978:	str	x12, [x10, #40]
  40297c:	blr	x8
  402980:	cmn	w0, #0x1
  402984:	b.eq	4029dc <ferror@plt+0x9dc>  // b.none
  402988:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  40298c:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  402990:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  402994:	adrp	x23, 41d000 <ferror@plt+0x1b000>
  402998:	add	x19, x19, #0x360
  40299c:	add	x20, x20, #0x3f0
  4029a0:	b	4029b4 <ferror@plt+0x9b4>
  4029a4:	ldr	x8, [sp, #32]
  4029a8:	blr	x8
  4029ac:	cmn	w0, #0x1
  4029b0:	b.eq	4029dc <ferror@plt+0x9dc>  // b.none
  4029b4:	ldr	x8, [x22, #936]
  4029b8:	ldr	x9, [x23, #1096]
  4029bc:	sub	x8, x8, #0x1
  4029c0:	cmp	x8, x9
  4029c4:	b.cs	4029a4 <ferror@plt+0x9a4>  // b.hs, b.nlast
  4029c8:	mov	x0, x19
  4029cc:	mov	x1, x20
  4029d0:	bl	40495c <ferror@plt+0x295c>
  4029d4:	str	xzr, [x23, #1096]
  4029d8:	b	4029a4 <ferror@plt+0x9a4>
  4029dc:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4029e0:	ldr	x8, [x8, #1008]
  4029e4:	ldr	x9, [x21, #920]
  4029e8:	cmp	x8, x9
  4029ec:	b.ne	402a04 <ferror@plt+0xa04>  // b.any
  4029f0:	ldr	w8, [sp, #24]
  4029f4:	cbz	w8, 402a18 <ferror@plt+0xa18>
  4029f8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4029fc:	ldrb	w8, [x8, #1104]
  402a00:	tbnz	w8, #0, 402a18 <ferror@plt+0xa18>
  402a04:	adrp	x0, 41d000 <ferror@plt+0x1b000>
  402a08:	adrp	x1, 41d000 <ferror@plt+0x1b000>
  402a0c:	add	x0, x0, #0x360
  402a10:	add	x1, x1, #0x3f0
  402a14:	bl	40495c <ferror@plt+0x295c>
  402a18:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402a1c:	ldr	w9, [x8, #1108]
  402a20:	adrp	x10, 41d000 <ferror@plt+0x1b000>
  402a24:	str	w9, [x10, #860]
  402a28:	ldr	w0, [x8, #1108]
  402a2c:	ldp	x20, x19, [sp, #304]
  402a30:	ldp	x22, x21, [sp, #288]
  402a34:	ldp	x24, x23, [sp, #272]
  402a38:	ldp	x26, x25, [sp, #256]
  402a3c:	ldp	x28, x27, [sp, #240]
  402a40:	ldp	x29, x30, [sp, #224]
  402a44:	add	sp, sp, #0x140
  402a48:	ret
  402a4c:	adrp	x23, 41d000 <ferror@plt+0x1b000>
  402a50:	ldr	x21, [x23, #792]
  402a54:	adrp	x1, 409000 <ferror@plt+0x7000>
  402a58:	add	x1, x1, #0xddb
  402a5c:	mov	w2, #0x5                   	// #5
  402a60:	mov	x0, xzr
  402a64:	bl	401f40 <dcgettext@plt>
  402a68:	mov	x22, x0
  402a6c:	bl	404ce4 <ferror@plt+0x2ce4>
  402a70:	mov	x2, x0
  402a74:	mov	x0, x21
  402a78:	mov	x1, x22
  402a7c:	bl	401fe0 <fprintf@plt>
  402a80:	ldr	x21, [x23, #792]
  402a84:	adrp	x1, 409000 <ferror@plt+0x7000>
  402a88:	add	x1, x1, #0xe09
  402a8c:	mov	w2, #0x5                   	// #5
  402a90:	mov	x0, xzr
  402a94:	bl	401f40 <dcgettext@plt>
  402a98:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  402a9c:	add	x19, x19, #0x368
  402aa0:	ldr	x2, [x19]
  402aa4:	mov	x1, x0
  402aa8:	mov	x0, x21
  402aac:	bl	401fe0 <fprintf@plt>
  402ab0:	ldr	x21, [x23, #792]
  402ab4:	adrp	x1, 409000 <ferror@plt+0x7000>
  402ab8:	add	x1, x1, #0xe42
  402abc:	mov	w2, #0x5                   	// #5
  402ac0:	mov	x0, xzr
  402ac4:	bl	401f40 <dcgettext@plt>
  402ac8:	ldr	x2, [x19, #8]
  402acc:	mov	x1, x0
  402ad0:	mov	x0, x21
  402ad4:	bl	401fe0 <fprintf@plt>
  402ad8:	ldr	x21, [x23, #792]
  402adc:	adrp	x1, 409000 <ferror@plt+0x7000>
  402ae0:	add	x1, x1, #0xe8e
  402ae4:	mov	w2, #0x5                   	// #5
  402ae8:	mov	x0, xzr
  402aec:	bl	401f40 <dcgettext@plt>
  402af0:	mov	x24, x20
  402af4:	ldr	x20, [x19]
  402af8:	mov	x22, x0
  402afc:	bl	404ce4 <ferror@plt+0x2ce4>
  402b00:	sub	x2, x20, x0
  402b04:	mov	x0, x21
  402b08:	mov	x1, x22
  402b0c:	mov	x20, x24
  402b10:	bl	401fe0 <fprintf@plt>
  402b14:	ldr	x21, [x23, #792]
  402b18:	adrp	x1, 409000 <ferror@plt+0x7000>
  402b1c:	add	x1, x1, #0xec4
  402b20:	mov	w2, #0x5                   	// #5
  402b24:	mov	x0, xzr
  402b28:	bl	401f40 <dcgettext@plt>
  402b2c:	ldr	x2, [x19, #16]
  402b30:	mov	x1, x0
  402b34:	mov	x0, x21
  402b38:	bl	401fe0 <fprintf@plt>
  402b3c:	ldr	x21, [x23, #792]
  402b40:	adrp	x1, 409000 <ferror@plt+0x7000>
  402b44:	add	x1, x1, #0xef7
  402b48:	mov	w2, #0x5                   	// #5
  402b4c:	mov	x0, xzr
  402b50:	bl	401f40 <dcgettext@plt>
  402b54:	mov	x1, x0
  402b58:	mov	w2, #0x7fffffff            	// #2147483647
  402b5c:	mov	x0, x21
  402b60:	bl	401fe0 <fprintf@plt>
  402b64:	mov	w0, wzr
  402b68:	bl	401f20 <isatty@plt>
  402b6c:	cbz	w0, 402724 <ferror@plt+0x724>
  402b70:	ldr	x21, [x23, #792]
  402b74:	adrp	x1, 409000 <ferror@plt+0x7000>
  402b78:	add	x1, x1, #0xf32
  402b7c:	mov	w2, #0x5                   	// #5
  402b80:	mov	x0, xzr
  402b84:	bl	401f40 <dcgettext@plt>
  402b88:	mov	x1, x0
  402b8c:	mov	x0, x21
  402b90:	bl	401fe0 <fprintf@plt>
  402b94:	ldr	w8, [sp, #24]
  402b98:	cbz	w8, 402724 <ferror@plt+0x724>
  402b9c:	ldr	x21, [x23, #792]
  402ba0:	adrp	x1, 409000 <ferror@plt+0x7000>
  402ba4:	add	x1, x1, #0xfdf
  402ba8:	mov	w2, #0x5                   	// #5
  402bac:	mov	x0, xzr
  402bb0:	bl	401f40 <dcgettext@plt>
  402bb4:	ldrsw	x8, [x25, #808]
  402bb8:	mov	x1, x0
  402bbc:	mov	x0, x21
  402bc0:	ldr	x2, [x28, x8, lsl #3]
  402bc4:	bl	401fe0 <fprintf@plt>
  402bc8:	b	402724 <ferror@plt+0x724>
  402bcc:	mov	w0, #0x1                   	// #1
  402bd0:	bl	4037ac <ferror@plt+0x17ac>
  402bd4:	mov	w0, wzr
  402bd8:	bl	4037ac <ferror@plt+0x17ac>
  402bdc:	bl	401fb0 <__errno_location@plt>
  402be0:	ldr	w19, [x0]
  402be4:	adrp	x1, 409000 <ferror@plt+0x7000>
  402be8:	add	x1, x1, #0xbed
  402bec:	mov	w2, #0x5                   	// #5
  402bf0:	mov	x0, xzr
  402bf4:	bl	401f40 <dcgettext@plt>
  402bf8:	mov	x2, x0
  402bfc:	mov	w0, #0x1                   	// #1
  402c00:	mov	w1, w19
  402c04:	bl	401b60 <error@plt>
  402c08:	adrp	x1, 409000 <ferror@plt+0x7000>
  402c0c:	add	x1, x1, #0xcca
  402c10:	mov	w2, #0x5                   	// #5
  402c14:	mov	x0, xzr
  402c18:	bl	401f40 <dcgettext@plt>
  402c1c:	ldursw	x8, [x29, #-12]
  402c20:	mov	x2, x0
  402c24:	mov	w0, #0x1                   	// #1
  402c28:	mov	w1, wzr
  402c2c:	lsl	x8, x8, #5
  402c30:	ldr	x3, [x23, x8]
  402c34:	bl	401b60 <error@plt>
  402c38:	bl	401fb0 <__errno_location@plt>
  402c3c:	ldr	w19, [x0]
  402c40:	adrp	x1, 409000 <ferror@plt+0x7000>
  402c44:	add	x1, x1, #0xd03
  402c48:	mov	w2, #0x5                   	// #5
  402c4c:	mov	x0, xzr
  402c50:	bl	401f40 <dcgettext@plt>
  402c54:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402c58:	ldr	x3, [x8, #976]
  402c5c:	mov	x2, x0
  402c60:	mov	w0, #0x1                   	// #1
  402c64:	mov	w1, w19
  402c68:	bl	401b60 <error@plt>
  402c6c:	adrp	x0, 409000 <ferror@plt+0x7000>
  402c70:	adrp	x1, 409000 <ferror@plt+0x7000>
  402c74:	adrp	x3, 409000 <ferror@plt+0x7000>
  402c78:	add	x0, x0, #0xc4a
  402c7c:	add	x1, x1, #0xc2b
  402c80:	add	x3, x3, #0xc33
  402c84:	mov	w2, #0x1f5                 	// #501
  402c88:	bl	401fa0 <__assert_fail@plt>
  402c8c:	adrp	x0, 409000 <ferror@plt+0x7000>
  402c90:	adrp	x1, 409000 <ferror@plt+0x7000>
  402c94:	adrp	x3, 409000 <ferror@plt+0x7000>
  402c98:	add	x0, x0, #0xd66
  402c9c:	add	x1, x1, #0xc2b
  402ca0:	add	x3, x3, #0xc33
  402ca4:	mov	w2, #0x2a5                 	// #677
  402ca8:	bl	401fa0 <__assert_fail@plt>
  402cac:	adrp	x0, 409000 <ferror@plt+0x7000>
  402cb0:	adrp	x1, 409000 <ferror@plt+0x7000>
  402cb4:	adrp	x3, 409000 <ferror@plt+0x7000>
  402cb8:	add	x0, x0, #0xc10
  402cbc:	add	x1, x1, #0xc2b
  402cc0:	add	x3, x3, #0xc33
  402cc4:	mov	w2, #0x1d9                 	// #473
  402cc8:	bl	401fa0 <__assert_fail@plt>
  402ccc:	bl	401fb0 <__errno_location@plt>
  402cd0:	ldr	w19, [x0]
  402cd4:	adrp	x1, 409000 <ferror@plt+0x7000>
  402cd8:	add	x1, x1, #0xdc1
  402cdc:	mov	w2, #0x5                   	// #5
  402ce0:	mov	x0, xzr
  402ce4:	bl	401f40 <dcgettext@plt>
  402ce8:	mov	x20, x0
  402cec:	mov	w1, #0x8                   	// #8
  402cf0:	mov	w0, wzr
  402cf4:	mov	x2, x26
  402cf8:	bl	407a84 <ferror@plt+0x5a84>
  402cfc:	mov	x3, x0
  402d00:	mov	w0, #0x1                   	// #1
  402d04:	mov	w1, w19
  402d08:	mov	x2, x20
  402d0c:	bl	401b60 <error@plt>
  402d10:	sub	sp, sp, #0x80
  402d14:	stp	x26, x25, [sp, #64]
  402d18:	adrp	x25, 41d000 <ferror@plt+0x1b000>
  402d1c:	ldrb	w8, [x25, #1112]
  402d20:	stp	x29, x30, [sp, #32]
  402d24:	stp	x28, x27, [sp, #48]
  402d28:	stp	x24, x23, [sp, #80]
  402d2c:	stp	x22, x21, [sp, #96]
  402d30:	stp	x20, x19, [sp, #112]
  402d34:	add	x29, sp, #0x20
  402d38:	tbnz	w8, #0, 403074 <ferror@plt+0x1074>
  402d3c:	adrp	x27, 41d000 <ferror@plt+0x1b000>
  402d40:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  402d44:	adrp	x10, 41d000 <ferror@plt+0x1b000>
  402d48:	ldr	x28, [x27, #1000]
  402d4c:	ldr	x9, [x9, #888]
  402d50:	ldr	x10, [x10, #1048]
  402d54:	mov	w26, wzr
  402d58:	mov	w21, wzr
  402d5c:	add	x9, x28, x9
  402d60:	mvn	x10, x10
  402d64:	add	x9, x10, x9
  402d68:	str	x9, [sp, #16]
  402d6c:	mov	w9, #0x1                   	// #1
  402d70:	mov	w8, #0xffffffff            	// #-1
  402d74:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  402d78:	mov	w19, #0x1                   	// #1
  402d7c:	stur	w9, [x29, #-4]
  402d80:	str	w26, [sp, #12]
  402d84:	mov	w26, w8
  402d88:	mov	w8, w19
  402d8c:	mov	w9, w21
  402d90:	mov	w21, w9
  402d94:	mov	w19, w8
  402d98:	mov	w24, w26
  402d9c:	ldr	x0, [x20, #984]
  402da0:	bl	401d50 <getc@plt>
  402da4:	mov	w23, w0
  402da8:	cmn	w0, #0x1
  402dac:	mov	w22, w24
  402db0:	b.ne	402dd8 <ferror@plt+0xdd8>  // b.any
  402db4:	b	402fd4 <ferror@plt+0xfd4>
  402db8:	sub	w8, w26, #0xa
  402dbc:	cmp	w8, #0x3
  402dc0:	b.hi	402e10 <ferror@plt+0xe10>  // b.pmore
  402dc4:	ldr	x0, [x20, #984]
  402dc8:	bl	401d50 <getc@plt>
  402dcc:	cmn	w0, #0x1
  402dd0:	mov	w22, w26
  402dd4:	b.eq	402fd4 <ferror@plt+0xfd4>  // b.none
  402dd8:	cmp	w19, #0x1
  402ddc:	b.ne	402e00 <ferror@plt+0xe00>  // b.any
  402de0:	mov	w26, w0
  402de4:	cmp	w0, #0x7f
  402de8:	b.hi	402db8 <ferror@plt+0xdb8>  // b.pmore
  402dec:	bl	401e30 <__ctype_b_loc@plt>
  402df0:	ldr	x8, [x0]
  402df4:	ldrh	w8, [x8, w26, sxtw #1]
  402df8:	tbz	w8, #0, 402db8 <ferror@plt+0xdb8>
  402dfc:	b	402dc4 <ferror@plt+0xdc4>
  402e00:	cbnz	w19, 402e64 <ferror@plt+0xe64>
  402e04:	mov	w26, w23
  402e08:	mov	w22, w24
  402e0c:	b	402e14 <ferror@plt+0xe14>
  402e10:	mov	w19, wzr
  402e14:	cmp	w26, #0xa
  402e18:	b.ne	402e90 <ferror@plt+0xe90>  // b.any
  402e1c:	cmp	w22, #0x7f
  402e20:	b.hi	402e34 <ferror@plt+0xe34>  // b.pmore
  402e24:	bl	401e30 <__ctype_b_loc@plt>
  402e28:	ldr	x8, [x0]
  402e2c:	ldrh	w8, [x8, w22, sxtw #1]
  402e30:	tbnz	w8, #0, 402e44 <ferror@plt+0xe44>
  402e34:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  402e38:	ldr	x8, [x9, #1096]
  402e3c:	add	x8, x8, #0x1
  402e40:	str	x8, [x9, #1096]
  402e44:	ldr	x22, [x27, #1000]
  402e48:	mov	w24, #0xa                   	// #10
  402e4c:	mov	w19, #0x1                   	// #1
  402e50:	subs	x8, x28, x22
  402e54:	cset	w9, eq  // eq = none
  402e58:	bic	w9, w9, w21
  402e5c:	tbnz	w9, #0, 402d9c <ferror@plt+0xd9c>
  402e60:	b	40309c <ferror@plt+0x109c>
  402e64:	cmp	w19, #0x2
  402e68:	b.ne	402ee0 <ferror@plt+0xee0>  // b.any
  402e6c:	cmp	w23, #0xa
  402e70:	b.eq	403134 <ferror@plt+0x1134>  // b.none
  402e74:	ldr	w9, [sp, #12]
  402e78:	mov	w8, wzr
  402e7c:	mov	w26, w23
  402e80:	cmp	w23, w9
  402e84:	mov	w9, #0x1                   	// #1
  402e88:	b.eq	402d90 <ferror@plt+0xd90>  // b.none
  402e8c:	b	402eec <ferror@plt+0xeec>
  402e90:	cmp	w26, #0x7f
  402e94:	b.hi	402eb4 <ferror@plt+0xeb4>  // b.pmore
  402e98:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402e9c:	ldr	x8, [x8, #912]
  402ea0:	cbnz	x8, 402eb4 <ferror@plt+0xeb4>
  402ea4:	bl	401e30 <__ctype_b_loc@plt>
  402ea8:	ldr	x8, [x0]
  402eac:	ldrh	w8, [x8, w26, sxtw #1]
  402eb0:	tbnz	w8, #0, 402f44 <ferror@plt+0xf44>
  402eb4:	mov	w8, #0x3                   	// #3
  402eb8:	cmp	w26, #0x5c
  402ebc:	mov	w9, #0x1                   	// #1
  402ec0:	b.eq	402d90 <ferror@plt+0xd90>  // b.none
  402ec4:	cmp	w26, #0x22
  402ec8:	b.eq	402fc4 <ferror@plt+0xfc4>  // b.none
  402ecc:	cmp	w26, #0x27
  402ed0:	b.eq	402fc4 <ferror@plt+0xfc4>  // b.none
  402ed4:	mov	w23, w26
  402ed8:	mov	w21, #0x1                   	// #1
  402edc:	b	402eec <ferror@plt+0xeec>
  402ee0:	cmp	w19, #0x3
  402ee4:	b.ne	402eec <ferror@plt+0xeec>  // b.any
  402ee8:	mov	w19, wzr
  402eec:	cbnz	w23, 402f2c <ferror@plt+0xf2c>
  402ef0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402ef4:	ldrb	w8, [x8, #1116]
  402ef8:	tbnz	w8, #0, 402f2c <ferror@plt+0xf2c>
  402efc:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402f00:	mov	w2, #0x5                   	// #5
  402f04:	mov	x0, xzr
  402f08:	add	x1, x1, #0x39c
  402f0c:	bl	401f40 <dcgettext@plt>
  402f10:	mov	x2, x0
  402f14:	mov	w0, wzr
  402f18:	mov	w1, wzr
  402f1c:	bl	401b60 <error@plt>
  402f20:	mov	w8, #0x1                   	// #1
  402f24:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  402f28:	strb	w8, [x9, #1116]
  402f2c:	ldr	x8, [sp, #16]
  402f30:	cmp	x28, x8
  402f34:	b.cs	40318c <ferror@plt+0x118c>  // b.hs, b.nlast
  402f38:	strb	w23, [x28], #1
  402f3c:	mov	w26, w23
  402f40:	b	402d88 <ferror@plt+0xd88>
  402f44:	strb	wzr, [x28]
  402f48:	ldr	x19, [x27, #1000]
  402f4c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402f50:	ldr	x0, [x8, #960]
  402f54:	sub	x8, x28, x19
  402f58:	add	x21, x8, #0x1
  402f5c:	cbz	x0, 402f7c <ferror@plt+0xf7c>
  402f60:	ldrb	w8, [x0]
  402f64:	ldrb	w9, [x19]
  402f68:	cmp	w8, w9
  402f6c:	b.ne	402f7c <ferror@plt+0xf7c>  // b.any
  402f70:	mov	x1, x19
  402f74:	bl	401e20 <strcmp@plt>
  402f78:	cbz	w0, 40311c <ferror@plt+0x111c>
  402f7c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402f80:	ldrb	w8, [x8, #1088]
  402f84:	adrp	x0, 41d000 <ferror@plt+0x1b000>
  402f88:	adrp	x1, 41d000 <ferror@plt+0x1b000>
  402f8c:	sxtw	x3, w21
  402f90:	mvn	w8, w8
  402f94:	and	w6, w8, #0x1
  402f98:	add	x0, x0, #0x360
  402f9c:	add	x1, x1, #0x3f0
  402fa0:	mov	x2, x19
  402fa4:	mov	x4, xzr
  402fa8:	mov	x5, xzr
  402fac:	bl	404744 <ferror@plt+0x2744>
  402fb0:	ldr	x28, [x27, #1000]
  402fb4:	stur	wzr, [x29, #-4]
  402fb8:	mov	w19, #0x1                   	// #1
  402fbc:	mov	w21, #0x1                   	// #1
  402fc0:	b	402d88 <ferror@plt+0xd88>
  402fc4:	mov	w21, #0x1                   	// #1
  402fc8:	mov	w19, #0x2                   	// #2
  402fcc:	mov	w8, w26
  402fd0:	b	402d80 <ferror@plt+0xd80>
  402fd4:	ldr	x20, [x27, #1000]
  402fd8:	mov	w8, #0x1                   	// #1
  402fdc:	strb	w8, [x25, #1112]
  402fe0:	subs	x21, x28, x20
  402fe4:	b.eq	403074 <ferror@plt+0x1074>  // b.none
  402fe8:	cmp	w19, #0x2
  402fec:	strb	wzr, [x28]
  402ff0:	b.eq	403134 <ferror@plt+0x1134>  // b.none
  402ff4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402ff8:	ldr	x0, [x8, #960]
  402ffc:	ldur	w9, [x29, #-4]
  403000:	cmp	x0, #0x0
  403004:	cset	w8, eq  // eq = none
  403008:	orn	w8, w8, w9
  40300c:	tbnz	w8, #0, 40302c <ferror@plt+0x102c>
  403010:	ldrb	w8, [x0]
  403014:	ldrb	w9, [x20]
  403018:	cmp	w8, w9
  40301c:	b.ne	40302c <ferror@plt+0x102c>  // b.any
  403020:	mov	x1, x20
  403024:	bl	401e20 <strcmp@plt>
  403028:	cbz	w0, 403074 <ferror@plt+0x1074>
  40302c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403030:	ldr	x8, [x8, #912]
  403034:	add	x19, x21, #0x1
  403038:	cbnz	x8, 403078 <ferror@plt+0x1078>
  40303c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403040:	ldrb	w8, [x8, #1088]
  403044:	adrp	x0, 41d000 <ferror@plt+0x1b000>
  403048:	adrp	x1, 41d000 <ferror@plt+0x1b000>
  40304c:	sxtw	x3, w19
  403050:	mvn	w8, w8
  403054:	and	w6, w8, #0x1
  403058:	add	x0, x0, #0x360
  40305c:	add	x1, x1, #0x3f0
  403060:	mov	x2, x20
  403064:	mov	x4, xzr
  403068:	mov	x5, xzr
  40306c:	bl	404744 <ferror@plt+0x2744>
  403070:	b	403078 <ferror@plt+0x1078>
  403074:	mov	w19, #0xffffffff            	// #-1
  403078:	mov	w0, w19
  40307c:	ldp	x20, x19, [sp, #112]
  403080:	ldp	x22, x21, [sp, #96]
  403084:	ldp	x24, x23, [sp, #80]
  403088:	ldp	x26, x25, [sp, #64]
  40308c:	ldp	x28, x27, [sp, #48]
  403090:	ldp	x29, x30, [sp, #32]
  403094:	add	sp, sp, #0x80
  403098:	ret
  40309c:	strb	wzr, [x28]
  4030a0:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  4030a4:	ldr	x0, [x9, #960]
  4030a8:	add	x19, x8, #0x1
  4030ac:	cbz	x0, 4030cc <ferror@plt+0x10cc>
  4030b0:	ldrb	w8, [x0]
  4030b4:	ldrb	w9, [x22]
  4030b8:	cmp	w8, w9
  4030bc:	b.ne	4030cc <ferror@plt+0x10cc>  // b.any
  4030c0:	mov	x1, x22
  4030c4:	bl	401e20 <strcmp@plt>
  4030c8:	cbz	w0, 403104 <ferror@plt+0x1104>
  4030cc:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4030d0:	ldr	x8, [x8, #912]
  4030d4:	cbnz	x8, 403078 <ferror@plt+0x1078>
  4030d8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4030dc:	ldrb	w8, [x8, #1088]
  4030e0:	adrp	x0, 41d000 <ferror@plt+0x1b000>
  4030e4:	adrp	x1, 41d000 <ferror@plt+0x1b000>
  4030e8:	sxtw	x3, w19
  4030ec:	mvn	w8, w8
  4030f0:	and	w6, w8, #0x1
  4030f4:	add	x0, x0, #0x360
  4030f8:	add	x1, x1, #0x3f0
  4030fc:	mov	x2, x22
  403100:	b	403064 <ferror@plt+0x1064>
  403104:	ldur	w9, [x29, #-4]
  403108:	mov	w8, #0x1                   	// #1
  40310c:	strb	w8, [x25, #1112]
  403110:	tst	w9, #0x1
  403114:	csinv	w19, w19, wzr, eq  // eq = none
  403118:	b	403078 <ferror@plt+0x1078>
  40311c:	ldur	w9, [x29, #-4]
  403120:	mov	w8, #0x1                   	// #1
  403124:	strb	w8, [x25, #1112]
  403128:	tst	w9, #0x1
  40312c:	csinv	w19, w21, wzr, eq  // eq = none
  403130:	b	403078 <ferror@plt+0x1078>
  403134:	bl	403e08 <ferror@plt+0x1e08>
  403138:	adrp	x1, 40a000 <ferror@plt+0x8000>
  40313c:	add	x1, x1, #0x336
  403140:	mov	w2, #0x5                   	// #5
  403144:	mov	x0, xzr
  403148:	bl	401f40 <dcgettext@plt>
  40314c:	ldr	w10, [sp, #12]
  403150:	adrp	x8, 40a000 <ferror@plt+0x8000>
  403154:	adrp	x9, 40a000 <ferror@plt+0x8000>
  403158:	add	x8, x8, #0x395
  40315c:	add	x9, x9, #0x38e
  403160:	cmp	w10, #0x22
  403164:	mov	x19, x0
  403168:	csel	x1, x9, x8, eq  // eq = none
  40316c:	mov	w2, #0x5                   	// #5
  403170:	mov	x0, xzr
  403174:	bl	401f40 <dcgettext@plt>
  403178:	mov	x3, x0
  40317c:	mov	w0, #0x1                   	// #1
  403180:	mov	w1, wzr
  403184:	mov	x2, x19
  403188:	bl	401b60 <error@plt>
  40318c:	bl	403e08 <ferror@plt+0x1e08>
  403190:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403194:	add	x1, x1, #0x427
  403198:	mov	w2, #0x5                   	// #5
  40319c:	mov	x0, xzr
  4031a0:	bl	401f40 <dcgettext@plt>
  4031a4:	mov	x2, x0
  4031a8:	mov	w0, #0x1                   	// #1
  4031ac:	mov	w1, wzr
  4031b0:	bl	401b60 <error@plt>
  4031b4:	ret
  4031b8:	stp	x29, x30, [sp, #-32]!
  4031bc:	str	x19, [sp, #16]
  4031c0:	mov	x29, sp
  4031c4:	bl	401c50 <getpid@plt>
  4031c8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4031cc:	ldr	w8, [x8, #856]
  4031d0:	cmp	w0, w8
  4031d4:	b.ne	403220 <ferror@plt+0x1220>  // b.any
  4031d8:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  4031dc:	ldrb	w8, [x19, #1160]
  4031e0:	tbnz	w8, #0, 403214 <ferror@plt+0x1214>
  4031e4:	mov	w8, #0x1                   	// #1
  4031e8:	mov	w0, #0x1                   	// #1
  4031ec:	mov	w1, wzr
  4031f0:	strb	w8, [x19, #1160]
  4031f4:	bl	403e74 <ferror@plt+0x1e74>
  4031f8:	strb	wzr, [x19, #1160]
  4031fc:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  403200:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403204:	ldr	w9, [x9, #860]
  403208:	ldr	w10, [x8, #1108]
  40320c:	cmp	w9, w10
  403210:	b.ne	403240 <ferror@plt+0x1240>  // b.any
  403214:	ldr	x19, [sp, #16]
  403218:	ldp	x29, x30, [sp], #32
  40321c:	ret
  403220:	adrp	x0, 40a000 <ferror@plt+0x8000>
  403224:	adrp	x1, 409000 <ferror@plt+0x7000>
  403228:	adrp	x3, 40a000 <ferror@plt+0x8000>
  40322c:	add	x0, x0, #0x710
  403230:	add	x1, x1, #0xc2b
  403234:	add	x3, x3, #0x724
  403238:	mov	w2, #0x616                 	// #1558
  40323c:	bl	401fa0 <__assert_fail@plt>
  403240:	ldr	w0, [x8, #1108]
  403244:	bl	401b10 <_exit@plt>
  403248:	stp	x29, x30, [sp, #-16]!
  40324c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403250:	add	x1, x1, #0x4f
  403254:	mov	w2, #0x5                   	// #5
  403258:	mov	x0, xzr
  40325c:	mov	x29, sp
  403260:	bl	401f40 <dcgettext@plt>
  403264:	mov	x2, x0
  403268:	mov	w0, #0x1                   	// #1
  40326c:	mov	w1, wzr
  403270:	bl	401b60 <error@plt>
  403274:	cmp	x0, x1
  403278:	csel	x0, x0, x1, cc  // cc = lo, ul, last
  40327c:	ret
  403280:	sub	sp, sp, #0x40
  403284:	stp	x29, x30, [sp, #16]
  403288:	stp	x22, x21, [sp, #32]
  40328c:	stp	x20, x19, [sp, #48]
  403290:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  403294:	ldr	w8, [x20, #672]
  403298:	mov	x19, x3
  40329c:	add	x29, sp, #0x10
  4032a0:	cbz	w8, 4032c8 <ferror@plt+0x12c8>
  4032a4:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  4032a8:	ldr	x8, [x21, #1120]
  4032ac:	ldrsw	x9, [x20, #672]
  4032b0:	cmp	x8, x9
  4032b4:	b.cc	4032c8 <ferror@plt+0x12c8>  // b.lo, b.ul, b.last
  4032b8:	mov	w1, #0x1                   	// #1
  4032bc:	mov	w0, wzr
  4032c0:	bl	403e74 <ferror@plt+0x1e74>
  4032c4:	b	4032a8 <ferror@plt+0x12a8>
  4032c8:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  4032cc:	ldrb	w8, [x21, #970]
  4032d0:	cmp	w8, #0x1
  4032d4:	b.ne	4032e8 <ferror@plt+0x12e8>  // b.any
  4032d8:	mov	w0, #0x1                   	// #1
  4032dc:	mov	w20, #0x1                   	// #1
  4032e0:	bl	40410c <ferror@plt+0x210c>
  4032e4:	tbz	w0, #0, 403440 <ferror@plt+0x1440>
  4032e8:	ldrb	w8, [x21, #970]
  4032ec:	tbnz	w8, #0, 403308 <ferror@plt+0x1308>
  4032f0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4032f4:	ldrb	w8, [x8, #968]
  4032f8:	cmp	w8, #0x1
  4032fc:	b.ne	403308 <ferror@plt+0x1308>  // b.any
  403300:	mov	w0, wzr
  403304:	bl	40410c <ferror@plt+0x210c>
  403308:	mov	w0, wzr
  40330c:	mov	w1, wzr
  403310:	bl	403e74 <ferror@plt+0x1e74>
  403314:	add	x0, sp, #0x8
  403318:	bl	401ba0 <pipe@plt>
  40331c:	cbnz	w0, 403458 <ferror@plt+0x1458>
  403320:	ldr	w0, [sp, #12]
  403324:	mov	w1, #0x2                   	// #2
  403328:	mov	w2, #0x1                   	// #1
  40332c:	bl	408de4 <ferror@plt+0x6de4>
  403330:	bl	401be0 <fork@plt>
  403334:	mov	w20, w0
  403338:	tbnz	w0, #31, 4033b0 <ferror@plt+0x13b0>
  40333c:	cbz	w20, 40346c <ferror@plt+0x146c>
  403340:	cmn	w20, #0x1
  403344:	b.eq	40349c <ferror@plt+0x149c>  // b.none
  403348:	ldr	w0, [sp, #12]
  40334c:	bl	401d70 <close@plt>
  403350:	ldr	w0, [sp, #8]
  403354:	add	x1, sp, #0x4
  403358:	mov	w2, #0x4                   	// #4
  40335c:	bl	4082d8 <ferror@plt+0x62d8>
  403360:	cmp	x0, #0x4
  403364:	b.eq	403418 <ferror@plt+0x1418>  // b.none
  403368:	mov	x19, x0
  40336c:	cbz	x0, 403400 <ferror@plt+0x1400>
  403370:	cmn	x19, #0x1
  403374:	b.ne	4034c8 <ferror@plt+0x14c8>  // b.any
  403378:	ldr	w0, [sp, #8]
  40337c:	bl	401d70 <close@plt>
  403380:	bl	401fb0 <__errno_location@plt>
  403384:	ldr	w19, [x0]
  403388:	adrp	x1, 40a000 <ferror@plt+0x8000>
  40338c:	add	x1, x1, #0x46c
  403390:	mov	w2, #0x5                   	// #5
  403394:	mov	x0, xzr
  403398:	bl	401f40 <dcgettext@plt>
  40339c:	mov	x2, x0
  4033a0:	mov	w0, wzr
  4033a4:	mov	w1, w19
  4033a8:	bl	401b60 <error@plt>
  4033ac:	b	403408 <ferror@plt+0x1408>
  4033b0:	bl	401fb0 <__errno_location@plt>
  4033b4:	ldr	w8, [x0]
  4033b8:	cmp	w8, #0xb
  4033bc:	b.ne	40333c <ferror@plt+0x133c>  // b.any
  4033c0:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  4033c4:	ldr	x8, [x22, #1120]
  4033c8:	cbz	x8, 40333c <ferror@plt+0x133c>
  4033cc:	mov	x21, x0
  4033d0:	mov	w1, #0x1                   	// #1
  4033d4:	mov	w0, wzr
  4033d8:	bl	403e74 <ferror@plt+0x1e74>
  4033dc:	bl	401be0 <fork@plt>
  4033e0:	mov	w20, w0
  4033e4:	tbz	w0, #31, 40333c <ferror@plt+0x133c>
  4033e8:	ldr	w8, [x21]
  4033ec:	cmp	w8, #0xb
  4033f0:	b.ne	40333c <ferror@plt+0x133c>  // b.any
  4033f4:	ldr	x8, [x22, #1120]
  4033f8:	cbnz	x8, 4033d0 <ferror@plt+0x13d0>
  4033fc:	b	40333c <ferror@plt+0x133c>
  403400:	mov	w0, w20
  403404:	bl	4043cc <ferror@plt+0x23cc>
  403408:	ldr	w0, [sp, #8]
  40340c:	bl	401d70 <close@plt>
  403410:	mov	w20, #0x1                   	// #1
  403414:	b	403440 <ferror@plt+0x1440>
  403418:	ldr	w0, [sp, #8]
  40341c:	bl	401d70 <close@plt>
  403420:	mov	x1, sp
  403424:	mov	w0, w20
  403428:	mov	w2, wzr
  40342c:	bl	401fd0 <waitpid@plt>
  403430:	ldr	w8, [sp, #4]
  403434:	cmp	w8, #0x7
  403438:	b.ne	4034f8 <ferror@plt+0x14f8>  // b.any
  40343c:	mov	w20, wzr
  403440:	mov	w0, w20
  403444:	ldp	x20, x19, [sp, #48]
  403448:	ldp	x22, x21, [sp, #32]
  40344c:	ldp	x29, x30, [sp, #16]
  403450:	add	sp, sp, #0x40
  403454:	ret
  403458:	bl	401fb0 <__errno_location@plt>
  40345c:	ldr	w19, [x0]
  403460:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403464:	add	x1, x1, #0x43e
  403468:	b	4034ac <ferror@plt+0x14ac>
  40346c:	ldr	w0, [sp, #8]
  403470:	bl	401d70 <close@plt>
  403474:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403478:	str	wzr, [x8, #1108]
  40347c:	bl	40429c <ferror@plt+0x229c>
  403480:	mov	x0, x19
  403484:	bl	404ea8 <ferror@plt+0x2ea8>
  403488:	tbz	w0, #0, 403508 <ferror@plt+0x1508>
  40348c:	bl	401fb0 <__errno_location@plt>
  403490:	mov	w8, #0x7                   	// #7
  403494:	str	w8, [x0]
  403498:	b	403514 <ferror@plt+0x1514>
  40349c:	bl	401fb0 <__errno_location@plt>
  4034a0:	ldr	w19, [x0]
  4034a4:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4034a8:	add	x1, x1, #0x460
  4034ac:	mov	w2, #0x5                   	// #5
  4034b0:	mov	x0, xzr
  4034b4:	bl	401f40 <dcgettext@plt>
  4034b8:	mov	x2, x0
  4034bc:	mov	w0, #0x1                   	// #1
  4034c0:	mov	w1, w19
  4034c4:	bl	401b60 <error@plt>
  4034c8:	bl	401fb0 <__errno_location@plt>
  4034cc:	ldr	w20, [x0]
  4034d0:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4034d4:	add	x1, x1, #0x4c6
  4034d8:	mov	w2, #0x5                   	// #5
  4034dc:	mov	x0, xzr
  4034e0:	bl	401f40 <dcgettext@plt>
  4034e4:	mov	x2, x0
  4034e8:	mov	w0, #0x1                   	// #1
  4034ec:	mov	w1, w20
  4034f0:	mov	x3, x19
  4034f4:	bl	401b60 <error@plt>
  4034f8:	cmp	w8, #0x2
  4034fc:	b.ne	403570 <ferror@plt+0x1570>  // b.any
  403500:	mov	w0, #0x7f                  	// #127
  403504:	bl	401b50 <exit@plt>
  403508:	ldr	x0, [x19]
  40350c:	mov	x1, x19
  403510:	bl	401e10 <execvp@plt>
  403514:	bl	401fb0 <__errno_location@plt>
  403518:	ldr	w8, [x0]
  40351c:	mov	x20, x0
  403520:	cbz	w8, 403534 <ferror@plt+0x1534>
  403524:	ldr	w0, [sp, #12]
  403528:	mov	w2, #0x4                   	// #4
  40352c:	mov	x1, x20
  403530:	bl	401dc0 <write@plt>
  403534:	ldr	w0, [sp, #12]
  403538:	bl	401d70 <close@plt>
  40353c:	ldr	w1, [x20]
  403540:	cmp	w1, #0x7
  403544:	b.eq	40355c <ferror@plt+0x155c>  // b.none
  403548:	ldr	x3, [x19]
  40354c:	adrp	x2, 40b000 <ferror@plt+0x9000>
  403550:	add	x2, x2, #0x7d7
  403554:	mov	w0, wzr
  403558:	bl	401b60 <error@plt>
  40355c:	ldr	w8, [x20]
  403560:	cmp	w8, #0x2
  403564:	mov	w8, #0x7e                  	// #126
  403568:	cinc	w0, w8, eq  // eq = none
  40356c:	bl	401b10 <_exit@plt>
  403570:	mov	w0, #0x7e                  	// #126
  403574:	bl	401b50 <exit@plt>
  403578:	stp	x29, x30, [sp, #-96]!
  40357c:	stp	x22, x21, [sp, #64]
  403580:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  403584:	ldrb	w8, [x22, #1117]
  403588:	stp	x28, x27, [sp, #16]
  40358c:	stp	x26, x25, [sp, #32]
  403590:	stp	x24, x23, [sp, #48]
  403594:	stp	x20, x19, [sp, #80]
  403598:	mov	x29, sp
  40359c:	tbz	w8, #0, 4035c4 <ferror@plt+0x15c4>
  4035a0:	mov	w21, #0xffffffff            	// #-1
  4035a4:	mov	w0, w21
  4035a8:	ldp	x20, x19, [sp, #80]
  4035ac:	ldp	x22, x21, [sp, #64]
  4035b0:	ldp	x24, x23, [sp, #48]
  4035b4:	ldp	x26, x25, [sp, #32]
  4035b8:	ldp	x28, x27, [sp, #16]
  4035bc:	ldp	x29, x30, [sp], #96
  4035c0:	ret
  4035c4:	adrp	x23, 41d000 <ferror@plt+0x1b000>
  4035c8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4035cc:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  4035d0:	ldr	x28, [x23, #1000]
  4035d4:	ldr	x8, [x8, #888]
  4035d8:	ldr	x9, [x9, #1048]
  4035dc:	adrp	x24, 41d000 <ferror@plt+0x1b000>
  4035e0:	mov	w25, #0x1                   	// #1
  4035e4:	add	x8, x28, x8
  4035e8:	mvn	x9, x9
  4035ec:	adrp	x26, 41d000 <ferror@plt+0x1b000>
  4035f0:	adrp	x27, 41d000 <ferror@plt+0x1b000>
  4035f4:	add	x19, x9, x8
  4035f8:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  4035fc:	b	403608 <ferror@plt+0x1608>
  403600:	mov	w8, wzr
  403604:	tbz	w8, #0, 4035a4 <ferror@plt+0x15a4>
  403608:	ldr	x0, [x24, #984]
  40360c:	bl	401d50 <getc@plt>
  403610:	cmn	w0, #0x1
  403614:	b.eq	40363c <ferror@plt+0x163c>  // b.none
  403618:	ldrb	w8, [x27, #952]
  40361c:	cmp	w0, w8
  403620:	b.ne	403690 <ferror@plt+0x1690>  // b.any
  403624:	ldr	x9, [x20, #1096]
  403628:	add	x9, x9, #0x1
  40362c:	str	x9, [x20, #1096]
  403630:	strb	wzr, [x28], #1
  403634:	ldr	x2, [x23, #1000]
  403638:	b	403650 <ferror@plt+0x1650>
  40363c:	ldr	x2, [x23, #1000]
  403640:	strb	w25, [x22, #1117]
  403644:	cmp	x28, x2
  403648:	b.eq	4036a4 <ferror@plt+0x16a4>  // b.none
  40364c:	strb	wzr, [x28], #1
  403650:	ldr	x9, [x26, #912]
  403654:	sub	x21, x28, x2
  403658:	cbnz	x9, 403600 <ferror@plt+0x1600>
  40365c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403660:	ldrb	w8, [x8, #1088]
  403664:	adrp	x0, 41d000 <ferror@plt+0x1b000>
  403668:	adrp	x1, 41d000 <ferror@plt+0x1b000>
  40366c:	sxtw	x3, w21
  403670:	mvn	w8, w8
  403674:	and	w6, w8, #0x1
  403678:	add	x0, x0, #0x360
  40367c:	add	x1, x1, #0x3f0
  403680:	mov	x4, xzr
  403684:	mov	x5, xzr
  403688:	bl	404744 <ferror@plt+0x2744>
  40368c:	b	403600 <ferror@plt+0x1600>
  403690:	cmp	x28, x19
  403694:	b.cs	4036b0 <ferror@plt+0x16b0>  // b.hs, b.nlast
  403698:	strb	w0, [x28], #1
  40369c:	mov	w8, #0x1                   	// #1
  4036a0:	b	403604 <ferror@plt+0x1604>
  4036a4:	mov	w8, wzr
  4036a8:	mov	w21, #0xffffffff            	// #-1
  4036ac:	b	403604 <ferror@plt+0x1604>
  4036b0:	bl	403e08 <ferror@plt+0x1e08>
  4036b4:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4036b8:	add	x1, x1, #0x427
  4036bc:	mov	w2, #0x5                   	// #5
  4036c0:	mov	x0, xzr
  4036c4:	bl	401f40 <dcgettext@plt>
  4036c8:	mov	x2, x0
  4036cc:	mov	w0, #0x1                   	// #1
  4036d0:	mov	w1, wzr
  4036d4:	bl	401b60 <error@plt>
  4036d8:	stp	x29, x30, [sp, #-32]!
  4036dc:	str	x19, [sp, #16]
  4036e0:	mov	x29, sp
  4036e4:	mov	x19, x0
  4036e8:	bl	401b30 <strlen@plt>
  4036ec:	ldrb	w8, [x19]
  4036f0:	cmp	x0, #0x1
  4036f4:	b.ne	403708 <ferror@plt+0x1708>  // b.any
  4036f8:	ldr	x19, [sp, #16]
  4036fc:	mov	w0, w8
  403700:	ldp	x29, x30, [sp], #32
  403704:	ret
  403708:	cmp	w8, #0x5c
  40370c:	b.ne	403784 <ferror@plt+0x1784>  // b.any
  403710:	ldrb	w8, [x19, #1]
  403714:	sub	w8, w8, #0x5c
  403718:	cmp	w8, #0x1a
  40371c:	b.hi	403744 <ferror@plt+0x1744>  // b.pmore
  403720:	adrp	x9, 409000 <ferror@plt+0x7000>
  403724:	add	x9, x9, #0x952
  403728:	adr	x10, 4036f8 <ferror@plt+0x16f8>
  40372c:	ldrb	w11, [x9, x8]
  403730:	add	x10, x10, x11, lsl #2
  403734:	mov	w8, #0x7                   	// #7
  403738:	br	x10
  40373c:	mov	w8, #0x5c                  	// #92
  403740:	b	4036f8 <ferror@plt+0x16f8>
  403744:	mov	x0, x19
  403748:	bl	403cc4 <ferror@plt+0x1cc4>
  40374c:	mov	w8, w0
  403750:	b	4036f8 <ferror@plt+0x16f8>
  403754:	mov	w8, #0xd                   	// #13
  403758:	b	4036f8 <ferror@plt+0x16f8>
  40375c:	mov	w8, #0x9                   	// #9
  403760:	b	4036f8 <ferror@plt+0x16f8>
  403764:	mov	w8, #0xb                   	// #11
  403768:	b	4036f8 <ferror@plt+0x16f8>
  40376c:	mov	w8, #0x8                   	// #8
  403770:	b	4036f8 <ferror@plt+0x16f8>
  403774:	mov	w8, #0xc                   	// #12
  403778:	b	4036f8 <ferror@plt+0x16f8>
  40377c:	mov	w8, #0xa                   	// #10
  403780:	b	4036f8 <ferror@plt+0x16f8>
  403784:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403788:	add	x1, x1, #0x113
  40378c:	mov	w2, #0x5                   	// #5
  403790:	mov	x0, xzr
  403794:	bl	401f40 <dcgettext@plt>
  403798:	mov	x2, x0
  40379c:	mov	w0, #0x1                   	// #1
  4037a0:	mov	w1, wzr
  4037a4:	mov	x3, x19
  4037a8:	bl	401b60 <error@plt>
  4037ac:	stp	x29, x30, [sp, #-48]!
  4037b0:	stp	x20, x19, [sp, #32]
  4037b4:	mov	w19, w0
  4037b8:	stp	x22, x21, [sp, #16]
  4037bc:	mov	x29, sp
  4037c0:	cbnz	w0, 403a8c <ferror@plt+0x1a8c>
  4037c4:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  4037c8:	ldr	x20, [x21, #816]
  4037cc:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4037d0:	add	x1, x1, #0x7ec
  4037d4:	mov	w2, #0x5                   	// #5
  4037d8:	mov	x0, xzr
  4037dc:	bl	401f40 <dcgettext@plt>
  4037e0:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  4037e4:	ldr	x2, [x22, #1224]
  4037e8:	mov	x1, x0
  4037ec:	mov	x0, x20
  4037f0:	bl	401fe0 <fprintf@plt>
  4037f4:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4037f8:	add	x1, x1, #0x81d
  4037fc:	mov	w2, #0x5                   	// #5
  403800:	mov	x0, xzr
  403804:	bl	401f40 <dcgettext@plt>
  403808:	ldr	x1, [x21, #816]
  40380c:	bl	401b40 <fputs@plt>
  403810:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403814:	add	x1, x1, #0x86b
  403818:	mov	w2, #0x5                   	// #5
  40381c:	mov	x0, xzr
  403820:	bl	401f40 <dcgettext@plt>
  403824:	ldr	x1, [x21, #816]
  403828:	bl	401b40 <fputs@plt>
  40382c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403830:	add	x1, x1, #0x8e0
  403834:	mov	w2, #0x5                   	// #5
  403838:	mov	x0, xzr
  40383c:	bl	401f40 <dcgettext@plt>
  403840:	ldr	x1, [x21, #816]
  403844:	bl	401b40 <fputs@plt>
  403848:	adrp	x1, 40a000 <ferror@plt+0x8000>
  40384c:	add	x1, x1, #0x9b4
  403850:	mov	w2, #0x5                   	// #5
  403854:	mov	x0, xzr
  403858:	bl	401f40 <dcgettext@plt>
  40385c:	ldr	x1, [x21, #816]
  403860:	bl	401b40 <fputs@plt>
  403864:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403868:	add	x1, x1, #0xa01
  40386c:	mov	w2, #0x5                   	// #5
  403870:	mov	x0, xzr
  403874:	bl	401f40 <dcgettext@plt>
  403878:	ldr	x1, [x21, #816]
  40387c:	bl	401b40 <fputs@plt>
  403880:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403884:	add	x1, x1, #0xaeb
  403888:	mov	w2, #0x5                   	// #5
  40388c:	mov	x0, xzr
  403890:	bl	401f40 <dcgettext@plt>
  403894:	ldr	x1, [x21, #816]
  403898:	bl	401b40 <fputs@plt>
  40389c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4038a0:	add	x1, x1, #0xbcc
  4038a4:	mov	w2, #0x5                   	// #5
  4038a8:	mov	x0, xzr
  4038ac:	bl	401f40 <dcgettext@plt>
  4038b0:	ldr	x1, [x21, #816]
  4038b4:	bl	401b40 <fputs@plt>
  4038b8:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4038bc:	add	x1, x1, #0xc61
  4038c0:	mov	w2, #0x5                   	// #5
  4038c4:	mov	x0, xzr
  4038c8:	bl	401f40 <dcgettext@plt>
  4038cc:	ldr	x1, [x21, #816]
  4038d0:	bl	401b40 <fputs@plt>
  4038d4:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4038d8:	add	x1, x1, #0xc95
  4038dc:	mov	w2, #0x5                   	// #5
  4038e0:	mov	x0, xzr
  4038e4:	bl	401f40 <dcgettext@plt>
  4038e8:	ldr	x1, [x21, #816]
  4038ec:	bl	401b40 <fputs@plt>
  4038f0:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4038f4:	add	x1, x1, #0xd55
  4038f8:	mov	w2, #0x5                   	// #5
  4038fc:	mov	x0, xzr
  403900:	bl	401f40 <dcgettext@plt>
  403904:	ldr	x1, [x21, #816]
  403908:	bl	401b40 <fputs@plt>
  40390c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403910:	add	x1, x1, #0xdd3
  403914:	mov	w2, #0x5                   	// #5
  403918:	mov	x0, xzr
  40391c:	bl	401f40 <dcgettext@plt>
  403920:	ldr	x1, [x21, #816]
  403924:	bl	401b40 <fputs@plt>
  403928:	adrp	x1, 40a000 <ferror@plt+0x8000>
  40392c:	add	x1, x1, #0xe72
  403930:	mov	w2, #0x5                   	// #5
  403934:	mov	x0, xzr
  403938:	bl	401f40 <dcgettext@plt>
  40393c:	ldr	x1, [x21, #816]
  403940:	bl	401b40 <fputs@plt>
  403944:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403948:	add	x1, x1, #0xec2
  40394c:	mov	w2, #0x5                   	// #5
  403950:	mov	x0, xzr
  403954:	bl	401f40 <dcgettext@plt>
  403958:	ldr	x1, [x21, #816]
  40395c:	bl	401b40 <fputs@plt>
  403960:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403964:	add	x1, x1, #0xf9a
  403968:	mov	w2, #0x5                   	// #5
  40396c:	mov	x0, xzr
  403970:	bl	401f40 <dcgettext@plt>
  403974:	ldr	x1, [x21, #816]
  403978:	bl	401b40 <fputs@plt>
  40397c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403980:	add	x1, x1, #0xfe4
  403984:	mov	w2, #0x5                   	// #5
  403988:	mov	x0, xzr
  40398c:	bl	401f40 <dcgettext@plt>
  403990:	ldr	x1, [x21, #816]
  403994:	bl	401b40 <fputs@plt>
  403998:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40399c:	add	x1, x1, #0x23
  4039a0:	mov	w2, #0x5                   	// #5
  4039a4:	mov	x0, xzr
  4039a8:	bl	401f40 <dcgettext@plt>
  4039ac:	ldr	x1, [x21, #816]
  4039b0:	bl	401b40 <fputs@plt>
  4039b4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4039b8:	add	x1, x1, #0x73
  4039bc:	mov	w2, #0x5                   	// #5
  4039c0:	mov	x0, xzr
  4039c4:	bl	401f40 <dcgettext@plt>
  4039c8:	ldr	x1, [x21, #816]
  4039cc:	bl	401b40 <fputs@plt>
  4039d0:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4039d4:	add	x1, x1, #0x148
  4039d8:	mov	w2, #0x5                   	// #5
  4039dc:	mov	x0, xzr
  4039e0:	bl	401f40 <dcgettext@plt>
  4039e4:	ldr	x1, [x21, #816]
  4039e8:	bl	401b40 <fputs@plt>
  4039ec:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4039f0:	add	x1, x1, #0x192
  4039f4:	mov	w2, #0x5                   	// #5
  4039f8:	mov	x0, xzr
  4039fc:	bl	401f40 <dcgettext@plt>
  403a00:	ldr	x1, [x21, #816]
  403a04:	bl	401b40 <fputs@plt>
  403a08:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403a0c:	add	x1, x1, #0x1d5
  403a10:	mov	w2, #0x5                   	// #5
  403a14:	mov	x0, xzr
  403a18:	bl	401f40 <dcgettext@plt>
  403a1c:	ldr	x1, [x21, #816]
  403a20:	bl	401b40 <fputs@plt>
  403a24:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403a28:	add	x1, x1, #0x21a
  403a2c:	mov	w2, #0x5                   	// #5
  403a30:	mov	x0, xzr
  403a34:	bl	401f40 <dcgettext@plt>
  403a38:	ldr	x1, [x21, #816]
  403a3c:	bl	401b40 <fputs@plt>
  403a40:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403a44:	add	x1, x1, #0x260
  403a48:	mov	w2, #0x5                   	// #5
  403a4c:	mov	x0, xzr
  403a50:	bl	401f40 <dcgettext@plt>
  403a54:	ldr	x1, [x21, #816]
  403a58:	bl	401b40 <fputs@plt>
  403a5c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403a60:	add	x1, x1, #0x29b
  403a64:	mov	w2, #0x5                   	// #5
  403a68:	mov	x0, xzr
  403a6c:	bl	401f40 <dcgettext@plt>
  403a70:	ldr	x1, [x21, #816]
  403a74:	bl	401b40 <fputs@plt>
  403a78:	ldr	x0, [x21, #816]
  403a7c:	ldr	x1, [x22, #1224]
  403a80:	bl	405844 <ferror@plt+0x3844>
  403a84:	mov	w0, w19
  403a88:	bl	401b50 <exit@plt>
  403a8c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403a90:	ldr	x20, [x8, #792]
  403a94:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403a98:	add	x1, x1, #0x7c5
  403a9c:	mov	w2, #0x5                   	// #5
  403aa0:	mov	x0, xzr
  403aa4:	bl	401f40 <dcgettext@plt>
  403aa8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403aac:	ldr	x2, [x8, #1224]
  403ab0:	mov	x1, x0
  403ab4:	mov	x0, x20
  403ab8:	bl	401fe0 <fprintf@plt>
  403abc:	mov	w0, w19
  403ac0:	bl	401b50 <exit@plt>
  403ac4:	stp	x29, x30, [sp, #-64]!
  403ac8:	mov	x29, sp
  403acc:	stp	x22, x21, [sp, #32]
  403ad0:	stp	x20, x19, [sp, #48]
  403ad4:	mov	x22, x2
  403ad8:	mov	w19, w1
  403adc:	add	x1, x29, #0x18
  403ae0:	mov	w2, #0xa                   	// #10
  403ae4:	str	x23, [sp, #16]
  403ae8:	mov	w21, w4
  403aec:	mov	x23, x3
  403af0:	mov	x20, x0
  403af4:	bl	401e40 <strtol@plt>
  403af8:	ldr	x8, [x29, #24]
  403afc:	cmp	x8, x20
  403b00:	b.eq	403bd0 <ferror@plt+0x1bd0>  // b.none
  403b04:	ldrb	w8, [x8]
  403b08:	cbnz	w8, 403bd0 <ferror@plt+0x1bd0>
  403b0c:	cmp	x0, x22
  403b10:	b.lt	403b88 <ferror@plt+0x1b88>  // b.tstop
  403b14:	tbnz	x23, #63, 403b6c <ferror@plt+0x1b6c>
  403b18:	cmp	x0, x23
  403b1c:	mov	x22, x0
  403b20:	b.le	403b70 <ferror@plt+0x1b70>
  403b24:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403b28:	ldr	x22, [x8, #792]
  403b2c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403b30:	add	x1, x1, #0x797
  403b34:	mov	w2, #0x5                   	// #5
  403b38:	mov	x0, xzr
  403b3c:	bl	401f40 <dcgettext@plt>
  403b40:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403b44:	ldr	x2, [x8, #1224]
  403b48:	mov	x1, x0
  403b4c:	mov	x0, x22
  403b50:	mov	x3, x20
  403b54:	mov	w4, w19
  403b58:	mov	x5, x23
  403b5c:	bl	401fe0 <fprintf@plt>
  403b60:	mov	x22, x23
  403b64:	cbz	w21, 403b70 <ferror@plt+0x1b70>
  403b68:	b	403bc8 <ferror@plt+0x1bc8>
  403b6c:	mov	x22, x0
  403b70:	mov	x0, x22
  403b74:	ldp	x20, x19, [sp, #48]
  403b78:	ldp	x22, x21, [sp, #32]
  403b7c:	ldr	x23, [sp, #16]
  403b80:	ldp	x29, x30, [sp], #64
  403b84:	ret
  403b88:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403b8c:	ldr	x23, [x8, #792]
  403b90:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403b94:	add	x1, x1, #0x769
  403b98:	mov	w2, #0x5                   	// #5
  403b9c:	mov	x0, xzr
  403ba0:	bl	401f40 <dcgettext@plt>
  403ba4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403ba8:	ldr	x2, [x8, #1224]
  403bac:	mov	x1, x0
  403bb0:	mov	x0, x23
  403bb4:	mov	x3, x20
  403bb8:	mov	w4, w19
  403bbc:	mov	x5, x22
  403bc0:	bl	401fe0 <fprintf@plt>
  403bc4:	cbz	w21, 403b70 <ferror@plt+0x1b70>
  403bc8:	mov	w0, #0x1                   	// #1
  403bcc:	bl	4037ac <ferror@plt+0x17ac>
  403bd0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403bd4:	ldr	x21, [x8, #792]
  403bd8:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403bdc:	add	x1, x1, #0x741
  403be0:	mov	w2, #0x5                   	// #5
  403be4:	mov	x0, xzr
  403be8:	bl	401f40 <dcgettext@plt>
  403bec:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403bf0:	ldr	x2, [x8, #1224]
  403bf4:	mov	x1, x0
  403bf8:	mov	x0, x21
  403bfc:	mov	x3, x20
  403c00:	mov	w4, w19
  403c04:	bl	401fe0 <fprintf@plt>
  403c08:	mov	w0, #0x1                   	// #1
  403c0c:	bl	4037ac <ferror@plt+0x17ac>
  403c10:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403c14:	ldr	w9, [x8, #672]
  403c18:	mov	w10, #0x7fffffff            	// #2147483647
  403c1c:	cmp	w9, w10
  403c20:	b.eq	403c30 <ferror@plt+0x1c30>  // b.none
  403c24:	ldr	w9, [x8, #672]
  403c28:	add	w9, w9, #0x1
  403c2c:	str	w9, [x8, #672]
  403c30:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403c34:	mov	w9, #0x1                   	// #1
  403c38:	str	w9, [x8, #1128]
  403c3c:	ret
  403c40:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403c44:	ldr	w9, [x8, #672]
  403c48:	cmp	w9, #0x2
  403c4c:	b.lt	403c5c <ferror@plt+0x1c5c>  // b.tstop
  403c50:	ldr	w9, [x8, #672]
  403c54:	sub	w9, w9, #0x1
  403c58:	str	w9, [x8, #672]
  403c5c:	ret
  403c60:	stp	x29, x30, [sp, #-48]!
  403c64:	mov	w1, wzr
  403c68:	str	x21, [sp, #16]
  403c6c:	stp	x20, x19, [sp, #32]
  403c70:	mov	x29, sp
  403c74:	bl	405238 <ferror@plt+0x3238>
  403c78:	tbnz	w0, #31, 403cb0 <ferror@plt+0x1cb0>
  403c7c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403c80:	add	x1, x1, #0x104
  403c84:	mov	w19, w0
  403c88:	bl	401d00 <fdopen@plt>
  403c8c:	cbnz	x0, 403cb4 <ferror@plt+0x1cb4>
  403c90:	bl	401fb0 <__errno_location@plt>
  403c94:	ldr	w21, [x0]
  403c98:	mov	x20, x0
  403c9c:	mov	w0, w19
  403ca0:	bl	401d70 <close@plt>
  403ca4:	mov	x0, xzr
  403ca8:	str	w21, [x20]
  403cac:	b	403cb4 <ferror@plt+0x1cb4>
  403cb0:	mov	x0, xzr
  403cb4:	ldp	x20, x19, [sp, #32]
  403cb8:	ldr	x21, [sp, #16]
  403cbc:	ldp	x29, x30, [sp], #48
  403cc0:	ret
  403cc4:	stp	x29, x30, [sp, #-48]!
  403cc8:	stp	x20, x19, [sp, #32]
  403ccc:	ldrb	w8, [x0]
  403cd0:	str	x21, [sp, #16]
  403cd4:	mov	x29, sp
  403cd8:	cmp	w8, #0x5c
  403cdc:	b.ne	403d54 <ferror@plt+0x1d54>  // b.any
  403ce0:	mov	x20, x0
  403ce4:	ldrb	w21, [x20, #1]!
  403ce8:	mov	x19, x0
  403cec:	cmp	x21, #0x78
  403cf0:	b.ne	403d00 <ferror@plt+0x1d00>  // b.any
  403cf4:	add	x20, x19, #0x2
  403cf8:	mov	w21, #0x10                  	// #16
  403cfc:	b	403d14 <ferror@plt+0x1d14>
  403d00:	bl	401e30 <__ctype_b_loc@plt>
  403d04:	ldr	x8, [x0]
  403d08:	ldrh	w8, [x8, x21, lsl #1]
  403d0c:	tbz	w8, #11, 403db4 <ferror@plt+0x1db4>
  403d10:	mov	w21, #0x8                   	// #8
  403d14:	bl	401fb0 <__errno_location@plt>
  403d18:	str	wzr, [x0]
  403d1c:	add	x1, x29, #0x18
  403d20:	mov	x0, x20
  403d24:	mov	w2, w21
  403d28:	str	xzr, [x29, #24]
  403d2c:	bl	401b20 <strtoul@plt>
  403d30:	cmp	x0, #0x100
  403d34:	b.cs	403d74 <ferror@plt+0x1d74>  // b.hs, b.nlast
  403d38:	ldr	x20, [x29, #24]
  403d3c:	ldrb	w8, [x20]
  403d40:	cbnz	w8, 403d88 <ferror@plt+0x1d88>
  403d44:	ldp	x20, x19, [sp, #32]
  403d48:	ldr	x21, [sp, #16]
  403d4c:	ldp	x29, x30, [sp], #48
  403d50:	ret
  403d54:	adrp	x0, 40a000 <ferror@plt+0x8000>
  403d58:	adrp	x1, 409000 <ferror@plt+0x7000>
  403d5c:	adrp	x3, 40a000 <ferror@plt+0x8000>
  403d60:	add	x0, x0, #0x194
  403d64:	add	x1, x1, #0xc2b
  403d68:	add	x3, x3, #0x1a1
  403d6c:	mov	w2, #0xea                  	// #234
  403d70:	bl	401fa0 <__assert_fail@plt>
  403d74:	cmp	w21, #0x10
  403d78:	b.ne	403ddc <ferror@plt+0x1ddc>  // b.any
  403d7c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403d80:	add	x1, x1, #0x20c
  403d84:	b	403de4 <ferror@plt+0x1de4>
  403d88:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403d8c:	add	x1, x1, #0x2d2
  403d90:	mov	w2, #0x5                   	// #5
  403d94:	mov	x0, xzr
  403d98:	bl	401f40 <dcgettext@plt>
  403d9c:	mov	x2, x0
  403da0:	mov	w0, #0x1                   	// #1
  403da4:	mov	w1, wzr
  403da8:	mov	x3, x19
  403dac:	mov	x4, x20
  403db0:	bl	401b60 <error@plt>
  403db4:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403db8:	add	x1, x1, #0x1cf
  403dbc:	mov	w2, #0x5                   	// #5
  403dc0:	mov	x0, xzr
  403dc4:	bl	401f40 <dcgettext@plt>
  403dc8:	mov	x2, x0
  403dcc:	mov	w0, #0x1                   	// #1
  403dd0:	mov	w1, wzr
  403dd4:	mov	x3, x19
  403dd8:	bl	401b60 <error@plt>
  403ddc:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403de0:	add	x1, x1, #0x26f
  403de4:	mov	w2, #0x5                   	// #5
  403de8:	mov	x0, xzr
  403dec:	bl	401f40 <dcgettext@plt>
  403df0:	mov	x2, x0
  403df4:	mov	w0, #0x1                   	// #1
  403df8:	mov	w4, #0xff                  	// #255
  403dfc:	mov	w1, wzr
  403e00:	mov	x3, x19
  403e04:	bl	401b60 <error@plt>
  403e08:	stp	x29, x30, [sp, #-16]!
  403e0c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403e10:	ldr	x8, [x8, #912]
  403e14:	mov	x29, sp
  403e18:	cbz	x8, 403e24 <ferror@plt+0x1e24>
  403e1c:	ldp	x29, x30, [sp], #16
  403e20:	ret
  403e24:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403e28:	ldrb	w8, [x8, #1088]
  403e2c:	cmp	w8, #0x1
  403e30:	b.ne	403e1c <ferror@plt+0x1e1c>  // b.any
  403e34:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403e38:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  403e3c:	add	x8, x8, #0x360
  403e40:	ldr	x9, [x9, #1008]
  403e44:	ldr	x10, [x8, #56]
  403e48:	cmp	x9, x10
  403e4c:	b.eq	403e1c <ferror@plt+0x1e1c>  // b.none
  403e50:	ldr	w8, [x8]
  403e54:	cbnz	w8, 403e1c <ferror@plt+0x1e1c>
  403e58:	adrp	x0, 41d000 <ferror@plt+0x1b000>
  403e5c:	adrp	x1, 41d000 <ferror@plt+0x1b000>
  403e60:	add	x0, x0, #0x360
  403e64:	add	x1, x1, #0x3f0
  403e68:	bl	40495c <ferror@plt+0x295c>
  403e6c:	ldp	x29, x30, [sp], #16
  403e70:	ret
  403e74:	sub	sp, sp, #0x70
  403e78:	stp	x28, x27, [sp, #32]
  403e7c:	stp	x24, x23, [sp, #64]
  403e80:	stp	x22, x21, [sp, #80]
  403e84:	stp	x20, x19, [sp, #96]
  403e88:	mov	w19, w1
  403e8c:	mov	w20, w0
  403e90:	mov	w27, wzr
  403e94:	adrp	x28, 41d000 <ferror@plt+0x1b000>
  403e98:	adrp	x24, 41d000 <ferror@plt+0x1b000>
  403e9c:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  403ea0:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  403ea4:	stp	x29, x30, [sp, #16]
  403ea8:	stp	x26, x25, [sp, #48]
  403eac:	add	x29, sp, #0x10
  403eb0:	b	403ec8 <ferror@plt+0x1ec8>
  403eb4:	mov	w8, wzr
  403eb8:	tbnz	w8, #0, 403ec8 <ferror@plt+0x1ec8>
  403ebc:	b	4040c4 <ferror@plt+0x20c4>
  403ec0:	mov	w8, #0x1                   	// #1
  403ec4:	tbz	w8, #0, 4040c4 <ferror@plt+0x20c4>
  403ec8:	ldr	x8, [x28, #1120]
  403ecc:	cbz	x8, 4040c4 <ferror@plt+0x20c4>
  403ed0:	cmp	w27, w19
  403ed4:	eor	w8, w20, #0x1
  403ed8:	cset	w9, cs  // cs = hs, nlast
  403edc:	and	w25, w9, w8
  403ee0:	str	wzr, [x24, #1128]
  403ee4:	sub	x1, x29, #0x4
  403ee8:	mov	w0, #0xffffffff            	// #-1
  403eec:	mov	w2, w25
  403ef0:	bl	401fd0 <waitpid@plt>
  403ef4:	cmn	w0, #0x1
  403ef8:	b.ne	403f40 <ferror@plt+0x1f40>  // b.any
  403efc:	bl	401fb0 <__errno_location@plt>
  403f00:	mov	x26, x0
  403f04:	ldr	w8, [x26]
  403f08:	cmp	w8, #0x4
  403f0c:	b.ne	4040e4 <ferror@plt+0x20e4>  // b.any
  403f10:	ldr	w8, [x24, #1128]
  403f14:	sub	x1, x29, #0x4
  403f18:	mov	w0, #0xffffffff            	// #-1
  403f1c:	cmp	w8, #0x0
  403f20:	cset	w8, eq  // eq = none
  403f24:	orr	w8, w8, w20
  403f28:	tst	w8, #0x1
  403f2c:	csinc	w25, w25, wzr, ne  // ne = any
  403f30:	mov	w2, w25
  403f34:	bl	401fd0 <waitpid@plt>
  403f38:	cmn	w0, #0x1
  403f3c:	b.eq	403f04 <ferror@plt+0x1f04>  // b.none
  403f40:	cbz	w0, 403f78 <ferror@plt+0x1f78>
  403f44:	ldr	x8, [x21, #1136]
  403f48:	cbz	x8, 403f74 <ferror@plt+0x1f74>
  403f4c:	ldr	x8, [x22, #1144]
  403f50:	ldr	x9, [x21, #1136]
  403f54:	mov	x23, xzr
  403f58:	ldr	w10, [x8, x23, lsl #2]
  403f5c:	cmp	w0, w10
  403f60:	b.eq	403f78 <ferror@plt+0x1f78>  // b.none
  403f64:	add	w23, w23, #0x1
  403f68:	cmp	x9, x23
  403f6c:	b.hi	403f58 <ferror@plt+0x1f58>  // b.pmore
  403f70:	b	403f78 <ferror@plt+0x1f78>
  403f74:	mov	w23, wzr
  403f78:	cbz	w0, 403f8c <ferror@plt+0x1f8c>
  403f7c:	ldr	x8, [x21, #1136]
  403f80:	mov	w9, w23
  403f84:	cmp	x8, x9
  403f88:	b.eq	403ee4 <ferror@plt+0x1ee4>  // b.none
  403f8c:	cbz	w0, 404094 <ferror@plt+0x2094>
  403f90:	ldr	x8, [x22, #1144]
  403f94:	str	wzr, [x8, w23, uxtw #2]
  403f98:	ldur	w9, [x29, #-4]
  403f9c:	ldr	x8, [x28, #1120]
  403fa0:	mvn	w9, w9
  403fa4:	sub	x8, x8, #0x1
  403fa8:	tst	w9, #0xff00
  403fac:	str	x8, [x28, #1120]
  403fb0:	b.ne	403fe4 <ferror@plt+0x1fe4>  // b.any
  403fb4:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403fb8:	mov	w2, #0x5                   	// #5
  403fbc:	mov	x0, xzr
  403fc0:	add	x1, x1, #0x55e
  403fc4:	bl	401f40 <dcgettext@plt>
  403fc8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403fcc:	ldr	x8, [x8, #1016]
  403fd0:	mov	x2, x0
  403fd4:	mov	w0, #0x7c                  	// #124
  403fd8:	mov	w1, wzr
  403fdc:	ldr	x3, [x8]
  403fe0:	bl	401b60 <error@plt>
  403fe4:	ldurb	w8, [x29, #-4]
  403fe8:	cmp	w8, #0x7f
  403fec:	b.ne	404024 <ferror@plt+0x2024>  // b.any
  403ff0:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403ff4:	mov	w2, #0x5                   	// #5
  403ff8:	mov	x0, xzr
  403ffc:	add	x1, x1, #0x583
  404000:	bl	401f40 <dcgettext@plt>
  404004:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  404008:	ldr	x8, [x8, #1016]
  40400c:	ldurb	w4, [x29, #-3]
  404010:	mov	x2, x0
  404014:	mov	w0, #0x7d                  	// #125
  404018:	ldr	x3, [x8]
  40401c:	mov	w1, wzr
  404020:	bl	401b60 <error@plt>
  404024:	ldur	w8, [x29, #-4]
  404028:	mov	w9, #0x1000000             	// #16777216
  40402c:	add	w27, w27, #0x1
  404030:	ubfiz	w8, w8, #24, #7
  404034:	add	w8, w8, w9
  404038:	mov	w9, #0x2000000             	// #33554432
  40403c:	cmp	w8, w9
  404040:	b.lt	40407c <ferror@plt+0x207c>  // b.tstop
  404044:	adrp	x1, 40a000 <ferror@plt+0x8000>
  404048:	mov	w2, #0x5                   	// #5
  40404c:	mov	x0, xzr
  404050:	add	x1, x1, #0x59c
  404054:	bl	401f40 <dcgettext@plt>
  404058:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40405c:	ldr	x8, [x8, #1016]
  404060:	ldur	w9, [x29, #-4]
  404064:	mov	x2, x0
  404068:	mov	w0, #0x7d                  	// #125
  40406c:	ldr	x3, [x8]
  404070:	and	w4, w9, #0x7f
  404074:	mov	w1, wzr
  404078:	bl	401b60 <error@plt>
  40407c:	ldurb	w8, [x29, #-3]
  404080:	cbz	w8, 403ec0 <ferror@plt+0x1ec0>
  404084:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  404088:	mov	w9, #0x7b                  	// #123
  40408c:	str	w9, [x8, #1108]
  404090:	b	403ec0 <ferror@plt+0x1ec0>
  404094:	tbnz	w25, #0, 403eb4 <ferror@plt+0x1eb4>
  404098:	adrp	x1, 40a000 <ferror@plt+0x8000>
  40409c:	mov	w2, #0x5                   	// #5
  4040a0:	mov	x0, xzr
  4040a4:	add	x1, x1, #0x533
  4040a8:	bl	401f40 <dcgettext@plt>
  4040ac:	ldr	x3, [x28, #1120]
  4040b0:	mov	x2, x0
  4040b4:	mov	w0, wzr
  4040b8:	mov	w1, wzr
  4040bc:	bl	401b60 <error@plt>
  4040c0:	b	403eb4 <ferror@plt+0x1eb4>
  4040c4:	ldp	x20, x19, [sp, #96]
  4040c8:	ldp	x22, x21, [sp, #80]
  4040cc:	ldp	x24, x23, [sp, #64]
  4040d0:	ldp	x26, x25, [sp, #48]
  4040d4:	ldp	x28, x27, [sp, #32]
  4040d8:	ldp	x29, x30, [sp, #16]
  4040dc:	add	sp, sp, #0x70
  4040e0:	ret
  4040e4:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4040e8:	add	x1, x1, #0x513
  4040ec:	mov	w2, #0x5                   	// #5
  4040f0:	mov	x0, xzr
  4040f4:	mov	w19, w8
  4040f8:	bl	401f40 <dcgettext@plt>
  4040fc:	mov	x2, x0
  404100:	mov	w0, #0x1                   	// #1
  404104:	mov	w1, w19
  404108:	bl	401b60 <error@plt>
  40410c:	stp	x29, x30, [sp, #-80]!
  404110:	stp	x22, x21, [sp, #48]
  404114:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  404118:	ldr	x8, [x22, #1008]
  40411c:	stp	x20, x19, [sp, #64]
  404120:	mov	w19, w0
  404124:	str	x25, [sp, #16]
  404128:	cmp	x8, #0x1
  40412c:	stp	x24, x23, [sp, #32]
  404130:	mov	x29, sp
  404134:	b.ne	4041f0 <ferror@plt+0x21f0>  // b.any
  404138:	tbz	w19, #0, 4041c4 <ferror@plt+0x21c4>
  40413c:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  404140:	ldr	x8, [x20, #1152]
  404144:	cbnz	x8, 40415c <ferror@plt+0x215c>
  404148:	adrp	x0, 40a000 <ferror@plt+0x8000>
  40414c:	add	x0, x0, #0x5d6
  404150:	bl	403c60 <ferror@plt+0x1c60>
  404154:	str	x0, [x20, #1152]
  404158:	cbz	x0, 404270 <ferror@plt+0x2270>
  40415c:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  404160:	ldr	x3, [x19, #792]
  404164:	adrp	x0, 40a000 <ferror@plt+0x8000>
  404168:	add	x0, x0, #0x603
  40416c:	mov	w1, #0x4                   	// #4
  404170:	mov	w2, #0x1                   	// #1
  404174:	bl	401e90 <fwrite@plt>
  404178:	ldr	x0, [x19, #792]
  40417c:	bl	4090a8 <ferror@plt+0x70a8>
  404180:	cbnz	w0, 40425c <ferror@plt+0x225c>
  404184:	ldr	x0, [x20, #1152]
  404188:	bl	401d50 <getc@plt>
  40418c:	mov	w19, w0
  404190:	cmp	w0, #0xa
  404194:	b.eq	4041b0 <ferror@plt+0x21b0>  // b.none
  404198:	cmn	w0, #0x1
  40419c:	b.eq	404248 <ferror@plt+0x2248>  // b.none
  4041a0:	ldr	x0, [x20, #1152]
  4041a4:	bl	401d50 <getc@plt>
  4041a8:	cmp	w0, #0xa
  4041ac:	b.ne	404198 <ferror@plt+0x2198>  // b.any
  4041b0:	orr	w8, w19, #0x20
  4041b4:	cmp	w8, #0x79
  4041b8:	b.ne	4041d4 <ferror@plt+0x21d4>  // b.any
  4041bc:	mov	w0, #0x1                   	// #1
  4041c0:	b	4041d8 <ferror@plt+0x21d8>
  4041c4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4041c8:	ldr	x1, [x8, #792]
  4041cc:	mov	w0, #0xa                   	// #10
  4041d0:	bl	401b90 <putc@plt>
  4041d4:	mov	w0, wzr
  4041d8:	ldp	x20, x19, [sp, #64]
  4041dc:	ldp	x22, x21, [sp, #48]
  4041e0:	ldp	x24, x23, [sp, #32]
  4041e4:	ldr	x25, [sp, #16]
  4041e8:	ldp	x29, x30, [sp], #80
  4041ec:	ret
  4041f0:	adrp	x20, 40a000 <ferror@plt+0x8000>
  4041f4:	mov	x23, xzr
  4041f8:	adrp	x24, 41d000 <ferror@plt+0x1b000>
  4041fc:	adrp	x25, 41d000 <ferror@plt+0x1b000>
  404200:	add	x20, x20, #0x5b8
  404204:	ldr	x8, [x25, #1016]
  404208:	ldr	x21, [x24, #792]
  40420c:	mov	w1, #0x3                   	// #3
  404210:	mov	w0, wzr
  404214:	ldr	x2, [x8, x23, lsl #3]
  404218:	bl	407a84 <ferror@plt+0x5a84>
  40421c:	mov	x2, x0
  404220:	mov	x0, x21
  404224:	mov	x1, x20
  404228:	bl	401fe0 <fprintf@plt>
  40422c:	tbnz	w0, #31, 40425c <ferror@plt+0x225c>
  404230:	ldr	x8, [x22, #1008]
  404234:	add	x23, x23, #0x1
  404238:	sub	x8, x8, #0x1
  40423c:	cmp	x23, x8
  404240:	b.cs	404138 <ferror@plt+0x2138>  // b.hs, b.nlast
  404244:	b	404204 <ferror@plt+0x2204>
  404248:	bl	401fb0 <__errno_location@plt>
  40424c:	ldr	w19, [x0]
  404250:	adrp	x1, 40a000 <ferror@plt+0x8000>
  404254:	add	x1, x1, #0x608
  404258:	b	404280 <ferror@plt+0x2280>
  40425c:	bl	401fb0 <__errno_location@plt>
  404260:	ldr	w19, [x0]
  404264:	adrp	x1, 40a000 <ferror@plt+0x8000>
  404268:	add	x1, x1, #0x5bc
  40426c:	b	404280 <ferror@plt+0x2280>
  404270:	bl	401fb0 <__errno_location@plt>
  404274:	ldr	w19, [x0]
  404278:	adrp	x1, 40a000 <ferror@plt+0x8000>
  40427c:	add	x1, x1, #0x5df
  404280:	mov	w2, #0x5                   	// #5
  404284:	mov	x0, xzr
  404288:	bl	401f40 <dcgettext@plt>
  40428c:	mov	x2, x0
  404290:	mov	w0, #0x1                   	// #1
  404294:	mov	w1, w19
  404298:	bl	401b60 <error@plt>
  40429c:	stp	x29, x30, [sp, #-48]!
  4042a0:	stp	x22, x21, [sp, #16]
  4042a4:	stp	x20, x19, [sp, #32]
  4042a8:	mov	x29, sp
  4042ac:	bl	4053c8 <ferror@plt+0x33c8>
  4042b0:	tbz	w0, #0, 4042b8 <ferror@plt+0x22b8>
  4042b4:	bl	4053ec <ferror@plt+0x33ec>
  4042b8:	mov	w0, wzr
  4042bc:	bl	4043cc <ferror@plt+0x23cc>
  4042c0:	bl	4044e8 <ferror@plt+0x24e8>
  4042c4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4042c8:	ldrb	w8, [x8, #992]
  4042cc:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  4042d0:	cmp	w8, #0x1
  4042d4:	b.ne	4042e4 <ferror@plt+0x22e4>  // b.any
  4042d8:	ldrb	w8, [x21, #969]
  4042dc:	cmp	w8, #0x1
  4042e0:	b.ne	404384 <ferror@plt+0x2384>  // b.any
  4042e4:	ldrb	w8, [x21, #969]
  4042e8:	adrp	x9, 40a000 <ferror@plt+0x8000>
  4042ec:	adrp	x10, 40a000 <ferror@plt+0x8000>
  4042f0:	add	x9, x9, #0x622
  4042f4:	add	x10, x10, #0x5d6
  4042f8:	cmp	w8, #0x0
  4042fc:	mov	w0, wzr
  404300:	csel	x20, x10, x9, ne  // ne = any
  404304:	bl	401d70 <close@plt>
  404308:	mov	x0, x20
  40430c:	mov	w1, wzr
  404310:	bl	401c90 <open@plt>
  404314:	mov	w19, w0
  404318:	tbnz	w0, #31, 404328 <ferror@plt+0x2328>
  40431c:	cmp	w19, #0x1
  404320:	b.ge	40436c <ferror@plt+0x236c>  // b.tcont
  404324:	b	404384 <ferror@plt+0x2384>
  404328:	ldrb	w22, [x21, #969]
  40432c:	bl	401fb0 <__errno_location@plt>
  404330:	ldr	w21, [x0]
  404334:	mov	w1, #0x8                   	// #8
  404338:	mov	w0, wzr
  40433c:	mov	x2, x20
  404340:	bl	407a84 <ferror@plt+0x5a84>
  404344:	adrp	x2, 40b000 <ferror@plt+0x9000>
  404348:	cmp	w22, #0x1
  40434c:	mov	x3, x0
  404350:	add	x2, x2, #0x7d7
  404354:	b.eq	4043c0 <ferror@plt+0x23c0>  // b.none
  404358:	mov	w0, wzr
  40435c:	mov	w1, w21
  404360:	bl	401b60 <error@plt>
  404364:	cmp	w19, #0x1
  404368:	b.lt	404384 <ferror@plt+0x2384>  // b.tstop
  40436c:	mov	w0, w19
  404370:	mov	w1, wzr
  404374:	bl	401f60 <dup2@plt>
  404378:	cbnz	w0, 404394 <ferror@plt+0x2394>
  40437c:	mov	w0, w19
  404380:	bl	401d70 <close@plt>
  404384:	ldp	x20, x19, [sp, #32]
  404388:	ldp	x22, x21, [sp, #16]
  40438c:	ldp	x29, x30, [sp], #48
  404390:	ret
  404394:	bl	401fb0 <__errno_location@plt>
  404398:	ldr	w19, [x0]
  40439c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4043a0:	add	x1, x1, #0x62c
  4043a4:	mov	w2, #0x5                   	// #5
  4043a8:	mov	x0, xzr
  4043ac:	bl	401f40 <dcgettext@plt>
  4043b0:	mov	x2, x0
  4043b4:	mov	w0, #0x1                   	// #1
  4043b8:	mov	w1, w19
  4043bc:	bl	401b60 <error@plt>
  4043c0:	mov	w0, #0x1                   	// #1
  4043c4:	mov	w1, w21
  4043c8:	bl	401b60 <error@plt>
  4043cc:	stp	x29, x30, [sp, #-64]!
  4043d0:	stp	x24, x23, [sp, #16]
  4043d4:	adrp	x23, 41d000 <ferror@plt+0x1b000>
  4043d8:	ldr	x8, [x23, #1136]
  4043dc:	stp	x22, x21, [sp, #32]
  4043e0:	stp	x20, x19, [sp, #48]
  4043e4:	mov	w19, w0
  4043e8:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  4043ec:	mov	x29, sp
  4043f0:	cbz	x8, 404428 <ferror@plt+0x2428>
  4043f4:	ldr	x9, [x22, #1144]
  4043f8:	ldr	w10, [x9]
  4043fc:	cbz	w10, 404428 <ferror@plt+0x2428>
  404400:	ldr	x8, [x23, #1136]
  404404:	mov	w10, #0x1                   	// #1
  404408:	mov	w24, w10
  40440c:	mov	w20, w10
  404410:	cmp	x8, x24
  404414:	b.ls	404430 <ferror@plt+0x2430>  // b.plast
  404418:	ldr	w11, [x9, x24, lsl #2]
  40441c:	add	w10, w20, #0x1
  404420:	cbnz	w11, 404408 <ferror@plt+0x2408>
  404424:	b	404430 <ferror@plt+0x2430>
  404428:	mov	w20, wzr
  40442c:	mov	x24, xzr
  404430:	cmp	x8, x24
  404434:	b.ne	404484 <ferror@plt+0x2484>  // b.any
  404438:	ldr	x0, [x22, #1144]
  40443c:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  404440:	add	x21, x21, #0x470
  404444:	mov	w2, #0x4                   	// #4
  404448:	mov	x1, x21
  40444c:	bl	4088cc <ferror@plt+0x68cc>
  404450:	ldr	x9, [x21]
  404454:	mov	w8, w20
  404458:	str	x0, [x22, #1144]
  40445c:	cmp	x9, x8
  404460:	b.ls	404484 <ferror@plt+0x2484>  // b.plast
  404464:	ldr	x9, [x22, #1144]
  404468:	ldr	x10, [x23, #1136]
  40446c:	add	w11, w20, #0x1
  404470:	str	wzr, [x9, x8, lsl #2]
  404474:	mov	w8, w11
  404478:	cmp	x10, x8
  40447c:	add	w11, w11, #0x1
  404480:	b.hi	404470 <ferror@plt+0x2470>  // b.pmore
  404484:	ldr	x8, [x22, #1144]
  404488:	ldr	w9, [x8, x24, lsl #2]
  40448c:	cbnz	w9, 4044c8 <ferror@plt+0x24c8>
  404490:	str	w19, [x8, x24, lsl #2]
  404494:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  404498:	ldr	x9, [x8, #1120]
  40449c:	mov	w0, w20
  4044a0:	ldp	x20, x19, [sp, #48]
  4044a4:	ldp	x22, x21, [sp, #32]
  4044a8:	ldp	x24, x23, [sp, #16]
  4044ac:	adrp	x10, 41d000 <ferror@plt+0x1b000>
  4044b0:	mov	w11, #0x1                   	// #1
  4044b4:	add	x9, x9, #0x1
  4044b8:	str	x9, [x8, #1120]
  4044bc:	strb	w11, [x10, #1104]
  4044c0:	ldp	x29, x30, [sp], #64
  4044c4:	ret
  4044c8:	adrp	x0, 40a000 <ferror@plt+0x8000>
  4044cc:	adrp	x1, 409000 <ferror@plt+0x7000>
  4044d0:	adrp	x3, 40a000 <ferror@plt+0x8000>
  4044d4:	add	x0, x0, #0x6e6
  4044d8:	add	x1, x1, #0xc2b
  4044dc:	add	x3, x3, #0x6f3
  4044e0:	mov	w2, #0x596                 	// #1430
  4044e4:	bl	401fa0 <__assert_fail@plt>
  4044e8:	sub	sp, sp, #0x40
  4044ec:	adrp	x2, 40a000 <ferror@plt+0x8000>
  4044f0:	mov	w3, w0
  4044f4:	add	x2, x2, #0x663
  4044f8:	add	x0, sp, #0xc
  4044fc:	mov	w1, #0x13                  	// #19
  404500:	stp	x29, x30, [sp, #32]
  404504:	stp	x20, x19, [sp, #48]
  404508:	add	x29, sp, #0x20
  40450c:	bl	401c10 <snprintf@plt>
  404510:	cmp	w0, #0x14
  404514:	b.cs	404574 <ferror@plt+0x2574>  // b.hs, b.nlast
  404518:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  40451c:	ldr	x0, [x20, #976]
  404520:	cbz	x0, 404564 <ferror@plt+0x2564>
  404524:	add	x1, sp, #0xc
  404528:	mov	w2, #0x1                   	// #1
  40452c:	bl	401b80 <setenv@plt>
  404530:	tbz	w0, #31, 404564 <ferror@plt+0x2564>
  404534:	bl	401fb0 <__errno_location@plt>
  404538:	ldr	w19, [x0]
  40453c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  404540:	add	x1, x1, #0x6c0
  404544:	mov	w2, #0x5                   	// #5
  404548:	mov	x0, xzr
  40454c:	bl	401f40 <dcgettext@plt>
  404550:	ldr	x3, [x20, #976]
  404554:	mov	x2, x0
  404558:	mov	w0, wzr
  40455c:	mov	w1, w19
  404560:	bl	401b60 <error@plt>
  404564:	ldp	x20, x19, [sp, #48]
  404568:	ldp	x29, x30, [sp, #32]
  40456c:	add	sp, sp, #0x40
  404570:	ret
  404574:	adrp	x0, 40a000 <ferror@plt+0x8000>
  404578:	adrp	x1, 409000 <ferror@plt+0x7000>
  40457c:	adrp	x3, 40a000 <ferror@plt+0x8000>
  404580:	add	x0, x0, #0x666
  404584:	add	x1, x1, #0xc2b
  404588:	add	x3, x3, #0x6a0
  40458c:	mov	w2, #0x477                 	// #1143
  404590:	bl	401fa0 <__assert_fail@plt>
  404594:	sub	sp, sp, #0x90
  404598:	stp	x29, x30, [sp, #48]
  40459c:	stp	x28, x27, [sp, #64]
  4045a0:	stp	x26, x25, [sp, #80]
  4045a4:	stp	x24, x23, [sp, #96]
  4045a8:	stp	x22, x21, [sp, #112]
  4045ac:	stp	x20, x19, [sp, #128]
  4045b0:	add	x29, sp, #0x30
  4045b4:	ldr	x8, [x0, #24]
  4045b8:	adrp	x23, 41d000 <ferror@plt+0x1b000>
  4045bc:	ldr	x9, [x23, #1168]
  4045c0:	ldr	w10, [x29, #96]
  4045c4:	mov	x19, x7
  4045c8:	mov	x20, x5
  4045cc:	mov	x25, x4
  4045d0:	mov	x27, x3
  4045d4:	mov	x26, x2
  4045d8:	mov	x21, x0
  4045dc:	sub	x22, x8, #0x1
  4045e0:	stur	x6, [x29, #-16]
  4045e4:	str	x1, [sp, #16]
  4045e8:	str	w10, [sp, #12]
  4045ec:	cbnz	x9, 4045fc <ferror@plt+0x25fc>
  4045f0:	add	x0, x8, #0x1
  4045f4:	bl	408830 <ferror@plt+0x6830>
  4045f8:	str	x0, [x23, #1168]
  4045fc:	ldr	x28, [x23, #1168]
  404600:	add	x23, x19, x20
  404604:	stur	x19, [x29, #-8]
  404608:	str	x20, [sp, #24]
  40460c:	ldr	x1, [x21, #48]
  404610:	mov	x0, x26
  404614:	bl	405d90 <ferror@plt+0x3d90>
  404618:	sub	x8, x0, x26
  40461c:	cmp	x0, #0x0
  404620:	csel	x20, x8, x27, ne  // ne = any
  404624:	subs	x24, x22, x20
  404628:	b.ls	40469c <ferror@plt+0x269c>  // b.plast
  40462c:	mov	x19, x0
  404630:	mov	x0, x28
  404634:	mov	x1, x26
  404638:	mov	x2, x20
  40463c:	bl	401f70 <strncpy@plt>
  404640:	add	x28, x28, x20
  404644:	add	x26, x26, x20
  404648:	sub	x27, x27, x20
  40464c:	cbz	x19, 4046a8 <ferror@plt+0x26a8>
  404650:	subs	x22, x24, x23
  404654:	b.ls	4046b8 <ferror@plt+0x26b8>  // b.plast
  404658:	cbz	x25, 404670 <ferror@plt+0x2670>
  40465c:	mov	x0, x28
  404660:	mov	x1, x25
  404664:	bl	401ec0 <strcpy@plt>
  404668:	ldr	x8, [sp, #24]
  40466c:	add	x28, x28, x8
  404670:	ldur	x1, [x29, #-16]
  404674:	mov	x0, x28
  404678:	bl	401ec0 <strcpy@plt>
  40467c:	ldr	x8, [x21, #40]
  404680:	ldur	x9, [x29, #-8]
  404684:	add	x26, x26, x8
  404688:	add	x28, x28, x9
  40468c:	sub	x27, x27, x8
  404690:	mov	w8, #0x1                   	// #1
  404694:	cbnz	w8, 4046c4 <ferror@plt+0x26c4>
  404698:	b	4046cc <ferror@plt+0x26cc>
  40469c:	mov	w8, wzr
  4046a0:	cbnz	w8, 4046c4 <ferror@plt+0x26c4>
  4046a4:	b	4046cc <ferror@plt+0x26cc>
  4046a8:	mov	w8, #0x1                   	// #1
  4046ac:	mov	x22, x24
  4046b0:	cbnz	w8, 4046c4 <ferror@plt+0x26c4>
  4046b4:	b	4046cc <ferror@plt+0x26cc>
  4046b8:	mov	w8, wzr
  4046bc:	mov	x22, x24
  4046c0:	cbz	w8, 4046cc <ferror@plt+0x26cc>
  4046c4:	ldrb	w8, [x26]
  4046c8:	cbnz	w8, 40460c <ferror@plt+0x260c>
  4046cc:	ldrb	w8, [x26]
  4046d0:	cbnz	w8, 404720 <ferror@plt+0x2720>
  4046d4:	strb	wzr, [x28]
  4046d8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4046dc:	ldr	x2, [x8, #1168]
  4046e0:	ldr	x1, [sp, #16]
  4046e4:	ldr	w6, [sp, #12]
  4046e8:	mov	x0, x21
  4046ec:	sub	x8, x28, x2
  4046f0:	add	x3, x8, #0x1
  4046f4:	mov	x4, xzr
  4046f8:	mov	x5, xzr
  4046fc:	bl	404744 <ferror@plt+0x2744>
  404700:	ldp	x20, x19, [sp, #128]
  404704:	ldp	x22, x21, [sp, #112]
  404708:	ldp	x24, x23, [sp, #96]
  40470c:	ldp	x26, x25, [sp, #80]
  404710:	ldp	x28, x27, [sp, #64]
  404714:	ldp	x29, x30, [sp, #48]
  404718:	add	sp, sp, #0x90
  40471c:	ret
  404720:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404724:	add	x1, x1, #0x2e0
  404728:	mov	w2, #0x5                   	// #5
  40472c:	mov	x0, xzr
  404730:	bl	401f40 <dcgettext@plt>
  404734:	mov	x2, x0
  404738:	mov	w0, #0x1                   	// #1
  40473c:	mov	w1, wzr
  404740:	bl	401b60 <error@plt>
  404744:	stp	x29, x30, [sp, #-80]!
  404748:	stp	x26, x25, [sp, #16]
  40474c:	stp	x24, x23, [sp, #32]
  404750:	stp	x22, x21, [sp, #48]
  404754:	stp	x20, x19, [sp, #64]
  404758:	mov	x29, sp
  40475c:	cbz	x2, 40490c <ferror@plt+0x290c>
  404760:	adrp	x26, 40b000 <ferror@plt+0x9000>
  404764:	add	x26, x26, #0x627
  404768:	mov	w19, w6
  40476c:	mov	x24, x5
  404770:	mov	x25, x4
  404774:	mov	x22, x3
  404778:	mov	x23, x2
  40477c:	mov	x20, x1
  404780:	mov	x21, x0
  404784:	cmp	x2, x26
  404788:	b.eq	404804 <ferror@plt+0x2804>  // b.none
  40478c:	ldr	x8, [x20, #32]
  404790:	ldr	x9, [x21, #24]
  404794:	add	x10, x24, x22
  404798:	add	x8, x10, x8
  40479c:	cmp	x8, x9
  4047a0:	b.ls	4047e4 <ferror@plt+0x27e4>  // b.plast
  4047a4:	cbnz	w19, 40492c <ferror@plt+0x292c>
  4047a8:	ldr	x8, [x20]
  4047ac:	ldr	x9, [x21, #56]
  4047b0:	cmp	x8, x9
  4047b4:	b.eq	40492c <ferror@plt+0x292c>  // b.none
  4047b8:	ldr	x8, [x21, #48]
  4047bc:	cbnz	x8, 404938 <ferror@plt+0x2938>
  4047c0:	ldr	w8, [x21]
  4047c4:	cbz	w8, 4047d8 <ferror@plt+0x27d8>
  4047c8:	ldr	x8, [x21, #72]
  4047cc:	cbnz	x8, 404938 <ferror@plt+0x2938>
  4047d0:	ldr	x8, [x21, #80]
  4047d4:	cbnz	x8, 404938 <ferror@plt+0x2938>
  4047d8:	mov	x0, x21
  4047dc:	mov	x1, x20
  4047e0:	bl	40495c <ferror@plt+0x295c>
  4047e4:	mov	w0, w19
  4047e8:	mov	x1, x21
  4047ec:	mov	x2, x20
  4047f0:	bl	404c84 <ferror@plt+0x2c84>
  4047f4:	cbz	w0, 404804 <ferror@plt+0x2804>
  4047f8:	mov	x0, x21
  4047fc:	mov	x1, x20
  404800:	bl	40495c <ferror@plt+0x295c>
  404804:	cbnz	w19, 404810 <ferror@plt+0x2810>
  404808:	mov	w8, #0x1                   	// #1
  40480c:	str	w8, [x20, #56]
  404810:	ldr	x9, [x20]
  404814:	ldr	x8, [x20, #16]
  404818:	cmp	x9, x8
  40481c:	b.cc	404854 <ferror@plt+0x2854>  // b.lo, b.ul, b.last
  404820:	ldr	x9, [x20, #8]
  404824:	cbz	x9, 404840 <ferror@plt+0x2840>
  404828:	ldr	x0, [x20, #8]
  40482c:	lsl	x9, x8, #1
  404830:	lsl	x1, x8, #4
  404834:	str	x9, [x20, #16]
  404838:	bl	408888 <ferror@plt+0x6888>
  40483c:	b	404850 <ferror@plt+0x2850>
  404840:	mov	w8, #0x40                  	// #64
  404844:	mov	w0, #0x200                 	// #512
  404848:	str	x8, [x20, #16]
  40484c:	bl	408830 <ferror@plt+0x6830>
  404850:	str	x0, [x20, #8]
  404854:	cmp	x23, x26
  404858:	b.eq	4048f4 <ferror@plt+0x28f4>  // b.none
  40485c:	ldp	x9, x8, [x20, #24]
  404860:	ldp	x10, x11, [x20]
  404864:	add	x9, x9, x8
  404868:	add	x12, x10, #0x1
  40486c:	str	x12, [x20]
  404870:	str	x9, [x11, x10, lsl #3]
  404874:	cbz	x25, 404894 <ferror@plt+0x2894>
  404878:	ldr	x9, [x20, #24]
  40487c:	mov	x1, x25
  404880:	add	x0, x9, x8
  404884:	bl	401ec0 <strcpy@plt>
  404888:	ldr	x8, [x20, #32]
  40488c:	add	x8, x8, x24
  404890:	str	x8, [x20, #32]
  404894:	ldp	x8, x9, [x20, #24]
  404898:	mov	x1, x23
  40489c:	add	x0, x8, x9
  4048a0:	bl	401ec0 <strcpy@plt>
  4048a4:	ldr	x8, [x20, #32]
  4048a8:	mov	w0, w19
  4048ac:	mov	x1, x21
  4048b0:	mov	x2, x20
  4048b4:	add	x8, x8, x22
  4048b8:	str	x8, [x20, #32]
  4048bc:	bl	404c84 <ferror@plt+0x2c84>
  4048c0:	cbz	w0, 4048d0 <ferror@plt+0x28d0>
  4048c4:	mov	x0, x21
  4048c8:	mov	x1, x20
  4048cc:	bl	40495c <ferror@plt+0x295c>
  4048d0:	cbz	w19, 4048dc <ferror@plt+0x28dc>
  4048d4:	ldr	x8, [x20, #32]
  4048d8:	str	x8, [x20, #40]
  4048dc:	ldp	x20, x19, [sp, #64]
  4048e0:	ldp	x22, x21, [sp, #48]
  4048e4:	ldp	x24, x23, [sp, #32]
  4048e8:	ldp	x26, x25, [sp, #16]
  4048ec:	ldp	x29, x30, [sp], #80
  4048f0:	ret
  4048f4:	ldp	x8, x9, [x20]
  4048f8:	add	x10, x8, #0x1
  4048fc:	str	x10, [x20]
  404900:	str	xzr, [x9, x8, lsl #3]
  404904:	cbnz	w19, 4048d4 <ferror@plt+0x28d4>
  404908:	b	4048dc <ferror@plt+0x28dc>
  40490c:	adrp	x0, 40b000 <ferror@plt+0x9000>
  404910:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404914:	adrp	x3, 40b000 <ferror@plt+0x9000>
  404918:	add	x0, x0, #0x3b3
  40491c:	add	x1, x1, #0x305
  404920:	add	x3, x3, #0x3bf
  404924:	mov	w2, #0x155                 	// #341
  404928:	bl	401fa0 <__assert_fail@plt>
  40492c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404930:	add	x1, x1, #0x435
  404934:	b	404940 <ferror@plt+0x2940>
  404938:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40493c:	add	x1, x1, #0x470
  404940:	mov	w2, #0x5                   	// #5
  404944:	mov	x0, xzr
  404948:	bl	401f40 <dcgettext@plt>
  40494c:	mov	x2, x0
  404950:	mov	w0, #0x1                   	// #1
  404954:	mov	w1, wzr
  404958:	bl	401b60 <error@plt>
  40495c:	stp	x29, x30, [sp, #-64]!
  404960:	stp	x24, x23, [sp, #16]
  404964:	stp	x22, x21, [sp, #32]
  404968:	stp	x20, x19, [sp, #48]
  40496c:	mov	x29, sp
  404970:	mov	x19, x1
  404974:	mov	x20, x0
  404978:	bl	404adc <ferror@plt+0x2adc>
  40497c:	ldr	x8, [x19]
  404980:	cbz	x8, 404a9c <ferror@plt+0x2a9c>
  404984:	ldr	x9, [x19, #8]
  404988:	add	x9, x9, x8, lsl #3
  40498c:	ldur	x9, [x9, #-8]
  404990:	cbnz	x9, 404abc <ferror@plt+0x2abc>
  404994:	lsl	x8, x8, #3
  404998:	add	x0, x8, #0x8
  40499c:	bl	408830 <ferror@plt+0x6830>
  4049a0:	ldr	x23, [x19]
  4049a4:	mov	x21, x0
  4049a8:	mov	x22, xzr
  4049ac:	b	4049ec <ferror@plt+0x29ec>
  4049b0:	mov	w2, #0x1                   	// #1
  4049b4:	mov	x0, x20
  4049b8:	mov	x1, x19
  4049bc:	mov	x3, x23
  4049c0:	bl	404bc4 <ferror@plt+0x2bc4>
  4049c4:	ldr	x8, [x20, #56]
  4049c8:	add	x9, x24, x22
  4049cc:	mov	x23, x0
  4049d0:	sub	x22, x9, x8
  4049d4:	ldr	x8, [x19]
  4049d8:	ldr	x9, [x20, #56]
  4049dc:	add	x10, x22, #0x1
  4049e0:	sub	x8, x8, x9
  4049e4:	cmp	x10, x8
  4049e8:	b.cs	404a50 <ferror@plt+0x2a50>  // b.hs, b.nlast
  4049ec:	mov	x0, x20
  4049f0:	mov	x1, x19
  4049f4:	mov	x2, x21
  4049f8:	mov	x3, x23
  4049fc:	mov	x4, x22
  404a00:	bl	404b08 <ferror@plt+0x2b08>
  404a04:	ldr	x8, [x20, #64]
  404a08:	ldr	x1, [x19, #48]
  404a0c:	mov	x24, x0
  404a10:	mov	x0, x20
  404a14:	mov	w2, w24
  404a18:	mov	x3, x21
  404a1c:	blr	x8
  404a20:	cbnz	w0, 4049b0 <ferror@plt+0x29b0>
  404a24:	ldr	x8, [x20, #56]
  404a28:	add	x8, x8, #0x1
  404a2c:	cmp	x23, x8
  404a30:	b.ls	404a78 <ferror@plt+0x2a78>  // b.plast
  404a34:	mov	x0, x20
  404a38:	mov	x1, x19
  404a3c:	mov	w2, wzr
  404a40:	mov	x3, x23
  404a44:	bl	404bc4 <ferror@plt+0x2bc4>
  404a48:	mov	x23, x0
  404a4c:	b	4049d4 <ferror@plt+0x29d4>
  404a50:	mov	x0, x21
  404a54:	bl	401e60 <free@plt>
  404a58:	mov	x0, x20
  404a5c:	mov	x1, x19
  404a60:	bl	404c68 <ferror@plt+0x2c68>
  404a64:	ldp	x20, x19, [sp, #48]
  404a68:	ldp	x22, x21, [sp, #32]
  404a6c:	ldp	x24, x23, [sp, #16]
  404a70:	ldp	x29, x30, [sp], #64
  404a74:	ret
  404a78:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404a7c:	add	x1, x1, #0x37f
  404a80:	mov	w2, #0x5                   	// #5
  404a84:	mov	x0, xzr
  404a88:	bl	401f40 <dcgettext@plt>
  404a8c:	mov	x2, x0
  404a90:	mov	w0, #0x1                   	// #1
  404a94:	mov	w1, wzr
  404a98:	bl	401b60 <error@plt>
  404a9c:	adrp	x0, 40b000 <ferror@plt+0x9000>
  404aa0:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404aa4:	adrp	x3, 40b000 <ferror@plt+0x9000>
  404aa8:	add	x0, x0, #0x2f1
  404aac:	add	x1, x1, #0x305
  404ab0:	add	x3, x3, #0x310
  404ab4:	mov	w2, #0x105                 	// #261
  404ab8:	bl	401fa0 <__assert_fail@plt>
  404abc:	adrp	x0, 40b000 <ferror@plt+0x9000>
  404ac0:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404ac4:	adrp	x3, 40b000 <ferror@plt+0x9000>
  404ac8:	add	x0, x0, #0x354
  404acc:	add	x1, x1, #0x305
  404ad0:	add	x3, x3, #0x310
  404ad4:	mov	w2, #0x106                 	// #262
  404ad8:	bl	401fa0 <__assert_fail@plt>
  404adc:	stp	x29, x30, [sp, #-16]!
  404ae0:	adrp	x2, 40b000 <ferror@plt+0x9000>
  404ae4:	add	x2, x2, #0x627
  404ae8:	mov	x3, xzr
  404aec:	mov	x4, xzr
  404af0:	mov	x5, xzr
  404af4:	mov	w6, wzr
  404af8:	mov	x29, sp
  404afc:	bl	404744 <ferror@plt+0x2744>
  404b00:	ldp	x29, x30, [sp], #16
  404b04:	ret
  404b08:	stp	x29, x30, [sp, #-16]!
  404b0c:	ldr	x8, [x0, #56]
  404b10:	mov	x29, sp
  404b14:	cbz	x8, 404b48 <ferror@plt+0x2b48>
  404b18:	ldr	x8, [x0, #56]
  404b1c:	mov	x0, xzr
  404b20:	ldr	x9, [x1, #8]
  404b24:	lsl	x10, x0, #3
  404b28:	add	x0, x0, #0x1
  404b2c:	cmp	x0, x8
  404b30:	ldr	x9, [x9, x10]
  404b34:	str	x9, [x2, x10]
  404b38:	b.cc	404b20 <ferror@plt+0x2b20>  // b.lo, b.ul, b.last
  404b3c:	cmp	x0, x3
  404b40:	b.cc	404b54 <ferror@plt+0x2b54>  // b.lo, b.ul, b.last
  404b44:	b	404b90 <ferror@plt+0x2b90>
  404b48:	mov	x0, xzr
  404b4c:	cmp	x0, x3
  404b50:	b.cs	404b90 <ferror@plt+0x2b90>  // b.hs, b.nlast
  404b54:	ldr	x10, [x1]
  404b58:	add	x9, x0, x4
  404b5c:	cmp	x9, x10
  404b60:	b.cs	404b90 <ferror@plt+0x2b90>  // b.hs, b.nlast
  404b64:	ldr	x10, [x1]
  404b68:	ldr	x11, [x1, #8]
  404b6c:	mov	x12, x0
  404b70:	add	x0, x0, #0x1
  404b74:	cmp	x0, x3
  404b78:	ldr	x11, [x11, x9, lsl #3]
  404b7c:	str	x11, [x2, x12, lsl #3]
  404b80:	b.cs	404b90 <ferror@plt+0x2b90>  // b.hs, b.nlast
  404b84:	add	x9, x9, #0x1
  404b88:	cmp	x9, x10
  404b8c:	b.cc	404b68 <ferror@plt+0x2b68>  // b.lo, b.ul, b.last
  404b90:	cmp	x0, x8
  404b94:	b.cc	404ba4 <ferror@plt+0x2ba4>  // b.lo, b.ul, b.last
  404b98:	str	xzr, [x2, x0, lsl #3]
  404b9c:	ldp	x29, x30, [sp], #16
  404ba0:	ret
  404ba4:	adrp	x0, 40b000 <ferror@plt+0x9000>
  404ba8:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404bac:	adrp	x3, 40b000 <ferror@plt+0x9000>
  404bb0:	add	x0, x0, #0x5ac
  404bb4:	add	x1, x1, #0x305
  404bb8:	add	x3, x3, #0x5c9
  404bbc:	mov	w2, #0xf2                  	// #242
  404bc0:	bl	401fa0 <__assert_fail@plt>
  404bc4:	tbz	w2, #0, 404bdc <ferror@plt+0x2bdc>
  404bc8:	ldr	x8, [x1, #64]
  404bcc:	cmp	x8, x3
  404bd0:	b.cs	404bf0 <ferror@plt+0x2bf0>  // b.hs, b.nlast
  404bd4:	str	x3, [x1, #64]
  404bd8:	b	404bf0 <ferror@plt+0x2bf0>
  404bdc:	ldr	x8, [x1, #72]
  404be0:	sub	x8, x8, #0x1
  404be4:	cmp	x8, x3
  404be8:	b.cc	404bf0 <ferror@plt+0x2bf0>  // b.lo, b.ul, b.last
  404bec:	str	x3, [x1, #72]
  404bf0:	ldr	x8, [x1, #64]
  404bf4:	cbz	x8, 404c18 <ferror@plt+0x2c18>
  404bf8:	ldr	x9, [x1, #72]
  404bfc:	subs	x8, x9, x8
  404c00:	b.ls	404c18 <ferror@plt+0x2c18>  // b.plast
  404c04:	lsr	x8, x8, #1
  404c08:	tbz	w2, #0, 404c30 <ferror@plt+0x2c30>
  404c0c:	cbz	x8, 404c3c <ferror@plt+0x2c3c>
  404c10:	add	x8, x8, x3
  404c14:	b	404c48 <ferror@plt+0x2c48>
  404c18:	tbz	w2, #0, 404c28 <ferror@plt+0x2c28>
  404c1c:	adds	x8, x3, #0x1
  404c20:	csinv	x8, x8, xzr, cc  // cc = lo, ul, last
  404c24:	b	404c48 <ferror@plt+0x2c48>
  404c28:	lsr	x8, x3, #1
  404c2c:	b	404c48 <ferror@plt+0x2c48>
  404c30:	cbz	x8, 404c44 <ferror@plt+0x2c44>
  404c34:	sub	x8, x3, x8
  404c38:	b	404c48 <ferror@plt+0x2c48>
  404c3c:	add	x8, x3, #0x1
  404c40:	b	404c48 <ferror@plt+0x2c48>
  404c44:	sub	x8, x3, #0x1
  404c48:	ldr	x9, [x0, #56]
  404c4c:	add	x10, x9, #0x1
  404c50:	cmp	x8, x10
  404c54:	ccmp	x9, #0x0, #0x4, ls  // ls = plast
  404c58:	csinc	x8, x8, x9, eq  // eq = none
  404c5c:	cmp	x8, #0x0
  404c60:	csinc	x0, x8, xzr, ne  // ne = any
  404c64:	ret
  404c68:	ldr	x8, [x0, #56]
  404c6c:	ldr	x9, [x1, #40]
  404c70:	mov	x10, #0xffffffff00000000    	// #-4294967296
  404c74:	str	x10, [x1, #56]
  404c78:	str	x8, [x1]
  404c7c:	str	x9, [x1, #32]
  404c80:	ret
  404c84:	cbz	w0, 404c9c <ferror@plt+0x2c9c>
  404c88:	ldr	x8, [x2]
  404c8c:	ldr	x9, [x1, #32]
  404c90:	cmp	x8, x9
  404c94:	cset	w0, eq  // eq = none
  404c98:	ret
  404c9c:	ldr	x8, [x1, #80]
  404ca0:	cbz	x8, 404c88 <ferror@plt+0x2c88>
  404ca4:	ldr	x9, [x2]
  404ca8:	ldr	x10, [x1, #56]
  404cac:	sub	x9, x9, x10
  404cb0:	cmp	x9, x8
  404cb4:	b.ne	404c88 <ferror@plt+0x2c88>  // b.any
  404cb8:	mov	w0, #0x1                   	// #1
  404cbc:	ret
  404cc0:	stp	x29, x30, [sp, #-16]!
  404cc4:	mov	w0, wzr
  404cc8:	mov	x29, sp
  404ccc:	bl	401f30 <sysconf@plt>
  404cd0:	cmp	x0, #0x0
  404cd4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404cd8:	csel	x0, x0, x8, gt
  404cdc:	ldp	x29, x30, [sp], #16
  404ce0:	ret
  404ce4:	stp	x29, x30, [sp, #-32]!
  404ce8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  404cec:	ldr	x9, [x8, #832]
  404cf0:	stp	x20, x19, [sp, #16]
  404cf4:	mov	x29, sp
  404cf8:	ldr	x8, [x9]
  404cfc:	cbz	x8, 404d24 <ferror@plt+0x2d24>
  404d00:	mov	x19, xzr
  404d04:	add	x20, x9, #0x8
  404d08:	mov	x0, x8
  404d0c:	bl	401b30 <strlen@plt>
  404d10:	ldr	x8, [x20], #8
  404d14:	add	x9, x19, x0
  404d18:	add	x19, x9, #0x1
  404d1c:	cbnz	x8, 404d08 <ferror@plt+0x2d08>
  404d20:	b	404d28 <ferror@plt+0x2d28>
  404d24:	mov	x19, xzr
  404d28:	mov	x0, x19
  404d2c:	ldp	x20, x19, [sp, #16]
  404d30:	ldp	x29, x30, [sp], #32
  404d34:	ret
  404d38:	stp	x29, x30, [sp, #-48]!
  404d3c:	str	x21, [sp, #16]
  404d40:	stp	x20, x19, [sp, #32]
  404d44:	mov	x29, sp
  404d48:	mov	x20, x1
  404d4c:	mov	x19, x0
  404d50:	bl	404ce4 <ferror@plt+0x2ce4>
  404d54:	mov	w8, #0x1000                	// #4096
  404d58:	mov	x21, x0
  404d5c:	str	x8, [x19, #16]
  404d60:	bl	404cc0 <ferror@plt+0x2cc0>
  404d64:	subs	x8, x0, x21
  404d68:	str	x0, [x19, #8]
  404d6c:	str	wzr, [x19]
  404d70:	b.cs	404d7c <ferror@plt+0x2d7c>  // b.hs, b.nlast
  404d74:	mov	w0, #0x1                   	// #1
  404d78:	b	404dc4 <ferror@plt+0x2dc4>
  404d7c:	add	x9, x21, x20
  404d80:	cmp	x9, x0
  404d84:	b.cs	404dc0 <ferror@plt+0x2dc0>  // b.hs, b.nlast
  404d88:	sub	x8, x8, x20
  404d8c:	lsr	x9, x8, #3
  404d90:	subs	x9, x9, #0x2
  404d94:	str	x8, [x19, #8]
  404d98:	str	x9, [x19, #32]
  404d9c:	b.eq	404dd4 <ferror@plt+0x2dd4>  // b.none
  404da0:	adrp	x9, 404000 <ferror@plt+0x2000>
  404da4:	mov	w0, wzr
  404da8:	add	x9, x9, #0xdf4
  404dac:	stp	xzr, xzr, [x19, #40]
  404db0:	stp	xzr, xzr, [x19, #72]
  404db4:	stp	xzr, x9, [x19, #56]
  404db8:	str	x8, [x19, #24]
  404dbc:	b	404dc4 <ferror@plt+0x2dc4>
  404dc0:	mov	w0, #0x2                   	// #2
  404dc4:	ldp	x20, x19, [sp, #32]
  404dc8:	ldr	x21, [sp, #16]
  404dcc:	ldp	x29, x30, [sp], #48
  404dd0:	ret
  404dd4:	adrp	x0, 40b000 <ferror@plt+0x9000>
  404dd8:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404ddc:	adrp	x3, 40b000 <ferror@plt+0x9000>
  404de0:	add	x0, x0, #0x487
  404de4:	add	x1, x1, #0x305
  404de8:	add	x3, x3, #0x49e
  404dec:	mov	w2, #0x206                 	// #518
  404df0:	bl	401fa0 <__assert_fail@plt>
  404df4:	mov	w0, wzr
  404df8:	ret
  404dfc:	ldr	x8, [x0, #8]
  404e00:	lsr	x9, x8, #17
  404e04:	cbz	x9, 404e18 <ferror@plt+0x2e18>
  404e08:	ldr	x8, [x0, #16]
  404e0c:	cmp	x8, #0x20, lsl #12
  404e10:	b.hi	404e18 <ferror@plt+0x2e18>  // b.pmore
  404e14:	mov	w8, #0x20000               	// #131072
  404e18:	str	x8, [x0, #24]
  404e1c:	ret
  404e20:	stp	x29, x30, [sp, #-48]!
  404e24:	str	x21, [sp, #16]
  404e28:	mov	x21, x1
  404e2c:	stp	x20, x19, [sp, #32]
  404e30:	str	xzr, [x21, #32]!
  404e34:	stp	xzr, xzr, [x1, #8]
  404e38:	str	xzr, [x1]
  404e3c:	stp	xzr, xzr, [x1, #64]
  404e40:	ldr	x8, [x0, #24]
  404e44:	mov	x9, #0x7ffffffffffff800    	// #9223372036854773760
  404e48:	mov	x29, sp
  404e4c:	cmp	x8, x9
  404e50:	b.cs	404e88 <ferror@plt+0x2e88>  // b.hs, b.nlast
  404e54:	add	x0, x8, #0x1
  404e58:	mov	x19, x1
  404e5c:	mov	x20, x2
  404e60:	bl	408830 <ferror@plt+0x6830>
  404e64:	mov	w8, #0xffffffff            	// #-1
  404e68:	str	x0, [x19, #24]
  404e6c:	stp	xzr, xzr, [x21]
  404e70:	stp	wzr, w8, [x19, #56]
  404e74:	str	x20, [x19, #48]
  404e78:	ldp	x20, x19, [sp, #32]
  404e7c:	ldr	x21, [sp, #16]
  404e80:	ldp	x29, x30, [sp], #48
  404e84:	ret
  404e88:	adrp	x0, 40b000 <ferror@plt+0x9000>
  404e8c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404e90:	adrp	x3, 40b000 <ferror@plt+0x9000>
  404e94:	add	x0, x0, #0x4e9
  404e98:	add	x1, x1, #0x305
  404e9c:	add	x3, x3, #0x50c
  404ea0:	mov	w2, #0x23c                 	// #572
  404ea4:	bl	401fa0 <__assert_fail@plt>
  404ea8:	stp	x29, x30, [sp, #-48]!
  404eac:	stp	x22, x21, [sp, #16]
  404eb0:	stp	x20, x19, [sp, #32]
  404eb4:	mov	x8, x0
  404eb8:	ldr	x0, [x0]
  404ebc:	mov	x29, sp
  404ec0:	cbz	x0, 404ef0 <ferror@plt+0x2ef0>
  404ec4:	mov	x22, xzr
  404ec8:	mov	x19, xzr
  404ecc:	add	x21, x8, #0x8
  404ed0:	add	x20, x22, #0x1
  404ed4:	bl	401b30 <strlen@plt>
  404ed8:	mov	x8, x0
  404edc:	ldr	x0, [x21, x22, lsl #3]
  404ee0:	add	x19, x8, x19
  404ee4:	mov	x22, x20
  404ee8:	cbnz	x0, 404ed0 <ferror@plt+0x2ed0>
  404eec:	b	404ef8 <ferror@plt+0x2ef8>
  404ef0:	mov	x19, xzr
  404ef4:	mov	x20, xzr
  404ef8:	adrp	x0, 40b000 <ferror@plt+0x9000>
  404efc:	add	x0, x0, #0x561
  404f00:	mov	x1, x20
  404f04:	bl	404f3c <ferror@plt+0x2f3c>
  404f08:	cbz	w0, 404f14 <ferror@plt+0x2f14>
  404f0c:	mov	w0, #0x1                   	// #1
  404f10:	b	404f2c <ferror@plt+0x2f2c>
  404f14:	adrp	x0, 40b000 <ferror@plt+0x9000>
  404f18:	add	x0, x0, #0x586
  404f1c:	mov	x1, x19
  404f20:	bl	404f3c <ferror@plt+0x2f3c>
  404f24:	cmp	w0, #0x0
  404f28:	cset	w0, ne  // ne = any
  404f2c:	ldp	x20, x19, [sp, #32]
  404f30:	ldp	x22, x21, [sp, #16]
  404f34:	ldp	x29, x30, [sp], #48
  404f38:	ret
  404f3c:	sub	sp, sp, #0x30
  404f40:	stp	x29, x30, [sp, #16]
  404f44:	stp	x20, x19, [sp, #32]
  404f48:	add	x29, sp, #0x10
  404f4c:	mov	x20, x1
  404f50:	mov	x19, x0
  404f54:	bl	401fc0 <getenv@plt>
  404f58:	cbz	x0, 404f88 <ferror@plt+0x2f88>
  404f5c:	add	x1, sp, #0x8
  404f60:	mov	x3, sp
  404f64:	mov	w2, #0xa                   	// #10
  404f68:	mov	x4, xzr
  404f6c:	bl	408a78 <ferror@plt+0x6a78>
  404f70:	cbnz	w0, 404f9c <ferror@plt+0x2f9c>
  404f74:	ldr	x8, [sp]
  404f78:	cmp	x8, x20
  404f7c:	b.cs	404f88 <ferror@plt+0x2f88>  // b.hs, b.nlast
  404f80:	mov	w0, #0x1                   	// #1
  404f84:	b	404f8c <ferror@plt+0x2f8c>
  404f88:	mov	w0, wzr
  404f8c:	ldp	x20, x19, [sp, #32]
  404f90:	ldp	x29, x30, [sp, #16]
  404f94:	add	sp, sp, #0x30
  404f98:	ret
  404f9c:	bl	401fb0 <__errno_location@plt>
  404fa0:	ldr	w20, [x0]
  404fa4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404fa8:	add	x1, x1, #0x633
  404fac:	mov	w2, #0x5                   	// #5
  404fb0:	mov	x0, xzr
  404fb4:	bl	401f40 <dcgettext@plt>
  404fb8:	mov	x2, x0
  404fbc:	mov	w0, #0x1                   	// #1
  404fc0:	mov	w1, w20
  404fc4:	mov	x3, x19
  404fc8:	bl	401b60 <error@plt>
  404fcc:	sub	sp, sp, #0x30
  404fd0:	stp	x29, x30, [sp, #32]
  404fd4:	add	x29, sp, #0x20
  404fd8:	bl	405020 <ferror@plt+0x3020>
  404fdc:	mov	w8, #0x7fffffff            	// #2147483647
  404fe0:	cmp	w0, w8
  404fe4:	adrp	x1, 405000 <ferror@plt+0x3000>
  404fe8:	cinc	w0, w0, ne  // ne = any
  404fec:	add	x1, x1, #0x1cc
  404ff0:	add	x2, sp, #0x8
  404ff4:	stp	xzr, xzr, [sp, #8]
  404ff8:	str	xzr, [sp, #24]
  404ffc:	bl	405098 <ferror@plt+0x3098>
  405000:	ldp	x8, x9, [sp, #8]
  405004:	ldp	x29, x30, [sp, #32]
  405008:	adrp	x10, 41d000 <ferror@plt+0x1b000>
  40500c:	adrp	x11, 41d000 <ferror@plt+0x1b000>
  405010:	str	x8, [x10, #1176]
  405014:	str	x9, [x11, #1184]
  405018:	add	sp, sp, #0x30
  40501c:	ret
  405020:	sub	sp, sp, #0x30
  405024:	stp	x29, x30, [sp, #16]
  405028:	str	x19, [sp, #32]
  40502c:	add	x29, sp, #0x10
  405030:	bl	4054c4 <ferror@plt+0x34c4>
  405034:	tbz	w0, #31, 405088 <ferror@plt+0x3088>
  405038:	mov	w0, #0x4                   	// #4
  40503c:	bl	401f30 <sysconf@plt>
  405040:	cmn	x0, #0x1
  405044:	mov	w8, #0x14                  	// #20
  405048:	csel	x19, x8, x0, eq  // eq = none
  40504c:	mov	x1, sp
  405050:	mov	w0, #0x7                   	// #7
  405054:	bl	401ee0 <getrlimit@plt>
  405058:	cbz	w0, 405064 <ferror@plt+0x3064>
  40505c:	mov	w9, #0x1                   	// #1
  405060:	b	405080 <ferror@plt+0x3080>
  405064:	ldr	x8, [sp]
  405068:	cmn	x8, #0x1
  40506c:	b.eq	405078 <ferror@plt+0x3078>  // b.none
  405070:	mov	w9, wzr
  405074:	b	405080 <ferror@plt+0x3080>
  405078:	mov	w9, wzr
  40507c:	mov	w8, w19
  405080:	cmp	w9, #0x0
  405084:	csel	w0, w19, w8, ne  // ne = any
  405088:	ldr	x19, [sp, #32]
  40508c:	ldp	x29, x30, [sp, #16]
  405090:	add	sp, sp, #0x30
  405094:	ret
  405098:	stp	x29, x30, [sp, #-96]!
  40509c:	stp	x28, x27, [sp, #16]
  4050a0:	stp	x26, x25, [sp, #32]
  4050a4:	stp	x24, x23, [sp, #48]
  4050a8:	stp	x22, x21, [sp, #64]
  4050ac:	stp	x20, x19, [sp, #80]
  4050b0:	mov	x29, sp
  4050b4:	sub	sp, sp, #0x210
  4050b8:	add	x8, sp, #0x8
  4050bc:	mov	x19, x2
  4050c0:	mov	x20, x1
  4050c4:	mov	w21, w0
  4050c8:	mov	w22, wzr
  4050cc:	mov	w23, #0x40                  	// #64
  4050d0:	orr	x24, x8, #0x4
  4050d4:	mov	w25, #0x5                   	// #5
  4050d8:	b	4050e4 <ferror@plt+0x30e4>
  4050dc:	mov	w8, #0x1                   	// #1
  4050e0:	cbnz	w8, 4051ac <ferror@plt+0x31ac>
  4050e4:	cmp	w22, w21
  4050e8:	b.ge	4051ac <ferror@plt+0x31ac>  // b.tcont
  4050ec:	sub	w27, w21, w22
  4050f0:	cmp	w27, #0x40
  4050f4:	csel	w26, w27, w23, lt  // lt = tstop
  4050f8:	cmp	w27, #0x1
  4050fc:	b.lt	405128 <ferror@plt+0x3128>  // b.tstop
  405100:	mov	x8, xzr
  405104:	sxtw	x9, w26
  405108:	mov	w10, w22
  40510c:	mov	x11, x24
  405110:	add	w12, w10, w8
  405114:	add	x8, x8, #0x1
  405118:	stp	w12, w25, [x11, #-4]
  40511c:	cmp	x8, x9
  405120:	add	x11, x11, #0x8
  405124:	b.lt	405110 <ferror@plt+0x3110>  // b.tstop
  405128:	sxtw	x1, w26
  40512c:	add	x0, sp, #0x8
  405130:	mov	w2, wzr
  405134:	bl	401ca0 <poll@plt>
  405138:	cmn	w0, #0x1
  40513c:	b.eq	4050dc <ferror@plt+0x30dc>  // b.none
  405140:	cmp	w27, #0x1
  405144:	b.lt	405198 <ferror@plt+0x3198>  // b.tstop
  405148:	mov	x27, xzr
  40514c:	sxtw	x28, w26
  405150:	add	x23, sp, #0x8
  405154:	b	405168 <ferror@plt+0x3168>
  405158:	add	x27, x27, #0x1
  40515c:	cmp	x27, x28
  405160:	add	x23, x23, #0x8
  405164:	b.ge	40518c <ferror@plt+0x318c>  // b.tcont
  405168:	ldrh	w8, [x23, #6]
  40516c:	cmp	w8, #0x20
  405170:	b.eq	405158 <ferror@plt+0x3158>  // b.none
  405174:	ldr	w0, [x23]
  405178:	mov	x1, x19
  40517c:	blr	x20
  405180:	cbz	w0, 405158 <ferror@plt+0x3158>
  405184:	mov	w8, #0x1                   	// #1
  405188:	b	405190 <ferror@plt+0x3190>
  40518c:	mov	w8, wzr
  405190:	mov	w23, #0x40                  	// #64
  405194:	b	40519c <ferror@plt+0x319c>
  405198:	mov	w8, wzr
  40519c:	cmp	w8, #0x0
  4051a0:	csel	w9, w26, wzr, eq  // eq = none
  4051a4:	add	w22, w9, w22
  4051a8:	cbz	w8, 4050e4 <ferror@plt+0x30e4>
  4051ac:	add	sp, sp, #0x210
  4051b0:	ldp	x20, x19, [sp, #80]
  4051b4:	ldp	x22, x21, [sp, #64]
  4051b8:	ldp	x24, x23, [sp, #48]
  4051bc:	ldp	x26, x25, [sp, #32]
  4051c0:	ldp	x28, x27, [sp, #16]
  4051c4:	ldp	x29, x30, [sp], #96
  4051c8:	ret
  4051cc:	stp	x29, x30, [sp, #-32]!
  4051d0:	stp	x20, x19, [sp, #16]
  4051d4:	mov	x29, sp
  4051d8:	mov	x19, x1
  4051dc:	mov	w20, w0
  4051e0:	bl	4055b8 <ferror@plt+0x35b8>
  4051e4:	cbz	w0, 4051f0 <ferror@plt+0x31f0>
  4051e8:	mov	w0, wzr
  4051ec:	b	40522c <ferror@plt+0x322c>
  4051f0:	ldp	x0, x8, [x19]
  4051f4:	add	x2, x19, #0x10
  4051f8:	lsl	x8, x8, #2
  4051fc:	add	x1, x8, #0x4
  405200:	bl	4058a8 <ferror@plt+0x38a8>
  405204:	cbz	x0, 405228 <ferror@plt+0x3228>
  405208:	ldr	x9, [x19, #8]
  40520c:	mov	x8, x0
  405210:	mov	w0, wzr
  405214:	str	x8, [x19]
  405218:	str	w20, [x8, x9, lsl #2]
  40521c:	add	x8, x9, #0x1
  405220:	str	x8, [x19, #8]
  405224:	b	40522c <ferror@plt+0x322c>
  405228:	mov	w0, #0xffffffff            	// #-1
  40522c:	ldp	x20, x19, [sp, #16]
  405230:	ldp	x29, x30, [sp], #32
  405234:	ret
  405238:	sub	sp, sp, #0x110
  40523c:	stp	x29, x30, [sp, #208]
  405240:	stp	x20, x19, [sp, #256]
  405244:	add	x29, sp, #0xd0
  405248:	mov	w20, w1
  40524c:	mov	x19, x0
  405250:	stp	x28, x23, [sp, #224]
  405254:	stp	x22, x21, [sp, #240]
  405258:	stp	x2, x3, [x29, #-80]
  40525c:	stp	x4, x5, [x29, #-64]
  405260:	stp	x6, x7, [x29, #-48]
  405264:	stp	q1, q2, [sp, #16]
  405268:	stp	q3, q4, [sp, #48]
  40526c:	str	q0, [sp]
  405270:	stp	q5, q6, [sp, #80]
  405274:	str	q7, [sp, #112]
  405278:	tbnz	w1, #6, 405284 <ferror@plt+0x3284>
  40527c:	mov	w21, wzr
  405280:	b	4052d0 <ferror@plt+0x32d0>
  405284:	mov	x9, #0xffffffffffffffd0    	// #-48
  405288:	mov	x11, sp
  40528c:	sub	x12, x29, #0x50
  405290:	movk	x9, #0xff80, lsl #32
  405294:	add	x10, x29, #0x40
  405298:	mov	x8, #0xffffffffffffffd0    	// #-48
  40529c:	add	x11, x11, #0x80
  4052a0:	add	x12, x12, #0x30
  4052a4:	stp	x11, x9, [x29, #-16]
  4052a8:	stp	x10, x12, [x29, #-32]
  4052ac:	tbz	w8, #31, 4052c0 <ferror@plt+0x32c0>
  4052b0:	add	w9, w8, #0x8
  4052b4:	cmp	w9, #0x0
  4052b8:	stur	w9, [x29, #-8]
  4052bc:	b.le	40533c <ferror@plt+0x333c>
  4052c0:	ldur	x8, [x29, #-32]
  4052c4:	add	x9, x8, #0x8
  4052c8:	stur	x9, [x29, #-32]
  4052cc:	ldr	w21, [x8]
  4052d0:	adrp	x23, 41d000 <ferror@plt+0x1b000>
  4052d4:	ldrb	w8, [x23, #1193]
  4052d8:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  4052dc:	tbnz	w8, #0, 4052f4 <ferror@plt+0x32f4>
  4052e0:	bl	405348 <ferror@plt+0x3348>
  4052e4:	and	w8, w0, #0x1
  4052e8:	mov	w9, #0x1                   	// #1
  4052ec:	strb	w8, [x22, #1192]
  4052f0:	strb	w9, [x23, #1193]
  4052f4:	orr	w1, w20, #0x80000
  4052f8:	mov	x0, x19
  4052fc:	mov	w2, w21
  405300:	bl	405cec <ferror@plt+0x3cec>
  405304:	mov	w19, w0
  405308:	tbnz	w0, #31, 405320 <ferror@plt+0x3320>
  40530c:	ldrb	w8, [x22, #1192]
  405310:	cbnz	w8, 405320 <ferror@plt+0x3320>
  405314:	mov	w1, #0x1                   	// #1
  405318:	mov	w0, w19
  40531c:	bl	4059e4 <ferror@plt+0x39e4>
  405320:	mov	w0, w19
  405324:	ldp	x20, x19, [sp, #256]
  405328:	ldp	x22, x21, [sp, #240]
  40532c:	ldp	x28, x23, [sp, #224]
  405330:	ldp	x29, x30, [sp, #208]
  405334:	add	sp, sp, #0x110
  405338:	ret
  40533c:	ldur	x9, [x29, #-24]
  405340:	add	x8, x9, x8
  405344:	b	4052cc <ferror@plt+0x32cc>
  405348:	stp	x29, x30, [sp, #-32]!
  40534c:	adrp	x0, 40b000 <ferror@plt+0x9000>
  405350:	add	x0, x0, #0xa47
  405354:	mov	w1, #0x80000               	// #524288
  405358:	stp	x20, x19, [sp, #16]
  40535c:	mov	x29, sp
  405360:	bl	405cec <ferror@plt+0x3cec>
  405364:	tbnz	w0, #31, 405384 <ferror@plt+0x3384>
  405368:	mov	w19, w0
  40536c:	bl	4055b8 <ferror@plt+0x35b8>
  405370:	cmp	w0, #0x0
  405374:	mov	w0, w19
  405378:	cset	w20, ne  // ne = any
  40537c:	bl	401d70 <close@plt>
  405380:	b	405388 <ferror@plt+0x3388>
  405384:	mov	w20, wzr
  405388:	mov	w0, w20
  40538c:	ldp	x20, x19, [sp, #16]
  405390:	ldp	x29, x30, [sp], #32
  405394:	ret
  405398:	stp	x29, x30, [sp, #-32]!
  40539c:	str	x19, [sp, #16]
  4053a0:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  4053a4:	ldr	x0, [x19, #1176]
  4053a8:	mov	x29, sp
  4053ac:	bl	401e60 <free@plt>
  4053b0:	str	xzr, [x19, #1176]
  4053b4:	ldr	x19, [sp, #16]
  4053b8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4053bc:	str	xzr, [x8, #1184]
  4053c0:	ldp	x29, x30, [sp], #32
  4053c4:	ret
  4053c8:	stp	x29, x30, [sp, #-16]!
  4053cc:	adrp	x0, 40b000 <ferror@plt+0x9000>
  4053d0:	add	x0, x0, #0x670
  4053d4:	mov	x29, sp
  4053d8:	bl	401fc0 <getenv@plt>
  4053dc:	cmp	x0, #0x0
  4053e0:	cset	w0, ne  // ne = any
  4053e4:	ldp	x29, x30, [sp], #16
  4053e8:	ret
  4053ec:	stp	x29, x30, [sp, #-32]!
  4053f0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4053f4:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  4053f8:	ldr	x0, [x8, #1176]
  4053fc:	ldr	x1, [x9, #1184]
  405400:	str	x19, [sp, #16]
  405404:	mov	x29, sp
  405408:	bl	405468 <ferror@plt+0x3468>
  40540c:	tbz	w0, #31, 40541c <ferror@plt+0x341c>
  405410:	ldr	x19, [sp, #16]
  405414:	ldp	x29, x30, [sp], #32
  405418:	ret
  40541c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405420:	add	x1, x1, #0x68c
  405424:	mov	w2, #0x5                   	// #5
  405428:	mov	w19, w0
  40542c:	mov	x0, xzr
  405430:	bl	401f40 <dcgettext@plt>
  405434:	mov	x2, x0
  405438:	mov	w0, wzr
  40543c:	mov	w1, wzr
  405440:	mov	w3, w19
  405444:	bl	401b60 <error@plt>
  405448:	adrp	x0, 40b000 <ferror@plt+0x9000>
  40544c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405450:	adrp	x3, 40b000 <ferror@plt+0x9000>
  405454:	add	x0, x0, #0x724
  405458:	add	x1, x1, #0x72d
  40545c:	add	x3, x3, #0x736
  405460:	mov	w2, #0x18c                 	// #396
  405464:	bl	401fa0 <__assert_fail@plt>
  405468:	sub	sp, sp, #0x40
  40546c:	stp	x29, x30, [sp, #32]
  405470:	stp	x20, x19, [sp, #48]
  405474:	add	x29, sp, #0x20
  405478:	mov	x19, x1
  40547c:	mov	x20, x0
  405480:	bl	405020 <ferror@plt+0x3020>
  405484:	mov	w8, #0x7fffffff            	// #2147483647
  405488:	cmp	w0, w8
  40548c:	adrp	x1, 405000 <ferror@plt+0x3000>
  405490:	mov	w9, #0xffffffff            	// #-1
  405494:	cinc	w0, w0, ne  // ne = any
  405498:	add	x1, x1, #0x5d4
  40549c:	mov	x2, sp
  4054a0:	stp	x20, x19, [sp]
  4054a4:	str	xzr, [sp, #16]
  4054a8:	str	w9, [sp, #24]
  4054ac:	bl	405098 <ferror@plt+0x3098>
  4054b0:	ldr	w0, [sp, #24]
  4054b4:	ldp	x20, x19, [sp, #48]
  4054b8:	ldp	x29, x30, [sp, #32]
  4054bc:	add	sp, sp, #0x40
  4054c0:	ret
  4054c4:	stp	x29, x30, [sp, #-48]!
  4054c8:	adrp	x0, 40b000 <ferror@plt+0x9000>
  4054cc:	add	x0, x0, #0x75a
  4054d0:	stp	x22, x21, [sp, #16]
  4054d4:	stp	x20, x19, [sp, #32]
  4054d8:	mov	x29, sp
  4054dc:	bl	405c58 <ferror@plt+0x3c58>
  4054e0:	cbz	x0, 40554c <ferror@plt+0x354c>
  4054e4:	mov	x19, x0
  4054e8:	bl	401fb0 <__errno_location@plt>
  4054ec:	mov	x21, x0
  4054f0:	str	wzr, [x0]
  4054f4:	mov	x0, x19
  4054f8:	bl	401d30 <readdir@plt>
  4054fc:	mov	w22, wzr
  405500:	mov	w20, #0xffffffff            	// #-1
  405504:	cbnz	x0, 40558c <ferror@plt+0x358c>
  405508:	ldr	w21, [x21]
  40550c:	cbz	w21, 405540 <ferror@plt+0x3540>
  405510:	adrp	x2, 40b000 <ferror@plt+0x9000>
  405514:	add	x2, x2, #0x75a
  405518:	mov	w1, #0x8                   	// #8
  40551c:	mov	w0, wzr
  405520:	bl	407a84 <ferror@plt+0x5a84>
  405524:	adrp	x2, 40b000 <ferror@plt+0x9000>
  405528:	mov	x3, x0
  40552c:	add	x2, x2, #0x7d7
  405530:	mov	w0, wzr
  405534:	mov	w1, w21
  405538:	bl	401b60 <error@plt>
  40553c:	mov	w22, wzr
  405540:	mov	x0, x19
  405544:	bl	401d60 <closedir@plt>
  405548:	cbnz	w22, 405550 <ferror@plt+0x3550>
  40554c:	mov	w20, #0xffffffff            	// #-1
  405550:	mov	w0, w20
  405554:	ldp	x20, x19, [sp, #32]
  405558:	ldp	x22, x21, [sp, #16]
  40555c:	ldp	x29, x30, [sp], #48
  405560:	ret
  405564:	mov	x0, x8
  405568:	mov	w1, wzr
  40556c:	bl	4056fc <ferror@plt+0x36fc>
  405570:	cmp	w0, w20
  405574:	csel	w20, w0, w20, gt
  405578:	mov	w22, #0x1                   	// #1
  40557c:	mov	x0, x19
  405580:	str	wzr, [x21]
  405584:	bl	401d30 <readdir@plt>
  405588:	cbz	x0, 405508 <ferror@plt+0x3508>
  40558c:	mov	x8, x0
  405590:	ldrb	w9, [x8, #19]!
  405594:	cmp	w9, #0x2e
  405598:	b.ne	405564 <ferror@plt+0x3564>  // b.any
  40559c:	ldrb	w9, [x0, #20]
  4055a0:	cbz	w9, 40557c <ferror@plt+0x357c>
  4055a4:	cmp	w9, #0x2e
  4055a8:	b.ne	405564 <ferror@plt+0x3564>  // b.any
  4055ac:	ldrb	w9, [x0, #21]
  4055b0:	cbnz	w9, 405564 <ferror@plt+0x3564>
  4055b4:	b	40557c <ferror@plt+0x357c>
  4055b8:	stp	x29, x30, [sp, #-16]!
  4055bc:	mov	w1, #0x1                   	// #1
  4055c0:	mov	x29, sp
  4055c4:	bl	408de4 <ferror@plt+0x6de4>
  4055c8:	and	w0, w0, #0x1
  4055cc:	ldp	x29, x30, [sp], #16
  4055d0:	ret
  4055d4:	stp	x29, x30, [sp, #-32]!
  4055d8:	stp	x20, x19, [sp, #16]
  4055dc:	mov	x29, sp
  4055e0:	mov	x19, x1
  4055e4:	mov	w20, w0
  4055e8:	bl	4055b8 <ferror@plt+0x35b8>
  4055ec:	cbz	w0, 4055f8 <ferror@plt+0x35f8>
  4055f0:	mov	w0, wzr
  4055f4:	b	405638 <ferror@plt+0x3638>
  4055f8:	ldp	x9, x8, [x19, #8]
  4055fc:	cmp	x8, x9
  405600:	b.cs	405630 <ferror@plt+0x3630>  // b.hs, b.nlast
  405604:	ldr	x9, [x19]
  405608:	ldr	w10, [x9, x8, lsl #2]
  40560c:	cmp	w10, w20
  405610:	b.ge	40562c <ferror@plt+0x362c>  // b.tcont
  405614:	ldr	x10, [x19, #8]
  405618:	add	x8, x8, #0x1
  40561c:	str	x8, [x19, #16]
  405620:	cmp	x8, x10
  405624:	b.cc	405608 <ferror@plt+0x3608>  // b.lo, b.ul, b.last
  405628:	b	405630 <ferror@plt+0x3630>
  40562c:	b.eq	4055f0 <ferror@plt+0x35f0>  // b.none
  405630:	str	w20, [x19, #24]
  405634:	mov	w0, #0xffffffff            	// #-1
  405638:	ldp	x20, x19, [sp, #16]
  40563c:	ldp	x29, x30, [sp], #32
  405640:	ret
  405644:	stp	x29, x30, [sp, #-64]!
  405648:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40564c:	ldr	x8, [x8, #792]
  405650:	stp	x20, x19, [sp, #48]
  405654:	mov	x19, x0
  405658:	str	x23, [sp, #16]
  40565c:	mov	x0, x8
  405660:	stp	x22, x21, [sp, #32]
  405664:	mov	x29, sp
  405668:	bl	4090a8 <ferror@plt+0x70a8>
  40566c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405670:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  405674:	ldr	x20, [x8, #816]
  405678:	ldr	x21, [x9, #680]
  40567c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405680:	add	x1, x1, #0x77c
  405684:	mov	w2, #0x5                   	// #5
  405688:	mov	x0, xzr
  40568c:	bl	401f40 <dcgettext@plt>
  405690:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405694:	mov	x22, x0
  405698:	add	x1, x1, #0x78b
  40569c:	mov	w2, #0x5                   	// #5
  4056a0:	mov	x0, xzr
  4056a4:	bl	401f40 <dcgettext@plt>
  4056a8:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4056ac:	mov	x23, x0
  4056b0:	add	x1, x1, #0x79a
  4056b4:	mov	w2, #0x5                   	// #5
  4056b8:	mov	x0, xzr
  4056bc:	bl	401f40 <dcgettext@plt>
  4056c0:	adrp	x2, 40b000 <ferror@plt+0x9000>
  4056c4:	mov	x6, x0
  4056c8:	add	x2, x2, #0x76e
  4056cc:	mov	x0, x20
  4056d0:	mov	x1, x19
  4056d4:	mov	x3, x21
  4056d8:	mov	x4, x22
  4056dc:	mov	x5, x23
  4056e0:	mov	x7, xzr
  4056e4:	bl	408728 <ferror@plt+0x6728>
  4056e8:	ldp	x20, x19, [sp, #48]
  4056ec:	ldp	x22, x21, [sp, #32]
  4056f0:	ldr	x23, [sp, #16]
  4056f4:	ldp	x29, x30, [sp], #64
  4056f8:	ret
  4056fc:	stp	x29, x30, [sp, #-64]!
  405700:	str	x23, [sp, #16]
  405704:	stp	x22, x21, [sp, #32]
  405708:	stp	x20, x19, [sp, #48]
  40570c:	mov	x29, sp
  405710:	mov	w20, w1
  405714:	mov	x19, x0
  405718:	bl	401fb0 <__errno_location@plt>
  40571c:	mov	x21, x0
  405720:	str	wzr, [x0]
  405724:	add	x1, x29, #0x18
  405728:	mov	w2, #0xa                   	// #10
  40572c:	mov	x0, x19
  405730:	bl	401e40 <strtol@plt>
  405734:	mov	x8, #0x8000000000000001    	// #-9223372036854775807
  405738:	add	x8, x0, x8
  40573c:	cmp	x8, #0x1
  405740:	b.ls	405774 <ferror@plt+0x3774>  // b.plast
  405744:	cmp	x0, w0, sxtw
  405748:	b.ne	40578c <ferror@plt+0x378c>  // b.any
  40574c:	ldr	x22, [x29, #24]
  405750:	ldrb	w8, [x22]
  405754:	cbnz	w8, 4057ac <ferror@plt+0x37ac>
  405758:	cmp	x22, x19
  40575c:	b.eq	405804 <ferror@plt+0x3804>  // b.none
  405760:	ldp	x20, x19, [sp, #48]
  405764:	ldp	x22, x21, [sp, #32]
  405768:	ldr	x23, [sp, #16]
  40576c:	ldp	x29, x30, [sp], #64
  405770:	ret
  405774:	ldr	w1, [x21]
  405778:	adrp	x2, 40b000 <ferror@plt+0x9000>
  40577c:	add	x2, x2, #0x7d7
  405780:	mov	w0, #0x1                   	// #1
  405784:	mov	x3, x19
  405788:	bl	401b60 <error@plt>
  40578c:	adrp	x2, 40b000 <ferror@plt+0x9000>
  405790:	mov	w8, #0x22                  	// #34
  405794:	add	x2, x2, #0x7d7
  405798:	mov	w0, #0x1                   	// #1
  40579c:	mov	w1, #0x22                  	// #34
  4057a0:	mov	x3, x19
  4057a4:	str	w8, [x21]
  4057a8:	bl	401b60 <error@plt>
  4057ac:	ldr	w21, [x21]
  4057b0:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4057b4:	add	x1, x1, #0x7a7
  4057b8:	mov	w2, #0x5                   	// #5
  4057bc:	mov	x0, xzr
  4057c0:	bl	401f40 <dcgettext@plt>
  4057c4:	mov	x23, x0
  4057c8:	mov	w0, wzr
  4057cc:	mov	w1, w20
  4057d0:	mov	x2, x22
  4057d4:	bl	407a84 <ferror@plt+0x5a84>
  4057d8:	mov	x22, x0
  4057dc:	mov	w0, #0x1                   	// #1
  4057e0:	mov	w1, w20
  4057e4:	mov	x2, x19
  4057e8:	bl	407a84 <ferror@plt+0x5a84>
  4057ec:	mov	x4, x0
  4057f0:	mov	w0, #0x1                   	// #1
  4057f4:	mov	w1, w21
  4057f8:	mov	x2, x23
  4057fc:	mov	x3, x22
  405800:	bl	401b60 <error@plt>
  405804:	ldr	w21, [x21]
  405808:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40580c:	add	x1, x1, #0x7c2
  405810:	mov	w2, #0x5                   	// #5
  405814:	mov	x0, xzr
  405818:	bl	401f40 <dcgettext@plt>
  40581c:	mov	x22, x0
  405820:	mov	w0, wzr
  405824:	mov	w1, w20
  405828:	mov	x2, x19
  40582c:	bl	407a84 <ferror@plt+0x5a84>
  405830:	mov	x3, x0
  405834:	mov	w0, #0x1                   	// #1
  405838:	mov	w1, w21
  40583c:	mov	x2, x22
  405840:	bl	401b60 <error@plt>
  405844:	stp	x29, x30, [sp, #-32]!
  405848:	stp	x20, x19, [sp, #16]
  40584c:	mov	x19, x1
  405850:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405854:	mov	x20, x0
  405858:	add	x1, x1, #0x7da
  40585c:	mov	w2, #0x5                   	// #5
  405860:	mov	x0, xzr
  405864:	mov	x29, sp
  405868:	bl	401f40 <dcgettext@plt>
  40586c:	adrp	x2, 40b000 <ferror@plt+0x9000>
  405870:	adrp	x4, 40b000 <ferror@plt+0x9000>
  405874:	adrp	x5, 40b000 <ferror@plt+0x9000>
  405878:	adrp	x6, 40b000 <ferror@plt+0x9000>
  40587c:	mov	x1, x0
  405880:	add	x2, x2, #0x8a8
  405884:	add	x4, x4, #0x76e
  405888:	add	x5, x5, #0x8cf
  40588c:	add	x6, x6, #0x8fe
  405890:	mov	x0, x20
  405894:	mov	x3, x19
  405898:	bl	401fe0 <fprintf@plt>
  40589c:	ldp	x20, x19, [sp, #16]
  4058a0:	ldp	x29, x30, [sp], #32
  4058a4:	ret
  4058a8:	stp	x29, x30, [sp, #-64]!
  4058ac:	stp	x24, x23, [sp, #16]
  4058b0:	stp	x22, x21, [sp, #32]
  4058b4:	stp	x20, x19, [sp, #48]
  4058b8:	mov	x29, sp
  4058bc:	mov	x21, x2
  4058c0:	mov	x22, x1
  4058c4:	mov	x20, x0
  4058c8:	bl	401fb0 <__errno_location@plt>
  4058cc:	cbz	x22, 405948 <ferror@plt+0x3948>
  4058d0:	ldr	x23, [x21]
  4058d4:	ldr	w24, [x0]
  4058d8:	mov	x19, x0
  4058dc:	mov	x1, x22
  4058e0:	mov	x0, x23
  4058e4:	bl	405988 <ferror@plt+0x3988>
  4058e8:	mov	x1, x0
  4058ec:	cbz	x23, 405914 <ferror@plt+0x3914>
  4058f0:	cmp	x1, x23
  4058f4:	b.eq	405928 <ferror@plt+0x3928>  // b.none
  4058f8:	mov	x0, x20
  4058fc:	str	x1, [x21]
  405900:	bl	401d40 <realloc@plt>
  405904:	mov	x20, x0
  405908:	cbnz	x0, 405928 <ferror@plt+0x3928>
  40590c:	ldr	w24, [x19]
  405910:	b	405928 <ferror@plt+0x3928>
  405914:	cbnz	x20, 405968 <ferror@plt+0x3968>
  405918:	mov	x0, x1
  40591c:	str	x1, [x21]
  405920:	bl	401c70 <malloc@plt>
  405924:	mov	x20, x0
  405928:	cbz	x20, 405930 <ferror@plt+0x3930>
  40592c:	str	w24, [x19]
  405930:	mov	x0, x20
  405934:	ldp	x20, x19, [sp, #48]
  405938:	ldp	x22, x21, [sp, #32]
  40593c:	ldp	x24, x23, [sp, #16]
  405940:	ldp	x29, x30, [sp], #64
  405944:	ret
  405948:	adrp	x0, 40b000 <ferror@plt+0x9000>
  40594c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405950:	adrp	x3, 40b000 <ferror@plt+0x9000>
  405954:	add	x0, x0, #0x914
  405958:	add	x1, x1, #0x920
  40595c:	add	x3, x3, #0x92c
  405960:	mov	w2, #0x47                  	// #71
  405964:	bl	401fa0 <__assert_fail@plt>
  405968:	adrp	x0, 40b000 <ferror@plt+0x9000>
  40596c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405970:	adrp	x3, 40b000 <ferror@plt+0x9000>
  405974:	add	x0, x0, #0x956
  405978:	add	x1, x1, #0x920
  40597c:	add	x3, x3, #0x92c
  405980:	mov	w2, #0x4f                  	// #79
  405984:	bl	401fa0 <__assert_fail@plt>
  405988:	cmp	x0, #0x0
  40598c:	mov	w8, #0x10                  	// #16
  405990:	csel	x0, x8, x0, eq  // eq = none
  405994:	cmp	x0, x1
  405998:	b.cs	4059b0 <ferror@plt+0x39b0>  // b.hs, b.nlast
  40599c:	lsl	x8, x0, #1
  4059a0:	cmp	x8, x0
  4059a4:	mov	x0, x8
  4059a8:	b.cs	405994 <ferror@plt+0x3994>  // b.hs, b.nlast
  4059ac:	mov	x0, x1
  4059b0:	ret
  4059b4:	stp	x29, x30, [sp, #-32]!
  4059b8:	str	x19, [sp, #16]
  4059bc:	mov	x29, sp
  4059c0:	mov	x19, x0
  4059c4:	bl	4058a8 <ferror@plt+0x38a8>
  4059c8:	cbz	x0, 4059d8 <ferror@plt+0x39d8>
  4059cc:	ldr	x19, [sp, #16]
  4059d0:	ldp	x29, x30, [sp], #32
  4059d4:	ret
  4059d8:	mov	x0, x19
  4059dc:	bl	401e60 <free@plt>
  4059e0:	bl	408a34 <ferror@plt+0x6a34>
  4059e4:	stp	x29, x30, [sp, #-32]!
  4059e8:	stp	x20, x19, [sp, #16]
  4059ec:	mov	w20, w1
  4059f0:	mov	w1, #0x1                   	// #1
  4059f4:	mov	w2, wzr
  4059f8:	mov	x29, sp
  4059fc:	mov	w19, w0
  405a00:	bl	408de4 <ferror@plt+0x6de4>
  405a04:	tbnz	w0, #31, 405a28 <ferror@plt+0x3a28>
  405a08:	orr	w8, w0, #0x1
  405a0c:	and	w9, w0, #0xfffffffe
  405a10:	tst	w20, #0x1
  405a14:	csel	w2, w8, w9, ne  // ne = any
  405a18:	cmp	w0, w2
  405a1c:	b.ne	405a30 <ferror@plt+0x3a30>  // b.any
  405a20:	mov	w0, wzr
  405a24:	b	405a44 <ferror@plt+0x3a44>
  405a28:	mov	w0, #0xffffffff            	// #-1
  405a2c:	b	405a44 <ferror@plt+0x3a44>
  405a30:	mov	w1, #0x2                   	// #2
  405a34:	mov	w0, w19
  405a38:	bl	408de4 <ferror@plt+0x6de4>
  405a3c:	cmn	w0, #0x1
  405a40:	csetm	w0, eq  // eq = none
  405a44:	ldp	x20, x19, [sp, #16]
  405a48:	ldp	x29, x30, [sp], #32
  405a4c:	ret
  405a50:	stp	x29, x30, [sp, #-16]!
  405a54:	mov	w1, #0x406                 	// #1030
  405a58:	mov	w2, wzr
  405a5c:	mov	x29, sp
  405a60:	bl	408de4 <ferror@plt+0x6de4>
  405a64:	ldp	x29, x30, [sp], #16
  405a68:	ret
  405a6c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405a70:	str	x0, [x8, #1200]
  405a74:	ret
  405a78:	stp	x29, x30, [sp, #-48]!
  405a7c:	stp	x20, x19, [sp, #32]
  405a80:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  405a84:	ldr	x19, [x20, #824]
  405a88:	str	x21, [sp, #16]
  405a8c:	mov	x29, sp
  405a90:	mov	x0, x19
  405a94:	bl	409108 <ferror@plt+0x7108>
  405a98:	cbz	x0, 405ab0 <ferror@plt+0x3ab0>
  405a9c:	mov	w2, #0x1                   	// #1
  405aa0:	mov	x0, x19
  405aa4:	mov	x1, xzr
  405aa8:	bl	409148 <ferror@plt+0x7148>
  405aac:	cbz	w0, 405ab8 <ferror@plt+0x3ab8>
  405ab0:	mov	w19, wzr
  405ab4:	b	405ac8 <ferror@plt+0x3ac8>
  405ab8:	ldr	x0, [x20, #824]
  405abc:	bl	4090a8 <ferror@plt+0x70a8>
  405ac0:	cmp	w0, #0x0
  405ac4:	cset	w19, ne  // ne = any
  405ac8:	ldr	x0, [x20, #824]
  405acc:	bl	4093f0 <ferror@plt+0x73f0>
  405ad0:	tbnz	w19, #0, 405aec <ferror@plt+0x3aec>
  405ad4:	cbnz	w0, 405aec <ferror@plt+0x3aec>
  405ad8:	bl	405b84 <ferror@plt+0x3b84>
  405adc:	ldp	x20, x19, [sp, #32]
  405ae0:	ldr	x21, [sp, #16]
  405ae4:	ldp	x29, x30, [sp], #48
  405ae8:	ret
  405aec:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405af0:	add	x1, x1, #0x967
  405af4:	mov	w2, #0x5                   	// #5
  405af8:	mov	x0, xzr
  405afc:	bl	401f40 <dcgettext@plt>
  405b00:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405b04:	ldr	x21, [x8, #1200]
  405b08:	mov	x19, x0
  405b0c:	bl	401fb0 <__errno_location@plt>
  405b10:	ldr	w20, [x0]
  405b14:	cbnz	x21, 405b34 <ferror@plt+0x3b34>
  405b18:	adrp	x2, 40b000 <ferror@plt+0x9000>
  405b1c:	add	x2, x2, #0x7d7
  405b20:	mov	w0, wzr
  405b24:	mov	w1, w20
  405b28:	mov	x3, x19
  405b2c:	bl	401b60 <error@plt>
  405b30:	b	405b58 <ferror@plt+0x3b58>
  405b34:	mov	x0, x21
  405b38:	bl	407c20 <ferror@plt+0x5c20>
  405b3c:	adrp	x2, 40b000 <ferror@plt+0x9000>
  405b40:	mov	x3, x0
  405b44:	add	x2, x2, #0x97a
  405b48:	mov	w0, wzr
  405b4c:	mov	w1, w20
  405b50:	mov	x4, x19
  405b54:	bl	401b60 <error@plt>
  405b58:	bl	405b84 <ferror@plt+0x3b84>
  405b5c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405b60:	ldr	w0, [x8, #688]
  405b64:	bl	401b10 <_exit@plt>
  405b68:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405b6c:	str	x0, [x8, #1208]
  405b70:	ret
  405b74:	and	w8, w0, #0x1
  405b78:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  405b7c:	strb	w8, [x9, #1216]
  405b80:	ret
  405b84:	stp	x29, x30, [sp, #-48]!
  405b88:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405b8c:	ldr	x0, [x8, #816]
  405b90:	str	x21, [sp, #16]
  405b94:	stp	x20, x19, [sp, #32]
  405b98:	mov	x29, sp
  405b9c:	bl	4093f0 <ferror@plt+0x73f0>
  405ba0:	cbz	w0, 405bc0 <ferror@plt+0x3bc0>
  405ba4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405ba8:	ldrb	w8, [x8, #1216]
  405bac:	cbz	w8, 405be0 <ferror@plt+0x3be0>
  405bb0:	bl	401fb0 <__errno_location@plt>
  405bb4:	ldr	w8, [x0]
  405bb8:	cmp	w8, #0x20
  405bbc:	b.ne	405be0 <ferror@plt+0x3be0>  // b.any
  405bc0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405bc4:	ldr	x0, [x8, #792]
  405bc8:	bl	4093f0 <ferror@plt+0x73f0>
  405bcc:	cbnz	w0, 405c4c <ferror@plt+0x3c4c>
  405bd0:	ldp	x20, x19, [sp, #32]
  405bd4:	ldr	x21, [sp, #16]
  405bd8:	ldp	x29, x30, [sp], #48
  405bdc:	ret
  405be0:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405be4:	add	x1, x1, #0x981
  405be8:	mov	w2, #0x5                   	// #5
  405bec:	mov	x0, xzr
  405bf0:	bl	401f40 <dcgettext@plt>
  405bf4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405bf8:	ldr	x21, [x8, #1208]
  405bfc:	mov	x19, x0
  405c00:	bl	401fb0 <__errno_location@plt>
  405c04:	ldr	w20, [x0]
  405c08:	cbnz	x21, 405c28 <ferror@plt+0x3c28>
  405c0c:	adrp	x2, 40b000 <ferror@plt+0x9000>
  405c10:	add	x2, x2, #0x7d7
  405c14:	mov	w0, wzr
  405c18:	mov	w1, w20
  405c1c:	mov	x3, x19
  405c20:	bl	401b60 <error@plt>
  405c24:	b	405c4c <ferror@plt+0x3c4c>
  405c28:	mov	x0, x21
  405c2c:	bl	407c20 <ferror@plt+0x5c20>
  405c30:	adrp	x2, 40b000 <ferror@plt+0x9000>
  405c34:	mov	x3, x0
  405c38:	add	x2, x2, #0x97a
  405c3c:	mov	w0, wzr
  405c40:	mov	w1, w20
  405c44:	mov	x4, x19
  405c48:	bl	401b60 <error@plt>
  405c4c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405c50:	ldr	w0, [x8, #688]
  405c54:	bl	401b10 <_exit@plt>
  405c58:	stp	x29, x30, [sp, #-48]!
  405c5c:	stp	x22, x21, [sp, #16]
  405c60:	stp	x20, x19, [sp, #32]
  405c64:	mov	x29, sp
  405c68:	bl	401bb0 <opendir@plt>
  405c6c:	mov	x19, x0
  405c70:	cbz	x0, 405cd8 <ferror@plt+0x3cd8>
  405c74:	mov	x0, x19
  405c78:	bl	401ed0 <dirfd@plt>
  405c7c:	cmp	w0, #0x2
  405c80:	b.hi	405cd8 <ferror@plt+0x3cd8>  // b.pmore
  405c84:	mov	w1, #0x406                 	// #1030
  405c88:	mov	w2, #0x3                   	// #3
  405c8c:	bl	408de4 <ferror@plt+0x6de4>
  405c90:	tbnz	w0, #31, 405cb8 <ferror@plt+0x3cb8>
  405c94:	mov	w21, w0
  405c98:	bl	401db0 <fdopendir@plt>
  405c9c:	mov	x20, x0
  405ca0:	bl	401fb0 <__errno_location@plt>
  405ca4:	ldr	w22, [x0]
  405ca8:	cbnz	x20, 405cc4 <ferror@plt+0x3cc4>
  405cac:	mov	w0, w21
  405cb0:	bl	401d70 <close@plt>
  405cb4:	b	405cc4 <ferror@plt+0x3cc4>
  405cb8:	bl	401fb0 <__errno_location@plt>
  405cbc:	ldr	w22, [x0]
  405cc0:	mov	x20, xzr
  405cc4:	mov	x0, x19
  405cc8:	bl	401d60 <closedir@plt>
  405ccc:	bl	401fb0 <__errno_location@plt>
  405cd0:	mov	x19, x20
  405cd4:	str	w22, [x0]
  405cd8:	mov	x0, x19
  405cdc:	ldp	x20, x19, [sp, #32]
  405ce0:	ldp	x22, x21, [sp, #16]
  405ce4:	ldp	x29, x30, [sp], #48
  405ce8:	ret
  405cec:	sub	sp, sp, #0xe0
  405cf0:	stp	x29, x30, [sp, #208]
  405cf4:	add	x29, sp, #0xd0
  405cf8:	stp	x2, x3, [x29, #-80]
  405cfc:	stp	x4, x5, [x29, #-64]
  405d00:	stp	x6, x7, [x29, #-48]
  405d04:	stp	q1, q2, [sp, #16]
  405d08:	stp	q3, q4, [sp, #48]
  405d0c:	str	q0, [sp]
  405d10:	stp	q5, q6, [sp, #80]
  405d14:	str	q7, [sp, #112]
  405d18:	tbnz	w1, #6, 405d24 <ferror@plt+0x3d24>
  405d1c:	mov	w2, wzr
  405d20:	b	405d70 <ferror@plt+0x3d70>
  405d24:	mov	x9, #0xffffffffffffffd0    	// #-48
  405d28:	mov	x11, sp
  405d2c:	sub	x12, x29, #0x50
  405d30:	movk	x9, #0xff80, lsl #32
  405d34:	add	x10, x29, #0x10
  405d38:	mov	x8, #0xffffffffffffffd0    	// #-48
  405d3c:	add	x11, x11, #0x80
  405d40:	add	x12, x12, #0x30
  405d44:	stp	x11, x9, [x29, #-16]
  405d48:	stp	x10, x12, [x29, #-32]
  405d4c:	tbz	w8, #31, 405d60 <ferror@plt+0x3d60>
  405d50:	add	w9, w8, #0x8
  405d54:	cmp	w9, #0x0
  405d58:	stur	w9, [x29, #-8]
  405d5c:	b.le	405d84 <ferror@plt+0x3d84>
  405d60:	ldur	x8, [x29, #-32]
  405d64:	add	x9, x8, #0x8
  405d68:	stur	x9, [x29, #-32]
  405d6c:	ldr	w2, [x8]
  405d70:	bl	401c90 <open@plt>
  405d74:	bl	4083b4 <ferror@plt+0x63b4>
  405d78:	ldp	x29, x30, [sp, #208]
  405d7c:	add	sp, sp, #0xe0
  405d80:	ret
  405d84:	ldur	x9, [x29, #-24]
  405d88:	add	x8, x9, x8
  405d8c:	b	405d6c <ferror@plt+0x3d6c>
  405d90:	sub	sp, sp, #0x1a0
  405d94:	stp	x29, x30, [sp, #320]
  405d98:	stp	x28, x27, [sp, #336]
  405d9c:	stp	x26, x25, [sp, #352]
  405da0:	stp	x24, x23, [sp, #368]
  405da4:	stp	x22, x21, [sp, #384]
  405da8:	stp	x20, x19, [sp, #400]
  405dac:	add	x29, sp, #0x140
  405db0:	mov	x20, x1
  405db4:	mov	x19, x0
  405db8:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  405dbc:	cmp	x0, #0x2
  405dc0:	b.cc	406070 <ferror@plt+0x4070>  // b.lo, b.ul, b.last
  405dc4:	add	x21, sp, #0x80
  405dc8:	sub	x0, x29, #0x40
  405dcc:	stur	x20, [x29, #-48]
  405dd0:	sturb	wzr, [x29, #-64]
  405dd4:	stur	xzr, [x21, #132]
  405dd8:	sturb	wzr, [x29, #-52]
  405ddc:	bl	40666c <ferror@plt+0x466c>
  405de0:	ldurb	w8, [x29, #-32]
  405de4:	cbz	w8, 405df0 <ferror@plt+0x3df0>
  405de8:	ldur	w8, [x29, #-28]
  405dec:	cbz	w8, 406184 <ferror@plt+0x4184>
  405df0:	add	x0, sp, #0x80
  405df4:	stur	x20, [x29, #-112]
  405df8:	sturb	wzr, [x29, #-128]
  405dfc:	stur	xzr, [x21, #68]
  405e00:	sturb	wzr, [x29, #-116]
  405e04:	str	x19, [sp, #144]
  405e08:	strb	wzr, [sp, #128]
  405e0c:	stur	xzr, [x21, #4]
  405e10:	strb	wzr, [sp, #140]
  405e14:	bl	40666c <ferror@plt+0x466c>
  405e18:	ldrb	w8, [sp, #160]
  405e1c:	cbz	w8, 405e2c <ferror@plt+0x3e2c>
  405e20:	ldr	w8, [sp, #164]
  405e24:	mov	x24, xzr
  405e28:	cbz	w8, 406180 <ferror@plt+0x4180>
  405e2c:	mov	x25, xzr
  405e30:	mov	x21, xzr
  405e34:	mov	x22, xzr
  405e38:	mov	w23, #0x1                   	// #1
  405e3c:	add	x8, x22, x22, lsl #2
  405e40:	cmp	x21, x8
  405e44:	b.cc	405ee4 <ferror@plt+0x3ee4>  // b.lo, b.ul, b.last
  405e48:	tbz	w23, #0, 405ee4 <ferror@plt+0x3ee4>
  405e4c:	cmp	x22, #0xa
  405e50:	b.cc	405ee4 <ferror@plt+0x3ee4>  // b.lo, b.ul, b.last
  405e54:	cmp	x21, x25
  405e58:	b.eq	405e94 <ferror@plt+0x3e94>  // b.none
  405e5c:	sub	x25, x25, x21
  405e60:	b	405e7c <ferror@plt+0x3e7c>
  405e64:	ldp	x9, x8, [x29, #-112]
  405e68:	adds	x25, x25, #0x1
  405e6c:	sturb	wzr, [x29, #-116]
  405e70:	add	x8, x9, x8
  405e74:	stur	x8, [x29, #-112]
  405e78:	b.cs	405e94 <ferror@plt+0x3e94>  // b.hs, b.nlast
  405e7c:	sub	x0, x29, #0x80
  405e80:	bl	40666c <ferror@plt+0x466c>
  405e84:	ldurb	w8, [x29, #-96]
  405e88:	cbz	w8, 405e64 <ferror@plt+0x3e64>
  405e8c:	ldur	w8, [x29, #-92]
  405e90:	cbnz	w8, 405e64 <ferror@plt+0x3e64>
  405e94:	sub	x0, x29, #0x80
  405e98:	bl	40666c <ferror@plt+0x466c>
  405e9c:	ldurb	w8, [x29, #-96]
  405ea0:	cbz	w8, 405ed8 <ferror@plt+0x3ed8>
  405ea4:	ldur	w8, [x29, #-92]
  405ea8:	cbnz	w8, 405ed8 <ferror@plt+0x3ed8>
  405eac:	add	x2, sp, #0x40
  405eb0:	mov	x0, x19
  405eb4:	mov	x1, x20
  405eb8:	bl	4061b0 <ferror@plt+0x41b0>
  405ebc:	ldr	x8, [sp, #64]
  405ec0:	tst	w0, #0x1
  405ec4:	and	w23, w23, w0
  405ec8:	csel	x24, x8, x24, ne  // ne = any
  405ecc:	tbz	w0, #0, 405ed8 <ferror@plt+0x3ed8>
  405ed0:	and	w8, w0, #0x1
  405ed4:	b	405edc <ferror@plt+0x3edc>
  405ed8:	mov	w8, wzr
  405edc:	mov	x25, x21
  405ee0:	cbnz	w8, 406180 <ferror@plt+0x4180>
  405ee4:	ldrb	w8, [sp, #160]
  405ee8:	add	x21, x21, #0x1
  405eec:	cbz	w8, 405f0c <ferror@plt+0x3f0c>
  405ef0:	ldurb	w8, [x29, #-32]
  405ef4:	cbz	w8, 405f0c <ferror@plt+0x3f0c>
  405ef8:	ldr	w8, [sp, #164]
  405efc:	ldur	w9, [x29, #-28]
  405f00:	cmp	w8, w9
  405f04:	b.eq	405f2c <ferror@plt+0x3f2c>  // b.none
  405f08:	b	406034 <ferror@plt+0x4034>
  405f0c:	ldr	x2, [sp, #152]
  405f10:	ldur	x8, [x29, #-40]
  405f14:	cmp	x2, x8
  405f18:	b.ne	406034 <ferror@plt+0x4034>  // b.any
  405f1c:	ldr	x0, [sp, #144]
  405f20:	ldur	x1, [x29, #-48]
  405f24:	bl	401d20 <bcmp@plt>
  405f28:	cbnz	w0, 406034 <ferror@plt+0x4034>
  405f2c:	ldp	q0, q1, [sp, #144]
  405f30:	ldr	q2, [sp, #128]
  405f34:	mov	x0, sp
  405f38:	str	x20, [sp, #16]
  405f3c:	stp	q0, q1, [sp, #80]
  405f40:	ldp	x9, x8, [sp, #80]
  405f44:	ldr	q0, [sp, #176]
  405f48:	strb	wzr, [sp]
  405f4c:	stur	xzr, [sp, #4]
  405f50:	add	x8, x9, x8
  405f54:	str	q2, [sp, #64]
  405f58:	str	q0, [sp, #112]
  405f5c:	strb	wzr, [sp, #76]
  405f60:	str	x8, [sp, #80]
  405f64:	strb	wzr, [sp, #12]
  405f68:	bl	40666c <ferror@plt+0x466c>
  405f6c:	ldrb	w8, [sp, #32]
  405f70:	cbz	w8, 405f7c <ferror@plt+0x3f7c>
  405f74:	ldr	w8, [sp, #36]
  405f78:	cbz	w8, 4061ac <ferror@plt+0x41ac>
  405f7c:	ldp	x9, x8, [sp, #16]
  405f80:	add	x8, x9, x8
  405f84:	str	x8, [sp, #16]
  405f88:	b	405fb8 <ferror@plt+0x3fb8>
  405f8c:	ldr	w9, [sp, #36]
  405f90:	cmp	w8, w9
  405f94:	b.ne	406018 <ferror@plt+0x4018>  // b.any
  405f98:	ldp	x9, x8, [sp, #80]
  405f9c:	ldp	x11, x10, [sp, #16]
  405fa0:	add	x21, x21, #0x1
  405fa4:	strb	wzr, [sp, #76]
  405fa8:	add	x8, x9, x8
  405fac:	add	x9, x11, x10
  405fb0:	str	x8, [sp, #80]
  405fb4:	str	x9, [sp, #16]
  405fb8:	mov	x0, sp
  405fbc:	strb	wzr, [sp, #12]
  405fc0:	bl	40666c <ferror@plt+0x466c>
  405fc4:	ldrb	w8, [sp, #32]
  405fc8:	cbz	w8, 405fd4 <ferror@plt+0x3fd4>
  405fcc:	ldr	w8, [sp, #36]
  405fd0:	cbz	w8, 406028 <ferror@plt+0x4028>
  405fd4:	add	x0, sp, #0x40
  405fd8:	bl	40666c <ferror@plt+0x466c>
  405fdc:	ldrb	w9, [sp, #96]
  405fe0:	ldr	w8, [sp, #100]
  405fe4:	cbz	w9, 405fec <ferror@plt+0x3fec>
  405fe8:	cbz	w8, 406064 <ferror@plt+0x4064>
  405fec:	ldrb	w10, [sp, #32]
  405ff0:	cbz	w10, 405ff8 <ferror@plt+0x3ff8>
  405ff4:	cbnz	w9, 405f8c <ferror@plt+0x3f8c>
  405ff8:	ldr	x2, [sp, #88]
  405ffc:	ldr	x8, [sp, #24]
  406000:	cmp	x2, x8
  406004:	b.ne	406018 <ferror@plt+0x4018>  // b.any
  406008:	ldr	x0, [sp, #80]
  40600c:	ldr	x1, [sp, #16]
  406010:	bl	401d20 <bcmp@plt>
  406014:	cbz	w0, 405f98 <ferror@plt+0x3f98>
  406018:	add	x21, x21, #0x1
  40601c:	mov	w8, #0x1                   	// #1
  406020:	cbnz	w8, 406034 <ferror@plt+0x4034>
  406024:	b	406180 <ferror@plt+0x4180>
  406028:	ldr	x24, [sp, #144]
  40602c:	mov	w8, wzr
  406030:	cbz	w8, 406180 <ferror@plt+0x4180>
  406034:	ldp	x9, x8, [sp, #144]
  406038:	add	x0, sp, #0x80
  40603c:	add	x22, x22, #0x1
  406040:	strb	wzr, [sp, #140]
  406044:	add	x8, x9, x8
  406048:	str	x8, [sp, #144]
  40604c:	bl	40666c <ferror@plt+0x466c>
  406050:	ldrb	w8, [sp, #160]
  406054:	cbz	w8, 405e3c <ferror@plt+0x3e3c>
  406058:	ldr	w8, [sp, #164]
  40605c:	cbnz	w8, 405e3c <ferror@plt+0x3e3c>
  406060:	b	40617c <ferror@plt+0x417c>
  406064:	mov	x24, xzr
  406068:	cbnz	w8, 406034 <ferror@plt+0x4034>
  40606c:	b	406180 <ferror@plt+0x4180>
  406070:	ldrb	w23, [x20]
  406074:	cbz	w23, 406184 <ferror@plt+0x4184>
  406078:	ldrb	w8, [x19]
  40607c:	cbz	w8, 406174 <ferror@plt+0x4174>
  406080:	mov	x26, xzr
  406084:	mov	x27, xzr
  406088:	mov	x24, xzr
  40608c:	mov	w25, #0x1                   	// #1
  406090:	mov	x22, x20
  406094:	b	4060b4 <ferror@plt+0x40b4>
  406098:	add	x8, x27, x10
  40609c:	mov	x21, x19
  4060a0:	cbz	w9, 406188 <ferror@plt+0x4188>
  4060a4:	ldrb	w9, [x19, #1]!
  4060a8:	add	x24, x24, #0x1
  4060ac:	mov	x27, x8
  4060b0:	cbz	w9, 406174 <ferror@plt+0x4174>
  4060b4:	add	x8, x24, x24, lsl #2
  4060b8:	cmp	x27, x8
  4060bc:	b.cc	406128 <ferror@plt+0x4128>  // b.lo, b.ul, b.last
  4060c0:	tbz	w25, #0, 406128 <ferror@plt+0x4128>
  4060c4:	cmp	x24, #0xa
  4060c8:	b.cc	406128 <ferror@plt+0x4128>  // b.lo, b.ul, b.last
  4060cc:	cbz	x22, 4060f0 <ferror@plt+0x40f0>
  4060d0:	sub	x1, x27, x26
  4060d4:	mov	x0, x22
  4060d8:	bl	401b70 <strnlen@plt>
  4060dc:	add	x8, x22, x0
  4060e0:	ldrb	w9, [x8]
  4060e4:	mov	x26, x27
  4060e8:	cmp	w9, #0x0
  4060ec:	csel	x22, xzr, x8, eq  // eq = none
  4060f0:	cbnz	x22, 406128 <ferror@plt+0x4128>
  4060f4:	mov	x0, x20
  4060f8:	bl	401b30 <strlen@plt>
  4060fc:	mov	x2, x0
  406100:	sub	x3, x29, #0x40
  406104:	mov	x0, x19
  406108:	mov	x1, x20
  40610c:	bl	406520 <ferror@plt+0x4520>
  406110:	ldur	x8, [x29, #-64]
  406114:	tst	w0, #0x1
  406118:	csel	x21, x8, x21, ne  // ne = any
  40611c:	tbnz	w0, #0, 406188 <ferror@plt+0x4188>
  406120:	mov	x22, xzr
  406124:	and	w25, w25, w0
  406128:	ldrb	w8, [x19]
  40612c:	cmp	w8, w23
  406130:	add	x8, x27, #0x1
  406134:	b.ne	4060a4 <ferror@plt+0x40a4>  // b.any
  406138:	mov	w10, #0x1                   	// #1
  40613c:	ldrb	w9, [x20, x10]
  406140:	cbz	w9, 406098 <ferror@plt+0x4098>
  406144:	ldrb	w11, [x19, x10]
  406148:	cbz	w11, 406168 <ferror@plt+0x4168>
  40614c:	add	x8, x8, #0x1
  406150:	cmp	w11, w9
  406154:	add	x10, x10, #0x1
  406158:	b.eq	40613c <ferror@plt+0x413c>  // b.none
  40615c:	add	x8, x27, x10
  406160:	mov	w9, #0x1                   	// #1
  406164:	b	4060a0 <ferror@plt+0x40a0>
  406168:	mov	w9, wzr
  40616c:	mov	x21, xzr
  406170:	b	4060a0 <ferror@plt+0x40a0>
  406174:	mov	x21, xzr
  406178:	b	406188 <ferror@plt+0x4188>
  40617c:	mov	x24, xzr
  406180:	mov	x19, x24
  406184:	mov	x21, x19
  406188:	mov	x0, x21
  40618c:	ldp	x20, x19, [sp, #400]
  406190:	ldp	x22, x21, [sp, #384]
  406194:	ldp	x24, x23, [sp, #368]
  406198:	ldp	x26, x25, [sp, #352]
  40619c:	ldp	x28, x27, [sp, #336]
  4061a0:	ldp	x29, x30, [sp, #320]
  4061a4:	add	sp, sp, #0x1a0
  4061a8:	ret
  4061ac:	bl	401dd0 <abort@plt>
  4061b0:	stp	x29, x30, [sp, #-96]!
  4061b4:	stp	x28, x27, [sp, #16]
  4061b8:	stp	x26, x25, [sp, #32]
  4061bc:	stp	x24, x23, [sp, #48]
  4061c0:	stp	x22, x21, [sp, #64]
  4061c4:	stp	x20, x19, [sp, #80]
  4061c8:	mov	x29, sp
  4061cc:	sub	sp, sp, #0x90
  4061d0:	mov	x22, x0
  4061d4:	mov	x0, x1
  4061d8:	mov	x19, x2
  4061dc:	mov	x23, x1
  4061e0:	bl	409630 <ferror@plt+0x7630>
  4061e4:	mov	x8, #0x9249                	// #37449
  4061e8:	movk	x8, #0x4924, lsl #16
  4061ec:	movk	x8, #0x2492, lsl #32
  4061f0:	movk	x8, #0x249, lsl #48
  4061f4:	mov	x20, x0
  4061f8:	cmp	x0, x8
  4061fc:	b.ls	40620c <ferror@plt+0x420c>  // b.plast
  406200:	mov	x21, xzr
  406204:	cbnz	x21, 40623c <ferror@plt+0x423c>
  406208:	b	4064e0 <ferror@plt+0x44e0>
  40620c:	mov	w8, #0x38                  	// #56
  406210:	mul	x0, x20, x8
  406214:	cmp	x0, #0xfa0
  406218:	b.hi	4064d4 <ferror@plt+0x44d4>  // b.pmore
  40621c:	add	x9, x0, #0x2e
  406220:	mov	x8, sp
  406224:	and	x9, x9, #0xfffffffffffffff0
  406228:	sub	x8, x8, x9
  40622c:	mov	sp, x8
  406230:	add	x8, x8, #0x1f
  406234:	and	x21, x8, #0xffffffffffffffe0
  406238:	cbz	x21, 4064e0 <ferror@plt+0x44e0>
  40623c:	mov	w8, #0x30                  	// #48
  406240:	sub	x0, x29, #0x40
  406244:	stp	x22, x19, [x29, #-144]
  406248:	sub	x19, x29, #0x40
  40624c:	stur	x23, [x29, #-48]
  406250:	sturb	wzr, [x29, #-64]
  406254:	stur	xzr, [x29, #-60]
  406258:	madd	x25, x20, x8, x21
  40625c:	sturb	wzr, [x29, #-52]
  406260:	bl	40666c <ferror@plt+0x466c>
  406264:	ldurb	w8, [x29, #-32]
  406268:	cbz	w8, 406274 <ferror@plt+0x4274>
  40626c:	ldur	w8, [x29, #-28]
  406270:	cbz	w8, 4062b4 <ferror@plt+0x42b4>
  406274:	add	x23, x19, #0x10
  406278:	mov	x24, x21
  40627c:	mov	x0, x24
  406280:	mov	x1, x23
  406284:	bl	4095ac <ferror@plt+0x75ac>
  406288:	ldp	x9, x8, [x29, #-48]
  40628c:	sub	x0, x29, #0x40
  406290:	sturb	wzr, [x29, #-52]
  406294:	add	x8, x9, x8
  406298:	stur	x8, [x29, #-48]
  40629c:	bl	40666c <ferror@plt+0x466c>
  4062a0:	ldurb	w9, [x29, #-32]
  4062a4:	ldur	w8, [x29, #-28]
  4062a8:	add	x24, x24, #0x30
  4062ac:	cbz	w9, 40627c <ferror@plt+0x427c>
  4062b0:	cbnz	w8, 40627c <ferror@plt+0x427c>
  4062b4:	mov	w8, #0x30                  	// #48
  4062b8:	mov	w9, #0x1                   	// #1
  4062bc:	madd	x8, x20, x8, x21
  4062c0:	cmp	x20, #0x3
  4062c4:	str	x9, [x8, #8]
  4062c8:	b.cc	406374 <ferror@plt+0x4374>  // b.lo, b.ul, b.last
  4062cc:	mov	x23, xzr
  4062d0:	mov	w24, #0x2                   	// #2
  4062d4:	mov	w26, #0x30                  	// #48
  4062d8:	b	4062f0 <ferror@plt+0x42f0>
  4062dc:	mov	x8, x24
  4062e0:	str	x8, [x25, x24, lsl #3]
  4062e4:	add	x24, x24, #0x1
  4062e8:	cmp	x24, x20
  4062ec:	b.eq	406374 <ferror@plt+0x4374>  // b.none
  4062f0:	madd	x8, x24, x26, x21
  4062f4:	ldurb	w27, [x8, #-32]
  4062f8:	sub	x28, x8, #0x30
  4062fc:	sub	x19, x8, #0x1c
  406300:	sub	x22, x8, #0x28
  406304:	cbz	w27, 40632c <ferror@plt+0x432c>
  406308:	madd	x8, x23, x26, x21
  40630c:	ldrb	w8, [x8, #16]
  406310:	cbz	w8, 40632c <ferror@plt+0x432c>
  406314:	madd	x9, x23, x26, x21
  406318:	ldr	w8, [x19]
  40631c:	ldr	w9, [x9, #20]
  406320:	cmp	w8, w9
  406324:	b.ne	406354 <ferror@plt+0x4354>  // b.any
  406328:	b	406368 <ferror@plt+0x4368>
  40632c:	madd	x8, x23, x26, x21
  406330:	ldr	x2, [x22]
  406334:	ldr	x8, [x8, #8]
  406338:	cmp	x2, x8
  40633c:	b.ne	406354 <ferror@plt+0x4354>  // b.any
  406340:	mul	x8, x23, x26
  406344:	ldr	x0, [x28]
  406348:	ldr	x1, [x21, x8]
  40634c:	bl	401d20 <bcmp@plt>
  406350:	cbz	w0, 406368 <ferror@plt+0x4368>
  406354:	cbz	x23, 4062dc <ferror@plt+0x42dc>
  406358:	ldr	x8, [x25, x23, lsl #3]
  40635c:	sub	x23, x23, x8
  406360:	cbnz	w27, 406308 <ferror@plt+0x4308>
  406364:	b	40632c <ferror@plt+0x432c>
  406368:	add	x23, x23, #0x1
  40636c:	sub	x8, x24, x23
  406370:	b	4062e0 <ferror@plt+0x42e0>
  406374:	ldp	x8, x24, [x29, #-144]
  406378:	sub	x0, x29, #0x80
  40637c:	str	xzr, [x24]
  406380:	stur	x8, [x29, #-48]
  406384:	sturb	wzr, [x29, #-64]
  406388:	stur	xzr, [x29, #-60]
  40638c:	sturb	wzr, [x29, #-52]
  406390:	stur	x8, [x29, #-112]
  406394:	sturb	wzr, [x29, #-128]
  406398:	stur	xzr, [x29, #-124]
  40639c:	sturb	wzr, [x29, #-116]
  4063a0:	bl	40666c <ferror@plt+0x466c>
  4063a4:	ldurb	w10, [x29, #-96]
  4063a8:	ldur	w8, [x29, #-92]
  4063ac:	cmp	w10, #0x0
  4063b0:	cset	w9, ne  // ne = any
  4063b4:	cbz	w10, 4063bc <ferror@plt+0x43bc>
  4063b8:	cbz	w8, 4064f0 <ferror@plt+0x44f0>
  4063bc:	mov	x22, xzr
  4063c0:	mov	w23, #0x30                  	// #48
  4063c4:	madd	x10, x22, x23, x21
  4063c8:	ldrb	w10, [x10, #16]
  4063cc:	cbz	w10, 4063e8 <ferror@plt+0x43e8>
  4063d0:	tbz	w9, #0, 4063e8 <ferror@plt+0x43e8>
  4063d4:	madd	x9, x22, x23, x21
  4063d8:	ldr	w9, [x9, #20]
  4063dc:	cmp	w9, w8
  4063e0:	b.ne	406410 <ferror@plt+0x4410>  // b.any
  4063e4:	b	406458 <ferror@plt+0x4458>
  4063e8:	madd	x8, x22, x23, x21
  4063ec:	ldr	x2, [x8, #8]
  4063f0:	ldur	x8, [x29, #-104]
  4063f4:	cmp	x2, x8
  4063f8:	b.ne	406410 <ferror@plt+0x4410>  // b.any
  4063fc:	mul	x8, x22, x23
  406400:	ldr	x0, [x21, x8]
  406404:	ldur	x1, [x29, #-112]
  406408:	bl	401d20 <bcmp@plt>
  40640c:	cbz	w0, 406458 <ferror@plt+0x4458>
  406410:	cbz	x22, 406478 <ferror@plt+0x4478>
  406414:	ldr	x19, [x25, x22, lsl #3]
  406418:	sub	x22, x22, x19
  40641c:	cbnz	x19, 40643c <ferror@plt+0x443c>
  406420:	b	4064b0 <ferror@plt+0x44b0>
  406424:	ldp	x9, x8, [x29, #-48]
  406428:	subs	x19, x19, #0x1
  40642c:	sturb	wzr, [x29, #-52]
  406430:	add	x8, x9, x8
  406434:	stur	x8, [x29, #-48]
  406438:	b.eq	4064b0 <ferror@plt+0x44b0>  // b.none
  40643c:	sub	x0, x29, #0x40
  406440:	bl	40666c <ferror@plt+0x466c>
  406444:	ldurb	w8, [x29, #-32]
  406448:	cbz	w8, 406424 <ferror@plt+0x4424>
  40644c:	ldur	w8, [x29, #-28]
  406450:	cbnz	w8, 406424 <ferror@plt+0x4424>
  406454:	b	40651c <ferror@plt+0x451c>
  406458:	ldp	x9, x8, [x29, #-112]
  40645c:	add	x22, x22, #0x1
  406460:	cmp	x22, x20
  406464:	sturb	wzr, [x29, #-116]
  406468:	add	x8, x9, x8
  40646c:	stur	x8, [x29, #-112]
  406470:	b.ne	4064b0 <ferror@plt+0x44b0>  // b.any
  406474:	b	4064e8 <ferror@plt+0x44e8>
  406478:	sub	x0, x29, #0x40
  40647c:	bl	40666c <ferror@plt+0x466c>
  406480:	ldurb	w8, [x29, #-32]
  406484:	cbz	w8, 406490 <ferror@plt+0x4490>
  406488:	ldur	w8, [x29, #-28]
  40648c:	cbz	w8, 40651c <ferror@plt+0x451c>
  406490:	ldp	x9, x8, [x29, #-48]
  406494:	ldp	x11, x10, [x29, #-112]
  406498:	sturb	wzr, [x29, #-52]
  40649c:	sturb	wzr, [x29, #-116]
  4064a0:	add	x8, x9, x8
  4064a4:	add	x9, x11, x10
  4064a8:	stur	x8, [x29, #-48]
  4064ac:	stur	x9, [x29, #-112]
  4064b0:	sub	x0, x29, #0x80
  4064b4:	bl	40666c <ferror@plt+0x466c>
  4064b8:	ldurb	w10, [x29, #-96]
  4064bc:	ldur	w8, [x29, #-92]
  4064c0:	cmp	w10, #0x0
  4064c4:	cset	w9, ne  // ne = any
  4064c8:	cbz	w10, 4063c4 <ferror@plt+0x43c4>
  4064cc:	cbnz	w8, 4063c4 <ferror@plt+0x43c4>
  4064d0:	b	4064f0 <ferror@plt+0x44f0>
  4064d4:	bl	4094f4 <ferror@plt+0x74f4>
  4064d8:	mov	x21, x0
  4064dc:	cbnz	x21, 40623c <ferror@plt+0x423c>
  4064e0:	mov	w0, wzr
  4064e4:	b	4064fc <ferror@plt+0x44fc>
  4064e8:	ldur	x8, [x29, #-48]
  4064ec:	str	x8, [x24]
  4064f0:	mov	x0, x21
  4064f4:	bl	40954c <ferror@plt+0x754c>
  4064f8:	mov	w0, #0x1                   	// #1
  4064fc:	mov	sp, x29
  406500:	ldp	x20, x19, [sp, #80]
  406504:	ldp	x22, x21, [sp, #64]
  406508:	ldp	x24, x23, [sp, #48]
  40650c:	ldp	x26, x25, [sp, #32]
  406510:	ldp	x28, x27, [sp, #16]
  406514:	ldp	x29, x30, [sp], #96
  406518:	ret
  40651c:	bl	401dd0 <abort@plt>
  406520:	stp	x29, x30, [sp, #-48]!
  406524:	stp	x22, x21, [sp, #16]
  406528:	stp	x20, x19, [sp, #32]
  40652c:	mov	x19, x3
  406530:	mov	x20, x2
  406534:	mov	x21, x1
  406538:	lsr	x8, x2, #60
  40653c:	mov	x22, x0
  406540:	mov	x29, sp
  406544:	cbz	x8, 406554 <ferror@plt+0x4554>
  406548:	mov	x0, xzr
  40654c:	cbnz	x0, 40658c <ferror@plt+0x458c>
  406550:	b	406658 <ferror@plt+0x4658>
  406554:	lsl	x0, x20, #3
  406558:	cmp	x0, #0xfa0
  40655c:	b.hi	406584 <ferror@plt+0x4584>  // b.pmore
  406560:	add	x9, x0, #0x2e
  406564:	mov	x8, sp
  406568:	and	x9, x9, #0xfffffffffffffff0
  40656c:	sub	x8, x8, x9
  406570:	mov	sp, x8
  406574:	add	x8, x8, #0x1f
  406578:	and	x0, x8, #0xffffffffffffffe0
  40657c:	cbnz	x0, 40658c <ferror@plt+0x458c>
  406580:	b	406658 <ferror@plt+0x4658>
  406584:	bl	4094f4 <ferror@plt+0x74f4>
  406588:	cbz	x0, 406658 <ferror@plt+0x4658>
  40658c:	mov	w8, #0x1                   	// #1
  406590:	cmp	x20, #0x3
  406594:	str	x8, [x0, #8]
  406598:	b.cc	4065ec <ferror@plt+0x45ec>  // b.lo, b.ul, b.last
  40659c:	mov	x8, xzr
  4065a0:	mov	w9, #0x2                   	// #2
  4065a4:	b	4065c0 <ferror@plt+0x45c0>
  4065a8:	add	x8, x8, #0x1
  4065ac:	sub	x10, x9, x8
  4065b0:	str	x10, [x0, x9, lsl #3]
  4065b4:	add	x9, x9, #0x1
  4065b8:	cmp	x9, x20
  4065bc:	b.eq	4065ec <ferror@plt+0x45ec>  // b.none
  4065c0:	add	x10, x9, x21
  4065c4:	ldurb	w10, [x10, #-1]
  4065c8:	ldrb	w11, [x21, x8]
  4065cc:	cmp	w10, w11
  4065d0:	b.eq	4065a8 <ferror@plt+0x45a8>  // b.none
  4065d4:	cbz	x8, 4065e4 <ferror@plt+0x45e4>
  4065d8:	ldr	x11, [x0, x8, lsl #3]
  4065dc:	sub	x8, x8, x11
  4065e0:	b	4065c8 <ferror@plt+0x45c8>
  4065e4:	mov	x10, x9
  4065e8:	b	4065b0 <ferror@plt+0x45b0>
  4065ec:	str	xzr, [x19]
  4065f0:	ldrb	w10, [x22]
  4065f4:	cbz	w10, 406650 <ferror@plt+0x4650>
  4065f8:	mov	x8, xzr
  4065fc:	mov	x9, x22
  406600:	b	40661c <ferror@plt+0x461c>
  406604:	add	x8, x8, #0x1
  406608:	cmp	x8, x20
  40660c:	b.eq	40664c <ferror@plt+0x464c>  // b.none
  406610:	add	x22, x22, #0x1
  406614:	ldrb	w10, [x22]
  406618:	cbz	w10, 406650 <ferror@plt+0x4650>
  40661c:	ldrb	w11, [x21, x8]
  406620:	cmp	w11, w10, uxtb
  406624:	b.eq	406604 <ferror@plt+0x4604>  // b.none
  406628:	cbz	x8, 406644 <ferror@plt+0x4644>
  40662c:	ldr	x10, [x0, x8, lsl #3]
  406630:	add	x9, x9, x10
  406634:	sub	x8, x8, x10
  406638:	ldrb	w10, [x22]
  40663c:	cbnz	w10, 40661c <ferror@plt+0x461c>
  406640:	b	406650 <ferror@plt+0x4650>
  406644:	add	x9, x9, #0x1
  406648:	b	406610 <ferror@plt+0x4610>
  40664c:	str	x9, [x19]
  406650:	bl	40954c <ferror@plt+0x754c>
  406654:	mov	w0, #0x1                   	// #1
  406658:	mov	sp, x29
  40665c:	ldp	x20, x19, [sp, #32]
  406660:	ldp	x22, x21, [sp, #16]
  406664:	ldp	x29, x30, [sp], #48
  406668:	ret
  40666c:	stp	x29, x30, [sp, #-48]!
  406670:	stp	x22, x21, [sp, #16]
  406674:	stp	x20, x19, [sp, #32]
  406678:	ldrb	w8, [x0, #12]
  40667c:	mov	x29, sp
  406680:	cbnz	w8, 406774 <ferror@plt+0x4774>
  406684:	ldrb	w8, [x0]
  406688:	mov	x19, x0
  40668c:	cbnz	w8, 4066d0 <ferror@plt+0x46d0>
  406690:	ldr	x8, [x19, #16]
  406694:	ldrb	w0, [x8]
  406698:	bl	409610 <ferror@plt+0x7610>
  40669c:	tbz	w0, #0, 4066bc <ferror@plt+0x46bc>
  4066a0:	ldr	x8, [x19, #16]
  4066a4:	mov	w9, #0x1                   	// #1
  4066a8:	str	x9, [x19, #24]
  4066ac:	ldrb	w8, [x8]
  4066b0:	strb	w9, [x19, #32]
  4066b4:	str	w8, [x19, #36]
  4066b8:	b	40676c <ferror@plt+0x476c>
  4066bc:	add	x0, x19, #0x4
  4066c0:	bl	401de0 <mbsinit@plt>
  4066c4:	cbz	w0, 406784 <ferror@plt+0x4784>
  4066c8:	mov	w8, #0x1                   	// #1
  4066cc:	strb	w8, [x19]
  4066d0:	ldr	x22, [x19, #16]
  4066d4:	add	x21, x19, #0x24
  4066d8:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  4066dc:	mov	x1, x0
  4066e0:	mov	x0, x22
  4066e4:	bl	40837c <ferror@plt+0x637c>
  4066e8:	add	x20, x19, #0x4
  4066ec:	mov	x2, x0
  4066f0:	mov	x0, x21
  4066f4:	mov	x1, x22
  4066f8:	mov	x3, x20
  4066fc:	bl	4091dc <ferror@plt+0x71dc>
  406700:	cmn	x0, #0x2
  406704:	str	x0, [x19, #24]
  406708:	b.eq	40675c <ferror@plt+0x475c>  // b.none
  40670c:	cbz	x0, 406724 <ferror@plt+0x4724>
  406710:	cmn	x0, #0x1
  406714:	b.ne	406740 <ferror@plt+0x4740>  // b.any
  406718:	mov	w8, #0x1                   	// #1
  40671c:	str	x8, [x19, #24]
  406720:	b	406768 <ferror@plt+0x4768>
  406724:	ldr	x8, [x19, #16]
  406728:	mov	w9, #0x1                   	// #1
  40672c:	str	x9, [x19, #24]
  406730:	ldrb	w8, [x8]
  406734:	cbnz	w8, 4067a4 <ferror@plt+0x47a4>
  406738:	ldr	w8, [x21]
  40673c:	cbnz	w8, 4067c4 <ferror@plt+0x47c4>
  406740:	mov	w8, #0x1                   	// #1
  406744:	mov	x0, x20
  406748:	strb	w8, [x19, #32]
  40674c:	bl	401de0 <mbsinit@plt>
  406750:	cbz	w0, 40676c <ferror@plt+0x476c>
  406754:	strb	wzr, [x19]
  406758:	b	40676c <ferror@plt+0x476c>
  40675c:	ldr	x0, [x19, #16]
  406760:	bl	401b30 <strlen@plt>
  406764:	str	x0, [x19, #24]
  406768:	strb	wzr, [x19, #32]
  40676c:	mov	w8, #0x1                   	// #1
  406770:	strb	w8, [x19, #12]
  406774:	ldp	x20, x19, [sp, #32]
  406778:	ldp	x22, x21, [sp, #16]
  40677c:	ldp	x29, x30, [sp], #48
  406780:	ret
  406784:	adrp	x0, 40b000 <ferror@plt+0x9000>
  406788:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40678c:	adrp	x3, 40b000 <ferror@plt+0x9000>
  406790:	add	x0, x0, #0x98d
  406794:	add	x1, x1, #0x9a4
  406798:	add	x3, x3, #0x9b0
  40679c:	mov	w2, #0x96                  	// #150
  4067a0:	bl	401fa0 <__assert_fail@plt>
  4067a4:	adrp	x0, 40b000 <ferror@plt+0x9000>
  4067a8:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4067ac:	adrp	x3, 40b000 <ferror@plt+0x9000>
  4067b0:	add	x0, x0, #0x9e0
  4067b4:	add	x1, x1, #0x9a4
  4067b8:	add	x3, x3, #0x9b0
  4067bc:	mov	w2, #0xb2                  	// #178
  4067c0:	bl	401fa0 <__assert_fail@plt>
  4067c4:	adrp	x0, 40b000 <ferror@plt+0x9000>
  4067c8:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4067cc:	adrp	x3, 40b000 <ferror@plt+0x9000>
  4067d0:	add	x0, x0, #0x9f7
  4067d4:	add	x1, x1, #0x9a4
  4067d8:	add	x3, x3, #0x9b0
  4067dc:	mov	w2, #0xb3                  	// #179
  4067e0:	bl	401fa0 <__assert_fail@plt>
  4067e4:	ldr	x8, [x0, #16]
  4067e8:	add	x8, x8, x1
  4067ec:	str	x8, [x0, #16]
  4067f0:	ret
  4067f4:	stp	x29, x30, [sp, #-16]!
  4067f8:	ldrb	w8, [x1]
  4067fc:	mov	x29, sp
  406800:	strb	w8, [x0]
  406804:	cbz	w8, 406814 <ferror@plt+0x4814>
  406808:	ldur	x8, [x1, #4]
  40680c:	stur	x8, [x0, #4]
  406810:	b	406818 <ferror@plt+0x4818>
  406814:	stur	xzr, [x0, #4]
  406818:	ldrb	w9, [x1, #12]
  40681c:	add	x8, x0, #0x10
  406820:	add	x1, x1, #0x10
  406824:	strb	w9, [x0, #12]
  406828:	mov	x0, x8
  40682c:	bl	4095ac <ferror@plt+0x75ac>
  406830:	ldp	x29, x30, [sp], #16
  406834:	ret
  406838:	stp	x29, x30, [sp, #-32]!
  40683c:	stp	x20, x19, [sp, #16]
  406840:	mov	x29, sp
  406844:	cbz	x0, 4068c4 <ferror@plt+0x48c4>
  406848:	mov	w1, #0x2f                  	// #47
  40684c:	mov	x19, x0
  406850:	bl	401d90 <strrchr@plt>
  406854:	cmp	x0, #0x0
  406858:	csinc	x20, x19, x0, eq  // eq = none
  40685c:	sub	x8, x20, x19
  406860:	cmp	x8, #0x7
  406864:	b.lt	4068a8 <ferror@plt+0x48a8>  // b.tstop
  406868:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40686c:	sub	x0, x20, #0x7
  406870:	add	x1, x1, #0xa41
  406874:	mov	w2, #0x7                   	// #7
  406878:	bl	401cc0 <strncmp@plt>
  40687c:	cbnz	w0, 4068a8 <ferror@plt+0x48a8>
  406880:	adrp	x1, 40b000 <ferror@plt+0x9000>
  406884:	add	x1, x1, #0xa49
  406888:	mov	w2, #0x3                   	// #3
  40688c:	mov	x0, x20
  406890:	bl	401cc0 <strncmp@plt>
  406894:	mov	x19, x20
  406898:	cbnz	w0, 4068a8 <ferror@plt+0x48a8>
  40689c:	add	x19, x20, #0x3
  4068a0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4068a4:	str	x19, [x8, #840]
  4068a8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4068ac:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  4068b0:	str	x19, [x8, #1224]
  4068b4:	str	x19, [x9, #784]
  4068b8:	ldp	x20, x19, [sp, #16]
  4068bc:	ldp	x29, x30, [sp], #32
  4068c0:	ret
  4068c4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4068c8:	ldr	x3, [x8, #792]
  4068cc:	adrp	x0, 40b000 <ferror@plt+0x9000>
  4068d0:	add	x0, x0, #0xa09
  4068d4:	mov	w1, #0x37                  	// #55
  4068d8:	mov	w2, #0x1                   	// #1
  4068dc:	bl	401e90 <fwrite@plt>
  4068e0:	bl	401dd0 <abort@plt>
  4068e4:	stp	x29, x30, [sp, #-48]!
  4068e8:	str	x21, [sp, #16]
  4068ec:	stp	x20, x19, [sp, #32]
  4068f0:	mov	x29, sp
  4068f4:	mov	x19, x0
  4068f8:	bl	401fb0 <__errno_location@plt>
  4068fc:	ldr	w21, [x0]
  406900:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  406904:	add	x8, x8, #0x4d0
  406908:	cmp	x19, #0x0
  40690c:	mov	x20, x0
  406910:	csel	x0, x8, x19, eq  // eq = none
  406914:	mov	w1, #0x38                  	// #56
  406918:	bl	4089c4 <ferror@plt+0x69c4>
  40691c:	str	w21, [x20]
  406920:	ldp	x20, x19, [sp, #32]
  406924:	ldr	x21, [sp, #16]
  406928:	ldp	x29, x30, [sp], #48
  40692c:	ret
  406930:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  406934:	add	x8, x8, #0x4d0
  406938:	cmp	x0, #0x0
  40693c:	csel	x8, x8, x0, eq  // eq = none
  406940:	ldr	w0, [x8]
  406944:	ret
  406948:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40694c:	add	x8, x8, #0x4d0
  406950:	cmp	x0, #0x0
  406954:	csel	x8, x8, x0, eq  // eq = none
  406958:	str	w1, [x8]
  40695c:	ret
  406960:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  406964:	add	x8, x8, #0x4d0
  406968:	cmp	x0, #0x0
  40696c:	ubfx	w9, w1, #5, #3
  406970:	csel	x8, x8, x0, eq  // eq = none
  406974:	add	x8, x8, w9, uxtw #2
  406978:	ldr	w9, [x8, #8]
  40697c:	lsr	w10, w9, w1
  406980:	and	w0, w10, #0x1
  406984:	and	w10, w2, #0x1
  406988:	eor	w10, w0, w10
  40698c:	lsl	w10, w10, w1
  406990:	eor	w9, w10, w9
  406994:	str	w9, [x8, #8]
  406998:	ret
  40699c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4069a0:	add	x8, x8, #0x4d0
  4069a4:	cmp	x0, #0x0
  4069a8:	csel	x8, x8, x0, eq  // eq = none
  4069ac:	ldr	w0, [x8, #4]
  4069b0:	str	w1, [x8, #4]
  4069b4:	ret
  4069b8:	stp	x29, x30, [sp, #-16]!
  4069bc:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4069c0:	add	x8, x8, #0x4d0
  4069c4:	cmp	x0, #0x0
  4069c8:	csel	x8, x8, x0, eq  // eq = none
  4069cc:	mov	w9, #0xa                   	// #10
  4069d0:	mov	x29, sp
  4069d4:	str	w9, [x8]
  4069d8:	cbz	x1, 4069ec <ferror@plt+0x49ec>
  4069dc:	cbz	x2, 4069ec <ferror@plt+0x49ec>
  4069e0:	stp	x1, x2, [x8, #40]
  4069e4:	ldp	x29, x30, [sp], #16
  4069e8:	ret
  4069ec:	bl	401dd0 <abort@plt>
  4069f0:	sub	sp, sp, #0x60
  4069f4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4069f8:	add	x8, x8, #0x4d0
  4069fc:	cmp	x4, #0x0
  406a00:	stp	x29, x30, [sp, #16]
  406a04:	str	x25, [sp, #32]
  406a08:	stp	x24, x23, [sp, #48]
  406a0c:	stp	x22, x21, [sp, #64]
  406a10:	stp	x20, x19, [sp, #80]
  406a14:	add	x29, sp, #0x10
  406a18:	mov	x19, x3
  406a1c:	mov	x20, x2
  406a20:	mov	x21, x1
  406a24:	mov	x22, x0
  406a28:	csel	x24, x8, x4, eq  // eq = none
  406a2c:	bl	401fb0 <__errno_location@plt>
  406a30:	ldp	w4, w5, [x24]
  406a34:	ldp	x7, x8, [x24, #40]
  406a38:	ldr	w25, [x0]
  406a3c:	mov	x23, x0
  406a40:	add	x6, x24, #0x8
  406a44:	mov	x0, x22
  406a48:	mov	x1, x21
  406a4c:	mov	x2, x20
  406a50:	mov	x3, x19
  406a54:	str	x8, [sp]
  406a58:	bl	406a7c <ferror@plt+0x4a7c>
  406a5c:	str	w25, [x23]
  406a60:	ldp	x20, x19, [sp, #80]
  406a64:	ldp	x22, x21, [sp, #64]
  406a68:	ldp	x24, x23, [sp, #48]
  406a6c:	ldr	x25, [sp, #32]
  406a70:	ldp	x29, x30, [sp, #16]
  406a74:	add	sp, sp, #0x60
  406a78:	ret
  406a7c:	sub	sp, sp, #0x120
  406a80:	stp	x29, x30, [sp, #192]
  406a84:	add	x29, sp, #0xc0
  406a88:	ldr	x8, [x29, #96]
  406a8c:	stp	x28, x27, [sp, #208]
  406a90:	stp	x26, x25, [sp, #224]
  406a94:	stp	x24, x23, [sp, #240]
  406a98:	stp	x22, x21, [sp, #256]
  406a9c:	stp	x20, x19, [sp, #272]
  406aa0:	str	x7, [sp, #80]
  406aa4:	stur	x6, [x29, #-48]
  406aa8:	mov	w19, w5
  406aac:	mov	w20, w4
  406ab0:	mov	x23, x3
  406ab4:	mov	x21, x2
  406ab8:	mov	x27, x1
  406abc:	str	x8, [sp, #96]
  406ac0:	mov	x24, x0
  406ac4:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  406ac8:	mov	w1, w20
  406acc:	mov	x22, xzr
  406ad0:	mov	w8, wzr
  406ad4:	mov	w28, wzr
  406ad8:	str	w19, [sp, #64]
  406adc:	ubfx	w19, w19, #1, #1
  406ae0:	add	x9, x21, #0x1
  406ae4:	mov	w15, #0x1                   	// #1
  406ae8:	str	x0, [sp, #56]
  406aec:	stur	xzr, [x29, #-80]
  406af0:	stur	xzr, [x29, #-56]
  406af4:	str	wzr, [sp, #88]
  406af8:	stur	x9, [x29, #-72]
  406afc:	cmp	w1, #0xa
  406b00:	b.hi	4076d4 <ferror@plt+0x56d4>  // b.pmore
  406b04:	adrp	x12, 40b000 <ferror@plt+0x9000>
  406b08:	mov	w9, w1
  406b0c:	add	x12, x12, #0xa50
  406b10:	adr	x10, 406b34 <ferror@plt+0x4b34>
  406b14:	ldrb	w11, [x12, x9]
  406b18:	add	x10, x10, x11, lsl #2
  406b1c:	mov	x26, x27
  406b20:	mov	x20, xzr
  406b24:	mov	w16, wzr
  406b28:	mov	w9, #0x1                   	// #1
  406b2c:	mov	w27, w28
  406b30:	br	x10
  406b34:	adrp	x0, 40b000 <ferror@plt+0x9000>
  406b38:	add	x0, x0, #0xbae
  406b3c:	mov	w20, w1
  406b40:	mov	w22, w15
  406b44:	bl	407dec <ferror@plt+0x5dec>
  406b48:	str	x0, [sp, #80]
  406b4c:	adrp	x0, 40b000 <ferror@plt+0x9000>
  406b50:	add	x0, x0, #0x9f5
  406b54:	mov	w1, w20
  406b58:	bl	407dec <ferror@plt+0x5dec>
  406b5c:	mov	w15, w22
  406b60:	mov	w1, w20
  406b64:	str	x0, [sp, #96]
  406b68:	stur	w1, [x29, #-28]
  406b6c:	tbnz	w19, #0, 406bac <ferror@plt+0x4bac>
  406b70:	ldr	x8, [sp, #80]
  406b74:	ldrb	w9, [x8]
  406b78:	cbz	w9, 406bac <ferror@plt+0x4bac>
  406b7c:	mov	w27, w15
  406b80:	mov	x10, xzr
  406b84:	add	x8, x8, #0x1
  406b88:	b	406b9c <ferror@plt+0x4b9c>
  406b8c:	ldrb	w9, [x8, x10]
  406b90:	add	x20, x10, #0x1
  406b94:	mov	x10, x20
  406b98:	cbz	w9, 406bb4 <ferror@plt+0x4bb4>
  406b9c:	cmp	x10, x26
  406ba0:	b.cs	406b8c <ferror@plt+0x4b8c>  // b.hs, b.nlast
  406ba4:	strb	w9, [x24, x10]
  406ba8:	b	406b8c <ferror@plt+0x4b8c>
  406bac:	mov	w27, w15
  406bb0:	mov	x20, xzr
  406bb4:	ldr	x25, [sp, #96]
  406bb8:	mov	x0, x25
  406bbc:	bl	401b30 <strlen@plt>
  406bc0:	ldur	w1, [x29, #-28]
  406bc4:	mov	x22, x0
  406bc8:	stur	x25, [x29, #-56]
  406bcc:	mov	w9, #0x1                   	// #1
  406bd0:	mov	w16, w19
  406bd4:	mov	w15, w27
  406bd8:	mov	w27, w28
  406bdc:	b	406c88 <ferror@plt+0x4c88>
  406be0:	mov	w19, #0x1                   	// #1
  406be4:	mov	w1, #0x5                   	// #5
  406be8:	tbz	w19, #0, 406c14 <ferror@plt+0x4c14>
  406bec:	adrp	x8, 40b000 <ferror@plt+0x9000>
  406bf0:	mov	x20, xzr
  406bf4:	mov	w22, #0x1                   	// #1
  406bf8:	add	x8, x8, #0xbac
  406bfc:	stur	x8, [x29, #-56]
  406c00:	b	406c34 <ferror@plt+0x4c34>
  406c04:	mov	x20, xzr
  406c08:	mov	w16, wzr
  406c0c:	mov	w9, w8
  406c10:	b	406c88 <ferror@plt+0x4c88>
  406c14:	cbz	x26, 406c20 <ferror@plt+0x4c20>
  406c18:	mov	w8, #0x22                  	// #34
  406c1c:	strb	w8, [x24]
  406c20:	adrp	x8, 40b000 <ferror@plt+0x9000>
  406c24:	add	x8, x8, #0xbac
  406c28:	mov	w20, #0x1                   	// #1
  406c2c:	stur	x8, [x29, #-56]
  406c30:	mov	w22, #0x1                   	// #1
  406c34:	mov	w9, #0x1                   	// #1
  406c38:	b	406c84 <ferror@plt+0x4c84>
  406c3c:	mov	w8, #0x1                   	// #1
  406c40:	mov	w19, #0x1                   	// #1
  406c44:	eor	w9, w19, #0x1
  406c48:	orr	w8, w8, w9
  406c4c:	tbz	w19, #0, 406c5c <ferror@plt+0x4c5c>
  406c50:	mov	x20, xzr
  406c54:	mov	w1, #0x2                   	// #2
  406c58:	b	406c70 <ferror@plt+0x4c70>
  406c5c:	cbz	x26, 406c68 <ferror@plt+0x4c68>
  406c60:	mov	w9, #0x27                  	// #39
  406c64:	strb	w9, [x24]
  406c68:	mov	w1, #0x2                   	// #2
  406c6c:	mov	w20, #0x1                   	// #1
  406c70:	adrp	x9, 40b000 <ferror@plt+0x9000>
  406c74:	add	x9, x9, #0x9f5
  406c78:	stur	x9, [x29, #-56]
  406c7c:	mov	w22, #0x1                   	// #1
  406c80:	mov	w9, w8
  406c84:	mov	w16, w19
  406c88:	ldur	x8, [x29, #-48]
  406c8c:	mov	w14, w9
  406c90:	eor	w17, w16, #0x1
  406c94:	stur	w17, [x29, #-60]
  406c98:	cmp	x8, #0x0
  406c9c:	cset	w8, eq  // eq = none
  406ca0:	cmp	x22, #0x0
  406ca4:	cset	w9, ne  // ne = any
  406ca8:	cmp	w1, #0x2
  406cac:	cset	w10, ne  // ne = any
  406cb0:	and	w13, w10, w14
  406cb4:	and	w11, w9, w16
  406cb8:	orr	w10, w10, w17
  406cbc:	and	w17, w9, w13
  406cc0:	orr	w9, w13, w16
  406cc4:	eor	w9, w9, #0x1
  406cc8:	cset	w12, eq  // eq = none
  406ccc:	orr	w8, w8, w9
  406cd0:	mov	x25, xzr
  406cd4:	and	w11, w14, w11
  406cd8:	stur	w10, [x29, #-84]
  406cdc:	and	w10, w12, w16
  406ce0:	stur	w8, [x29, #-24]
  406ce4:	eor	w8, w14, #0x1
  406ce8:	str	w11, [sp, #72]
  406cec:	str	w10, [sp, #92]
  406cf0:	stur	w14, [x29, #-64]
  406cf4:	str	w8, [sp, #76]
  406cf8:	stp	w16, w1, [x29, #-32]
  406cfc:	stur	w17, [x29, #-36]
  406d00:	b	406d08 <ferror@plt+0x4d08>
  406d04:	add	x25, x25, #0x1
  406d08:	cmn	x23, #0x1
  406d0c:	b.eq	406d20 <ferror@plt+0x4d20>  // b.none
  406d10:	cmp	x25, x23
  406d14:	cset	w8, eq  // eq = none
  406d18:	tbz	w8, #0, 406d30 <ferror@plt+0x4d30>
  406d1c:	b	407584 <ferror@plt+0x5584>
  406d20:	ldrb	w8, [x21, x25]
  406d24:	cmp	w8, #0x0
  406d28:	cset	w8, eq  // eq = none
  406d2c:	tbnz	w8, #0, 407584 <ferror@plt+0x5584>
  406d30:	cbz	w17, 406d6c <ferror@plt+0x4d6c>
  406d34:	cmp	x22, #0x2
  406d38:	add	x19, x25, x22
  406d3c:	b.cc	406d64 <ferror@plt+0x4d64>  // b.lo, b.ul, b.last
  406d40:	cmn	x23, #0x1
  406d44:	b.ne	406d64 <ferror@plt+0x4d64>  // b.any
  406d48:	mov	x0, x21
  406d4c:	mov	w23, w15
  406d50:	bl	401b30 <strlen@plt>
  406d54:	ldp	w17, w16, [x29, #-36]
  406d58:	ldur	w1, [x29, #-28]
  406d5c:	mov	w15, w23
  406d60:	mov	x23, x0
  406d64:	cmp	x19, x23
  406d68:	b.ls	406ea8 <ferror@plt+0x4ea8>  // b.plast
  406d6c:	mov	w28, wzr
  406d70:	ldrb	w19, [x21, x25]
  406d74:	cmp	w19, #0x7e
  406d78:	b.hi	406fdc <ferror@plt+0x4fdc>  // b.pmore
  406d7c:	adrp	x14, 40b000 <ferror@plt+0x9000>
  406d80:	add	x14, x14, #0xa5b
  406d84:	adr	x13, 406da8 <ferror@plt+0x4da8>
  406d88:	ldrb	w10, [x14, x19]
  406d8c:	add	x13, x13, x10, lsl #2
  406d90:	mov	w11, wzr
  406d94:	mov	w9, wzr
  406d98:	mov	w8, #0x1                   	// #1
  406d9c:	mov	w12, #0x6e                  	// #110
  406da0:	mov	w10, #0x61                  	// #97
  406da4:	br	x13
  406da8:	ldur	w10, [x29, #-24]
  406dac:	tbnz	w10, #0, 406dcc <ferror@plt+0x4dcc>
  406db0:	ldur	x11, [x29, #-48]
  406db4:	ubfx	w10, w19, #5, #3
  406db8:	ldr	w10, [x11, w10, uxtw #2]
  406dbc:	lsr	w10, w10, w19
  406dc0:	tbz	w10, #0, 406dcc <ferror@plt+0x4dcc>
  406dc4:	mov	w10, w19
  406dc8:	b	406dd4 <ferror@plt+0x4dd4>
  406dcc:	mov	w10, w19
  406dd0:	tbz	w28, #0, 406e4c <ferror@plt+0x4e4c>
  406dd4:	tbz	w16, #0, 406de0 <ferror@plt+0x4de0>
  406dd8:	mov	w10, #0x10                  	// #16
  406ddc:	b	406e98 <ferror@plt+0x4e98>
  406de0:	cmp	w1, #0x2
  406de4:	cset	w9, ne  // ne = any
  406de8:	orr	w9, w9, w27
  406dec:	tbnz	w9, #0, 406e30 <ferror@plt+0x4e30>
  406df0:	cmp	x20, x26
  406df4:	b.cs	406e00 <ferror@plt+0x4e00>  // b.hs, b.nlast
  406df8:	mov	w9, #0x27                  	// #39
  406dfc:	strb	w9, [x24, x20]
  406e00:	add	x9, x20, #0x1
  406e04:	cmp	x9, x26
  406e08:	b.cs	406e14 <ferror@plt+0x4e14>  // b.hs, b.nlast
  406e0c:	mov	w11, #0x24                  	// #36
  406e10:	strb	w11, [x24, x9]
  406e14:	add	x9, x20, #0x2
  406e18:	cmp	x9, x26
  406e1c:	b.cs	406e28 <ferror@plt+0x4e28>  // b.hs, b.nlast
  406e20:	mov	w11, #0x27                  	// #39
  406e24:	strb	w11, [x24, x9]
  406e28:	add	x20, x20, #0x3
  406e2c:	mov	w27, #0x1                   	// #1
  406e30:	cmp	x20, x26
  406e34:	b.cs	406e40 <ferror@plt+0x4e40>  // b.hs, b.nlast
  406e38:	mov	w9, #0x5c                  	// #92
  406e3c:	strb	w9, [x24, x20]
  406e40:	add	x20, x20, #0x1
  406e44:	mov	w9, #0x1                   	// #1
  406e48:	mov	w19, w10
  406e4c:	tbnz	w9, #0, 406e80 <ferror@plt+0x4e80>
  406e50:	tbz	w27, #0, 406e80 <ferror@plt+0x4e80>
  406e54:	cmp	x20, x26
  406e58:	b.cs	406e64 <ferror@plt+0x4e64>  // b.hs, b.nlast
  406e5c:	mov	w9, #0x27                  	// #39
  406e60:	strb	w9, [x24, x20]
  406e64:	add	x9, x20, #0x1
  406e68:	cmp	x9, x26
  406e6c:	b.cs	406e78 <ferror@plt+0x4e78>  // b.hs, b.nlast
  406e70:	mov	w10, #0x27                  	// #39
  406e74:	strb	w10, [x24, x9]
  406e78:	mov	w27, wzr
  406e7c:	add	x20, x20, #0x2
  406e80:	cmp	x20, x26
  406e84:	b.cs	406e8c <ferror@plt+0x4e8c>  // b.hs, b.nlast
  406e88:	strb	w19, [x24, x20]
  406e8c:	mov	w10, wzr
  406e90:	add	x20, x20, #0x1
  406e94:	and	w15, w15, w8
  406e98:	cbz	w10, 406d04 <ferror@plt+0x4d04>
  406e9c:	cmp	w10, #0xf
  406ea0:	b.eq	406d04 <ferror@plt+0x4d04>  // b.none
  406ea4:	b	407608 <ferror@plt+0x5608>
  406ea8:	ldur	x1, [x29, #-56]
  406eac:	add	x0, x21, x25
  406eb0:	mov	x2, x22
  406eb4:	mov	w19, w15
  406eb8:	bl	401d20 <bcmp@plt>
  406ebc:	ldur	w9, [x29, #-60]
  406ec0:	cmp	w0, #0x0
  406ec4:	cset	w8, ne  // ne = any
  406ec8:	cset	w28, eq  // eq = none
  406ecc:	orr	w8, w8, w9
  406ed0:	tbz	w8, #0, 406ee4 <ferror@plt+0x4ee4>
  406ed4:	ldp	w16, w1, [x29, #-32]
  406ed8:	ldur	w17, [x29, #-36]
  406edc:	mov	w15, w19
  406ee0:	b	406d70 <ferror@plt+0x4d70>
  406ee4:	ldp	w16, w1, [x29, #-32]
  406ee8:	ldur	w17, [x29, #-36]
  406eec:	mov	w10, #0x10                  	// #16
  406ef0:	mov	w15, w19
  406ef4:	b	406e98 <ferror@plt+0x4e98>
  406ef8:	cmp	x23, #0x1
  406efc:	b.eq	406f20 <ferror@plt+0x4f20>  // b.none
  406f00:	cmn	x23, #0x1
  406f04:	b.ne	406f24 <ferror@plt+0x4f24>  // b.any
  406f08:	ldrb	w8, [x21, #1]
  406f0c:	cbz	w8, 406f20 <ferror@plt+0x4f20>
  406f10:	mov	w9, wzr
  406f14:	mov	w8, wzr
  406f18:	mov	x23, #0xffffffffffffffff    	// #-1
  406f1c:	b	406da8 <ferror@plt+0x4da8>
  406f20:	cbz	x25, 406f30 <ferror@plt+0x4f30>
  406f24:	mov	w9, wzr
  406f28:	mov	w8, wzr
  406f2c:	b	406da8 <ferror@plt+0x4da8>
  406f30:	mov	w11, #0x1                   	// #1
  406f34:	cmp	w1, #0x2
  406f38:	b.ne	406f40 <ferror@plt+0x4f40>  // b.any
  406f3c:	tbnz	w16, #0, 406dd8 <ferror@plt+0x4dd8>
  406f40:	mov	w9, wzr
  406f44:	mov	w8, w11
  406f48:	b	406da8 <ferror@plt+0x4da8>
  406f4c:	cmp	w1, #0x2
  406f50:	b.ne	40700c <ferror@plt+0x500c>  // b.any
  406f54:	tbnz	w16, #0, 406dd8 <ferror@plt+0x4dd8>
  406f58:	b	407018 <ferror@plt+0x5018>
  406f5c:	mov	w10, #0x66                  	// #102
  406f60:	b	407030 <ferror@plt+0x5030>
  406f64:	mov	w12, #0x74                  	// #116
  406f68:	b	407024 <ferror@plt+0x5024>
  406f6c:	mov	w10, #0x62                  	// #98
  406f70:	b	407030 <ferror@plt+0x5030>
  406f74:	mov	w12, #0x72                  	// #114
  406f78:	b	407024 <ferror@plt+0x5024>
  406f7c:	ldur	w8, [x29, #-64]
  406f80:	tbz	w8, #0, 407044 <ferror@plt+0x5044>
  406f84:	tbnz	w16, #0, 406dd8 <ferror@plt+0x4dd8>
  406f88:	cmp	w1, #0x2
  406f8c:	cset	w8, ne  // ne = any
  406f90:	orr	w8, w8, w27
  406f94:	tbz	w8, #0, 4074a4 <ferror@plt+0x54a4>
  406f98:	mov	x9, x20
  406f9c:	b	4074e4 <ferror@plt+0x54e4>
  406fa0:	cmp	w1, #0x5
  406fa4:	b.eq	4071c0 <ferror@plt+0x51c0>  // b.none
  406fa8:	cmp	w1, #0x2
  406fac:	b.ne	406f24 <ferror@plt+0x4f24>  // b.any
  406fb0:	tbz	w16, #0, 406f24 <ferror@plt+0x4f24>
  406fb4:	b	406dd8 <ferror@plt+0x4dd8>
  406fb8:	mov	w10, #0x76                  	// #118
  406fbc:	b	407030 <ferror@plt+0x5030>
  406fc0:	cmp	w1, #0x2
  406fc4:	b.ne	407054 <ferror@plt+0x5054>  // b.any
  406fc8:	tbz	w16, #0, 4072a4 <ferror@plt+0x52a4>
  406fcc:	mov	w8, #0x1                   	// #1
  406fd0:	mov	w10, #0x10                  	// #16
  406fd4:	str	w8, [sp, #88]
  406fd8:	b	406e98 <ferror@plt+0x4e98>
  406fdc:	ldr	x8, [sp, #56]
  406fe0:	str	w15, [sp, #52]
  406fe4:	str	x24, [sp, #40]
  406fe8:	cmp	x8, #0x1
  406fec:	b.ne	40705c <ferror@plt+0x505c>  // b.any
  406ff0:	bl	401e30 <__ctype_b_loc@plt>
  406ff4:	ldr	x8, [x0]
  406ff8:	ldur	w1, [x29, #-28]
  406ffc:	mov	w24, #0x1                   	// #1
  407000:	ldrh	w8, [x8, x19, lsl #1]
  407004:	ubfx	w10, w8, #14, #1
  407008:	b	407324 <ferror@plt+0x5324>
  40700c:	ldr	w8, [sp, #72]
  407010:	mov	w12, w19
  407014:	tbz	w8, #0, 407024 <ferror@plt+0x5024>
  407018:	mov	w9, wzr
  40701c:	mov	w8, wzr
  407020:	b	406e4c <ferror@plt+0x4e4c>
  407024:	ldur	w8, [x29, #-84]
  407028:	mov	w10, w12
  40702c:	tbz	w8, #0, 406dd8 <ferror@plt+0x4dd8>
  407030:	ldur	w11, [x29, #-64]
  407034:	mov	w9, wzr
  407038:	mov	w8, wzr
  40703c:	tbz	w11, #0, 406da8 <ferror@plt+0x4da8>
  407040:	b	406dd4 <ferror@plt+0x4dd4>
  407044:	ldr	w8, [sp, #64]
  407048:	tbz	w8, #0, 406f24 <ferror@plt+0x4f24>
  40704c:	mov	w10, #0xf                   	// #15
  407050:	b	406e98 <ferror@plt+0x4e98>
  407054:	mov	w9, wzr
  407058:	b	407310 <ferror@plt+0x5310>
  40705c:	cmn	x23, #0x1
  407060:	str	x22, [sp, #16]
  407064:	stur	xzr, [x29, #-16]
  407068:	b.ne	407078 <ferror@plt+0x5078>  // b.any
  40706c:	mov	x0, x21
  407070:	bl	401b30 <strlen@plt>
  407074:	mov	x23, x0
  407078:	sub	x8, x23, x25
  40707c:	str	x8, [sp, #8]
  407080:	add	x8, x21, x25
  407084:	str	x8, [sp, #32]
  407088:	ldur	x8, [x29, #-72]
  40708c:	mov	x24, xzr
  407090:	add	x8, x8, x25
  407094:	str	x8, [sp, #24]
  407098:	mov	w8, #0x1                   	// #1
  40709c:	str	w8, [sp, #68]
  4070a0:	add	x8, x24, x25
  4070a4:	add	x1, x21, x8
  4070a8:	sub	x2, x23, x8
  4070ac:	sub	x0, x29, #0x14
  4070b0:	sub	x3, x29, #0x10
  4070b4:	mov	w22, w27
  4070b8:	bl	4091dc <ferror@plt+0x71dc>
  4070bc:	cbz	x0, 407114 <ferror@plt+0x5114>
  4070c0:	mov	x27, x0
  4070c4:	cmn	x0, #0x1
  4070c8:	b.eq	407110 <ferror@plt+0x5110>  // b.none
  4070cc:	cmn	x27, #0x2
  4070d0:	b.ne	40711c <ferror@plt+0x511c>  // b.any
  4070d4:	add	x8, x24, x25
  4070d8:	cmp	x8, x23
  4070dc:	mov	w27, w22
  4070e0:	b.cs	407104 <ferror@plt+0x5104>  // b.hs, b.nlast
  4070e4:	ldr	x9, [sp, #32]
  4070e8:	ldrb	w8, [x9, x24]
  4070ec:	cbz	w8, 407104 <ferror@plt+0x5104>
  4070f0:	add	x24, x24, #0x1
  4070f4:	add	x8, x25, x24
  4070f8:	cmp	x8, x23
  4070fc:	b.cc	4070e8 <ferror@plt+0x50e8>  // b.lo, b.ul, b.last
  407100:	ldr	x24, [sp, #8]
  407104:	str	wzr, [sp, #68]
  407108:	mov	w10, #0x34                  	// #52
  40710c:	b	4071ac <ferror@plt+0x51ac>
  407110:	str	wzr, [sp, #68]
  407114:	mov	w10, #0x34                  	// #52
  407118:	b	4071a8 <ferror@plt+0x51a8>
  40711c:	ldr	w8, [sp, #92]
  407120:	cbz	w8, 407184 <ferror@plt+0x5184>
  407124:	cmp	x27, #0x2
  407128:	b.cc	40717c <ferror@plt+0x517c>  // b.lo, b.ul, b.last
  40712c:	ldr	x9, [sp, #24]
  407130:	sub	x8, x27, #0x1
  407134:	add	x9, x9, x24
  407138:	b	407148 <ferror@plt+0x5148>
  40713c:	subs	x8, x8, #0x1
  407140:	add	x9, x9, #0x1
  407144:	b.eq	40717c <ferror@plt+0x517c>  // b.none
  407148:	ldrb	w10, [x9]
  40714c:	sub	w10, w10, #0x5b
  407150:	cmp	w10, #0x21
  407154:	b.hi	40713c <ferror@plt+0x513c>  // b.pmore
  407158:	mov	w11, #0x1                   	// #1
  40715c:	lsl	x10, x11, x10
  407160:	mov	x11, #0x2b                  	// #43
  407164:	movk	x11, #0x2, lsl #32
  407168:	tst	x10, x11
  40716c:	b.eq	40713c <ferror@plt+0x513c>  // b.none
  407170:	mov	w10, #0x10                  	// #16
  407174:	cbnz	w10, 4071a8 <ferror@plt+0x51a8>
  407178:	b	407184 <ferror@plt+0x5184>
  40717c:	mov	w10, wzr
  407180:	cbnz	w10, 4071a8 <ferror@plt+0x51a8>
  407184:	ldur	w0, [x29, #-20]
  407188:	bl	401f80 <iswprint@plt>
  40718c:	ldr	w9, [sp, #68]
  407190:	cmp	w0, #0x0
  407194:	cset	w8, ne  // ne = any
  407198:	mov	w10, wzr
  40719c:	and	w9, w9, w8
  4071a0:	add	x24, x27, x24
  4071a4:	str	w9, [sp, #68]
  4071a8:	mov	w27, w22
  4071ac:	cbnz	w10, 407274 <ferror@plt+0x5274>
  4071b0:	sub	x0, x29, #0x10
  4071b4:	bl	401de0 <mbsinit@plt>
  4071b8:	cbz	w0, 4070a0 <ferror@plt+0x50a0>
  4071bc:	b	40727c <ferror@plt+0x527c>
  4071c0:	ldr	w8, [sp, #64]
  4071c4:	tbz	w8, #2, 406f24 <ferror@plt+0x4f24>
  4071c8:	add	x10, x25, #0x2
  4071cc:	cmp	x10, x23
  4071d0:	b.cs	406f24 <ferror@plt+0x4f24>  // b.hs, b.nlast
  4071d4:	add	x8, x25, x21
  4071d8:	ldrb	w8, [x8, #1]
  4071dc:	cmp	w8, #0x3f
  4071e0:	b.ne	406f24 <ferror@plt+0x4f24>  // b.any
  4071e4:	ldrb	w11, [x21, x10]
  4071e8:	mov	w9, wzr
  4071ec:	cmp	w11, #0x3e
  4071f0:	b.hi	40757c <ferror@plt+0x557c>  // b.pmore
  4071f4:	mov	w8, #0x1                   	// #1
  4071f8:	mov	x12, #0xa38200000000        	// #179778741075968
  4071fc:	lsl	x8, x8, x11
  407200:	movk	x12, #0x7000, lsl #48
  407204:	tst	x8, x12
  407208:	b.eq	40757c <ferror@plt+0x557c>  // b.none
  40720c:	tbnz	w16, #0, 406dd8 <ferror@plt+0x4dd8>
  407210:	cmp	x20, x26
  407214:	b.cs	407220 <ferror@plt+0x5220>  // b.hs, b.nlast
  407218:	mov	w8, #0x3f                  	// #63
  40721c:	strb	w8, [x24, x20]
  407220:	add	x8, x20, #0x1
  407224:	cmp	x8, x26
  407228:	b.cs	407234 <ferror@plt+0x5234>  // b.hs, b.nlast
  40722c:	mov	w9, #0x22                  	// #34
  407230:	strb	w9, [x24, x8]
  407234:	add	x8, x20, #0x2
  407238:	cmp	x8, x26
  40723c:	b.cs	407248 <ferror@plt+0x5248>  // b.hs, b.nlast
  407240:	mov	w9, #0x22                  	// #34
  407244:	strb	w9, [x24, x8]
  407248:	add	x8, x20, #0x3
  40724c:	cmp	x8, x26
  407250:	b.cs	40725c <ferror@plt+0x525c>  // b.hs, b.nlast
  407254:	mov	w9, #0x3f                  	// #63
  407258:	strb	w9, [x24, x8]
  40725c:	mov	w9, wzr
  407260:	mov	w8, wzr
  407264:	add	x20, x20, #0x4
  407268:	mov	x25, x10
  40726c:	mov	w19, w11
  407270:	b	406da8 <ferror@plt+0x4da8>
  407274:	cmp	w10, #0x34
  407278:	b.ne	407280 <ferror@plt+0x5280>  // b.any
  40727c:	mov	w10, wzr
  407280:	ldp	w16, w1, [x29, #-32]
  407284:	ldr	w15, [sp, #52]
  407288:	ldr	x22, [sp, #16]
  40728c:	ldur	w17, [x29, #-36]
  407290:	cbz	w10, 407320 <ferror@plt+0x5320>
  407294:	ldr	x24, [sp, #40]
  407298:	mov	w11, wzr
  40729c:	mov	w8, wzr
  4072a0:	b	407560 <ferror@plt+0x5560>
  4072a4:	ldur	x10, [x29, #-80]
  4072a8:	cmp	x26, #0x0
  4072ac:	cset	w8, eq  // eq = none
  4072b0:	cmp	x10, #0x0
  4072b4:	cset	w9, ne  // ne = any
  4072b8:	orr	w8, w9, w8
  4072bc:	cmp	w8, #0x0
  4072c0:	csel	x10, x10, x26, ne  // ne = any
  4072c4:	csel	x26, x26, xzr, ne  // ne = any
  4072c8:	cmp	x20, x26
  4072cc:	stur	x10, [x29, #-80]
  4072d0:	b.cs	4072dc <ferror@plt+0x52dc>  // b.hs, b.nlast
  4072d4:	mov	w8, #0x27                  	// #39
  4072d8:	strb	w8, [x24, x20]
  4072dc:	add	x8, x20, #0x1
  4072e0:	cmp	x8, x26
  4072e4:	b.cs	4072f0 <ferror@plt+0x52f0>  // b.hs, b.nlast
  4072e8:	mov	w9, #0x5c                  	// #92
  4072ec:	strb	w9, [x24, x8]
  4072f0:	add	x8, x20, #0x2
  4072f4:	cmp	x8, x26
  4072f8:	b.cs	407304 <ferror@plt+0x5304>  // b.hs, b.nlast
  4072fc:	mov	w9, #0x27                  	// #39
  407300:	strb	w9, [x24, x8]
  407304:	mov	w27, wzr
  407308:	mov	w9, wzr
  40730c:	add	x20, x20, #0x3
  407310:	mov	w8, #0x1                   	// #1
  407314:	str	w8, [sp, #88]
  407318:	mov	w8, #0x1                   	// #1
  40731c:	b	406da8 <ferror@plt+0x4da8>
  407320:	ldr	w10, [sp, #68]
  407324:	ldr	w9, [sp, #76]
  407328:	and	w8, w10, #0x1
  40732c:	cmp	x24, #0x1
  407330:	orr	w9, w10, w9
  407334:	b.hi	407354 <ferror@plt+0x5354>  // b.pmore
  407338:	tbz	w9, #0, 407354 <ferror@plt+0x5354>
  40733c:	ldr	x24, [sp, #40]
  407340:	ldr	w15, [sp, #52]
  407344:	ldp	w17, w16, [x29, #-36]
  407348:	mov	w11, wzr
  40734c:	mov	w10, wzr
  407350:	b	407560 <ferror@plt+0x5560>
  407354:	add	x10, x24, x25
  407358:	ldr	x24, [sp, #40]
  40735c:	ldr	w15, [sp, #52]
  407360:	ldp	w17, w16, [x29, #-36]
  407364:	mov	w11, wzr
  407368:	b	40737c <ferror@plt+0x537c>
  40736c:	ldur	x13, [x29, #-72]
  407370:	add	x20, x20, #0x1
  407374:	ldrb	w19, [x13, x25]
  407378:	mov	x25, x12
  40737c:	tbz	w9, #0, 4073a0 <ferror@plt+0x53a0>
  407380:	tbz	w28, #0, 407448 <ferror@plt+0x5448>
  407384:	cmp	x20, x26
  407388:	b.cs	407394 <ferror@plt+0x5394>  // b.hs, b.nlast
  40738c:	mov	w12, #0x5c                  	// #92
  407390:	strb	w12, [x24, x20]
  407394:	mov	w28, wzr
  407398:	add	x20, x20, #0x1
  40739c:	b	407448 <ferror@plt+0x5448>
  4073a0:	tbnz	w16, #0, 40755c <ferror@plt+0x555c>
  4073a4:	cmp	w1, #0x2
  4073a8:	cset	w11, ne  // ne = any
  4073ac:	orr	w11, w11, w27
  4073b0:	tbnz	w11, #0, 4073f4 <ferror@plt+0x53f4>
  4073b4:	cmp	x20, x26
  4073b8:	b.cs	4073c4 <ferror@plt+0x53c4>  // b.hs, b.nlast
  4073bc:	mov	w11, #0x27                  	// #39
  4073c0:	strb	w11, [x24, x20]
  4073c4:	add	x11, x20, #0x1
  4073c8:	cmp	x11, x26
  4073cc:	b.cs	4073d8 <ferror@plt+0x53d8>  // b.hs, b.nlast
  4073d0:	mov	w12, #0x24                  	// #36
  4073d4:	strb	w12, [x24, x11]
  4073d8:	add	x11, x20, #0x2
  4073dc:	cmp	x11, x26
  4073e0:	b.cs	4073ec <ferror@plt+0x53ec>  // b.hs, b.nlast
  4073e4:	mov	w12, #0x27                  	// #39
  4073e8:	strb	w12, [x24, x11]
  4073ec:	add	x20, x20, #0x3
  4073f0:	mov	w27, #0x1                   	// #1
  4073f4:	cmp	x20, x26
  4073f8:	b.cs	407404 <ferror@plt+0x5404>  // b.hs, b.nlast
  4073fc:	mov	w11, #0x5c                  	// #92
  407400:	strb	w11, [x24, x20]
  407404:	add	x11, x20, #0x1
  407408:	cmp	x11, x26
  40740c:	b.cs	40741c <ferror@plt+0x541c>  // b.hs, b.nlast
  407410:	mov	w12, #0x30                  	// #48
  407414:	bfxil	w12, w19, #6, #2
  407418:	strb	w12, [x24, x11]
  40741c:	add	x11, x20, #0x2
  407420:	cmp	x11, x26
  407424:	b.cs	407434 <ferror@plt+0x5434>  // b.hs, b.nlast
  407428:	mov	w12, #0x30                  	// #48
  40742c:	bfxil	w12, w19, #3, #3
  407430:	strb	w12, [x24, x11]
  407434:	mov	w12, #0x30                  	// #48
  407438:	bfxil	w12, w19, #0, #3
  40743c:	add	x20, x20, #0x3
  407440:	mov	w11, #0x1                   	// #1
  407444:	mov	w19, w12
  407448:	add	x12, x25, #0x1
  40744c:	cmp	x10, x12
  407450:	b.ls	40749c <ferror@plt+0x549c>  // b.plast
  407454:	and	w13, w11, #0x1
  407458:	orn	w13, w13, w27
  40745c:	tbnz	w13, #0, 40748c <ferror@plt+0x548c>
  407460:	cmp	x20, x26
  407464:	b.cs	407470 <ferror@plt+0x5470>  // b.hs, b.nlast
  407468:	mov	w13, #0x27                  	// #39
  40746c:	strb	w13, [x24, x20]
  407470:	add	x13, x20, #0x1
  407474:	cmp	x13, x26
  407478:	b.cs	407484 <ferror@plt+0x5484>  // b.hs, b.nlast
  40747c:	mov	w14, #0x27                  	// #39
  407480:	strb	w14, [x24, x13]
  407484:	mov	w27, wzr
  407488:	add	x20, x20, #0x2
  40748c:	cmp	x20, x26
  407490:	b.cs	40736c <ferror@plt+0x536c>  // b.hs, b.nlast
  407494:	strb	w19, [x24, x20]
  407498:	b	40736c <ferror@plt+0x536c>
  40749c:	mov	w10, #0x2c                  	// #44
  4074a0:	b	407560 <ferror@plt+0x5560>
  4074a4:	cmp	x20, x26
  4074a8:	b.cs	4074b4 <ferror@plt+0x54b4>  // b.hs, b.nlast
  4074ac:	mov	w8, #0x27                  	// #39
  4074b0:	strb	w8, [x24, x20]
  4074b4:	add	x8, x20, #0x1
  4074b8:	cmp	x8, x26
  4074bc:	b.cs	4074c8 <ferror@plt+0x54c8>  // b.hs, b.nlast
  4074c0:	mov	w9, #0x24                  	// #36
  4074c4:	strb	w9, [x24, x8]
  4074c8:	add	x8, x20, #0x2
  4074cc:	cmp	x8, x26
  4074d0:	b.cs	4074dc <ferror@plt+0x54dc>  // b.hs, b.nlast
  4074d4:	mov	w9, #0x27                  	// #39
  4074d8:	strb	w9, [x24, x8]
  4074dc:	add	x9, x20, #0x3
  4074e0:	mov	w27, #0x1                   	// #1
  4074e4:	cmp	x9, x26
  4074e8:	b.cs	4074f4 <ferror@plt+0x54f4>  // b.hs, b.nlast
  4074ec:	mov	w8, #0x5c                  	// #92
  4074f0:	strb	w8, [x24, x9]
  4074f4:	cmp	w1, #0x2
  4074f8:	add	x20, x9, #0x1
  4074fc:	b.eq	40754c <ferror@plt+0x554c>  // b.none
  407500:	add	x8, x25, #0x1
  407504:	cmp	x8, x23
  407508:	b.cs	40754c <ferror@plt+0x554c>  // b.hs, b.nlast
  40750c:	ldrb	w8, [x21, x8]
  407510:	sub	w8, w8, #0x30
  407514:	cmp	w8, #0x9
  407518:	b.hi	40754c <ferror@plt+0x554c>  // b.pmore
  40751c:	cmp	x20, x26
  407520:	b.cs	40752c <ferror@plt+0x552c>  // b.hs, b.nlast
  407524:	mov	w8, #0x30                  	// #48
  407528:	strb	w8, [x24, x20]
  40752c:	add	x8, x9, #0x2
  407530:	cmp	x8, x26
  407534:	b.cs	407540 <ferror@plt+0x5540>  // b.hs, b.nlast
  407538:	mov	w10, #0x30                  	// #48
  40753c:	strb	w10, [x24, x8]
  407540:	mov	w8, wzr
  407544:	add	x20, x9, #0x3
  407548:	b	407550 <ferror@plt+0x5550>
  40754c:	mov	w8, wzr
  407550:	mov	w9, #0x1                   	// #1
  407554:	mov	w19, #0x30                  	// #48
  407558:	b	406da8 <ferror@plt+0x4da8>
  40755c:	mov	w10, #0x10                  	// #16
  407560:	cmp	w8, #0x0
  407564:	cset	w8, ne  // ne = any
  407568:	cmp	w10, #0x2c
  40756c:	and	w9, w11, #0x1
  407570:	b.eq	406e4c <ferror@plt+0x4e4c>  // b.none
  407574:	cbz	w10, 406da8 <ferror@plt+0x4da8>
  407578:	b	406e98 <ferror@plt+0x4e98>
  40757c:	mov	w8, w9
  407580:	b	406da8 <ferror@plt+0x4da8>
  407584:	cmp	x20, #0x0
  407588:	cset	w8, eq  // eq = none
  40758c:	cmp	w1, #0x2
  407590:	cset	w9, eq  // eq = none
  407594:	and	w8, w9, w8
  407598:	and	w8, w16, w8
  40759c:	tbnz	w8, #0, 407610 <ferror@plt+0x5610>
  4075a0:	ldur	w9, [x29, #-64]
  4075a4:	cmp	w1, #0x2
  4075a8:	cset	w8, ne  // ne = any
  4075ac:	orr	w8, w16, w8
  4075b0:	tbnz	w8, #0, 4075e4 <ferror@plt+0x55e4>
  4075b4:	ldr	w8, [sp, #88]
  4075b8:	eor	w8, w8, #0x1
  4075bc:	tbnz	w8, #0, 4075e4 <ferror@plt+0x55e4>
  4075c0:	tbnz	w15, #0, 4076b0 <ferror@plt+0x56b0>
  4075c4:	ldur	x8, [x29, #-80]
  4075c8:	cbz	x8, 4075e4 <ferror@plt+0x55e4>
  4075cc:	mov	w28, w27
  4075d0:	ldur	x27, [x29, #-80]
  4075d4:	mov	w1, #0x2                   	// #2
  4075d8:	mov	w8, w9
  4075dc:	mov	w19, w16
  4075e0:	cbz	x26, 406afc <ferror@plt+0x4afc>
  4075e4:	ldur	x10, [x29, #-56]
  4075e8:	cmp	x10, #0x0
  4075ec:	cset	w8, eq  // eq = none
  4075f0:	orr	w8, w8, w16
  4075f4:	tbnz	w8, #0, 4076a0 <ferror@plt+0x56a0>
  4075f8:	ldrb	w9, [x10]
  4075fc:	cbz	w9, 4076a0 <ferror@plt+0x56a0>
  407600:	add	x8, x10, #0x1
  407604:	b	40766c <ferror@plt+0x566c>
  407608:	cmp	w10, #0x10
  40760c:	b.ne	40767c <ferror@plt+0x567c>  // b.any
  407610:	ldur	w8, [x29, #-64]
  407614:	mov	w9, #0x4                   	// #4
  407618:	mov	x0, x24
  40761c:	mov	x2, x21
  407620:	tst	w8, #0x1
  407624:	mov	w8, #0x2                   	// #2
  407628:	csel	w8, w9, w8, ne  // ne = any
  40762c:	cmp	w1, #0x2
  407630:	csel	w4, w8, w1, eq  // eq = none
  407634:	ldr	w8, [sp, #64]
  407638:	mov	x1, x26
  40763c:	mov	x3, x23
  407640:	mov	x6, xzr
  407644:	and	w5, w8, #0xfffffffd
  407648:	ldr	x8, [sp, #96]
  40764c:	str	x8, [sp]
  407650:	ldr	x7, [sp, #80]
  407654:	bl	406a7c <ferror@plt+0x4a7c>
  407658:	mov	x20, x0
  40765c:	b	40767c <ferror@plt+0x567c>
  407660:	ldrb	w9, [x8], #1
  407664:	add	x20, x20, #0x1
  407668:	cbz	w9, 4076a0 <ferror@plt+0x56a0>
  40766c:	cmp	x20, x26
  407670:	b.cs	407660 <ferror@plt+0x5660>  // b.hs, b.nlast
  407674:	strb	w9, [x24, x20]
  407678:	b	407660 <ferror@plt+0x5660>
  40767c:	mov	x0, x20
  407680:	ldp	x20, x19, [sp, #272]
  407684:	ldp	x22, x21, [sp, #256]
  407688:	ldp	x24, x23, [sp, #240]
  40768c:	ldp	x26, x25, [sp, #224]
  407690:	ldp	x28, x27, [sp, #208]
  407694:	ldp	x29, x30, [sp, #192]
  407698:	add	sp, sp, #0x120
  40769c:	ret
  4076a0:	cmp	x20, x26
  4076a4:	b.cs	40767c <ferror@plt+0x567c>  // b.hs, b.nlast
  4076a8:	strb	wzr, [x24, x20]
  4076ac:	b	40767c <ferror@plt+0x567c>
  4076b0:	ldr	x8, [sp, #96]
  4076b4:	ldur	x1, [x29, #-80]
  4076b8:	ldr	w5, [sp, #64]
  4076bc:	ldur	x6, [x29, #-48]
  4076c0:	mov	w4, #0x5                   	// #5
  4076c4:	mov	x0, x24
  4076c8:	mov	x2, x21
  4076cc:	mov	x3, x23
  4076d0:	b	40764c <ferror@plt+0x564c>
  4076d4:	bl	401dd0 <abort@plt>
  4076d8:	stp	x29, x30, [sp, #-16]!
  4076dc:	mov	x3, x2
  4076e0:	mov	x2, xzr
  4076e4:	mov	x29, sp
  4076e8:	bl	4076f4 <ferror@plt+0x56f4>
  4076ec:	ldp	x29, x30, [sp], #16
  4076f0:	ret
  4076f4:	sub	sp, sp, #0x70
  4076f8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4076fc:	add	x8, x8, #0x4d0
  407700:	cmp	x3, #0x0
  407704:	stp	x29, x30, [sp, #16]
  407708:	stp	x28, x27, [sp, #32]
  40770c:	stp	x26, x25, [sp, #48]
  407710:	stp	x24, x23, [sp, #64]
  407714:	stp	x22, x21, [sp, #80]
  407718:	stp	x20, x19, [sp, #96]
  40771c:	add	x29, sp, #0x10
  407720:	mov	x19, x2
  407724:	mov	x22, x1
  407728:	mov	x23, x0
  40772c:	csel	x21, x8, x3, eq  // eq = none
  407730:	bl	401fb0 <__errno_location@plt>
  407734:	ldp	w4, w8, [x21]
  407738:	cmp	x19, #0x0
  40773c:	ldp	x7, x9, [x21, #40]
  407740:	ldr	w28, [x0]
  407744:	cset	w10, eq  // eq = none
  407748:	orr	w25, w8, w10
  40774c:	add	x26, x21, #0x8
  407750:	mov	x24, x0
  407754:	mov	x0, xzr
  407758:	mov	x1, xzr
  40775c:	mov	x2, x23
  407760:	mov	x3, x22
  407764:	mov	w5, w25
  407768:	mov	x6, x26
  40776c:	str	x9, [sp]
  407770:	bl	406a7c <ferror@plt+0x4a7c>
  407774:	add	x27, x0, #0x1
  407778:	mov	x20, x0
  40777c:	mov	x0, x27
  407780:	bl	408938 <ferror@plt+0x6938>
  407784:	ldr	w4, [x21]
  407788:	ldp	x7, x8, [x21, #40]
  40778c:	mov	x1, x27
  407790:	mov	x2, x23
  407794:	mov	x3, x22
  407798:	mov	w5, w25
  40779c:	mov	x6, x26
  4077a0:	mov	x21, x0
  4077a4:	str	x8, [sp]
  4077a8:	bl	406a7c <ferror@plt+0x4a7c>
  4077ac:	str	w28, [x24]
  4077b0:	cbz	x19, 4077b8 <ferror@plt+0x57b8>
  4077b4:	str	x20, [x19]
  4077b8:	mov	x0, x21
  4077bc:	ldp	x20, x19, [sp, #96]
  4077c0:	ldp	x22, x21, [sp, #80]
  4077c4:	ldp	x24, x23, [sp, #64]
  4077c8:	ldp	x26, x25, [sp, #48]
  4077cc:	ldp	x28, x27, [sp, #32]
  4077d0:	ldp	x29, x30, [sp, #16]
  4077d4:	add	sp, sp, #0x70
  4077d8:	ret
  4077dc:	stp	x29, x30, [sp, #-64]!
  4077e0:	stp	x20, x19, [sp, #48]
  4077e4:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  4077e8:	stp	x22, x21, [sp, #32]
  4077ec:	ldr	w8, [x20, #704]
  4077f0:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  4077f4:	ldr	x19, [x21, #696]
  4077f8:	str	x23, [sp, #16]
  4077fc:	cmp	w8, #0x2
  407800:	mov	x29, sp
  407804:	b.lt	407828 <ferror@plt+0x5828>  // b.tstop
  407808:	add	x22, x19, #0x18
  40780c:	mov	w23, #0x1                   	// #1
  407810:	ldr	x0, [x22], #16
  407814:	bl	401e60 <free@plt>
  407818:	ldrsw	x8, [x20, #704]
  40781c:	add	x23, x23, #0x1
  407820:	cmp	x23, x8
  407824:	b.lt	407810 <ferror@plt+0x5810>  // b.tstop
  407828:	ldr	x0, [x19, #8]
  40782c:	adrp	x23, 41d000 <ferror@plt+0x1b000>
  407830:	add	x23, x23, #0x508
  407834:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  407838:	cmp	x0, x23
  40783c:	add	x22, x22, #0x2c8
  407840:	b.eq	407850 <ferror@plt+0x5850>  // b.none
  407844:	bl	401e60 <free@plt>
  407848:	mov	w8, #0x100                 	// #256
  40784c:	stp	x8, x23, [x22]
  407850:	cmp	x19, x22
  407854:	b.eq	407864 <ferror@plt+0x5864>  // b.none
  407858:	mov	x0, x19
  40785c:	bl	401e60 <free@plt>
  407860:	str	x22, [x21, #696]
  407864:	mov	w8, #0x1                   	// #1
  407868:	str	w8, [x20, #704]
  40786c:	ldp	x20, x19, [sp, #48]
  407870:	ldp	x22, x21, [sp, #32]
  407874:	ldr	x23, [sp, #16]
  407878:	ldp	x29, x30, [sp], #64
  40787c:	ret
  407880:	stp	x29, x30, [sp, #-16]!
  407884:	adrp	x3, 41d000 <ferror@plt+0x1b000>
  407888:	add	x3, x3, #0x4d0
  40788c:	mov	x2, #0xffffffffffffffff    	// #-1
  407890:	mov	x29, sp
  407894:	bl	4078a0 <ferror@plt+0x58a0>
  407898:	ldp	x29, x30, [sp], #16
  40789c:	ret
  4078a0:	sub	sp, sp, #0x80
  4078a4:	stp	x29, x30, [sp, #32]
  4078a8:	add	x29, sp, #0x20
  4078ac:	stp	x28, x27, [sp, #48]
  4078b0:	stp	x26, x25, [sp, #64]
  4078b4:	stp	x24, x23, [sp, #80]
  4078b8:	stp	x22, x21, [sp, #96]
  4078bc:	stp	x20, x19, [sp, #112]
  4078c0:	mov	x22, x3
  4078c4:	stur	x2, [x29, #-8]
  4078c8:	mov	x21, x1
  4078cc:	mov	w23, w0
  4078d0:	bl	401fb0 <__errno_location@plt>
  4078d4:	tbnz	w23, #31, 407a24 <ferror@plt+0x5a24>
  4078d8:	adrp	x25, 41d000 <ferror@plt+0x1b000>
  4078dc:	ldr	w8, [x25, #704]
  4078e0:	adrp	x28, 41d000 <ferror@plt+0x1b000>
  4078e4:	ldr	w20, [x0]
  4078e8:	ldr	x27, [x28, #696]
  4078ec:	mov	x19, x0
  4078f0:	cmp	w8, w23
  4078f4:	b.gt	407960 <ferror@plt+0x5960>
  4078f8:	mov	w8, #0x7fffffff            	// #2147483647
  4078fc:	cmp	w23, w8
  407900:	stur	w20, [x29, #-12]
  407904:	b.eq	407a28 <ferror@plt+0x5a28>  // b.none
  407908:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  40790c:	add	x20, x20, #0x2c8
  407910:	add	w26, w23, #0x1
  407914:	cmp	x27, x20
  407918:	csel	x0, xzr, x27, eq  // eq = none
  40791c:	sbfiz	x1, x26, #4, #32
  407920:	bl	408888 <ferror@plt+0x6888>
  407924:	mov	x24, x0
  407928:	cmp	x27, x20
  40792c:	str	x0, [x28, #696]
  407930:	b.ne	40793c <ferror@plt+0x593c>  // b.any
  407934:	ldr	q0, [x20]
  407938:	str	q0, [x24]
  40793c:	ldrsw	x8, [x25, #704]
  407940:	mov	w1, wzr
  407944:	add	x0, x24, x8, lsl #4
  407948:	sub	w8, w26, w8
  40794c:	sbfiz	x2, x8, #4, #32
  407950:	bl	401cf0 <memset@plt>
  407954:	ldur	w20, [x29, #-12]
  407958:	mov	x27, x24
  40795c:	str	w26, [x25, #704]
  407960:	add	x28, x27, w23, sxtw #4
  407964:	mov	x27, x28
  407968:	ldr	x26, [x28]
  40796c:	ldr	x23, [x27, #8]!
  407970:	ldp	w4, w8, [x22]
  407974:	ldp	x7, x9, [x22, #40]
  407978:	ldur	x3, [x29, #-8]
  40797c:	add	x24, x22, #0x8
  407980:	orr	w25, w8, #0x1
  407984:	mov	x0, x23
  407988:	mov	x1, x26
  40798c:	mov	x2, x21
  407990:	mov	w5, w25
  407994:	mov	x6, x24
  407998:	str	x9, [sp]
  40799c:	bl	406a7c <ferror@plt+0x4a7c>
  4079a0:	cmp	x26, x0
  4079a4:	b.hi	4079fc <ferror@plt+0x59fc>  // b.pmore
  4079a8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4079ac:	add	x8, x8, #0x508
  4079b0:	add	x26, x0, #0x1
  4079b4:	cmp	x23, x8
  4079b8:	str	x26, [x28]
  4079bc:	b.eq	4079c8 <ferror@plt+0x59c8>  // b.none
  4079c0:	mov	x0, x23
  4079c4:	bl	401e60 <free@plt>
  4079c8:	mov	x0, x26
  4079cc:	bl	408938 <ferror@plt+0x6938>
  4079d0:	str	x0, [x27]
  4079d4:	ldr	w4, [x22]
  4079d8:	ldp	x7, x8, [x22, #40]
  4079dc:	ldur	x3, [x29, #-8]
  4079e0:	mov	x1, x26
  4079e4:	mov	x2, x21
  4079e8:	mov	w5, w25
  4079ec:	mov	x6, x24
  4079f0:	mov	x23, x0
  4079f4:	str	x8, [sp]
  4079f8:	bl	406a7c <ferror@plt+0x4a7c>
  4079fc:	str	w20, [x19]
  407a00:	mov	x0, x23
  407a04:	ldp	x20, x19, [sp, #112]
  407a08:	ldp	x22, x21, [sp, #96]
  407a0c:	ldp	x24, x23, [sp, #80]
  407a10:	ldp	x26, x25, [sp, #64]
  407a14:	ldp	x28, x27, [sp, #48]
  407a18:	ldp	x29, x30, [sp, #32]
  407a1c:	add	sp, sp, #0x80
  407a20:	ret
  407a24:	bl	401dd0 <abort@plt>
  407a28:	bl	408a34 <ferror@plt+0x6a34>
  407a2c:	stp	x29, x30, [sp, #-16]!
  407a30:	adrp	x3, 41d000 <ferror@plt+0x1b000>
  407a34:	add	x3, x3, #0x4d0
  407a38:	mov	x29, sp
  407a3c:	bl	4078a0 <ferror@plt+0x58a0>
  407a40:	ldp	x29, x30, [sp], #16
  407a44:	ret
  407a48:	stp	x29, x30, [sp, #-16]!
  407a4c:	mov	x1, x0
  407a50:	mov	w0, wzr
  407a54:	mov	x29, sp
  407a58:	bl	407880 <ferror@plt+0x5880>
  407a5c:	ldp	x29, x30, [sp], #16
  407a60:	ret
  407a64:	stp	x29, x30, [sp, #-16]!
  407a68:	mov	x2, x1
  407a6c:	mov	x1, x0
  407a70:	mov	w0, wzr
  407a74:	mov	x29, sp
  407a78:	bl	407a2c <ferror@plt+0x5a2c>
  407a7c:	ldp	x29, x30, [sp], #16
  407a80:	ret
  407a84:	sub	sp, sp, #0x60
  407a88:	stp	x20, x19, [sp, #80]
  407a8c:	mov	w20, w0
  407a90:	add	x8, sp, #0x8
  407a94:	mov	w0, w1
  407a98:	stp	x29, x30, [sp, #64]
  407a9c:	add	x29, sp, #0x40
  407aa0:	mov	x19, x2
  407aa4:	bl	407acc <ferror@plt+0x5acc>
  407aa8:	add	x3, sp, #0x8
  407aac:	mov	x2, #0xffffffffffffffff    	// #-1
  407ab0:	mov	w0, w20
  407ab4:	mov	x1, x19
  407ab8:	bl	4078a0 <ferror@plt+0x58a0>
  407abc:	ldp	x20, x19, [sp, #80]
  407ac0:	ldp	x29, x30, [sp, #64]
  407ac4:	add	sp, sp, #0x60
  407ac8:	ret
  407acc:	stp	x29, x30, [sp, #-16]!
  407ad0:	movi	v0.2d, #0x0
  407ad4:	cmp	w0, #0xa
  407ad8:	mov	x29, sp
  407adc:	str	xzr, [x8, #48]
  407ae0:	stp	q0, q0, [x8, #16]
  407ae4:	str	q0, [x8]
  407ae8:	b.eq	407af8 <ferror@plt+0x5af8>  // b.none
  407aec:	str	w0, [x8]
  407af0:	ldp	x29, x30, [sp], #16
  407af4:	ret
  407af8:	bl	401dd0 <abort@plt>
  407afc:	sub	sp, sp, #0x70
  407b00:	str	x21, [sp, #80]
  407b04:	mov	w21, w0
  407b08:	add	x8, sp, #0x8
  407b0c:	mov	w0, w1
  407b10:	stp	x29, x30, [sp, #64]
  407b14:	stp	x20, x19, [sp, #96]
  407b18:	add	x29, sp, #0x40
  407b1c:	mov	x19, x3
  407b20:	mov	x20, x2
  407b24:	bl	407acc <ferror@plt+0x5acc>
  407b28:	add	x3, sp, #0x8
  407b2c:	mov	w0, w21
  407b30:	mov	x1, x20
  407b34:	mov	x2, x19
  407b38:	bl	4078a0 <ferror@plt+0x58a0>
  407b3c:	ldp	x20, x19, [sp, #96]
  407b40:	ldr	x21, [sp, #80]
  407b44:	ldp	x29, x30, [sp, #64]
  407b48:	add	sp, sp, #0x70
  407b4c:	ret
  407b50:	stp	x29, x30, [sp, #-16]!
  407b54:	mov	x2, x1
  407b58:	mov	w1, w0
  407b5c:	mov	w0, wzr
  407b60:	mov	x29, sp
  407b64:	bl	407a84 <ferror@plt+0x5a84>
  407b68:	ldp	x29, x30, [sp], #16
  407b6c:	ret
  407b70:	stp	x29, x30, [sp, #-16]!
  407b74:	mov	x3, x2
  407b78:	mov	x2, x1
  407b7c:	mov	w1, w0
  407b80:	mov	w0, wzr
  407b84:	mov	x29, sp
  407b88:	bl	407afc <ferror@plt+0x5afc>
  407b8c:	ldp	x29, x30, [sp], #16
  407b90:	ret
  407b94:	sub	sp, sp, #0x60
  407b98:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  407b9c:	add	x9, x9, #0x4d0
  407ba0:	ldp	q0, q1, [x9]
  407ba4:	ldr	q2, [x9, #32]
  407ba8:	ldr	x9, [x9, #48]
  407bac:	mov	w8, w2
  407bb0:	stp	x20, x19, [sp, #80]
  407bb4:	mov	x19, x1
  407bb8:	mov	x20, x0
  407bbc:	mov	x0, sp
  407bc0:	mov	w2, #0x1                   	// #1
  407bc4:	mov	w1, w8
  407bc8:	stp	x29, x30, [sp, #64]
  407bcc:	add	x29, sp, #0x40
  407bd0:	stp	q0, q1, [sp]
  407bd4:	str	q2, [sp, #32]
  407bd8:	str	x9, [sp, #48]
  407bdc:	bl	406960 <ferror@plt+0x4960>
  407be0:	mov	x3, sp
  407be4:	mov	w0, wzr
  407be8:	mov	x1, x20
  407bec:	mov	x2, x19
  407bf0:	bl	4078a0 <ferror@plt+0x58a0>
  407bf4:	ldp	x20, x19, [sp, #80]
  407bf8:	ldp	x29, x30, [sp, #64]
  407bfc:	add	sp, sp, #0x60
  407c00:	ret
  407c04:	stp	x29, x30, [sp, #-16]!
  407c08:	mov	w2, w1
  407c0c:	mov	x1, #0xffffffffffffffff    	// #-1
  407c10:	mov	x29, sp
  407c14:	bl	407b94 <ferror@plt+0x5b94>
  407c18:	ldp	x29, x30, [sp], #16
  407c1c:	ret
  407c20:	stp	x29, x30, [sp, #-16]!
  407c24:	mov	w1, #0x3a                  	// #58
  407c28:	mov	x29, sp
  407c2c:	bl	407c04 <ferror@plt+0x5c04>
  407c30:	ldp	x29, x30, [sp], #16
  407c34:	ret
  407c38:	stp	x29, x30, [sp, #-16]!
  407c3c:	mov	w2, #0x3a                  	// #58
  407c40:	mov	x29, sp
  407c44:	bl	407b94 <ferror@plt+0x5b94>
  407c48:	ldp	x29, x30, [sp], #16
  407c4c:	ret
  407c50:	sub	sp, sp, #0x60
  407c54:	stp	x20, x19, [sp, #80]
  407c58:	mov	w20, w0
  407c5c:	add	x8, sp, #0x8
  407c60:	mov	w0, w1
  407c64:	stp	x29, x30, [sp, #64]
  407c68:	add	x29, sp, #0x40
  407c6c:	mov	x19, x2
  407c70:	bl	407acc <ferror@plt+0x5acc>
  407c74:	add	x0, sp, #0x8
  407c78:	mov	w1, #0x3a                  	// #58
  407c7c:	mov	w2, #0x1                   	// #1
  407c80:	bl	406960 <ferror@plt+0x4960>
  407c84:	add	x3, sp, #0x8
  407c88:	mov	x2, #0xffffffffffffffff    	// #-1
  407c8c:	mov	w0, w20
  407c90:	mov	x1, x19
  407c94:	bl	4078a0 <ferror@plt+0x58a0>
  407c98:	ldp	x20, x19, [sp, #80]
  407c9c:	ldp	x29, x30, [sp, #64]
  407ca0:	add	sp, sp, #0x60
  407ca4:	ret
  407ca8:	stp	x29, x30, [sp, #-16]!
  407cac:	mov	x4, #0xffffffffffffffff    	// #-1
  407cb0:	mov	x29, sp
  407cb4:	bl	407cc0 <ferror@plt+0x5cc0>
  407cb8:	ldp	x29, x30, [sp], #16
  407cbc:	ret
  407cc0:	sub	sp, sp, #0x70
  407cc4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  407cc8:	add	x8, x8, #0x4d0
  407ccc:	ldp	q0, q1, [x8]
  407cd0:	ldr	q2, [x8, #32]
  407cd4:	ldr	x8, [x8, #48]
  407cd8:	str	x21, [sp, #80]
  407cdc:	mov	w21, w0
  407ce0:	mov	x0, sp
  407ce4:	stp	x29, x30, [sp, #64]
  407ce8:	stp	x20, x19, [sp, #96]
  407cec:	add	x29, sp, #0x40
  407cf0:	mov	x19, x4
  407cf4:	mov	x20, x3
  407cf8:	stp	q0, q1, [sp]
  407cfc:	str	q2, [sp, #32]
  407d00:	str	x8, [sp, #48]
  407d04:	bl	4069b8 <ferror@plt+0x49b8>
  407d08:	mov	x3, sp
  407d0c:	mov	w0, w21
  407d10:	mov	x1, x20
  407d14:	mov	x2, x19
  407d18:	bl	4078a0 <ferror@plt+0x58a0>
  407d1c:	ldp	x20, x19, [sp, #96]
  407d20:	ldr	x21, [sp, #80]
  407d24:	ldp	x29, x30, [sp, #64]
  407d28:	add	sp, sp, #0x70
  407d2c:	ret
  407d30:	stp	x29, x30, [sp, #-16]!
  407d34:	mov	x3, x2
  407d38:	mov	x2, x1
  407d3c:	mov	x1, x0
  407d40:	mov	w0, wzr
  407d44:	mov	x29, sp
  407d48:	bl	407ca8 <ferror@plt+0x5ca8>
  407d4c:	ldp	x29, x30, [sp], #16
  407d50:	ret
  407d54:	stp	x29, x30, [sp, #-16]!
  407d58:	mov	x4, x3
  407d5c:	mov	x3, x2
  407d60:	mov	x2, x1
  407d64:	mov	x1, x0
  407d68:	mov	w0, wzr
  407d6c:	mov	x29, sp
  407d70:	bl	407cc0 <ferror@plt+0x5cc0>
  407d74:	ldp	x29, x30, [sp], #16
  407d78:	ret
  407d7c:	stp	x29, x30, [sp, #-16]!
  407d80:	adrp	x3, 41d000 <ferror@plt+0x1b000>
  407d84:	add	x3, x3, #0x2d8
  407d88:	mov	x29, sp
  407d8c:	bl	4078a0 <ferror@plt+0x58a0>
  407d90:	ldp	x29, x30, [sp], #16
  407d94:	ret
  407d98:	stp	x29, x30, [sp, #-16]!
  407d9c:	mov	x2, x1
  407da0:	mov	x1, x0
  407da4:	mov	w0, wzr
  407da8:	mov	x29, sp
  407dac:	bl	407d7c <ferror@plt+0x5d7c>
  407db0:	ldp	x29, x30, [sp], #16
  407db4:	ret
  407db8:	stp	x29, x30, [sp, #-16]!
  407dbc:	mov	x2, #0xffffffffffffffff    	// #-1
  407dc0:	mov	x29, sp
  407dc4:	bl	407d7c <ferror@plt+0x5d7c>
  407dc8:	ldp	x29, x30, [sp], #16
  407dcc:	ret
  407dd0:	stp	x29, x30, [sp, #-16]!
  407dd4:	mov	x1, x0
  407dd8:	mov	w0, wzr
  407ddc:	mov	x29, sp
  407de0:	bl	407db8 <ferror@plt+0x5db8>
  407de4:	ldp	x29, x30, [sp], #16
  407de8:	ret
  407dec:	stp	x29, x30, [sp, #-48]!
  407df0:	stp	x20, x19, [sp, #32]
  407df4:	mov	x20, x0
  407df8:	mov	w19, w1
  407dfc:	mov	w2, #0x5                   	// #5
  407e00:	mov	x0, xzr
  407e04:	mov	x1, x20
  407e08:	str	x21, [sp, #16]
  407e0c:	mov	x29, sp
  407e10:	bl	401f40 <dcgettext@plt>
  407e14:	cmp	x0, x20
  407e18:	b.ne	407ea4 <ferror@plt+0x5ea4>  // b.any
  407e1c:	bl	4094b8 <ferror@plt+0x74b8>
  407e20:	mov	w1, #0x55                  	// #85
  407e24:	mov	w2, #0x54                  	// #84
  407e28:	mov	w3, #0x46                  	// #70
  407e2c:	mov	w4, #0x2d                  	// #45
  407e30:	mov	w5, #0x38                  	// #56
  407e34:	mov	w6, wzr
  407e38:	mov	w7, wzr
  407e3c:	mov	x21, x0
  407e40:	bl	407ed0 <ferror@plt+0x5ed0>
  407e44:	cbz	w0, 407e60 <ferror@plt+0x5e60>
  407e48:	ldrb	w8, [x20]
  407e4c:	adrp	x9, 40b000 <ferror@plt+0x9000>
  407e50:	adrp	x10, 40b000 <ferror@plt+0x9000>
  407e54:	add	x9, x9, #0xbb4
  407e58:	add	x10, x10, #0xbb0
  407e5c:	b	407e9c <ferror@plt+0x5e9c>
  407e60:	mov	w1, #0x47                  	// #71
  407e64:	mov	w2, #0x42                  	// #66
  407e68:	mov	w3, #0x31                  	// #49
  407e6c:	mov	w4, #0x38                  	// #56
  407e70:	mov	w5, #0x30                  	// #48
  407e74:	mov	w6, #0x33                  	// #51
  407e78:	mov	w7, #0x30                  	// #48
  407e7c:	mov	x0, x21
  407e80:	bl	407ed0 <ferror@plt+0x5ed0>
  407e84:	cbz	w0, 407eb4 <ferror@plt+0x5eb4>
  407e88:	ldrb	w8, [x20]
  407e8c:	adrp	x9, 40b000 <ferror@plt+0x9000>
  407e90:	adrp	x10, 40b000 <ferror@plt+0x9000>
  407e94:	add	x9, x9, #0xbbc
  407e98:	add	x10, x10, #0xbb8
  407e9c:	cmp	w8, #0x60
  407ea0:	csel	x0, x10, x9, eq  // eq = none
  407ea4:	ldp	x20, x19, [sp, #32]
  407ea8:	ldr	x21, [sp, #16]
  407eac:	ldp	x29, x30, [sp], #48
  407eb0:	ret
  407eb4:	adrp	x8, 40b000 <ferror@plt+0x9000>
  407eb8:	adrp	x9, 40b000 <ferror@plt+0x9000>
  407ebc:	add	x8, x8, #0x9f5
  407ec0:	add	x9, x9, #0xbac
  407ec4:	cmp	w19, #0x9
  407ec8:	csel	x0, x9, x8, eq  // eq = none
  407ecc:	b	407ea4 <ferror@plt+0x5ea4>
  407ed0:	stp	x29, x30, [sp, #-80]!
  407ed4:	stp	x26, x25, [sp, #16]
  407ed8:	mov	x25, x0
  407edc:	and	w0, w1, #0xff
  407ee0:	stp	x24, x23, [sp, #32]
  407ee4:	stp	x22, x21, [sp, #48]
  407ee8:	stp	x20, x19, [sp, #64]
  407eec:	mov	x29, sp
  407ef0:	mov	w19, w7
  407ef4:	mov	w20, w6
  407ef8:	mov	w21, w5
  407efc:	mov	w22, w4
  407f00:	mov	w23, w3
  407f04:	mov	w24, w2
  407f08:	mov	w26, w1
  407f0c:	bl	409390 <ferror@plt+0x7390>
  407f10:	ldrb	w8, [x25]
  407f14:	tbz	w0, #0, 407f2c <ferror@plt+0x5f2c>
  407f18:	and	w8, w8, #0xffffffdf
  407f1c:	cmp	w8, w26, uxtb
  407f20:	b.eq	407f34 <ferror@plt+0x5f34>  // b.none
  407f24:	mov	w0, wzr
  407f28:	b	407f64 <ferror@plt+0x5f64>
  407f2c:	cmp	w8, w26, uxtb
  407f30:	b.ne	407f24 <ferror@plt+0x5f24>  // b.any
  407f34:	tst	w26, #0xff
  407f38:	b.eq	407f60 <ferror@plt+0x5f60>  // b.none
  407f3c:	mov	x0, x25
  407f40:	mov	w1, w24
  407f44:	mov	w2, w23
  407f48:	mov	w3, w22
  407f4c:	mov	w4, w21
  407f50:	mov	w5, w20
  407f54:	mov	w6, w19
  407f58:	bl	407f7c <ferror@plt+0x5f7c>
  407f5c:	b	407f64 <ferror@plt+0x5f64>
  407f60:	mov	w0, #0x1                   	// #1
  407f64:	ldp	x20, x19, [sp, #64]
  407f68:	ldp	x22, x21, [sp, #48]
  407f6c:	ldp	x24, x23, [sp, #32]
  407f70:	ldp	x26, x25, [sp, #16]
  407f74:	ldp	x29, x30, [sp], #80
  407f78:	ret
  407f7c:	stp	x29, x30, [sp, #-80]!
  407f80:	stp	x24, x23, [sp, #32]
  407f84:	mov	x24, x0
  407f88:	and	w0, w1, #0xff
  407f8c:	str	x25, [sp, #16]
  407f90:	stp	x22, x21, [sp, #48]
  407f94:	stp	x20, x19, [sp, #64]
  407f98:	mov	x29, sp
  407f9c:	mov	w19, w6
  407fa0:	mov	w20, w5
  407fa4:	mov	w21, w4
  407fa8:	mov	w22, w3
  407fac:	mov	w23, w2
  407fb0:	mov	w25, w1
  407fb4:	bl	409390 <ferror@plt+0x7390>
  407fb8:	ldrb	w8, [x24, #1]
  407fbc:	tbz	w0, #0, 407fd4 <ferror@plt+0x5fd4>
  407fc0:	and	w8, w8, #0xffffffdf
  407fc4:	cmp	w8, w25, uxtb
  407fc8:	b.eq	407fdc <ferror@plt+0x5fdc>  // b.none
  407fcc:	mov	w0, wzr
  407fd0:	b	408008 <ferror@plt+0x6008>
  407fd4:	cmp	w8, w25, uxtb
  407fd8:	b.ne	407fcc <ferror@plt+0x5fcc>  // b.any
  407fdc:	tst	w25, #0xff
  407fe0:	b.eq	408004 <ferror@plt+0x6004>  // b.none
  407fe4:	mov	x0, x24
  407fe8:	mov	w1, w23
  407fec:	mov	w2, w22
  407ff0:	mov	w3, w21
  407ff4:	mov	w4, w20
  407ff8:	mov	w5, w19
  407ffc:	bl	408020 <ferror@plt+0x6020>
  408000:	b	408008 <ferror@plt+0x6008>
  408004:	mov	w0, #0x1                   	// #1
  408008:	ldp	x20, x19, [sp, #64]
  40800c:	ldp	x22, x21, [sp, #48]
  408010:	ldp	x24, x23, [sp, #32]
  408014:	ldr	x25, [sp, #16]
  408018:	ldp	x29, x30, [sp], #80
  40801c:	ret
  408020:	stp	x29, x30, [sp, #-64]!
  408024:	stp	x24, x23, [sp, #16]
  408028:	mov	x23, x0
  40802c:	and	w0, w1, #0xff
  408030:	stp	x22, x21, [sp, #32]
  408034:	stp	x20, x19, [sp, #48]
  408038:	mov	x29, sp
  40803c:	mov	w19, w5
  408040:	mov	w20, w4
  408044:	mov	w21, w3
  408048:	mov	w22, w2
  40804c:	mov	w24, w1
  408050:	bl	409390 <ferror@plt+0x7390>
  408054:	ldrb	w8, [x23, #2]
  408058:	tbz	w0, #0, 408070 <ferror@plt+0x6070>
  40805c:	and	w8, w8, #0xffffffdf
  408060:	cmp	w8, w24, uxtb
  408064:	b.eq	408078 <ferror@plt+0x6078>  // b.none
  408068:	mov	w0, wzr
  40806c:	b	4080a0 <ferror@plt+0x60a0>
  408070:	cmp	w8, w24, uxtb
  408074:	b.ne	408068 <ferror@plt+0x6068>  // b.any
  408078:	tst	w24, #0xff
  40807c:	b.eq	40809c <ferror@plt+0x609c>  // b.none
  408080:	mov	x0, x23
  408084:	mov	w1, w22
  408088:	mov	w2, w21
  40808c:	mov	w3, w20
  408090:	mov	w4, w19
  408094:	bl	4080b4 <ferror@plt+0x60b4>
  408098:	b	4080a0 <ferror@plt+0x60a0>
  40809c:	mov	w0, #0x1                   	// #1
  4080a0:	ldp	x20, x19, [sp, #48]
  4080a4:	ldp	x22, x21, [sp, #32]
  4080a8:	ldp	x24, x23, [sp, #16]
  4080ac:	ldp	x29, x30, [sp], #64
  4080b0:	ret
  4080b4:	stp	x29, x30, [sp, #-64]!
  4080b8:	stp	x22, x21, [sp, #32]
  4080bc:	mov	x22, x0
  4080c0:	and	w0, w1, #0xff
  4080c4:	str	x23, [sp, #16]
  4080c8:	stp	x20, x19, [sp, #48]
  4080cc:	mov	x29, sp
  4080d0:	mov	w19, w4
  4080d4:	mov	w20, w3
  4080d8:	mov	w21, w2
  4080dc:	mov	w23, w1
  4080e0:	bl	409390 <ferror@plt+0x7390>
  4080e4:	ldrb	w8, [x22, #3]
  4080e8:	tbz	w0, #0, 408100 <ferror@plt+0x6100>
  4080ec:	and	w8, w8, #0xffffffdf
  4080f0:	cmp	w8, w23, uxtb
  4080f4:	b.eq	408108 <ferror@plt+0x6108>  // b.none
  4080f8:	mov	w0, wzr
  4080fc:	b	40812c <ferror@plt+0x612c>
  408100:	cmp	w8, w23, uxtb
  408104:	b.ne	4080f8 <ferror@plt+0x60f8>  // b.any
  408108:	tst	w23, #0xff
  40810c:	b.eq	408128 <ferror@plt+0x6128>  // b.none
  408110:	mov	x0, x22
  408114:	mov	w1, w21
  408118:	mov	w2, w20
  40811c:	mov	w3, w19
  408120:	bl	408140 <ferror@plt+0x6140>
  408124:	b	40812c <ferror@plt+0x612c>
  408128:	mov	w0, #0x1                   	// #1
  40812c:	ldp	x20, x19, [sp, #48]
  408130:	ldp	x22, x21, [sp, #32]
  408134:	ldr	x23, [sp, #16]
  408138:	ldp	x29, x30, [sp], #64
  40813c:	ret
  408140:	stp	x29, x30, [sp, #-48]!
  408144:	stp	x22, x21, [sp, #16]
  408148:	mov	x21, x0
  40814c:	and	w0, w1, #0xff
  408150:	stp	x20, x19, [sp, #32]
  408154:	mov	x29, sp
  408158:	mov	w19, w3
  40815c:	mov	w20, w2
  408160:	mov	w22, w1
  408164:	bl	409390 <ferror@plt+0x7390>
  408168:	ldrb	w8, [x21, #4]
  40816c:	tbz	w0, #0, 408184 <ferror@plt+0x6184>
  408170:	and	w8, w8, #0xffffffdf
  408174:	cmp	w8, w22, uxtb
  408178:	b.eq	40818c <ferror@plt+0x618c>  // b.none
  40817c:	mov	w0, wzr
  408180:	b	4081ac <ferror@plt+0x61ac>
  408184:	cmp	w8, w22, uxtb
  408188:	b.ne	40817c <ferror@plt+0x617c>  // b.any
  40818c:	tst	w22, #0xff
  408190:	b.eq	4081a8 <ferror@plt+0x61a8>  // b.none
  408194:	mov	x0, x21
  408198:	mov	w1, w20
  40819c:	mov	w2, w19
  4081a0:	bl	4081bc <ferror@plt+0x61bc>
  4081a4:	b	4081ac <ferror@plt+0x61ac>
  4081a8:	mov	w0, #0x1                   	// #1
  4081ac:	ldp	x20, x19, [sp, #32]
  4081b0:	ldp	x22, x21, [sp, #16]
  4081b4:	ldp	x29, x30, [sp], #48
  4081b8:	ret
  4081bc:	stp	x29, x30, [sp, #-48]!
  4081c0:	stp	x20, x19, [sp, #32]
  4081c4:	mov	x20, x0
  4081c8:	and	w0, w1, #0xff
  4081cc:	str	x21, [sp, #16]
  4081d0:	mov	x29, sp
  4081d4:	mov	w19, w2
  4081d8:	mov	w21, w1
  4081dc:	bl	409390 <ferror@plt+0x7390>
  4081e0:	ldrb	w8, [x20, #5]
  4081e4:	tbz	w0, #0, 4081fc <ferror@plt+0x61fc>
  4081e8:	and	w8, w8, #0xffffffdf
  4081ec:	cmp	w8, w21, uxtb
  4081f0:	b.eq	408204 <ferror@plt+0x6204>  // b.none
  4081f4:	mov	w0, wzr
  4081f8:	b	408220 <ferror@plt+0x6220>
  4081fc:	cmp	w8, w21, uxtb
  408200:	b.ne	4081f4 <ferror@plt+0x61f4>  // b.any
  408204:	tst	w21, #0xff
  408208:	b.eq	40821c <ferror@plt+0x621c>  // b.none
  40820c:	mov	x0, x20
  408210:	mov	w1, w19
  408214:	bl	408230 <ferror@plt+0x6230>
  408218:	b	408220 <ferror@plt+0x6220>
  40821c:	mov	w0, #0x1                   	// #1
  408220:	ldp	x20, x19, [sp, #32]
  408224:	ldr	x21, [sp, #16]
  408228:	ldp	x29, x30, [sp], #48
  40822c:	ret
  408230:	stp	x29, x30, [sp, #-32]!
  408234:	stp	x20, x19, [sp, #16]
  408238:	mov	x19, x0
  40823c:	and	w0, w1, #0xff
  408240:	mov	x29, sp
  408244:	mov	w20, w1
  408248:	bl	409390 <ferror@plt+0x7390>
  40824c:	ldrb	w8, [x19, #6]
  408250:	tbz	w0, #0, 408268 <ferror@plt+0x6268>
  408254:	and	w8, w8, #0xffffffdf
  408258:	cmp	w8, w20, uxtb
  40825c:	b.eq	408270 <ferror@plt+0x6270>  // b.none
  408260:	mov	w0, wzr
  408264:	b	408288 <ferror@plt+0x6288>
  408268:	cmp	w8, w20, uxtb
  40826c:	b.ne	408260 <ferror@plt+0x6260>  // b.any
  408270:	tst	w20, #0xff
  408274:	b.eq	408284 <ferror@plt+0x6284>  // b.none
  408278:	mov	x0, x19
  40827c:	bl	408294 <ferror@plt+0x6294>
  408280:	b	408288 <ferror@plt+0x6288>
  408284:	mov	w0, #0x1                   	// #1
  408288:	ldp	x20, x19, [sp, #16]
  40828c:	ldp	x29, x30, [sp], #32
  408290:	ret
  408294:	stp	x29, x30, [sp, #-32]!
  408298:	str	x19, [sp, #16]
  40829c:	mov	x19, x0
  4082a0:	mov	w0, wzr
  4082a4:	mov	x29, sp
  4082a8:	bl	409390 <ferror@plt+0x7390>
  4082ac:	ldrb	w8, [x19, #7]
  4082b0:	tbz	w0, #0, 4082c4 <ferror@plt+0x62c4>
  4082b4:	tst	w8, #0xffffffdf
  4082b8:	b.eq	4082c8 <ferror@plt+0x62c8>  // b.none
  4082bc:	mov	w0, wzr
  4082c0:	b	4082cc <ferror@plt+0x62cc>
  4082c4:	cbnz	w8, 4082bc <ferror@plt+0x62bc>
  4082c8:	mov	w0, #0x1                   	// #1
  4082cc:	ldr	x19, [sp, #16]
  4082d0:	ldp	x29, x30, [sp], #32
  4082d4:	ret
  4082d8:	stp	x29, x30, [sp, #-64]!
  4082dc:	stp	x24, x23, [sp, #16]
  4082e0:	stp	x22, x21, [sp, #32]
  4082e4:	stp	x20, x19, [sp, #48]
  4082e8:	mov	x19, x2
  4082ec:	mov	x20, x1
  4082f0:	mov	w21, w0
  4082f4:	mov	w24, #0x7ff00000            	// #2146435072
  4082f8:	mov	x29, sp
  4082fc:	b	40830c <ferror@plt+0x630c>
  408300:	mov	w8, #0x1                   	// #1
  408304:	mov	x22, x23
  408308:	cbnz	w8, 408364 <ferror@plt+0x6364>
  40830c:	mov	w0, w21
  408310:	mov	x1, x20
  408314:	mov	x2, x19
  408318:	bl	401f00 <read@plt>
  40831c:	mov	x23, x0
  408320:	tbz	x0, #63, 408300 <ferror@plt+0x6300>
  408324:	bl	401fb0 <__errno_location@plt>
  408328:	ldr	w8, [x0]
  40832c:	cmp	w8, #0x4
  408330:	b.ne	40833c <ferror@plt+0x633c>  // b.any
  408334:	mov	w8, wzr
  408338:	b	408308 <ferror@plt+0x6308>
  40833c:	cmp	w8, #0x16
  408340:	cset	w8, eq  // eq = none
  408344:	cmp	x19, x24
  408348:	cset	w9, hi  // hi = pmore
  40834c:	and	w10, w9, w8
  408350:	tst	w9, w8
  408354:	csel	x19, x24, x19, ne  // ne = any
  408358:	csel	x22, x22, x23, ne  // ne = any
  40835c:	eor	w8, w10, #0x1
  408360:	b	408308 <ferror@plt+0x6308>
  408364:	mov	x0, x22
  408368:	ldp	x20, x19, [sp, #48]
  40836c:	ldp	x22, x21, [sp, #32]
  408370:	ldp	x24, x23, [sp, #16]
  408374:	ldp	x29, x30, [sp], #64
  408378:	ret
  40837c:	stp	x29, x30, [sp, #-32]!
  408380:	stp	x20, x19, [sp, #16]
  408384:	mov	x19, x1
  408388:	mov	w1, wzr
  40838c:	mov	x2, x19
  408390:	mov	x29, sp
  408394:	mov	x20, x0
  408398:	bl	401f10 <memchr@plt>
  40839c:	sub	x8, x0, x20
  4083a0:	cmp	x0, #0x0
  4083a4:	csinc	x0, x19, x8, eq  // eq = none
  4083a8:	ldp	x20, x19, [sp, #16]
  4083ac:	ldp	x29, x30, [sp], #32
  4083b0:	ret
  4083b4:	stp	x29, x30, [sp, #-48]!
  4083b8:	stp	x20, x19, [sp, #32]
  4083bc:	mov	w19, w0
  4083c0:	cmp	w0, #0x2
  4083c4:	stp	x22, x21, [sp, #16]
  4083c8:	mov	x29, sp
  4083cc:	b.hi	4083f8 <ferror@plt+0x63f8>  // b.pmore
  4083d0:	mov	w0, w19
  4083d4:	bl	4096d0 <ferror@plt+0x76d0>
  4083d8:	mov	w20, w0
  4083dc:	bl	401fb0 <__errno_location@plt>
  4083e0:	ldr	w22, [x0]
  4083e4:	mov	x21, x0
  4083e8:	mov	w0, w19
  4083ec:	bl	401d70 <close@plt>
  4083f0:	mov	w19, w20
  4083f4:	str	w22, [x21]
  4083f8:	mov	w0, w19
  4083fc:	ldp	x20, x19, [sp, #32]
  408400:	ldp	x22, x21, [sp, #16]
  408404:	ldp	x29, x30, [sp], #48
  408408:	ret
  40840c:	sub	sp, sp, #0x50
  408410:	str	x21, [sp, #48]
  408414:	stp	x20, x19, [sp, #64]
  408418:	mov	x21, x5
  40841c:	mov	x20, x4
  408420:	mov	x4, x3
  408424:	mov	x3, x2
  408428:	mov	x19, x0
  40842c:	stp	x29, x30, [sp, #32]
  408430:	add	x29, sp, #0x20
  408434:	cbz	x1, 408450 <ferror@plt+0x6450>
  408438:	mov	x2, x1
  40843c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  408440:	add	x1, x1, #0xbc9
  408444:	mov	x0, x19
  408448:	bl	401fe0 <fprintf@plt>
  40844c:	b	408468 <ferror@plt+0x6468>
  408450:	adrp	x1, 40b000 <ferror@plt+0x9000>
  408454:	add	x1, x1, #0xbd5
  408458:	mov	x0, x19
  40845c:	mov	x2, x3
  408460:	mov	x3, x4
  408464:	bl	401fe0 <fprintf@plt>
  408468:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40846c:	add	x1, x1, #0xbdc
  408470:	mov	w2, #0x5                   	// #5
  408474:	mov	x0, xzr
  408478:	bl	401f40 <dcgettext@plt>
  40847c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  408480:	mov	x2, x0
  408484:	add	x1, x1, #0xe91
  408488:	mov	w3, #0x7e3                 	// #2019
  40848c:	mov	x0, x19
  408490:	bl	401fe0 <fprintf@plt>
  408494:	adrp	x1, 40b000 <ferror@plt+0x9000>
  408498:	add	x1, x1, #0xbe0
  40849c:	mov	w2, #0x5                   	// #5
  4084a0:	mov	x0, xzr
  4084a4:	bl	401f40 <dcgettext@plt>
  4084a8:	mov	x1, x19
  4084ac:	bl	401b40 <fputs@plt>
  4084b0:	cmp	x21, #0x9
  4084b4:	b.hi	4084f8 <ferror@plt+0x64f8>  // b.pmore
  4084b8:	adrp	x8, 40b000 <ferror@plt+0x9000>
  4084bc:	add	x8, x8, #0xbbf
  4084c0:	adr	x9, 4084d0 <ferror@plt+0x64d0>
  4084c4:	ldrb	w10, [x8, x21]
  4084c8:	add	x9, x9, x10, lsl #2
  4084cc:	br	x9
  4084d0:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4084d4:	add	x1, x1, #0xcac
  4084d8:	mov	w2, #0x5                   	// #5
  4084dc:	mov	x0, xzr
  4084e0:	bl	401f40 <dcgettext@plt>
  4084e4:	ldr	x2, [x20]
  4084e8:	mov	x1, x0
  4084ec:	mov	x0, x19
  4084f0:	bl	401fe0 <fprintf@plt>
  4084f4:	b	408678 <ferror@plt+0x6678>
  4084f8:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4084fc:	add	x1, x1, #0xdeb
  408500:	b	408614 <ferror@plt+0x6614>
  408504:	adrp	x1, 40b000 <ferror@plt+0x9000>
  408508:	add	x1, x1, #0xcbc
  40850c:	mov	w2, #0x5                   	// #5
  408510:	mov	x0, xzr
  408514:	bl	401f40 <dcgettext@plt>
  408518:	ldp	x2, x3, [x20]
  40851c:	mov	x1, x0
  408520:	mov	x0, x19
  408524:	bl	401fe0 <fprintf@plt>
  408528:	b	408678 <ferror@plt+0x6678>
  40852c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  408530:	add	x1, x1, #0xcd3
  408534:	mov	w2, #0x5                   	// #5
  408538:	mov	x0, xzr
  40853c:	bl	401f40 <dcgettext@plt>
  408540:	ldp	x2, x3, [x20]
  408544:	ldr	x4, [x20, #16]
  408548:	mov	x1, x0
  40854c:	mov	x0, x19
  408550:	bl	401fe0 <fprintf@plt>
  408554:	b	408678 <ferror@plt+0x6678>
  408558:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40855c:	add	x1, x1, #0xcef
  408560:	mov	w2, #0x5                   	// #5
  408564:	mov	x0, xzr
  408568:	bl	401f40 <dcgettext@plt>
  40856c:	ldp	x2, x3, [x20]
  408570:	ldp	x4, x5, [x20, #16]
  408574:	mov	x1, x0
  408578:	mov	x0, x19
  40857c:	bl	401fe0 <fprintf@plt>
  408580:	b	408678 <ferror@plt+0x6678>
  408584:	adrp	x1, 40b000 <ferror@plt+0x9000>
  408588:	add	x1, x1, #0xd0f
  40858c:	mov	w2, #0x5                   	// #5
  408590:	mov	x0, xzr
  408594:	bl	401f40 <dcgettext@plt>
  408598:	ldp	x2, x3, [x20]
  40859c:	ldp	x4, x5, [x20, #16]
  4085a0:	ldr	x6, [x20, #32]
  4085a4:	mov	x1, x0
  4085a8:	mov	x0, x19
  4085ac:	bl	401fe0 <fprintf@plt>
  4085b0:	b	408678 <ferror@plt+0x6678>
  4085b4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4085b8:	add	x1, x1, #0xd33
  4085bc:	mov	w2, #0x5                   	// #5
  4085c0:	mov	x0, xzr
  4085c4:	bl	401f40 <dcgettext@plt>
  4085c8:	ldp	x2, x3, [x20]
  4085cc:	ldp	x4, x5, [x20, #16]
  4085d0:	ldp	x6, x7, [x20, #32]
  4085d4:	mov	x1, x0
  4085d8:	b	408670 <ferror@plt+0x6670>
  4085dc:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4085e0:	add	x1, x1, #0xd5b
  4085e4:	mov	w2, #0x5                   	// #5
  4085e8:	mov	x0, xzr
  4085ec:	bl	401f40 <dcgettext@plt>
  4085f0:	ldr	x8, [x20, #48]
  4085f4:	ldp	x2, x3, [x20]
  4085f8:	ldp	x4, x5, [x20, #16]
  4085fc:	ldp	x6, x7, [x20, #32]
  408600:	mov	x1, x0
  408604:	str	x8, [sp]
  408608:	b	408670 <ferror@plt+0x6670>
  40860c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  408610:	add	x1, x1, #0xdb7
  408614:	mov	w2, #0x5                   	// #5
  408618:	mov	x0, xzr
  40861c:	bl	401f40 <dcgettext@plt>
  408620:	ldp	x2, x3, [x20]
  408624:	ldp	x4, x5, [x20, #16]
  408628:	ldp	x6, x7, [x20, #32]
  40862c:	ldr	q0, [x20, #48]
  408630:	ldr	x8, [x20, #64]
  408634:	mov	x1, x0
  408638:	str	q0, [sp]
  40863c:	str	x8, [sp, #16]
  408640:	b	408670 <ferror@plt+0x6670>
  408644:	adrp	x1, 40b000 <ferror@plt+0x9000>
  408648:	add	x1, x1, #0xd87
  40864c:	mov	w2, #0x5                   	// #5
  408650:	mov	x0, xzr
  408654:	bl	401f40 <dcgettext@plt>
  408658:	ldp	x8, x9, [x20, #48]
  40865c:	ldp	x2, x3, [x20]
  408660:	ldp	x4, x5, [x20, #16]
  408664:	ldp	x6, x7, [x20, #32]
  408668:	mov	x1, x0
  40866c:	stp	x8, x9, [sp]
  408670:	mov	x0, x19
  408674:	bl	401fe0 <fprintf@plt>
  408678:	ldp	x20, x19, [sp, #64]
  40867c:	ldr	x21, [sp, #48]
  408680:	ldp	x29, x30, [sp, #32]
  408684:	add	sp, sp, #0x50
  408688:	ret
  40868c:	stp	x29, x30, [sp, #-16]!
  408690:	mov	x8, xzr
  408694:	mov	x29, sp
  408698:	ldr	x9, [x4, x8, lsl #3]
  40869c:	add	x8, x8, #0x1
  4086a0:	cbnz	x9, 408698 <ferror@plt+0x6698>
  4086a4:	sub	x5, x8, #0x1
  4086a8:	bl	40840c <ferror@plt+0x640c>
  4086ac:	ldp	x29, x30, [sp], #16
  4086b0:	ret
  4086b4:	sub	sp, sp, #0x60
  4086b8:	mov	x5, xzr
  4086bc:	mov	x8, sp
  4086c0:	stp	x29, x30, [sp, #80]
  4086c4:	add	x29, sp, #0x50
  4086c8:	ldrsw	x9, [x4, #24]
  4086cc:	tbz	w9, #31, 4086e0 <ferror@plt+0x66e0>
  4086d0:	add	w10, w9, #0x8
  4086d4:	cmp	w10, #0x0
  4086d8:	str	w10, [x4, #24]
  4086dc:	b.le	408708 <ferror@plt+0x6708>
  4086e0:	ldr	x9, [x4]
  4086e4:	add	x10, x9, #0x8
  4086e8:	str	x10, [x4]
  4086ec:	ldr	x9, [x9]
  4086f0:	str	x9, [x8, x5, lsl #3]
  4086f4:	cbz	x9, 408714 <ferror@plt+0x6714>
  4086f8:	add	x5, x5, #0x1
  4086fc:	cmp	x5, #0xa
  408700:	b.ne	4086c8 <ferror@plt+0x66c8>  // b.any
  408704:	b	408714 <ferror@plt+0x6714>
  408708:	ldr	x10, [x4, #8]
  40870c:	add	x9, x10, x9
  408710:	b	4086ec <ferror@plt+0x66ec>
  408714:	mov	x4, sp
  408718:	bl	40840c <ferror@plt+0x640c>
  40871c:	ldp	x29, x30, [sp, #80]
  408720:	add	sp, sp, #0x60
  408724:	ret
  408728:	sub	sp, sp, #0xf0
  40872c:	stp	x29, x30, [sp, #224]
  408730:	add	x29, sp, #0xe0
  408734:	mov	x8, #0xffffffffffffffe0    	// #-32
  408738:	mov	x9, sp
  40873c:	sub	x10, x29, #0x60
  408740:	movk	x8, #0xff80, lsl #32
  408744:	add	x11, x29, #0x10
  408748:	add	x9, x9, #0x80
  40874c:	add	x10, x10, #0x20
  408750:	stp	x9, x8, [x29, #-16]
  408754:	stp	x11, x10, [x29, #-32]
  408758:	stp	x4, x5, [x29, #-96]
  40875c:	stp	x6, x7, [x29, #-80]
  408760:	stp	q0, q1, [sp]
  408764:	ldp	q0, q1, [x29, #-32]
  408768:	sub	x4, x29, #0x40
  40876c:	stp	q2, q3, [sp, #32]
  408770:	stp	q4, q5, [sp, #64]
  408774:	stp	q6, q7, [sp, #96]
  408778:	stp	q0, q1, [x29, #-64]
  40877c:	bl	4086b4 <ferror@plt+0x66b4>
  408780:	ldp	x29, x30, [sp, #224]
  408784:	add	sp, sp, #0xf0
  408788:	ret
  40878c:	stp	x29, x30, [sp, #-16]!
  408790:	adrp	x1, 40b000 <ferror@plt+0x9000>
  408794:	add	x1, x1, #0xe27
  408798:	mov	w2, #0x5                   	// #5
  40879c:	mov	x0, xzr
  4087a0:	mov	x29, sp
  4087a4:	bl	401f40 <dcgettext@plt>
  4087a8:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4087ac:	add	x1, x1, #0x8fe
  4087b0:	bl	401f90 <printf@plt>
  4087b4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4087b8:	add	x1, x1, #0xe3c
  4087bc:	mov	w2, #0x5                   	// #5
  4087c0:	mov	x0, xzr
  4087c4:	bl	401f40 <dcgettext@plt>
  4087c8:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4087cc:	adrp	x2, 40b000 <ferror@plt+0x9000>
  4087d0:	add	x1, x1, #0x76e
  4087d4:	add	x2, x2, #0x8a8
  4087d8:	bl	401f90 <printf@plt>
  4087dc:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4087e0:	add	x1, x1, #0xe50
  4087e4:	mov	w2, #0x5                   	// #5
  4087e8:	mov	x0, xzr
  4087ec:	bl	401f40 <dcgettext@plt>
  4087f0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4087f4:	ldr	x1, [x8, #816]
  4087f8:	bl	401b40 <fputs@plt>
  4087fc:	ldp	x29, x30, [sp], #16
  408800:	ret
  408804:	stp	x29, x30, [sp, #-16]!
  408808:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40880c:	udiv	x8, x8, x1
  408810:	cmp	x8, x0
  408814:	mov	x29, sp
  408818:	b.cc	40882c <ferror@plt+0x682c>  // b.lo, b.ul, b.last
  40881c:	mul	x0, x1, x0
  408820:	bl	408830 <ferror@plt+0x6830>
  408824:	ldp	x29, x30, [sp], #16
  408828:	ret
  40882c:	bl	408a34 <ferror@plt+0x6a34>
  408830:	stp	x29, x30, [sp, #-32]!
  408834:	str	x19, [sp, #16]
  408838:	mov	x29, sp
  40883c:	mov	x19, x0
  408840:	bl	401c70 <malloc@plt>
  408844:	cbz	x19, 40884c <ferror@plt+0x684c>
  408848:	cbz	x0, 408858 <ferror@plt+0x6858>
  40884c:	ldr	x19, [sp, #16]
  408850:	ldp	x29, x30, [sp], #32
  408854:	ret
  408858:	bl	408a34 <ferror@plt+0x6a34>
  40885c:	stp	x29, x30, [sp, #-16]!
  408860:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  408864:	udiv	x8, x8, x2
  408868:	cmp	x8, x1
  40886c:	mov	x29, sp
  408870:	b.cc	408884 <ferror@plt+0x6884>  // b.lo, b.ul, b.last
  408874:	mul	x1, x2, x1
  408878:	bl	408888 <ferror@plt+0x6888>
  40887c:	ldp	x29, x30, [sp], #16
  408880:	ret
  408884:	bl	408a34 <ferror@plt+0x6a34>
  408888:	stp	x29, x30, [sp, #-32]!
  40888c:	str	x19, [sp, #16]
  408890:	mov	x19, x1
  408894:	mov	x29, sp
  408898:	cbz	x0, 4088ac <ferror@plt+0x68ac>
  40889c:	cbnz	x19, 4088ac <ferror@plt+0x68ac>
  4088a0:	bl	401e60 <free@plt>
  4088a4:	mov	x0, xzr
  4088a8:	b	4088bc <ferror@plt+0x68bc>
  4088ac:	mov	x1, x19
  4088b0:	bl	401d40 <realloc@plt>
  4088b4:	cbz	x19, 4088bc <ferror@plt+0x68bc>
  4088b8:	cbz	x0, 4088c8 <ferror@plt+0x68c8>
  4088bc:	ldr	x19, [sp, #16]
  4088c0:	ldp	x29, x30, [sp], #32
  4088c4:	ret
  4088c8:	bl	408a34 <ferror@plt+0x6a34>
  4088cc:	stp	x29, x30, [sp, #-16]!
  4088d0:	ldr	x8, [x1]
  4088d4:	mov	x29, sp
  4088d8:	cbz	x0, 4088fc <ferror@plt+0x68fc>
  4088dc:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  4088e0:	movk	x9, #0x5554
  4088e4:	udiv	x9, x9, x2
  4088e8:	cmp	x9, x8
  4088ec:	b.ls	408934 <ferror@plt+0x6934>  // b.plast
  4088f0:	add	x8, x8, x8, lsr #1
  4088f4:	add	x8, x8, #0x1
  4088f8:	b	408920 <ferror@plt+0x6920>
  4088fc:	cbnz	x8, 408910 <ferror@plt+0x6910>
  408900:	mov	w8, #0x80                  	// #128
  408904:	udiv	x8, x8, x2
  408908:	cmp	x2, #0x80
  40890c:	cinc	x8, x8, hi  // hi = pmore
  408910:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  408914:	udiv	x9, x9, x2
  408918:	cmp	x9, x8
  40891c:	b.cc	408934 <ferror@plt+0x6934>  // b.lo, b.ul, b.last
  408920:	str	x8, [x1]
  408924:	mul	x1, x8, x2
  408928:	bl	408888 <ferror@plt+0x6888>
  40892c:	ldp	x29, x30, [sp], #16
  408930:	ret
  408934:	bl	408a34 <ferror@plt+0x6a34>
  408938:	stp	x29, x30, [sp, #-16]!
  40893c:	mov	x29, sp
  408940:	bl	408830 <ferror@plt+0x6830>
  408944:	ldp	x29, x30, [sp], #16
  408948:	ret
  40894c:	stp	x29, x30, [sp, #-16]!
  408950:	mov	w2, #0x1                   	// #1
  408954:	mov	x29, sp
  408958:	bl	4088cc <ferror@plt+0x68cc>
  40895c:	ldp	x29, x30, [sp], #16
  408960:	ret
  408964:	stp	x29, x30, [sp, #-32]!
  408968:	stp	x20, x19, [sp, #16]
  40896c:	mov	x29, sp
  408970:	mov	x19, x0
  408974:	bl	408830 <ferror@plt+0x6830>
  408978:	mov	w1, wzr
  40897c:	mov	x2, x19
  408980:	mov	x20, x0
  408984:	bl	401cf0 <memset@plt>
  408988:	mov	x0, x20
  40898c:	ldp	x20, x19, [sp, #16]
  408990:	ldp	x29, x30, [sp], #32
  408994:	ret
  408998:	stp	x29, x30, [sp, #-16]!
  40899c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4089a0:	udiv	x8, x8, x1
  4089a4:	cmp	x8, x0
  4089a8:	mov	x29, sp
  4089ac:	b.cc	4089c0 <ferror@plt+0x69c0>  // b.lo, b.ul, b.last
  4089b0:	bl	401d10 <calloc@plt>
  4089b4:	cbz	x0, 4089c0 <ferror@plt+0x69c0>
  4089b8:	ldp	x29, x30, [sp], #16
  4089bc:	ret
  4089c0:	bl	408a34 <ferror@plt+0x6a34>
  4089c4:	stp	x29, x30, [sp, #-48]!
  4089c8:	stp	x20, x19, [sp, #32]
  4089cc:	mov	x20, x0
  4089d0:	mov	x0, x1
  4089d4:	str	x21, [sp, #16]
  4089d8:	mov	x29, sp
  4089dc:	mov	x19, x1
  4089e0:	bl	408830 <ferror@plt+0x6830>
  4089e4:	mov	x1, x20
  4089e8:	mov	x2, x19
  4089ec:	mov	x21, x0
  4089f0:	bl	401b00 <memcpy@plt>
  4089f4:	mov	x0, x21
  4089f8:	ldp	x20, x19, [sp, #32]
  4089fc:	ldr	x21, [sp, #16]
  408a00:	ldp	x29, x30, [sp], #48
  408a04:	ret
  408a08:	stp	x29, x30, [sp, #-32]!
  408a0c:	str	x19, [sp, #16]
  408a10:	mov	x29, sp
  408a14:	mov	x19, x0
  408a18:	bl	401b30 <strlen@plt>
  408a1c:	add	x1, x0, #0x1
  408a20:	mov	x0, x19
  408a24:	bl	4089c4 <ferror@plt+0x69c4>
  408a28:	ldr	x19, [sp, #16]
  408a2c:	ldp	x29, x30, [sp], #32
  408a30:	ret
  408a34:	stp	x29, x30, [sp, #-32]!
  408a38:	str	x19, [sp, #16]
  408a3c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  408a40:	ldr	w19, [x8, #688]
  408a44:	adrp	x1, 40b000 <ferror@plt+0x9000>
  408a48:	add	x1, x1, #0xec0
  408a4c:	mov	w2, #0x5                   	// #5
  408a50:	mov	x0, xzr
  408a54:	mov	x29, sp
  408a58:	bl	401f40 <dcgettext@plt>
  408a5c:	adrp	x2, 40b000 <ferror@plt+0x9000>
  408a60:	mov	x3, x0
  408a64:	add	x2, x2, #0x7d7
  408a68:	mov	w0, w19
  408a6c:	mov	w1, wzr
  408a70:	bl	401b60 <error@plt>
  408a74:	bl	401dd0 <abort@plt>
  408a78:	sub	sp, sp, #0x60
  408a7c:	cmp	w2, #0x25
  408a80:	stp	x29, x30, [sp, #16]
  408a84:	str	x25, [sp, #32]
  408a88:	stp	x24, x23, [sp, #48]
  408a8c:	stp	x22, x21, [sp, #64]
  408a90:	stp	x20, x19, [sp, #80]
  408a94:	add	x29, sp, #0x10
  408a98:	b.cs	408d44 <ferror@plt+0x6d44>  // b.hs, b.nlast
  408a9c:	mov	x22, x4
  408aa0:	mov	x19, x3
  408aa4:	mov	w24, w2
  408aa8:	mov	x21, x1
  408aac:	mov	x20, x0
  408ab0:	bl	401fb0 <__errno_location@plt>
  408ab4:	mov	x23, x0
  408ab8:	str	wzr, [x0]
  408abc:	bl	401e30 <__ctype_b_loc@plt>
  408ac0:	ldr	x8, [x0]
  408ac4:	mov	x10, x20
  408ac8:	ldrb	w9, [x10], #1
  408acc:	ldrh	w11, [x8, x9, lsl #1]
  408ad0:	tbnz	w11, #13, 408ac8 <ferror@plt+0x6ac8>
  408ad4:	cmp	x21, #0x0
  408ad8:	add	x8, x29, #0x18
  408adc:	csel	x21, x8, x21, eq  // eq = none
  408ae0:	cmp	w9, #0x2d
  408ae4:	b.ne	408b0c <ferror@plt+0x6b0c>  // b.any
  408ae8:	mov	w20, #0x4                   	// #4
  408aec:	mov	w0, w20
  408af0:	ldp	x20, x19, [sp, #80]
  408af4:	ldp	x22, x21, [sp, #64]
  408af8:	ldp	x24, x23, [sp, #48]
  408afc:	ldr	x25, [sp, #32]
  408b00:	ldp	x29, x30, [sp, #16]
  408b04:	add	sp, sp, #0x60
  408b08:	ret
  408b0c:	mov	x0, x20
  408b10:	mov	x1, x21
  408b14:	mov	w2, w24
  408b18:	bl	401b20 <strtoul@plt>
  408b1c:	str	x0, [sp, #8]
  408b20:	ldr	x25, [x21]
  408b24:	cmp	x25, x20
  408b28:	b.eq	408bd0 <ferror@plt+0x6bd0>  // b.none
  408b2c:	ldr	w20, [x23]
  408b30:	cbz	w20, 408b40 <ferror@plt+0x6b40>
  408b34:	cmp	w20, #0x22
  408b38:	b.ne	408ae8 <ferror@plt+0x6ae8>  // b.any
  408b3c:	mov	w20, #0x1                   	// #1
  408b40:	cbz	x22, 408bf8 <ferror@plt+0x6bf8>
  408b44:	ldrb	w23, [x25]
  408b48:	cbz	w23, 408c04 <ferror@plt+0x6c04>
  408b4c:	mov	x0, x22
  408b50:	mov	w1, w23
  408b54:	bl	401e80 <strchr@plt>
  408b58:	cbz	x0, 408c58 <ferror@plt+0x6c58>
  408b5c:	sub	w8, w23, #0x45
  408b60:	mov	w1, #0x400                 	// #1024
  408b64:	cmp	w8, #0x2f
  408b68:	mov	w24, #0x1                   	// #1
  408b6c:	b.hi	408c20 <ferror@plt+0x6c20>  // b.pmore
  408b70:	mov	w9, #0x1                   	// #1
  408b74:	lsl	x8, x9, x8
  408b78:	mov	x9, #0x8945                	// #35141
  408b7c:	movk	x9, #0x30, lsl #16
  408b80:	movk	x9, #0x8144, lsl #32
  408b84:	tst	x8, x9
  408b88:	b.eq	408c20 <ferror@plt+0x6c20>  // b.none
  408b8c:	mov	w1, #0x30                  	// #48
  408b90:	mov	x0, x22
  408b94:	bl	401e80 <strchr@plt>
  408b98:	cbz	x0, 408c0c <ferror@plt+0x6c0c>
  408b9c:	ldrb	w8, [x25, #1]
  408ba0:	cmp	w8, #0x42
  408ba4:	b.eq	408c18 <ferror@plt+0x6c18>  // b.none
  408ba8:	cmp	w8, #0x44
  408bac:	b.eq	408c18 <ferror@plt+0x6c18>  // b.none
  408bb0:	cmp	w8, #0x69
  408bb4:	b.ne	408c0c <ferror@plt+0x6c0c>  // b.any
  408bb8:	ldrb	w8, [x25, #2]
  408bbc:	mov	w9, #0x3                   	// #3
  408bc0:	mov	w1, #0x400                 	// #1024
  408bc4:	cmp	w8, #0x42
  408bc8:	csinc	x24, x9, xzr, eq  // eq = none
  408bcc:	b	408c20 <ferror@plt+0x6c20>
  408bd0:	cbz	x22, 408ae8 <ferror@plt+0x6ae8>
  408bd4:	ldrb	w1, [x25]
  408bd8:	cbz	w1, 408ae8 <ferror@plt+0x6ae8>
  408bdc:	mov	x0, x22
  408be0:	bl	401e80 <strchr@plt>
  408be4:	cbz	x0, 408ae8 <ferror@plt+0x6ae8>
  408be8:	mov	w8, #0x1                   	// #1
  408bec:	mov	w20, wzr
  408bf0:	str	x8, [sp, #8]
  408bf4:	cbnz	x22, 408b44 <ferror@plt+0x6b44>
  408bf8:	ldr	x8, [sp, #8]
  408bfc:	str	x8, [x19]
  408c00:	b	408aec <ferror@plt+0x6aec>
  408c04:	mov	w0, w20
  408c08:	b	408d34 <ferror@plt+0x6d34>
  408c0c:	mov	w1, #0x400                 	// #1024
  408c10:	mov	w24, #0x1                   	// #1
  408c14:	b	408c20 <ferror@plt+0x6c20>
  408c18:	mov	w1, #0x3e8                 	// #1000
  408c1c:	mov	w24, #0x2                   	// #2
  408c20:	sub	w8, w23, #0x42
  408c24:	cmp	w8, #0x35
  408c28:	b.hi	408c58 <ferror@plt+0x6c58>  // b.pmore
  408c2c:	adrp	x9, 40b000 <ferror@plt+0x9000>
  408c30:	add	x9, x9, #0xed1
  408c34:	adr	x10, 408c48 <ferror@plt+0x6c48>
  408c38:	ldrb	w11, [x9, x8]
  408c3c:	add	x10, x10, x11, lsl #2
  408c40:	mov	w0, wzr
  408c44:	br	x10
  408c48:	add	x0, sp, #0x8
  408c4c:	mov	w2, #0x3                   	// #3
  408c50:	bl	408d8c <ferror@plt+0x6d8c>
  408c54:	b	408d00 <ferror@plt+0x6d00>
  408c58:	ldr	x9, [sp, #8]
  408c5c:	mov	w8, wzr
  408c60:	str	x9, [x19]
  408c64:	orr	w9, w20, #0x2
  408c68:	b	408d28 <ferror@plt+0x6d28>
  408c6c:	add	x0, sp, #0x8
  408c70:	mov	w2, #0x1                   	// #1
  408c74:	bl	408d8c <ferror@plt+0x6d8c>
  408c78:	b	408d00 <ferror@plt+0x6d00>
  408c7c:	add	x0, sp, #0x8
  408c80:	mov	w2, #0x2                   	// #2
  408c84:	bl	408d8c <ferror@plt+0x6d8c>
  408c88:	b	408d00 <ferror@plt+0x6d00>
  408c8c:	add	x0, sp, #0x8
  408c90:	mov	w2, #0x4                   	// #4
  408c94:	bl	408d8c <ferror@plt+0x6d8c>
  408c98:	b	408d00 <ferror@plt+0x6d00>
  408c9c:	add	x0, sp, #0x8
  408ca0:	mov	w1, #0x400                 	// #1024
  408ca4:	b	408cfc <ferror@plt+0x6cfc>
  408ca8:	add	x0, sp, #0x8
  408cac:	mov	w2, #0x6                   	// #6
  408cb0:	bl	408d8c <ferror@plt+0x6d8c>
  408cb4:	b	408d00 <ferror@plt+0x6d00>
  408cb8:	add	x0, sp, #0x8
  408cbc:	mov	w2, #0x5                   	// #5
  408cc0:	bl	408d8c <ferror@plt+0x6d8c>
  408cc4:	b	408d00 <ferror@plt+0x6d00>
  408cc8:	add	x0, sp, #0x8
  408ccc:	mov	w2, #0x8                   	// #8
  408cd0:	bl	408d8c <ferror@plt+0x6d8c>
  408cd4:	b	408d00 <ferror@plt+0x6d00>
  408cd8:	add	x0, sp, #0x8
  408cdc:	mov	w2, #0x7                   	// #7
  408ce0:	bl	408d8c <ferror@plt+0x6d8c>
  408ce4:	b	408d00 <ferror@plt+0x6d00>
  408ce8:	add	x0, sp, #0x8
  408cec:	mov	w1, #0x200                 	// #512
  408cf0:	b	408cfc <ferror@plt+0x6cfc>
  408cf4:	add	x0, sp, #0x8
  408cf8:	mov	w1, #0x2                   	// #2
  408cfc:	bl	408d64 <ferror@plt+0x6d64>
  408d00:	ldr	x8, [x21]
  408d04:	orr	w10, w0, w20
  408d08:	orr	w11, w10, #0x2
  408d0c:	add	x9, x8, x24
  408d10:	str	x9, [x21]
  408d14:	ldrb	w9, [x8, x24]
  408d18:	mov	w8, #0x1                   	// #1
  408d1c:	cmp	w9, #0x0
  408d20:	csel	w20, w10, w11, eq  // eq = none
  408d24:	mov	w9, #0x4                   	// #4
  408d28:	mov	w0, w20
  408d2c:	mov	w20, w9
  408d30:	cbz	w8, 408aec <ferror@plt+0x6aec>
  408d34:	ldr	x8, [sp, #8]
  408d38:	mov	w20, w0
  408d3c:	str	x8, [x19]
  408d40:	b	408aec <ferror@plt+0x6aec>
  408d44:	adrp	x0, 40b000 <ferror@plt+0x9000>
  408d48:	adrp	x1, 40b000 <ferror@plt+0x9000>
  408d4c:	adrp	x3, 40b000 <ferror@plt+0x9000>
  408d50:	add	x0, x0, #0xf07
  408d54:	add	x1, x1, #0xf2d
  408d58:	add	x3, x3, #0xf39
  408d5c:	mov	w2, #0x54                  	// #84
  408d60:	bl	401fa0 <__assert_fail@plt>
  408d64:	ldr	x8, [x0]
  408d68:	sxtw	x9, w1
  408d6c:	umulh	x10, x9, x8
  408d70:	mul	x9, x8, x9
  408d74:	cmp	xzr, x10
  408d78:	cset	w8, ne  // ne = any
  408d7c:	csinv	x9, x9, xzr, eq  // eq = none
  408d80:	str	x9, [x0]
  408d84:	mov	w0, w8
  408d88:	ret
  408d8c:	stp	x29, x30, [sp, #-48]!
  408d90:	stp	x22, x21, [sp, #16]
  408d94:	stp	x20, x19, [sp, #32]
  408d98:	mov	x29, sp
  408d9c:	cbz	w2, 408dcc <ferror@plt+0x6dcc>
  408da0:	mov	w19, w2
  408da4:	mov	w20, w1
  408da8:	mov	x21, x0
  408dac:	mov	w22, wzr
  408db0:	mov	x0, x21
  408db4:	mov	w1, w20
  408db8:	sub	w19, w19, #0x1
  408dbc:	bl	408d64 <ferror@plt+0x6d64>
  408dc0:	orr	w22, w0, w22
  408dc4:	cbnz	w19, 408db0 <ferror@plt+0x6db0>
  408dc8:	b	408dd0 <ferror@plt+0x6dd0>
  408dcc:	mov	w22, wzr
  408dd0:	mov	w0, w22
  408dd4:	ldp	x20, x19, [sp, #32]
  408dd8:	ldp	x22, x21, [sp, #16]
  408ddc:	ldp	x29, x30, [sp], #48
  408de0:	ret
  408de4:	sub	sp, sp, #0xe0
  408de8:	stp	x29, x30, [sp, #208]
  408dec:	add	x29, sp, #0xd0
  408df0:	mov	x8, #0xffffffffffffffd0    	// #-48
  408df4:	mov	x9, sp
  408df8:	sub	x10, x29, #0x50
  408dfc:	movk	x8, #0xff80, lsl #32
  408e00:	add	x11, x29, #0x10
  408e04:	cmp	w1, #0xb
  408e08:	add	x9, x9, #0x80
  408e0c:	add	x10, x10, #0x30
  408e10:	stp	x2, x3, [x29, #-80]
  408e14:	stp	x4, x5, [x29, #-64]
  408e18:	stp	x6, x7, [x29, #-48]
  408e1c:	stp	q1, q2, [sp, #16]
  408e20:	stp	q3, q4, [sp, #48]
  408e24:	str	q0, [sp]
  408e28:	stp	q5, q6, [sp, #80]
  408e2c:	str	q7, [sp, #112]
  408e30:	stp	x9, x8, [x29, #-16]
  408e34:	stp	x11, x10, [x29, #-32]
  408e38:	b.hi	408e90 <ferror@plt+0x6e90>  // b.pmore
  408e3c:	mov	w8, #0x1                   	// #1
  408e40:	lsl	w8, w8, w1
  408e44:	mov	w9, #0x514                 	// #1300
  408e48:	tst	w8, w9
  408e4c:	b.ne	408ec4 <ferror@plt+0x6ec4>  // b.any
  408e50:	mov	w9, #0xa0a                 	// #2570
  408e54:	tst	w8, w9
  408e58:	b.ne	408ebc <ferror@plt+0x6ebc>  // b.any
  408e5c:	cbnz	w1, 408e90 <ferror@plt+0x6e90>
  408e60:	ldursw	x8, [x29, #-8]
  408e64:	tbz	w8, #31, 408e78 <ferror@plt+0x6e78>
  408e68:	add	w9, w8, #0x8
  408e6c:	cmp	w9, #0x0
  408e70:	stur	w9, [x29, #-8]
  408e74:	b.le	408f88 <ferror@plt+0x6f88>
  408e78:	ldur	x8, [x29, #-32]
  408e7c:	add	x9, x8, #0x8
  408e80:	stur	x9, [x29, #-32]
  408e84:	ldr	w1, [x8]
  408e88:	bl	408f94 <ferror@plt+0x6f94>
  408e8c:	b	408ef0 <ferror@plt+0x6ef0>
  408e90:	sub	w8, w1, #0x400
  408e94:	cmp	w8, #0xa
  408e98:	b.hi	408f40 <ferror@plt+0x6f40>  // b.pmore
  408e9c:	mov	w9, #0x1                   	// #1
  408ea0:	lsl	w9, w9, w8
  408ea4:	mov	w10, #0x285                 	// #645
  408ea8:	tst	w9, w10
  408eac:	b.ne	408ec4 <ferror@plt+0x6ec4>  // b.any
  408eb0:	mov	w10, #0x502                 	// #1282
  408eb4:	tst	w9, w10
  408eb8:	b.eq	408efc <ferror@plt+0x6efc>  // b.none
  408ebc:	bl	401ea0 <fcntl@plt>
  408ec0:	b	408ef0 <ferror@plt+0x6ef0>
  408ec4:	ldursw	x8, [x29, #-8]
  408ec8:	tbz	w8, #31, 408edc <ferror@plt+0x6edc>
  408ecc:	add	w9, w8, #0x8
  408ed0:	cmp	w9, #0x0
  408ed4:	stur	w9, [x29, #-8]
  408ed8:	b.le	408f34 <ferror@plt+0x6f34>
  408edc:	ldur	x8, [x29, #-32]
  408ee0:	add	x9, x8, #0x8
  408ee4:	stur	x9, [x29, #-32]
  408ee8:	ldr	w2, [x8]
  408eec:	bl	401ea0 <fcntl@plt>
  408ef0:	ldp	x29, x30, [sp, #208]
  408ef4:	add	sp, sp, #0xe0
  408ef8:	ret
  408efc:	cmp	w8, #0x6
  408f00:	b.ne	408f40 <ferror@plt+0x6f40>  // b.any
  408f04:	ldursw	x8, [x29, #-8]
  408f08:	tbz	w8, #31, 408f1c <ferror@plt+0x6f1c>
  408f0c:	add	w9, w8, #0x8
  408f10:	cmp	w9, #0x0
  408f14:	stur	w9, [x29, #-8]
  408f18:	b.le	408f70 <ferror@plt+0x6f70>
  408f1c:	ldur	x8, [x29, #-32]
  408f20:	add	x9, x8, #0x8
  408f24:	stur	x9, [x29, #-32]
  408f28:	ldr	w1, [x8]
  408f2c:	bl	408fb0 <ferror@plt+0x6fb0>
  408f30:	b	408ef0 <ferror@plt+0x6ef0>
  408f34:	ldur	x9, [x29, #-24]
  408f38:	add	x8, x9, x8
  408f3c:	b	408ee8 <ferror@plt+0x6ee8>
  408f40:	ldursw	x8, [x29, #-8]
  408f44:	tbz	w8, #31, 408f58 <ferror@plt+0x6f58>
  408f48:	add	w9, w8, #0x8
  408f4c:	cmp	w9, #0x0
  408f50:	stur	w9, [x29, #-8]
  408f54:	b.le	408f7c <ferror@plt+0x6f7c>
  408f58:	ldur	x8, [x29, #-32]
  408f5c:	add	x9, x8, #0x8
  408f60:	stur	x9, [x29, #-32]
  408f64:	ldr	x2, [x8]
  408f68:	bl	401ea0 <fcntl@plt>
  408f6c:	b	408ef0 <ferror@plt+0x6ef0>
  408f70:	ldur	x9, [x29, #-24]
  408f74:	add	x8, x9, x8
  408f78:	b	408f28 <ferror@plt+0x6f28>
  408f7c:	ldur	x9, [x29, #-24]
  408f80:	add	x8, x9, x8
  408f84:	b	408f64 <ferror@plt+0x6f64>
  408f88:	ldur	x9, [x29, #-24]
  408f8c:	add	x8, x9, x8
  408f90:	b	408e84 <ferror@plt+0x6e84>
  408f94:	stp	x29, x30, [sp, #-16]!
  408f98:	mov	w2, w1
  408f9c:	mov	w1, wzr
  408fa0:	mov	x29, sp
  408fa4:	bl	401ea0 <fcntl@plt>
  408fa8:	ldp	x29, x30, [sp], #16
  408fac:	ret
  408fb0:	stp	x29, x30, [sp, #-48]!
  408fb4:	stp	x22, x21, [sp, #16]
  408fb8:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  408fbc:	ldr	w8, [x22, #1544]
  408fc0:	stp	x20, x19, [sp, #32]
  408fc4:	mov	w20, w1
  408fc8:	mov	w21, w0
  408fcc:	mov	x29, sp
  408fd0:	tbnz	w8, #31, 409030 <ferror@plt+0x7030>
  408fd4:	mov	w1, #0x406                 	// #1030
  408fd8:	mov	w0, w21
  408fdc:	mov	w2, w20
  408fe0:	bl	401ea0 <fcntl@plt>
  408fe4:	mov	w19, w0
  408fe8:	tbz	w0, #31, 409020 <ferror@plt+0x7020>
  408fec:	bl	401fb0 <__errno_location@plt>
  408ff0:	ldr	w8, [x0]
  408ff4:	cmp	w8, #0x16
  408ff8:	b.ne	409020 <ferror@plt+0x7020>  // b.any
  408ffc:	mov	w0, w21
  409000:	mov	w1, w20
  409004:	bl	408f94 <ferror@plt+0x6f94>
  409008:	mov	w19, w0
  40900c:	tbnz	w0, #31, 409028 <ferror@plt+0x7028>
  409010:	mov	w8, #0xffffffff            	// #-1
  409014:	str	w8, [x22, #1544]
  409018:	tbz	w19, #31, 409044 <ferror@plt+0x7044>
  40901c:	b	409094 <ferror@plt+0x7094>
  409020:	mov	w8, #0x1                   	// #1
  409024:	str	w8, [x22, #1544]
  409028:	tbz	w19, #31, 409044 <ferror@plt+0x7044>
  40902c:	b	409094 <ferror@plt+0x7094>
  409030:	mov	w0, w21
  409034:	mov	w1, w20
  409038:	bl	408f94 <ferror@plt+0x6f94>
  40903c:	mov	w19, w0
  409040:	tbnz	w19, #31, 409094 <ferror@plt+0x7094>
  409044:	ldr	w8, [x22, #1544]
  409048:	cmn	w8, #0x1
  40904c:	b.ne	409094 <ferror@plt+0x7094>  // b.any
  409050:	mov	w1, #0x1                   	// #1
  409054:	mov	w0, w19
  409058:	bl	401ea0 <fcntl@plt>
  40905c:	tbnz	w0, #31, 409078 <ferror@plt+0x7078>
  409060:	orr	w2, w0, #0x1
  409064:	mov	w1, #0x2                   	// #2
  409068:	mov	w0, w19
  40906c:	bl	401ea0 <fcntl@plt>
  409070:	cmn	w0, #0x1
  409074:	b.ne	409094 <ferror@plt+0x7094>  // b.any
  409078:	bl	401fb0 <__errno_location@plt>
  40907c:	ldr	w21, [x0]
  409080:	mov	x20, x0
  409084:	mov	w0, w19
  409088:	bl	401d70 <close@plt>
  40908c:	mov	w19, #0xffffffff            	// #-1
  409090:	str	w21, [x20]
  409094:	mov	w0, w19
  409098:	ldp	x20, x19, [sp, #32]
  40909c:	ldp	x22, x21, [sp, #16]
  4090a0:	ldp	x29, x30, [sp], #48
  4090a4:	ret
  4090a8:	stp	x29, x30, [sp, #-32]!
  4090ac:	str	x19, [sp, #16]
  4090b0:	mov	x19, x0
  4090b4:	mov	x29, sp
  4090b8:	cbz	x0, 4090d0 <ferror@plt+0x70d0>
  4090bc:	mov	x0, x19
  4090c0:	bl	401f50 <__freading@plt>
  4090c4:	cbz	w0, 4090d0 <ferror@plt+0x70d0>
  4090c8:	mov	x0, x19
  4090cc:	bl	4090e4 <ferror@plt+0x70e4>
  4090d0:	mov	x0, x19
  4090d4:	bl	401eb0 <fflush@plt>
  4090d8:	ldr	x19, [sp, #16]
  4090dc:	ldp	x29, x30, [sp], #32
  4090e0:	ret
  4090e4:	stp	x29, x30, [sp, #-16]!
  4090e8:	ldrb	w8, [x0, #1]
  4090ec:	mov	x29, sp
  4090f0:	tbz	w8, #0, 409100 <ferror@plt+0x7100>
  4090f4:	mov	w2, #0x1                   	// #1
  4090f8:	mov	x1, xzr
  4090fc:	bl	409148 <ferror@plt+0x7148>
  409100:	ldp	x29, x30, [sp], #16
  409104:	ret
  409108:	ldp	x9, x8, [x0, #32]
  40910c:	cmp	x8, x9
  409110:	b.ls	40911c <ferror@plt+0x711c>  // b.plast
  409114:	mov	x0, xzr
  409118:	ret
  40911c:	ldp	x9, x8, [x0, #8]
  409120:	ldrb	w10, [x0, #1]
  409124:	sub	x8, x8, x9
  409128:	tbnz	w10, #0, 409134 <ferror@plt+0x7134>
  40912c:	add	x0, x8, xzr
  409130:	ret
  409134:	ldr	x9, [x0, #88]
  409138:	ldr	x10, [x0, #72]
  40913c:	sub	x9, x9, x10
  409140:	add	x0, x8, x9
  409144:	ret
  409148:	stp	x29, x30, [sp, #-48]!
  40914c:	str	x21, [sp, #16]
  409150:	stp	x20, x19, [sp, #32]
  409154:	ldp	x9, x8, [x0, #8]
  409158:	mov	w20, w2
  40915c:	mov	x19, x0
  409160:	mov	x21, x1
  409164:	cmp	x8, x9
  409168:	mov	x29, sp
  40916c:	b.ne	409184 <ferror@plt+0x7184>  // b.any
  409170:	ldp	x9, x8, [x19, #32]
  409174:	cmp	x8, x9
  409178:	b.ne	409184 <ferror@plt+0x7184>  // b.any
  40917c:	ldr	x8, [x19, #72]
  409180:	cbz	x8, 4091a4 <ferror@plt+0x71a4>
  409184:	mov	x0, x19
  409188:	mov	x1, x21
  40918c:	mov	w2, w20
  409190:	bl	401e50 <fseeko@plt>
  409194:	ldp	x20, x19, [sp, #32]
  409198:	ldr	x21, [sp, #16]
  40919c:	ldp	x29, x30, [sp], #48
  4091a0:	ret
  4091a4:	mov	x0, x19
  4091a8:	bl	401c20 <fileno@plt>
  4091ac:	mov	x1, x21
  4091b0:	mov	w2, w20
  4091b4:	bl	401bf0 <lseek@plt>
  4091b8:	cmn	x0, #0x1
  4091bc:	b.eq	409194 <ferror@plt+0x7194>  // b.none
  4091c0:	ldr	w9, [x19]
  4091c4:	mov	x8, x0
  4091c8:	mov	w0, wzr
  4091cc:	str	x8, [x19, #144]
  4091d0:	and	w9, w9, #0xffffffef
  4091d4:	str	w9, [x19]
  4091d8:	b	409194 <ferror@plt+0x7194>
  4091dc:	sub	sp, sp, #0x40
  4091e0:	stp	x29, x30, [sp, #16]
  4091e4:	add	x29, sp, #0x10
  4091e8:	cmp	x0, #0x0
  4091ec:	sub	x8, x29, #0x4
  4091f0:	stp	x20, x19, [sp, #48]
  4091f4:	csel	x20, x8, x0, eq  // eq = none
  4091f8:	mov	x0, x20
  4091fc:	stp	x22, x21, [sp, #32]
  409200:	mov	x22, x2
  409204:	mov	x19, x1
  409208:	bl	401af0 <mbrtowc@plt>
  40920c:	mov	x21, x0
  409210:	cbz	x22, 409234 <ferror@plt+0x7234>
  409214:	cmn	x21, #0x2
  409218:	b.cc	409234 <ferror@plt+0x7234>  // b.lo, b.ul, b.last
  40921c:	mov	w0, wzr
  409220:	bl	409460 <ferror@plt+0x7460>
  409224:	tbnz	w0, #0, 409234 <ferror@plt+0x7234>
  409228:	ldrb	w8, [x19]
  40922c:	mov	w21, #0x1                   	// #1
  409230:	str	w8, [x20]
  409234:	mov	x0, x21
  409238:	ldp	x20, x19, [sp, #48]
  40923c:	ldp	x22, x21, [sp, #32]
  409240:	ldp	x29, x30, [sp, #16]
  409244:	add	sp, sp, #0x40
  409248:	ret
  40924c:	sub	w9, w0, #0x41
  409250:	mov	w8, w0
  409254:	cmp	w9, #0x39
  409258:	mov	w0, #0x1                   	// #1
  40925c:	b.hi	409274 <ferror@plt+0x7274>  // b.pmore
  409260:	mov	w10, #0x1                   	// #1
  409264:	lsl	x9, x10, x9
  409268:	tst	x9, #0x3ffffff03ffffff
  40926c:	b.eq	409274 <ferror@plt+0x7274>  // b.none
  409270:	ret
  409274:	sub	w8, w8, #0x30
  409278:	cmp	w8, #0xa
  40927c:	b.cc	409270 <ferror@plt+0x7270>  // b.lo, b.ul, b.last
  409280:	mov	w0, wzr
  409284:	ret
  409288:	sub	w8, w0, #0x41
  40928c:	cmp	w8, #0x39
  409290:	b.hi	4092a4 <ferror@plt+0x72a4>  // b.pmore
  409294:	mov	x9, #0x3ffffff03ffffff     	// #288230371923853311
  409298:	lsr	x8, x9, x8
  40929c:	and	w0, w8, #0x1
  4092a0:	ret
  4092a4:	mov	w0, wzr
  4092a8:	ret
  4092ac:	cmp	w0, #0x80
  4092b0:	cset	w0, cc  // cc = lo, ul, last
  4092b4:	ret
  4092b8:	cmp	w0, #0x20
  4092bc:	cset	w8, eq  // eq = none
  4092c0:	cmp	w0, #0x9
  4092c4:	cset	w9, eq  // eq = none
  4092c8:	orr	w0, w8, w9
  4092cc:	ret
  4092d0:	mov	w8, w0
  4092d4:	cmp	w0, #0x20
  4092d8:	mov	w0, #0x1                   	// #1
  4092dc:	b.cs	4092e4 <ferror@plt+0x72e4>  // b.hs, b.nlast
  4092e0:	ret
  4092e4:	cmp	w8, #0x7f
  4092e8:	b.eq	4092e0 <ferror@plt+0x72e0>  // b.none
  4092ec:	mov	w0, wzr
  4092f0:	ret
  4092f4:	sub	w8, w0, #0x30
  4092f8:	cmp	w8, #0xa
  4092fc:	cset	w0, cc  // cc = lo, ul, last
  409300:	ret
  409304:	sub	w8, w0, #0x21
  409308:	cmp	w8, #0x5e
  40930c:	cset	w0, cc  // cc = lo, ul, last
  409310:	ret
  409314:	sub	w8, w0, #0x61
  409318:	cmp	w8, #0x1a
  40931c:	cset	w0, cc  // cc = lo, ul, last
  409320:	ret
  409324:	sub	w8, w0, #0x20
  409328:	cmp	w8, #0x5f
  40932c:	cset	w0, cc  // cc = lo, ul, last
  409330:	ret
  409334:	sub	w8, w0, #0x21
  409338:	cmp	w8, #0x5d
  40933c:	b.hi	409360 <ferror@plt+0x7360>  // b.pmore
  409340:	adrp	x9, 40b000 <ferror@plt+0x9000>
  409344:	add	x9, x9, #0xf8a
  409348:	adr	x10, 40935c <ferror@plt+0x735c>
  40934c:	ldrb	w11, [x9, x8]
  409350:	add	x10, x10, x11, lsl #2
  409354:	mov	w0, #0x1                   	// #1
  409358:	br	x10
  40935c:	ret
  409360:	mov	w0, wzr
  409364:	ret
  409368:	sub	w8, w0, #0x9
  40936c:	cmp	w8, #0x17
  409370:	b.hi	409388 <ferror@plt+0x7388>  // b.pmore
  409374:	mov	w9, #0x1f                  	// #31
  409378:	movk	w9, #0x80, lsl #16
  40937c:	lsr	w8, w9, w8
  409380:	and	w0, w8, #0x1
  409384:	ret
  409388:	mov	w0, wzr
  40938c:	ret
  409390:	sub	w8, w0, #0x41
  409394:	cmp	w8, #0x1a
  409398:	cset	w0, cc  // cc = lo, ul, last
  40939c:	ret
  4093a0:	sub	w8, w0, #0x30
  4093a4:	cmp	w8, #0x36
  4093a8:	b.hi	4093c0 <ferror@plt+0x73c0>  // b.pmore
  4093ac:	mov	x9, #0x7e0000007e0000      	// #35465847073800192
  4093b0:	movk	x9, #0x3ff
  4093b4:	lsr	x8, x9, x8
  4093b8:	and	w0, w8, #0x1
  4093bc:	ret
  4093c0:	mov	w0, wzr
  4093c4:	ret
  4093c8:	sub	w8, w0, #0x41
  4093cc:	add	w9, w0, #0x20
  4093d0:	cmp	w8, #0x1a
  4093d4:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  4093d8:	ret
  4093dc:	sub	w8, w0, #0x61
  4093e0:	sub	w9, w0, #0x20
  4093e4:	cmp	w8, #0x1a
  4093e8:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  4093ec:	ret
  4093f0:	stp	x29, x30, [sp, #-48]!
  4093f4:	str	x21, [sp, #16]
  4093f8:	stp	x20, x19, [sp, #32]
  4093fc:	mov	x29, sp
  409400:	mov	x20, x0
  409404:	bl	401c00 <__fpending@plt>
  409408:	mov	x19, x0
  40940c:	mov	x0, x20
  409410:	bl	402000 <ferror@plt>
  409414:	mov	w21, w0
  409418:	mov	x0, x20
  40941c:	bl	401c40 <fclose@plt>
  409420:	cbz	w21, 409444 <ferror@plt+0x7444>
  409424:	cbnz	w0, 409430 <ferror@plt+0x7430>
  409428:	bl	401fb0 <__errno_location@plt>
  40942c:	str	wzr, [x0]
  409430:	mov	w0, #0xffffffff            	// #-1
  409434:	ldp	x20, x19, [sp, #32]
  409438:	ldr	x21, [sp, #16]
  40943c:	ldp	x29, x30, [sp], #48
  409440:	ret
  409444:	cbz	w0, 409434 <ferror@plt+0x7434>
  409448:	cbnz	x19, 409424 <ferror@plt+0x7424>
  40944c:	bl	401fb0 <__errno_location@plt>
  409450:	ldr	w8, [x0]
  409454:	cmp	w8, #0x9
  409458:	csetm	w0, ne  // ne = any
  40945c:	b	409434 <ferror@plt+0x7434>
  409460:	stp	x29, x30, [sp, #-32]!
  409464:	mov	x1, xzr
  409468:	str	x19, [sp, #16]
  40946c:	mov	x29, sp
  409470:	bl	401ff0 <setlocale@plt>
  409474:	cbz	x0, 4094a0 <ferror@plt+0x74a0>
  409478:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40947c:	add	x1, x1, #0xfe8
  409480:	mov	x19, x0
  409484:	bl	401e20 <strcmp@plt>
  409488:	cbz	w0, 4094a8 <ferror@plt+0x74a8>
  40948c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  409490:	add	x1, x1, #0xfea
  409494:	mov	x0, x19
  409498:	bl	401e20 <strcmp@plt>
  40949c:	cbz	w0, 4094a8 <ferror@plt+0x74a8>
  4094a0:	mov	w0, #0x1                   	// #1
  4094a4:	b	4094ac <ferror@plt+0x74ac>
  4094a8:	mov	w0, wzr
  4094ac:	ldr	x19, [sp, #16]
  4094b0:	ldp	x29, x30, [sp], #32
  4094b4:	ret
  4094b8:	stp	x29, x30, [sp, #-16]!
  4094bc:	mov	w0, #0xe                   	// #14
  4094c0:	mov	x29, sp
  4094c4:	bl	401c60 <nl_langinfo@plt>
  4094c8:	adrp	x8, 40a000 <ferror@plt+0x8000>
  4094cc:	add	x8, x8, #0x86a
  4094d0:	cmp	x0, #0x0
  4094d4:	csel	x8, x8, x0, eq  // eq = none
  4094d8:	ldrb	w9, [x8]
  4094dc:	adrp	x10, 40b000 <ferror@plt+0x9000>
  4094e0:	add	x10, x10, #0xff0
  4094e4:	cmp	w9, #0x0
  4094e8:	csel	x0, x10, x8, eq  // eq = none
  4094ec:	ldp	x29, x30, [sp], #16
  4094f0:	ret
  4094f4:	cmn	x0, #0x21
  4094f8:	b.hi	409534 <ferror@plt+0x7534>  // b.pmore
  4094fc:	stp	x29, x30, [sp, #-16]!
  409500:	add	x0, x0, #0x20
  409504:	mov	x29, sp
  409508:	bl	401c70 <malloc@plt>
  40950c:	cbz	x0, 40953c <ferror@plt+0x753c>
  409510:	add	x10, x0, #0x10
  409514:	and	x10, x10, #0xffffffffffffffe0
  409518:	mov	x8, x0
  40951c:	orr	x0, x10, #0x10
  409520:	mov	w9, wzr
  409524:	sub	w8, w0, w8
  409528:	sturb	w8, [x0, #-1]
  40952c:	ldp	x29, x30, [sp], #16
  409530:	cbz	w9, 409538 <ferror@plt+0x7538>
  409534:	mov	x0, xzr
  409538:	ret
  40953c:	mov	w9, #0x1                   	// #1
  409540:	ldp	x29, x30, [sp], #16
  409544:	cbnz	w9, 409534 <ferror@plt+0x7534>
  409548:	b	409538 <ferror@plt+0x7538>
  40954c:	stp	x29, x30, [sp, #-16]!
  409550:	tst	x0, #0xf
  409554:	mov	x29, sp
  409558:	b.ne	409574 <ferror@plt+0x7574>  // b.any
  40955c:	tbz	w0, #4, 40956c <ferror@plt+0x756c>
  409560:	ldurb	w8, [x0, #-1]
  409564:	sub	x0, x0, x8
  409568:	bl	401e60 <free@plt>
  40956c:	ldp	x29, x30, [sp], #16
  409570:	ret
  409574:	bl	401dd0 <abort@plt>
  409578:	stp	x29, x30, [sp, #-32]!
  40957c:	str	x19, [sp, #16]
  409580:	mov	x29, sp
  409584:	mov	w19, w0
  409588:	bl	401c80 <wcwidth@plt>
  40958c:	tbz	w0, #31, 4095a0 <ferror@plt+0x75a0>
  409590:	mov	w0, w19
  409594:	bl	401bd0 <iswcntrl@plt>
  409598:	cmp	w0, #0x0
  40959c:	cset	w0, eq  // eq = none
  4095a0:	ldr	x19, [sp, #16]
  4095a4:	ldp	x29, x30, [sp], #32
  4095a8:	ret
  4095ac:	stp	x29, x30, [sp, #-48]!
  4095b0:	str	x21, [sp, #16]
  4095b4:	stp	x20, x19, [sp, #32]
  4095b8:	mov	x19, x1
  4095bc:	ldr	x21, [x1], #24
  4095c0:	mov	x20, x0
  4095c4:	mov	x29, sp
  4095c8:	cmp	x21, x1
  4095cc:	b.ne	4095e0 <ferror@plt+0x75e0>  // b.any
  4095d0:	ldr	x2, [x19, #8]
  4095d4:	add	x21, x20, #0x18
  4095d8:	mov	x0, x21
  4095dc:	bl	401b00 <memcpy@plt>
  4095e0:	str	x21, [x20]
  4095e4:	ldr	x8, [x19, #8]
  4095e8:	str	x8, [x20, #8]
  4095ec:	ldrb	w8, [x19, #16]
  4095f0:	strb	w8, [x20, #16]
  4095f4:	cbz	w8, 409600 <ferror@plt+0x7600>
  4095f8:	ldr	w8, [x19, #20]
  4095fc:	str	w8, [x20, #20]
  409600:	ldp	x20, x19, [sp, #32]
  409604:	ldr	x21, [sp, #16]
  409608:	ldp	x29, x30, [sp], #48
  40960c:	ret
  409610:	lsr	w8, w0, #3
  409614:	adrp	x9, 40b000 <ferror@plt+0x9000>
  409618:	and	x8, x8, #0x1c
  40961c:	add	x9, x9, #0xff8
  409620:	ldr	w8, [x9, x8]
  409624:	lsr	w8, w8, w0
  409628:	and	w0, w8, #0x1
  40962c:	ret
  409630:	sub	sp, sp, #0x60
  409634:	stp	x29, x30, [sp, #64]
  409638:	str	x19, [sp, #80]
  40963c:	add	x29, sp, #0x40
  409640:	mov	x19, x0
  409644:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  409648:	cmp	x0, #0x2
  40964c:	b.cc	4096b0 <ferror@plt+0x76b0>  // b.lo, b.ul, b.last
  409650:	mov	x0, sp
  409654:	str	x19, [sp, #16]
  409658:	strb	wzr, [sp]
  40965c:	stur	xzr, [sp, #4]
  409660:	strb	wzr, [sp, #12]
  409664:	bl	40666c <ferror@plt+0x466c>
  409668:	ldrb	w8, [sp, #32]
  40966c:	cbz	w8, 40967c <ferror@plt+0x767c>
  409670:	ldr	w8, [sp, #36]
  409674:	mov	x19, xzr
  409678:	cbz	w8, 4096bc <ferror@plt+0x76bc>
  40967c:	mov	x19, xzr
  409680:	ldp	x9, x8, [sp, #16]
  409684:	mov	x0, sp
  409688:	add	x19, x19, #0x1
  40968c:	strb	wzr, [sp, #12]
  409690:	add	x8, x9, x8
  409694:	str	x8, [sp, #16]
  409698:	bl	40666c <ferror@plt+0x466c>
  40969c:	ldrb	w9, [sp, #32]
  4096a0:	ldr	w8, [sp, #36]
  4096a4:	cbz	w9, 409680 <ferror@plt+0x7680>
  4096a8:	cbnz	w8, 409680 <ferror@plt+0x7680>
  4096ac:	b	4096bc <ferror@plt+0x76bc>
  4096b0:	mov	x0, x19
  4096b4:	bl	401b30 <strlen@plt>
  4096b8:	mov	x19, x0
  4096bc:	mov	x0, x19
  4096c0:	ldr	x19, [sp, #80]
  4096c4:	ldp	x29, x30, [sp, #64]
  4096c8:	add	sp, sp, #0x60
  4096cc:	ret
  4096d0:	stp	x29, x30, [sp, #-16]!
  4096d4:	mov	w2, #0x3                   	// #3
  4096d8:	mov	w1, wzr
  4096dc:	mov	x29, sp
  4096e0:	bl	408de4 <ferror@plt+0x6de4>
  4096e4:	ldp	x29, x30, [sp], #16
  4096e8:	ret
  4096ec:	nop
  4096f0:	stp	x29, x30, [sp, #-64]!
  4096f4:	mov	x29, sp
  4096f8:	stp	x19, x20, [sp, #16]
  4096fc:	adrp	x20, 41c000 <ferror@plt+0x1a000>
  409700:	add	x20, x20, #0xdf0
  409704:	stp	x21, x22, [sp, #32]
  409708:	adrp	x21, 41c000 <ferror@plt+0x1a000>
  40970c:	add	x21, x21, #0xde8
  409710:	sub	x20, x20, x21
  409714:	mov	w22, w0
  409718:	stp	x23, x24, [sp, #48]
  40971c:	mov	x23, x1
  409720:	mov	x24, x2
  409724:	bl	401ab8 <mbrtowc@plt-0x38>
  409728:	cmp	xzr, x20, asr #3
  40972c:	b.eq	409758 <ferror@plt+0x7758>  // b.none
  409730:	asr	x20, x20, #3
  409734:	mov	x19, #0x0                   	// #0
  409738:	ldr	x3, [x21, x19, lsl #3]
  40973c:	mov	x2, x24
  409740:	add	x19, x19, #0x1
  409744:	mov	x1, x23
  409748:	mov	w0, w22
  40974c:	blr	x3
  409750:	cmp	x20, x19
  409754:	b.ne	409738 <ferror@plt+0x7738>  // b.any
  409758:	ldp	x19, x20, [sp, #16]
  40975c:	ldp	x21, x22, [sp, #32]
  409760:	ldp	x23, x24, [sp, #48]
  409764:	ldp	x29, x30, [sp], #64
  409768:	ret
  40976c:	nop
  409770:	ret
  409774:	nop
  409778:	adrp	x2, 41d000 <ferror@plt+0x1b000>
  40977c:	mov	x1, #0x0                   	// #0
  409780:	ldr	x2, [x2, #664]
  409784:	b	401bc0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409788 <.fini>:
  409788:	stp	x29, x30, [sp, #-16]!
  40978c:	mov	x29, sp
  409790:	ldp	x29, x30, [sp], #16
  409794:	ret
