Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed May 20 00:18:45 2020
| Host         : DESKTOP-ASCN7E1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file cotex_design_wrapper_timing_summary_routed.rpt -rpx cotex_design_wrapper_timing_summary_routed.rpx
| Design       : cotex_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.624        0.000                      0                15400        0.043        0.000                      0                15400        3.750        0.000                       0                  5136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.624        0.000                      0                15400        0.043        0.000                      0                15400        3.750        0.000                       0                  5136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/characterIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[27][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 1.792ns (19.742%)  route 7.285ns (80.258%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        1.639     2.933    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/s00_axi_aclk
    SLICE_X47Y69         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/characterIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/characterIndex_reg[2]/Q
                         net (fo=34, routed)          0.972     4.324    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbols_reg_r3_64_127_0_2/ADDRC2
    SLICE_X46Y70         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.299     4.623 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbols_reg_r3_64_127_0_2/RAMC/O
                         net (fo=2, routed)           1.216     5.839    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbols_reg_r3_64_127_0_2_n_2
    SLICE_X46Y64         LUT3 (Prop_lut3_I0_O)        0.146     5.985 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][30]_i_20/O
                         net (fo=3, routed)           0.978     6.963    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/p_0_out[2]
    SLICE_X43Y62         LUT6 (Prop_lut6_I5_O)        0.328     7.291 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][28]_i_20/O
                         net (fo=4, routed)           0.615     7.905    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][28]_i_20_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.029 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][28]_i_10/O
                         net (fo=3, routed)           0.859     8.888    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][28]_i_10_n_0
    SLICE_X50Y60         LUT5 (Prop_lut5_I1_O)        0.148     9.036 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][28]_i_4/O
                         net (fo=4, routed)           1.184    10.221    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][28]_i_4_n_0
    SLICE_X61Y45         LUT6 (Prop_lut6_I3_O)        0.328    10.549 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[1][12]_i_1/O
                         net (fo=99, routed)          1.461    12.010    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[1][12]_i_1_n_0
    SLICE_X88Y39         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[27][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        1.561    12.740    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/s00_axi_aclk
    SLICE_X88Y39         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[27][12]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X88Y39         FDRE (Setup_fdre_C_D)       -0.067    12.634    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[27][12]
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outBytesIndex_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[62][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.015ns  (logic 1.544ns (17.127%)  route 7.471ns (82.873%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        1.694     2.988    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/s00_axi_aclk
    SLICE_X59Y76         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outBytesIndex_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outBytesIndex_reg[2]_rep__0/Q
                         net (fo=156, routed)         2.048     5.492    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outBytesIndex_reg[2]_rep__0_n_0
    SLICE_X60Y33         MUXF7 (Prop_muxf7_S_O)       0.296     5.788 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[0][7]_i_19/O
                         net (fo=1, routed)           0.000     5.788    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[0][7]_i_19_n_0
    SLICE_X60Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     5.892 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[0][7]_i_11/O
                         net (fo=1, routed)           0.796     6.688    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[0][7]_i_11_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I0_O)        0.316     7.004 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][7]_i_7/O
                         net (fo=1, routed)           0.908     7.912    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][7]_i_7_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.036 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][7]_i_4/O
                         net (fo=2, routed)           1.048     9.084    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[7]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.208 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][7]_i_2/O
                         net (fo=2, routed)           0.868    10.076    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/p_3_out[7]
    SLICE_X47Y53         LUT5 (Prop_lut5_I2_O)        0.124    10.200 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[1][7]_i_1/O
                         net (fo=99, routed)          1.803    12.003    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[1][7]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[62][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        1.549    12.729    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/s00_axi_aclk
    SLICE_X62Y33         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[62][7]/C
                         clock pessimism              0.115    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X62Y33         FDRE (Setup_fdre_C_D)       -0.045    12.644    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[62][7]
  -------------------------------------------------------------------
                         required time                         12.644    
                         arrival time                         -12.003    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outBytesIndex_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[25][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.016ns  (logic 1.753ns (19.442%)  route 7.263ns (80.558%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        1.713     3.007    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/s00_axi_aclk
    SLICE_X57Y52         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outBytesIndex_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.419     3.426 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outBytesIndex_reg[1]_rep__2/Q
                         net (fo=117, routed)         1.819     5.245    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outBytesIndex_reg[1]_rep__2_n_0
    SLICE_X76Y37         LUT6 (Prop_lut6_I2_O)        0.297     5.542 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][16]_i_40/O
                         net (fo=1, routed)           0.000     5.542    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][16]_i_40_n_0
    SLICE_X76Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     5.787 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[0][16]_i_21/O
                         net (fo=1, routed)           0.000     5.787    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[0][16]_i_21_n_0
    SLICE_X76Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     5.891 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[0][16]_i_11/O
                         net (fo=1, routed)           0.794     6.685    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[0][16]_i_11_n_0
    SLICE_X75Y40         LUT6 (Prop_lut6_I1_O)        0.316     7.001 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][16]_i_5/O
                         net (fo=1, routed)           0.957     7.958    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][16]_i_5_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.082 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][16]_i_3/O
                         net (fo=3, routed)           0.889     8.972    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[16]
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     9.096 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][16]_i_4/O
                         net (fo=2, routed)           0.902     9.998    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/p_5_out[16]
    SLICE_X53Y47         LUT5 (Prop_lut5_I4_O)        0.124    10.122 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[1][16]_i_1/O
                         net (fo=99, routed)          1.902    12.023    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[1][16]_i_1_n_0
    SLICE_X82Y40         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[25][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        1.560    12.740    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/s00_axi_aclk
    SLICE_X82Y40         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[25][16]/C
                         clock pessimism              0.115    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X82Y40         FDRE (Setup_fdre_C_D)       -0.030    12.670    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[25][16]
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                         -12.023    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/characterIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[84][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.997ns  (logic 1.792ns (19.917%)  route 7.205ns (80.083%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        1.639     2.933    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/s00_axi_aclk
    SLICE_X47Y69         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/characterIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/characterIndex_reg[2]/Q
                         net (fo=34, routed)          0.972     4.324    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbols_reg_r3_64_127_0_2/ADDRC2
    SLICE_X46Y70         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.299     4.623 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbols_reg_r3_64_127_0_2/RAMC/O
                         net (fo=2, routed)           1.216     5.839    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbols_reg_r3_64_127_0_2_n_2
    SLICE_X46Y64         LUT3 (Prop_lut3_I0_O)        0.146     5.985 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][30]_i_20/O
                         net (fo=3, routed)           0.978     6.963    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/p_0_out[2]
    SLICE_X43Y62         LUT6 (Prop_lut6_I5_O)        0.328     7.291 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][28]_i_20/O
                         net (fo=4, routed)           0.615     7.905    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][28]_i_20_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.029 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][28]_i_10/O
                         net (fo=3, routed)           0.859     8.888    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][28]_i_10_n_0
    SLICE_X50Y60         LUT5 (Prop_lut5_I1_O)        0.148     9.036 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][28]_i_4/O
                         net (fo=4, routed)           1.184    10.221    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][28]_i_4_n_0
    SLICE_X61Y45         LUT6 (Prop_lut6_I3_O)        0.328    10.549 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[1][12]_i_1/O
                         net (fo=99, routed)          1.382    11.930    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[1][12]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[84][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        1.493    12.672    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/s00_axi_aclk
    SLICE_X42Y40         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[84][12]/C
                         clock pessimism              0.115    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X42Y40         FDRE (Setup_fdre_C_D)       -0.043    12.590    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[84][12]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/characterIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[92][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.962ns  (logic 1.792ns (19.995%)  route 7.170ns (80.005%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        1.639     2.933    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/s00_axi_aclk
    SLICE_X47Y69         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/characterIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/characterIndex_reg[2]/Q
                         net (fo=34, routed)          0.972     4.324    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbols_reg_r3_64_127_0_2/ADDRC2
    SLICE_X46Y70         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.299     4.623 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbols_reg_r3_64_127_0_2/RAMC/O
                         net (fo=2, routed)           1.216     5.839    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbols_reg_r3_64_127_0_2_n_2
    SLICE_X46Y64         LUT3 (Prop_lut3_I0_O)        0.146     5.985 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][30]_i_20/O
                         net (fo=3, routed)           0.978     6.963    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/p_0_out[2]
    SLICE_X43Y62         LUT6 (Prop_lut6_I5_O)        0.328     7.291 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][28]_i_20/O
                         net (fo=4, routed)           0.615     7.905    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][28]_i_20_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.029 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][28]_i_10/O
                         net (fo=3, routed)           0.859     8.888    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][28]_i_10_n_0
    SLICE_X50Y60         LUT5 (Prop_lut5_I1_O)        0.148     9.036 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][28]_i_4/O
                         net (fo=4, routed)           1.184    10.221    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][28]_i_4_n_0
    SLICE_X61Y45         LUT6 (Prop_lut6_I3_O)        0.328    10.549 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[1][12]_i_1/O
                         net (fo=99, routed)          1.347    11.895    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[1][12]_i_1_n_0
    SLICE_X37Y38         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[92][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        1.492    12.672    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[92][12]/C
                         clock pessimism              0.115    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X37Y38         FDRE (Setup_fdre_C_D)       -0.067    12.565    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[92][12]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outBytesIndex_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[63][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 1.544ns (17.254%)  route 7.404ns (82.746%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        1.694     2.988    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/s00_axi_aclk
    SLICE_X59Y76         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outBytesIndex_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outBytesIndex_reg[2]_rep__0/Q
                         net (fo=156, routed)         1.987     5.431    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outBytesIndex_reg[2]_rep__0_n_0
    SLICE_X56Y34         MUXF7 (Prop_muxf7_S_O)       0.296     5.727 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[0][6]_i_21/O
                         net (fo=1, routed)           0.000     5.727    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[0][6]_i_21_n_0
    SLICE_X56Y34         MUXF8 (Prop_muxf8_I0_O)      0.104     5.831 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[0][6]_i_12/O
                         net (fo=1, routed)           0.968     6.800    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[0][6]_i_12_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I1_O)        0.316     7.116 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][6]_i_7/O
                         net (fo=1, routed)           0.938     8.054    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][6]_i_7_n_0
    SLICE_X47Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.178 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][6]_i_4/O
                         net (fo=2, routed)           1.114     9.292    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[6]
    SLICE_X46Y56         LUT5 (Prop_lut5_I0_O)        0.124     9.416 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][6]_i_2/O
                         net (fo=2, routed)           0.650    10.066    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/p_3_out[6]
    SLICE_X47Y53         LUT5 (Prop_lut5_I2_O)        0.124    10.190 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[1][6]_i_1/O
                         net (fo=99, routed)          1.747    11.936    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[1][6]_i_1_n_0
    SLICE_X60Y34         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[63][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        1.550    12.729    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/s00_axi_aclk
    SLICE_X60Y34         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[63][6]/C
                         clock pessimism              0.115    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X60Y34         FDRE (Setup_fdre_C_D)       -0.081    12.609    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[63][6]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outBytesIndex_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[60][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.937ns  (logic 1.544ns (17.277%)  route 7.393ns (82.723%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        1.694     2.988    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/s00_axi_aclk
    SLICE_X59Y76         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outBytesIndex_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outBytesIndex_reg[2]_rep__0/Q
                         net (fo=156, routed)         2.048     5.492    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outBytesIndex_reg[2]_rep__0_n_0
    SLICE_X60Y33         MUXF7 (Prop_muxf7_S_O)       0.296     5.788 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[0][7]_i_19/O
                         net (fo=1, routed)           0.000     5.788    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[0][7]_i_19_n_0
    SLICE_X60Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     5.892 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[0][7]_i_11/O
                         net (fo=1, routed)           0.796     6.688    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[0][7]_i_11_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I0_O)        0.316     7.004 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][7]_i_7/O
                         net (fo=1, routed)           0.908     7.912    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][7]_i_7_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.036 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][7]_i_4/O
                         net (fo=2, routed)           1.048     9.084    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[7]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.208 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][7]_i_2/O
                         net (fo=2, routed)           0.868    10.076    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/p_3_out[7]
    SLICE_X47Y53         LUT5 (Prop_lut5_I2_O)        0.124    10.200 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[1][7]_i_1/O
                         net (fo=99, routed)          1.725    11.925    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[1][7]_i_1_n_0
    SLICE_X59Y32         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[60][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        1.546    12.726    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/s00_axi_aclk
    SLICE_X59Y32         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[60][7]/C
                         clock pessimism              0.115    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X59Y32         FDRE (Setup_fdre_C_D)       -0.081    12.605    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[60][7]
  -------------------------------------------------------------------
                         required time                         12.605    
                         arrival time                         -11.925    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outBytesIndex_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[52][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 1.544ns (17.182%)  route 7.442ns (82.818%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        1.694     2.988    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/s00_axi_aclk
    SLICE_X59Y76         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outBytesIndex_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outBytesIndex_reg[2]_rep__0/Q
                         net (fo=156, routed)         1.987     5.431    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outBytesIndex_reg[2]_rep__0_n_0
    SLICE_X56Y34         MUXF7 (Prop_muxf7_S_O)       0.296     5.727 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[0][6]_i_21/O
                         net (fo=1, routed)           0.000     5.727    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[0][6]_i_21_n_0
    SLICE_X56Y34         MUXF8 (Prop_muxf8_I0_O)      0.104     5.831 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[0][6]_i_12/O
                         net (fo=1, routed)           0.968     6.800    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[0][6]_i_12_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I1_O)        0.316     7.116 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][6]_i_7/O
                         net (fo=1, routed)           0.938     8.054    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][6]_i_7_n_0
    SLICE_X47Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.178 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][6]_i_4/O
                         net (fo=2, routed)           1.114     9.292    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[6]
    SLICE_X46Y56         LUT5 (Prop_lut5_I0_O)        0.124     9.416 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][6]_i_2/O
                         net (fo=2, routed)           0.650    10.066    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/p_3_out[6]
    SLICE_X47Y53         LUT5 (Prop_lut5_I2_O)        0.124    10.190 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[1][6]_i_1/O
                         net (fo=99, routed)          1.784    11.974    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[1][6]_i_1_n_0
    SLICE_X58Y32         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[52][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        1.546    12.726    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/s00_axi_aclk
    SLICE_X58Y32         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[52][6]/C
                         clock pessimism              0.115    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X58Y32         FDRE (Setup_fdre_C_D)       -0.031    12.655    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[52][6]
  -------------------------------------------------------------------
                         required time                         12.655    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/characterIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[87][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.949ns  (logic 1.792ns (20.024%)  route 7.157ns (79.976%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        1.639     2.933    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/s00_axi_aclk
    SLICE_X47Y69         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/characterIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/characterIndex_reg[2]/Q
                         net (fo=34, routed)          0.972     4.324    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbols_reg_r3_64_127_0_2/ADDRC2
    SLICE_X46Y70         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.299     4.623 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbols_reg_r3_64_127_0_2/RAMC/O
                         net (fo=2, routed)           1.216     5.839    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbols_reg_r3_64_127_0_2_n_2
    SLICE_X46Y64         LUT3 (Prop_lut3_I0_O)        0.146     5.985 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][30]_i_20/O
                         net (fo=3, routed)           0.978     6.963    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/p_0_out[2]
    SLICE_X43Y62         LUT6 (Prop_lut6_I5_O)        0.328     7.291 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][28]_i_20/O
                         net (fo=4, routed)           0.615     7.905    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][28]_i_20_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.029 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][28]_i_10/O
                         net (fo=3, routed)           0.859     8.888    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][28]_i_10_n_0
    SLICE_X50Y60         LUT5 (Prop_lut5_I1_O)        0.148     9.036 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][28]_i_4/O
                         net (fo=4, routed)           1.184    10.221    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][28]_i_4_n_0
    SLICE_X61Y45         LUT6 (Prop_lut6_I3_O)        0.328    10.549 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[1][12]_i_1/O
                         net (fo=99, routed)          1.334    11.882    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[1][12]_i_1_n_0
    SLICE_X37Y40         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[87][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        1.493    12.672    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/s00_axi_aclk
    SLICE_X37Y40         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[87][12]/C
                         clock pessimism              0.115    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X37Y40         FDRE (Setup_fdre_C_D)       -0.067    12.566    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[87][12]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                         -11.882    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outBytesIndex_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[60][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 1.544ns (17.283%)  route 7.390ns (82.717%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        1.694     2.988    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/s00_axi_aclk
    SLICE_X59Y76         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outBytesIndex_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outBytesIndex_reg[2]_rep__0/Q
                         net (fo=156, routed)         1.987     5.431    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outBytesIndex_reg[2]_rep__0_n_0
    SLICE_X56Y34         MUXF7 (Prop_muxf7_S_O)       0.296     5.727 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[0][6]_i_21/O
                         net (fo=1, routed)           0.000     5.727    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[0][6]_i_21_n_0
    SLICE_X56Y34         MUXF8 (Prop_muxf8_I0_O)      0.104     5.831 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[0][6]_i_12/O
                         net (fo=1, routed)           0.968     6.800    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[0][6]_i_12_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I1_O)        0.316     7.116 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][6]_i_7/O
                         net (fo=1, routed)           0.938     8.054    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][6]_i_7_n_0
    SLICE_X47Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.178 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][6]_i_4/O
                         net (fo=2, routed)           1.114     9.292    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[6]
    SLICE_X46Y56         LUT5 (Prop_lut5_I0_O)        0.124     9.416 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[0][6]_i_2/O
                         net (fo=2, routed)           0.650    10.066    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/p_3_out[6]
    SLICE_X47Y53         LUT5 (Prop_lut5_I2_O)        0.124    10.190 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[1][6]_i_1/O
                         net (fo=99, routed)          1.732    11.922    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits[1][6]_i_1_n_0
    SLICE_X59Y32         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[60][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        1.546    12.726    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/s00_axi_aclk
    SLICE_X59Y32         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[60][6]/C
                         clock pessimism              0.115    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X59Y32         FDRE (Setup_fdre_C_D)       -0.067    12.619    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/outputBits_reg[60][6]
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                  0.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        0.552     0.888    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y86         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.118     1.146    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X38Y85         SRLC32E                                      r  cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        0.819     1.185    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y85         SRLC32E                                      r  cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.921    
    SLICE_X38Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/k_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/dataReady_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.075%)  route 0.235ns (52.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        0.547     0.883    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/s00_axi_aclk
    SLICE_X50Y83         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/k_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/k_reg[12]/Q
                         net (fo=5, routed)           0.235     1.282    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/k_reg_n_0_[12]
    SLICE_X46Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.327 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/dataReady[12]_i_1/O
                         net (fo=1, routed)           0.000     1.327    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/dataReady[12]_i_1_n_0
    SLICE_X46Y84         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/dataReady_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        0.818     1.184    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/s00_axi_aclk
    SLICE_X46Y84         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/dataReady_reg[12]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X46Y84         FDRE (Hold_fdre_C_D)         0.121     1.270    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/dataReady_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.255%)  route 0.145ns (43.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        0.659     0.995    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X31Y100        FDRE                                         r  cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[35]/Q
                         net (fo=1, routed)           0.145     1.281    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[35]
    SLICE_X31Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.326 r  cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[35]_i_1/O
                         net (fo=1, routed)           0.000     1.326    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[35]
    SLICE_X31Y98         FDRE                                         r  cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        0.845     1.211    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X31Y98         FDRE                                         r  cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[35]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.092     1.268    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        0.555     0.891    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y92         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/axi_rdata_reg[17]/Q
                         net (fo=1, routed)           0.056     1.087    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X36Y92         SRLC32E                                      r  cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        0.823     1.189    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y92         SRLC32E                                      r  cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X36Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.021    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cotex_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        0.656     0.992    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.285    cotex_design_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  cotex_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        0.885     1.251    cotex_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cotex_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    cotex_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cotex_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        0.656     0.992    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.129     1.285    cotex_design_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  cotex_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        0.885     1.251    cotex_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cotex_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    cotex_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        0.656     0.992    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y102        FDRE                                         r  cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.116     1.272    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y101        SRL16E                                       r  cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        0.930     1.296    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.288     1.008    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.191    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.801%)  route 0.160ns (53.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        0.555     0.891    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y91         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.160     1.192    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X36Y91         SRLC32E                                      r  cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        0.823     1.189    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y91         SRLC32E                                      r  cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X36Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.090    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        0.555     0.891    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y91         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.100     1.132    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X36Y91         SRLC32E                                      r  cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        0.823     1.189    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y91         SRLC32E                                      r  cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X36Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.022    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        0.552     0.888    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/axi_rdata_reg[11]/Q
                         net (fo=1, routed)           0.119     1.148    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X38Y85         SRLC32E                                      r  cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5136, routed)        0.819     1.185    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y85         SRLC32E                                      r  cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.264     0.921    
    SLICE_X38Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.038    cotex_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cotex_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  cotex_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y88    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y88    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y88    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y96    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y96    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y96    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y98    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y65    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/allMessage_reg[70][3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y65    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/allMessage_reg[70][4]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y68    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbolsLength_reg_r2_64_127_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y68    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbolsLength_reg_r2_64_127_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y68    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbolsLength_reg_r2_64_127_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y68    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbolsLength_reg_r2_64_127_6_8/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y71    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbolsLength_reg_r3_0_63_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y71    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbolsLength_reg_r3_0_63_6_8/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y71    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbolsLength_reg_r3_0_63_6_8/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y71    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbolsLength_reg_r3_0_63_6_8/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y71    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbolsLength_reg_r3_64_127_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y71    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbolsLength_reg_r3_64_127_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y76    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbolsLength_reg_r3_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y76    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbolsLength_reg_r3_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y76    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbolsLength_reg_r3_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y76    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbolsLength_reg_r3_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y76    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbolsLength_reg_r3_64_127_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y76    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbolsLength_reg_r3_64_127_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y76    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbolsLength_reg_r3_64_127_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y76    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbolsLength_reg_r3_64_127_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y73    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbols_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y73    cotex_design_i/myip2_0/inst/myip2_v1_0_S00_AXI_inst/coder_inst/symbols_reg_r1_0_63_0_2/RAMB/CLK



