<?xml version="1.0" encoding="UTF-8"?>
<testsuites disabled="0" errors="0" failures="0" tests="1" time="491">
<testsuite disabled="0" errors="0" failures="0" name="wb_hyperram_cover" skipped="0" tests="1" time="491">
<properties>
<property name="os" value="posix"/>
</properties>
<testcase classname="wb_hyperram_cover" name="default" status="PASS" time="491">
<system-out>SBY 17:44:21 [wb_hyperram_cover] Removing directory 'wb_hyperram_cover'.
SBY 17:44:21 [wb_hyperram_cover] Copy 'src/wb_hyperram.v' to 'wb_hyperram_cover/src/wb_hyperram.v'.
SBY 17:44:21 [wb_hyperram_cover] Copy 'src/hyperram.v' to 'wb_hyperram_cover/src/hyperram.v'.
SBY 17:44:21 [wb_hyperram_cover] Copy 'src/register_rw.v' to 'wb_hyperram_cover/src/register_rw.v'.
SBY 17:44:21 [wb_hyperram_cover] engine_0: smtbmc
SBY 17:44:21 [wb_hyperram_cover] base: starting process &quot;cd wb_hyperram_cover/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 17:44:26 [wb_hyperram_cover] base: finished (returncode=0)
SBY 17:44:26 [wb_hyperram_cover] smt2: starting process &quot;cd wb_hyperram_cover/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 17:44:26 [wb_hyperram_cover] smt2: finished (returncode=0)
SBY 17:44:26 [wb_hyperram_cover] engine_0: starting process &quot;cd wb_hyperram_cover; yosys-smtbmc --presat --unroll -c --noprogress -t 500  --append 0 --dump-vcd engine_0/trace%.vcd --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2&quot;
SBY 17:44:26 [wb_hyperram_cover] engine_0: ##   0:00:00  Solver: yices
SBY 17:44:27 [wb_hyperram_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 17:44:27 [wb_hyperram_cover] engine_0: ##   0:00:01  Checking cover reachability in step 1..
SBY 17:44:28 [wb_hyperram_cover] engine_0: ##   0:00:01  Checking cover reachability in step 2..
SBY 17:44:29 [wb_hyperram_cover] engine_0: ##   0:00:02  Checking cover reachability in step 3..
SBY 17:44:29 [wb_hyperram_cover] engine_0: ##   0:00:02  Reached cover statement at register_rw.v:44.20-45.26 in step 3.
SBY 17:44:29 [wb_hyperram_cover] engine_0: ##   0:00:02  Reached cover statement at register_rw.v:44.20-45.26 in step 3.
SBY 17:44:29 [wb_hyperram_cover] engine_0: ##   0:00:02  Reached cover statement at register_rw.v:44.20-45.26 in step 3.
SBY 17:44:29 [wb_hyperram_cover] engine_0: ##   0:00:02  Reached cover statement at register_rw.v:44.20-45.26 in step 3.
SBY 17:44:29 [wb_hyperram_cover] engine_0: ##   0:00:02  Writing trace to VCD file: engine_0/trace0.vcd
SBY 17:44:29 [wb_hyperram_cover] engine_0: ##   0:00:02  Writing trace to Verilog testbench: engine_0/trace0_tb.v
SBY 17:44:29 [wb_hyperram_cover] engine_0: ##   0:00:02  Writing trace to constraints file: engine_0/trace0.smtc
SBY 17:44:29 [wb_hyperram_cover] engine_0: ##   0:00:03  Checking cover reachability in step 3..
SBY 17:44:30 [wb_hyperram_cover] engine_0: ##   0:00:03  Checking cover reachability in step 4..
SBY 17:44:31 [wb_hyperram_cover] engine_0: ##   0:00:04  Checking cover reachability in step 5..
SBY 17:44:31 [wb_hyperram_cover] engine_0: ##   0:00:04  Checking cover reachability in step 6..
SBY 17:44:31 [wb_hyperram_cover] engine_0: ##   0:00:05  Reached cover statement at _load_trmax_ in step 6.
SBY 17:44:32 [wb_hyperram_cover] engine_0: ##   0:00:05  Writing trace to VCD file: engine_0/trace1.vcd
SBY 17:44:32 [wb_hyperram_cover] engine_0: ##   0:00:05  Writing trace to Verilog testbench: engine_0/trace1_tb.v
SBY 17:44:32 [wb_hyperram_cover] engine_0: ##   0:00:05  Writing trace to constraints file: engine_0/trace1.smtc
SBY 17:44:32 [wb_hyperram_cover] engine_0: ##   0:00:05  Checking cover reachability in step 6..
SBY 17:44:33 [wb_hyperram_cover] engine_0: ##   0:00:06  Reached cover statement at _load_tcsh_ in step 6.
SBY 17:44:33 [wb_hyperram_cover] engine_0: ##   0:00:06  Writing trace to VCD file: engine_0/trace2.vcd
SBY 17:44:33 [wb_hyperram_cover] engine_0: ##   0:00:06  Writing trace to Verilog testbench: engine_0/trace2_tb.v
SBY 17:44:33 [wb_hyperram_cover] engine_0: ##   0:00:07  Writing trace to constraints file: engine_0/trace2.smtc
SBY 17:44:33 [wb_hyperram_cover] engine_0: ##   0:00:07  Checking cover reachability in step 6..
SBY 17:44:34 [wb_hyperram_cover] engine_0: ##   0:00:07  Reached cover statement at _load_latency_ in step 6.
SBY 17:44:34 [wb_hyperram_cover] engine_0: ##   0:00:07  Writing trace to VCD file: engine_0/trace3.vcd
SBY 17:44:34 [wb_hyperram_cover] engine_0: ##   0:00:07  Writing trace to Verilog testbench: engine_0/trace3_tb.v
SBY 17:44:34 [wb_hyperram_cover] engine_0: ##   0:00:08  Writing trace to constraints file: engine_0/trace3.smtc
SBY 17:44:34 [wb_hyperram_cover] engine_0: ##   0:00:08  Checking cover reachability in step 6..
SBY 17:44:35 [wb_hyperram_cover] engine_0: ##   0:00:08  Reached cover statement at _load_post_ in step 6.
SBY 17:44:35 [wb_hyperram_cover] engine_0: ##   0:00:08  Writing trace to VCD file: engine_0/trace4.vcd
SBY 17:44:35 [wb_hyperram_cover] engine_0: ##   0:00:09  Writing trace to Verilog testbench: engine_0/trace4_tb.v
SBY 17:44:35 [wb_hyperram_cover] engine_0: ##   0:00:09  Writing trace to constraints file: engine_0/trace4.smtc
SBY 17:44:36 [wb_hyperram_cover] engine_0: ##   0:00:09  Checking cover reachability in step 6..
SBY 17:44:36 [wb_hyperram_cover] engine_0: ##   0:00:09  Reached cover statement at _load_tpre_ in step 6.
SBY 17:44:36 [wb_hyperram_cover] engine_0: ##   0:00:09  Writing trace to VCD file: engine_0/trace5.vcd
SBY 17:44:36 [wb_hyperram_cover] engine_0: ##   0:00:10  Writing trace to Verilog testbench: engine_0/trace5_tb.v
SBY 17:44:37 [wb_hyperram_cover] engine_0: ##   0:00:10  Writing trace to constraints file: engine_0/trace5.smtc
SBY 17:44:37 [wb_hyperram_cover] engine_0: ##   0:00:10  Checking cover reachability in step 6..
SBY 17:44:37 [wb_hyperram_cover] engine_0: ##   0:00:11  Checking cover reachability in step 7..
SBY 17:44:38 [wb_hyperram_cover] engine_0: ##   0:00:11  Reached cover statement at register_rw.v:47.20-48.62 in step 7.
SBY 17:44:38 [wb_hyperram_cover] engine_0: ##   0:00:11  Writing trace to VCD file: engine_0/trace6.vcd
SBY 17:44:38 [wb_hyperram_cover] engine_0: ##   0:00:11  Writing trace to Verilog testbench: engine_0/trace6_tb.v
SBY 17:44:38 [wb_hyperram_cover] engine_0: ##   0:00:12  Writing trace to constraints file: engine_0/trace6.smtc
SBY 17:44:38 [wb_hyperram_cover] engine_0: ##   0:00:12  Checking cover reachability in step 7..
SBY 17:44:39 [wb_hyperram_cover] engine_0: ##   0:00:12  Reached cover statement at register_rw.v:47.20-48.62 in step 7.
SBY 17:44:39 [wb_hyperram_cover] engine_0: ##   0:00:12  Writing trace to VCD file: engine_0/trace7.vcd
SBY 17:44:39 [wb_hyperram_cover] engine_0: ##   0:00:13  Writing trace to Verilog testbench: engine_0/trace7_tb.v
SBY 17:44:40 [wb_hyperram_cover] engine_0: ##   0:00:13  Writing trace to constraints file: engine_0/trace7.smtc
SBY 17:44:40 [wb_hyperram_cover] engine_0: ##   0:00:13  Checking cover reachability in step 7..
SBY 17:44:40 [wb_hyperram_cover] engine_0: ##   0:00:13  Reached cover statement at register_rw.v:47.20-48.62 in step 7.
SBY 17:44:40 [wb_hyperram_cover] engine_0: ##   0:00:14  Writing trace to VCD file: engine_0/trace8.vcd
SBY 17:44:41 [wb_hyperram_cover] engine_0: ##   0:00:14  Writing trace to Verilog testbench: engine_0/trace8_tb.v
SBY 17:44:41 [wb_hyperram_cover] engine_0: ##   0:00:14  Writing trace to constraints file: engine_0/trace8.smtc
SBY 17:44:41 [wb_hyperram_cover] engine_0: ##   0:00:14  Checking cover reachability in step 7..
SBY 17:44:41 [wb_hyperram_cover] engine_0: ##   0:00:14  Reached cover statement at register_rw.v:47.20-48.62 in step 7.
SBY 17:44:41 [wb_hyperram_cover] engine_0: ##   0:00:15  Writing trace to VCD file: engine_0/trace9.vcd
SBY 17:44:42 [wb_hyperram_cover] engine_0: ##   0:00:15  Writing trace to Verilog testbench: engine_0/trace9_tb.v
SBY 17:44:42 [wb_hyperram_cover] engine_0: ##   0:00:15  Writing trace to constraints file: engine_0/trace9.smtc
SBY 17:44:42 [wb_hyperram_cover] engine_0: ##   0:00:15  Checking cover reachability in step 7..
SBY 17:44:43 [wb_hyperram_cover] engine_0: ##   0:00:16  Checking cover reachability in step 8..
SBY 17:44:43 [wb_hyperram_cover] engine_0: ##   0:00:17  Checking cover reachability in step 9..
SBY 17:44:44 [wb_hyperram_cover] engine_0: ##   0:00:17  Checking cover reachability in step 10..
SBY 17:44:45 [wb_hyperram_cover] engine_0: ##   0:00:18  Checking cover reachability in step 11..
SBY 17:44:46 [wb_hyperram_cover] engine_0: ##   0:00:19  Checking cover reachability in step 12..
SBY 17:44:46 [wb_hyperram_cover] engine_0: ##   0:00:19  Reached cover statement at _load_tacc_ in step 12.
SBY 17:44:47 [wb_hyperram_cover] engine_0: ##   0:00:20  Writing trace to VCD file: engine_0/trace10.vcd
SBY 17:44:47 [wb_hyperram_cover] engine_0: ##   0:00:20  Writing trace to Verilog testbench: engine_0/trace10_tb.v
SBY 17:44:47 [wb_hyperram_cover] engine_0: ##   0:00:20  Writing trace to constraints file: engine_0/trace10.smtc
SBY 17:44:47 [wb_hyperram_cover] engine_0: ##   0:00:21  Checking cover reachability in step 12..
SBY 17:44:48 [wb_hyperram_cover] engine_0: ##   0:00:21  Reached cover statement at _load_fixed_ in step 12.
SBY 17:44:48 [wb_hyperram_cover] engine_0: ##   0:00:21  Writing trace to VCD file: engine_0/trace11.vcd
SBY 17:44:49 [wb_hyperram_cover] engine_0: ##   0:00:22  Writing trace to Verilog testbench: engine_0/trace11_tb.v
SBY 17:44:49 [wb_hyperram_cover] engine_0: ##   0:00:22  Writing trace to constraints file: engine_0/trace11.smtc
SBY 17:44:49 [wb_hyperram_cover] engine_0: ##   0:00:22  Checking cover reachability in step 12..
SBY 17:44:49 [wb_hyperram_cover] engine_0: ##   0:00:23  Reached cover statement at _load_fixed_double_ in step 12.
SBY 17:44:50 [wb_hyperram_cover] engine_0: ##   0:00:23  Writing trace to VCD file: engine_0/trace12.vcd
SBY 17:44:50 [wb_hyperram_cover] engine_0: ##   0:00:23  Writing trace to Verilog testbench: engine_0/trace12_tb.v
SBY 17:44:50 [wb_hyperram_cover] engine_0: ##   0:00:24  Writing trace to constraints file: engine_0/trace12.smtc
SBY 17:44:51 [wb_hyperram_cover] engine_0: ##   0:00:24  Checking cover reachability in step 12..
SBY 17:44:51 [wb_hyperram_cover] engine_0: ##   0:00:25  Checking cover reachability in step 13..
SBY 17:44:52 [wb_hyperram_cover] engine_0: ##   0:00:25  Checking cover reachability in step 14..
SBY 17:44:53 [wb_hyperram_cover] engine_0: ##   0:00:26  Reached cover statement at _read_latency_ in step 14.
SBY 17:44:53 [wb_hyperram_cover] engine_0: ##   0:00:26  Writing trace to VCD file: engine_0/trace13.vcd
SBY 17:44:54 [wb_hyperram_cover] engine_0: ##   0:00:27  Writing trace to Verilog testbench: engine_0/trace13_tb.v
SBY 17:44:54 [wb_hyperram_cover] engine_0: ##   0:00:27  Writing trace to constraints file: engine_0/trace13.smtc
SBY 17:44:54 [wb_hyperram_cover] engine_0: ##   0:00:27  Checking cover reachability in step 14..
SBY 17:44:55 [wb_hyperram_cover] engine_0: ##   0:00:28  Reached cover statement at _read_tcsh_ in step 14.
SBY 17:44:55 [wb_hyperram_cover] engine_0: ##   0:00:28  Writing trace to VCD file: engine_0/trace14.vcd
SBY 17:44:55 [wb_hyperram_cover] engine_0: ##   0:00:29  Writing trace to Verilog testbench: engine_0/trace14_tb.v
SBY 17:44:56 [wb_hyperram_cover] engine_0: ##   0:00:29  Writing trace to constraints file: engine_0/trace14.smtc
SBY 17:44:56 [wb_hyperram_cover] engine_0: ##   0:00:29  Checking cover reachability in step 14..
SBY 17:44:56 [wb_hyperram_cover] engine_0: ##   0:00:30  Reached cover statement at _read_trmax_ in step 14.
SBY 17:44:57 [wb_hyperram_cover] engine_0: ##   0:00:30  Writing trace to VCD file: engine_0/trace15.vcd
SBY 17:44:57 [wb_hyperram_cover] engine_0: ##   0:00:30  Writing trace to Verilog testbench: engine_0/trace15_tb.v
SBY 17:44:57 [wb_hyperram_cover] engine_0: ##   0:00:31  Writing trace to constraints file: engine_0/trace15.smtc
SBY 17:44:57 [wb_hyperram_cover] engine_0: ##   0:00:31  Checking cover reachability in step 14..
SBY 17:44:58 [wb_hyperram_cover] engine_0: ##   0:00:31  Reached cover statement at _read_tpre_tpost_ in step 14.
SBY 17:44:58 [wb_hyperram_cover] engine_0: ##   0:00:32  Writing trace to VCD file: engine_0/trace16.vcd
SBY 17:44:59 [wb_hyperram_cover] engine_0: ##   0:00:32  Writing trace to Verilog testbench: engine_0/trace16_tb.v
SBY 17:44:59 [wb_hyperram_cover] engine_0: ##   0:00:32  Writing trace to constraints file: engine_0/trace16.smtc
SBY 17:44:59 [wb_hyperram_cover] engine_0: ##   0:00:32  Checking cover reachability in step 14..
SBY 17:45:00 [wb_hyperram_cover] engine_0: ##   0:00:33  Checking cover reachability in step 15..
SBY 17:45:01 [wb_hyperram_cover] engine_0: ##   0:00:34  Checking cover reachability in step 16..
SBY 17:45:02 [wb_hyperram_cover] engine_0: ##   0:00:35  Checking cover reachability in step 17..
SBY 17:45:03 [wb_hyperram_cover] engine_0: ##   0:00:36  Checking cover reachability in step 18..
SBY 17:45:04 [wb_hyperram_cover] engine_0: ##   0:00:37  Checking cover reachability in step 19..
SBY 17:45:05 [wb_hyperram_cover] engine_0: ##   0:00:39  Checking cover reachability in step 20..
SBY 17:45:07 [wb_hyperram_cover] engine_0: ##   0:00:40  Checking cover reachability in step 21..
SBY 17:45:09 [wb_hyperram_cover] engine_0: ##   0:00:42  Checking cover reachability in step 22..
SBY 17:45:10 [wb_hyperram_cover] engine_0: ##   0:00:43  Checking cover reachability in step 23..
SBY 17:45:11 [wb_hyperram_cover] engine_0: ##   0:00:44  Checking cover reachability in step 24..
SBY 17:45:12 [wb_hyperram_cover] engine_0: ##   0:00:45  Checking cover reachability in step 25..
SBY 17:45:14 [wb_hyperram_cover] engine_0: ##   0:00:47  Checking cover reachability in step 26..
SBY 17:45:15 [wb_hyperram_cover] engine_0: ##   0:00:48  Checking cover reachability in step 27..
SBY 17:45:16 [wb_hyperram_cover] engine_0: ##   0:00:49  Checking cover reachability in step 28..
SBY 17:45:17 [wb_hyperram_cover] engine_0: ##   0:00:51  Checking cover reachability in step 29..
SBY 17:45:19 [wb_hyperram_cover] engine_0: ##   0:00:52  Checking cover reachability in step 30..
SBY 17:45:20 [wb_hyperram_cover] engine_0: ##   0:00:53  Checking cover reachability in step 31..
SBY 17:45:22 [wb_hyperram_cover] engine_0: ##   0:00:55  Checking cover reachability in step 32..
SBY 17:45:23 [wb_hyperram_cover] engine_0: ##   0:00:57  Checking cover reachability in step 33..
SBY 17:45:25 [wb_hyperram_cover] engine_0: ##   0:00:58  Checking cover reachability in step 34..
SBY 17:45:27 [wb_hyperram_cover] engine_0: ##   0:01:00  Checking cover reachability in step 35..
SBY 17:45:29 [wb_hyperram_cover] engine_0: ##   0:01:02  Checking cover reachability in step 36..
SBY 17:45:31 [wb_hyperram_cover] engine_0: ##   0:01:04  Checking cover reachability in step 37..
SBY 17:45:32 [wb_hyperram_cover] engine_0: ##   0:01:06  Checking cover reachability in step 38..
SBY 17:45:34 [wb_hyperram_cover] engine_0: ##   0:01:07  Reached cover statement at _tx_hreg_ in step 38.
SBY 17:45:35 [wb_hyperram_cover] engine_0: ##   0:01:08  Writing trace to VCD file: engine_0/trace17.vcd
SBY 17:45:36 [wb_hyperram_cover] engine_0: ##   0:01:09  Writing trace to Verilog testbench: engine_0/trace17_tb.v
SBY 17:45:36 [wb_hyperram_cover] engine_0: ##   0:01:10  Writing trace to constraints file: engine_0/trace17.smtc
SBY 17:45:36 [wb_hyperram_cover] engine_0: ##   0:01:10  Checking cover reachability in step 38..
SBY 17:45:39 [wb_hyperram_cover] engine_0: ##   0:01:12  Checking cover reachability in step 39..
SBY 17:45:40 [wb_hyperram_cover] engine_0: ##   0:01:13  Checking cover reachability in step 40..
SBY 17:45:43 [wb_hyperram_cover] engine_0: ##   0:01:16  Checking cover reachability in step 41..
SBY 17:45:45 [wb_hyperram_cover] engine_0: ##   0:01:18  Checking cover reachability in step 42..
SBY 17:45:48 [wb_hyperram_cover] engine_0: ##   0:01:21  Checking cover reachability in step 43..
SBY 17:45:49 [wb_hyperram_cover] engine_0: ##   0:01:23  Checking cover reachability in step 44..
SBY 17:45:53 [wb_hyperram_cover] engine_0: ##   0:01:26  Checking cover reachability in step 45..
SBY 17:45:55 [wb_hyperram_cover] engine_0: ##   0:01:28  Checking cover reachability in step 46..
SBY 17:45:59 [wb_hyperram_cover] engine_0: ##   0:01:32  Checking cover reachability in step 47..
SBY 17:46:01 [wb_hyperram_cover] engine_0: ##   0:01:34  Checking cover reachability in step 48..
SBY 17:46:06 [wb_hyperram_cover] engine_0: ##   0:01:39  Checking cover reachability in step 49..
SBY 17:46:08 [wb_hyperram_cover] engine_0: ##   0:01:41  Checking cover reachability in step 50..
SBY 17:46:16 [wb_hyperram_cover] engine_0: ##   0:01:49  Checking cover reachability in step 51..
SBY 17:46:19 [wb_hyperram_cover] engine_0: ##   0:01:52  Checking cover reachability in step 52..
SBY 17:46:27 [wb_hyperram_cover] engine_0: ##   0:02:00  Reached cover statement at _rx_hreg_ in step 52.
SBY 17:46:29 [wb_hyperram_cover] engine_0: ##   0:02:02  Writing trace to VCD file: engine_0/trace18.vcd
SBY 17:46:30 [wb_hyperram_cover] engine_0: ##   0:02:04  Writing trace to Verilog testbench: engine_0/trace18_tb.v
SBY 17:46:31 [wb_hyperram_cover] engine_0: ##   0:02:04  Writing trace to constraints file: engine_0/trace18.smtc
SBY 17:46:31 [wb_hyperram_cover] engine_0: ##   0:02:04  Checking cover reachability in step 52..
SBY 17:46:39 [wb_hyperram_cover] engine_0: ##   0:02:12  Checking cover reachability in step 53..
SBY 17:46:41 [wb_hyperram_cover] engine_0: ##   0:02:14  Checking cover reachability in step 54..
SBY 17:46:51 [wb_hyperram_cover] engine_0: ##   0:02:25  Checking cover reachability in step 55..
SBY 17:46:53 [wb_hyperram_cover] engine_0: ##   0:02:27  Checking cover reachability in step 56..
SBY 17:47:05 [wb_hyperram_cover] engine_0: ##   0:02:38  Checking cover reachability in step 57..
SBY 17:47:07 [wb_hyperram_cover] engine_0: ##   0:02:40  Checking cover reachability in step 58..
SBY 17:47:22 [wb_hyperram_cover] engine_0: ##   0:02:55  Checking cover reachability in step 59..
SBY 17:47:24 [wb_hyperram_cover] engine_0: ##   0:02:57  Checking cover reachability in step 60..
SBY 17:47:41 [wb_hyperram_cover] engine_0: ##   0:03:15  Checking cover reachability in step 61..
SBY 17:47:44 [wb_hyperram_cover] engine_0: ##   0:03:17  Checking cover reachability in step 62..
SBY 17:48:05 [wb_hyperram_cover] engine_0: ##   0:03:39  Checking cover reachability in step 63..
SBY 17:48:08 [wb_hyperram_cover] engine_0: ##   0:03:41  Checking cover reachability in step 64..
SBY 17:48:37 [wb_hyperram_cover] engine_0: ##   0:04:10  Checking cover reachability in step 65..
SBY 17:48:39 [wb_hyperram_cover] engine_0: ##   0:04:12  Checking cover reachability in step 66..
SBY 17:49:05 [wb_hyperram_cover] engine_0: ##   0:04:38  Checking cover reachability in step 67..
SBY 17:49:08 [wb_hyperram_cover] engine_0: ##   0:04:41  Checking cover reachability in step 68..
SBY 17:49:39 [wb_hyperram_cover] engine_0: ##   0:05:12  Reached cover statement at _read_status_ in step 68.
SBY 17:49:41 [wb_hyperram_cover] engine_0: ##   0:05:14  Writing trace to VCD file: engine_0/trace19.vcd
SBY 17:49:43 [wb_hyperram_cover] engine_0: ##   0:05:16  Writing trace to Verilog testbench: engine_0/trace19_tb.v
SBY 17:49:43 [wb_hyperram_cover] engine_0: ##   0:05:16  Writing trace to constraints file: engine_0/trace19.smtc
SBY 17:49:43 [wb_hyperram_cover] engine_0: ##   0:05:17  Checking cover reachability in step 68..
SBY 17:49:58 [wb_hyperram_cover] engine_0: ##   0:05:31  Checking cover reachability in step 69..
SBY 17:50:01 [wb_hyperram_cover] engine_0: ##   0:05:34  Checking cover reachability in step 70..
SBY 17:50:17 [wb_hyperram_cover] engine_0: ##   0:05:51  Checking cover reachability in step 71..
SBY 17:50:20 [wb_hyperram_cover] engine_0: ##   0:05:53  Checking cover reachability in step 72..
SBY 17:50:41 [wb_hyperram_cover] engine_0: ##   0:06:14  Reached cover statement at _rx_hmem_ in step 72.
SBY 17:50:43 [wb_hyperram_cover] engine_0: ##   0:06:16  Writing trace to VCD file: engine_0/trace20.vcd
SBY 17:50:45 [wb_hyperram_cover] engine_0: ##   0:06:18  Writing trace to Verilog testbench: engine_0/trace20_tb.v
SBY 17:50:45 [wb_hyperram_cover] engine_0: ##   0:06:19  Writing trace to constraints file: engine_0/trace20.smtc
SBY 17:50:46 [wb_hyperram_cover] engine_0: ##   0:06:19  Checking cover reachability in step 72..
SBY 17:50:57 [wb_hyperram_cover] engine_0: ##   0:06:30  Checking cover reachability in step 73..
SBY 17:51:00 [wb_hyperram_cover] engine_0: ##   0:06:33  Checking cover reachability in step 74..
SBY 17:51:14 [wb_hyperram_cover] engine_0: ##   0:06:47  Checking cover reachability in step 75..
SBY 17:51:16 [wb_hyperram_cover] engine_0: ##   0:06:49  Checking cover reachability in step 76..
SBY 17:51:30 [wb_hyperram_cover] engine_0: ##   0:07:04  Reached cover statement at _tx_hmem_ in step 76.
SBY 17:51:33 [wb_hyperram_cover] engine_0: ##   0:07:06  Writing trace to VCD file: engine_0/trace21.vcd
SBY 17:51:35 [wb_hyperram_cover] engine_0: ##   0:07:08  Writing trace to Verilog testbench: engine_0/trace21_tb.v
SBY 17:51:35 [wb_hyperram_cover] engine_0: ##   0:07:08  Writing trace to constraints file: engine_0/trace21.smtc
SBY 17:51:35 [wb_hyperram_cover] engine_0: ##   0:07:08  Checking cover reachability in step 76..
SBY 17:51:44 [wb_hyperram_cover] engine_0: ##   0:07:17  Checking cover reachability in step 77..
SBY 17:51:47 [wb_hyperram_cover] engine_0: ##   0:07:20  Checking cover reachability in step 78..
SBY 17:51:58 [wb_hyperram_cover] engine_0: ##   0:07:31  Checking cover reachability in step 79..
SBY 17:52:01 [wb_hyperram_cover] engine_0: ##   0:07:34  Checking cover reachability in step 80..
SBY 17:52:15 [wb_hyperram_cover] engine_0: ##   0:07:48  Checking cover reachability in step 81..
SBY 17:52:17 [wb_hyperram_cover] engine_0: ##   0:07:51  Checking cover reachability in step 82..
SBY 17:52:29 [wb_hyperram_cover] engine_0: ##   0:08:02  Checking cover reachability in step 83..
SBY 17:52:32 [wb_hyperram_cover] engine_0: ##   0:08:05  Checking cover reachability in step 84..
SBY 17:52:44 [wb_hyperram_cover] engine_0: ##   0:08:18  Reached cover statement at _rx_hreg_timeout in step 84.
SBY 17:52:47 [wb_hyperram_cover] engine_0: ##   0:08:20  Writing trace to VCD file: engine_0/trace22.vcd
SBY 17:52:49 [wb_hyperram_cover] engine_0: ##   0:08:23  Writing trace to Verilog testbench: engine_0/trace22_tb.v
SBY 17:52:50 [wb_hyperram_cover] engine_0: ##   0:08:23  Writing trace to constraints file: engine_0/trace22.smtc
SBY 17:52:50 [wb_hyperram_cover] engine_0: ##   0:08:23  Status: passed
SBY 17:52:50 [wb_hyperram_cover] engine_0: finished (returncode=0)
SBY 17:52:50 [wb_hyperram_cover] engine_0: Status returned by engine: pass
SBY 17:52:50 [wb_hyperram_cover] summary: Elapsed clock time [H:MM:SS (secs)]: 0:08:29 (509)
SBY 17:52:50 [wb_hyperram_cover] summary: Elapsed process time [H:MM:SS (secs)]: 0:08:11 (491)
SBY 17:52:50 [wb_hyperram_cover] summary: engine_0 (smtbmc) returned pass
SBY 17:52:50 [wb_hyperram_cover] summary: trace: wb_hyperram_cover/engine_0/trace0.vcd
SBY 17:52:50 [wb_hyperram_cover] summary: trace: wb_hyperram_cover/engine_0/trace1.vcd
SBY 17:52:50 [wb_hyperram_cover] summary: trace: wb_hyperram_cover/engine_0/trace2.vcd
SBY 17:52:50 [wb_hyperram_cover] summary: trace: wb_hyperram_cover/engine_0/trace3.vcd
SBY 17:52:50 [wb_hyperram_cover] summary: trace: wb_hyperram_cover/engine_0/trace4.vcd
SBY 17:52:50 [wb_hyperram_cover] summary: and 18 further traces
SBY 17:52:50 [wb_hyperram_cover] DONE (PASS, rc=0)
</system-out></testcase></testsuite></testsuites>
