design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/scratch/el595/tape_in_1_2024/openlane/tapeins_sp24_tapein1_Interconnect,tapeins_sp24_tapein1_Interconnect,24_05_12_11_46,flow completed,2h46m39s0ms,1h40m18s0ms,19914.366883116883,4.928,9957.183441558442,9.69,-1,8747.0,47049,0,0,0,0,0,0,0,347,230,0,-1,-1,3176511,387331,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,2430766213.0,0.0,16.24,11.63,15.54,6.91,13.35,59486,91484,1121,33114,0,0,0,61400,700,3,1281,6283,6219,13962,5791,920,2468,2466,49,321507,69228,4162,79750,49069,523716,4846670.8416,-1,-1,-1,0.0142,0.0195,4.61e-07,-1,-1,-1,20.28,25.0,40.0,25,1,50,153.18,153.6,0.3,1,10,0.45,0,sky130_fd_sc_hd,AREA 0
