#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x13dea7a80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13de9a500 .scope module, "tb_e2e_simple" "tb_e2e_simple" 3 2;
 .timescale -9 -12;
P_0x13de6b4b0 .param/l "ARRAY_SIZE" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x13de6b4f0 .param/l "CLK" 0 3 3, +C4<00000000000000000000000000001010>;
P_0x13de6b530 .param/l "OP_HALT" 1 3 55, C4<11111111>;
P_0x13de6b570 .param/l "OP_TENSOR" 1 3 54, C4<00000001>;
P_0x13de6b5b0 .param/l "SRAM_WIDTH" 0 3 5, +C4<00000000000000000000000100000000>;
v0x600002c3ec70_0 .net "axi_araddr", 39 0, L_0x600003561030;  1 drivers
v0x600002c3ed00_0 .net "axi_arlen", 7 0, L_0x6000035610a0;  1 drivers
v0x600002c3ed90_0 .var "axi_arready", 0 0;
v0x600002c3ee20_0 .net "axi_arvalid", 0 0, L_0x600003561180;  1 drivers
v0x600002c3eeb0_0 .net "axi_awaddr", 39 0, L_0x600003560d90;  1 drivers
v0x600002c3ef40_0 .net "axi_awlen", 7 0, L_0x600003560e00;  1 drivers
v0x600002c3efd0_0 .var "axi_awready", 0 0;
v0x600002c3f060_0 .net "axi_awvalid", 0 0, L_0x600003560e70;  1 drivers
L_0x14009a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002c3f0f0_0 .net "axi_bready", 0 0, L_0x14009a968;  1 drivers
v0x600002c3f180_0 .var "axi_bresp", 1 0;
v0x600002c3f210_0 .var "axi_bvalid", 0 0;
v0x600002c3f2a0_0 .var "axi_rdata", 255 0;
v0x600002c3f330_0 .var "axi_rlast", 0 0;
v0x600002c3f3c0_0 .net "axi_rready", 0 0, L_0x6000035611f0;  1 drivers
v0x600002c3f450_0 .var "axi_rvalid", 0 0;
v0x600002c3f4e0_0 .net "axi_wdata", 255 0, L_0x600003560ee0;  1 drivers
v0x600002c3f570_0 .net "axi_wlast", 0 0, L_0x600003560f50;  1 drivers
v0x600002c3f600_0 .var "axi_wready", 0 0;
v0x600002c3f690_0 .net "axi_wvalid", 0 0, L_0x600003560fc0;  1 drivers
v0x600002c3f720_0 .var "clk", 0 0;
v0x600002c3f7b0_0 .var "global_sync_in", 0 0;
v0x600002c3f840_0 .var/i "i", 31 0;
v0x600002c3f8d0_0 .var "noc_rx_addr", 19 0;
v0x600002c3f960_0 .var "noc_rx_data", 255 0;
v0x600002c3f9f0_0 .var "noc_rx_is_instr", 0 0;
v0x600002c3fa80_0 .net "noc_rx_ready", 0 0, L_0x600002f76e40;  1 drivers
v0x600002c3fb10_0 .var "noc_rx_valid", 0 0;
L_0x14009a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c3fba0_0 .net "noc_tx_addr", 19 0, L_0x14009a9f8;  1 drivers
L_0x14009a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c3fc30_0 .net "noc_tx_data", 255 0, L_0x14009a9b0;  1 drivers
v0x600002c3fcc0_0 .var "noc_tx_ready", 0 0;
L_0x14009aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002c3fd50_0 .net "noc_tx_valid", 0 0, L_0x14009aa40;  1 drivers
v0x600002c3fde0_0 .var "row0", 255 0;
v0x600002c3fe70_0 .var "row1", 255 0;
v0x600002c3ff00_0 .var "row2", 255 0;
v0x600002c30000_0 .var "row3", 255 0;
v0x600002c30090_0 .var "rst_n", 0 0;
v0x600002c30120_0 .var "sync_grant", 0 0;
v0x600002c301b0_0 .net "sync_request", 0 0, L_0x60000356cf50;  1 drivers
v0x600002c30240_0 .net "tpc_busy", 0 0, L_0x60000356d110;  1 drivers
v0x600002c302d0_0 .net "tpc_done", 0 0, L_0x60000356cfc0;  1 drivers
v0x600002c30360_0 .net "tpc_error", 0 0, L_0x60000356cee0;  1 drivers
v0x600002c303f0_0 .var "tpc_start", 0 0;
v0x600002c30480_0 .var "tpc_start_pc", 19 0;
E_0x600000b21b40 .event negedge, v0x600002c58090_0;
S_0x13de95310 .scope module, "dut" "tensor_processing_cluster" 3 38, 4 15 0, S_0x13de9a500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x13e010c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x13e010c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x13e010c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x13e010cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x13e010d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x13e010d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x13e010d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x13e010dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x13e010e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x13e010e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x13e010e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x13e010ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x13e010f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x13e010f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x13e010f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x13e010fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x13e011000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x60000356dea0 .functor BUFZ 1, v0x600002c3c3f0_0, C4<0>, C4<0>, C4<0>;
L_0x600003560690 .functor OR 1, L_0x600002f73ca0, L_0x600002f73e80, C4<0>, C4<0>;
L_0x600003560700 .functor AND 1, L_0x600003560620, L_0x600003560690, C4<1>, C4<1>;
L_0x600003560770 .functor BUFZ 1, v0x600002c3d440_0, C4<0>, C4<0>, C4<0>;
L_0x6000035607e0 .functor BUFZ 1, v0x600002c3cf30_0, C4<0>, C4<0>, C4<0>;
L_0x6000035613b0 .functor AND 1, v0x600002c3fb10_0, L_0x600002f76e40, C4<1>, C4<1>;
L_0x600003561420 .functor AND 1, L_0x6000035613b0, L_0x600002f76ee0, C4<1>, C4<1>;
v0x600002c3a370_0 .net *"_ivl_24", 19 0, L_0x600002f735c0;  1 drivers
L_0x14009a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002c3a400_0 .net *"_ivl_27", 3 0, L_0x14009a530;  1 drivers
v0x600002c3a490_0 .net *"_ivl_28", 19 0, L_0x600002f73660;  1 drivers
L_0x14009a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c3a520_0 .net *"_ivl_31", 14 0, L_0x14009a578;  1 drivers
L_0x14009a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002c3a5b0_0 .net/2u *"_ivl_34", 2 0, L_0x14009a5c0;  1 drivers
v0x600002c3a640_0 .net *"_ivl_38", 19 0, L_0x600002f73840;  1 drivers
L_0x14009a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002c3a6d0_0 .net *"_ivl_41", 3 0, L_0x14009a608;  1 drivers
v0x600002c3a760_0 .net *"_ivl_42", 19 0, L_0x600002f738e0;  1 drivers
L_0x14009a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002c3a7f0_0 .net *"_ivl_45", 3 0, L_0x14009a650;  1 drivers
L_0x14009a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c3a880_0 .net/2u *"_ivl_48", 2 0, L_0x14009a698;  1 drivers
v0x600002c3a910_0 .net *"_ivl_52", 19 0, L_0x600002f73ac0;  1 drivers
L_0x14009a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002c3a9a0_0 .net *"_ivl_55", 3 0, L_0x14009a6e0;  1 drivers
v0x600002c3aa30_0 .net *"_ivl_56", 19 0, L_0x600002f73b60;  1 drivers
L_0x14009a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002c3aac0_0 .net *"_ivl_59", 3 0, L_0x14009a728;  1 drivers
L_0x14009a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600002c3ab50_0 .net *"_ivl_63", 127 0, L_0x14009a770;  1 drivers
v0x600002c3abe0_0 .net *"_ivl_65", 127 0, L_0x600002f73d40;  1 drivers
L_0x14009a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c3ac70_0 .net/2u *"_ivl_68", 2 0, L_0x14009a7b8;  1 drivers
v0x600002c3ad00_0 .net *"_ivl_70", 0 0, L_0x600002f73ca0;  1 drivers
L_0x14009a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002c3ad90_0 .net/2u *"_ivl_72", 2 0, L_0x14009a800;  1 drivers
v0x600002c3ae20_0 .net *"_ivl_74", 0 0, L_0x600002f73e80;  1 drivers
v0x600002c3aeb0_0 .net *"_ivl_77", 0 0, L_0x600003560690;  1 drivers
v0x600002c3af40_0 .net *"_ivl_87", 0 0, L_0x6000035613b0;  1 drivers
v0x600002c3afd0_0 .net *"_ivl_89", 0 0, L_0x600002f76ee0;  1 drivers
v0x600002c3b060_0 .var "act_data_d", 31 0;
v0x600002c3b0f0_0 .var "act_valid_d", 0 0;
v0x600002c3b180_0 .var "act_valid_d2", 0 0;
v0x600002c3b210_0 .net "axi_araddr", 39 0, L_0x600003561030;  alias, 1 drivers
v0x600002c3b2a0_0 .net "axi_arlen", 7 0, L_0x6000035610a0;  alias, 1 drivers
v0x600002c3b330_0 .net "axi_arready", 0 0, v0x600002c3ed90_0;  1 drivers
v0x600002c3b3c0_0 .net "axi_arvalid", 0 0, L_0x600003561180;  alias, 1 drivers
v0x600002c3b450_0 .net "axi_awaddr", 39 0, L_0x600003560d90;  alias, 1 drivers
v0x600002c3b4e0_0 .net "axi_awlen", 7 0, L_0x600003560e00;  alias, 1 drivers
v0x600002c3b570_0 .net "axi_awready", 0 0, v0x600002c3efd0_0;  1 drivers
v0x600002c3b600_0 .net "axi_awvalid", 0 0, L_0x600003560e70;  alias, 1 drivers
v0x600002c3b690_0 .net "axi_bready", 0 0, L_0x14009a968;  alias, 1 drivers
v0x600002c3b720_0 .net "axi_bresp", 1 0, v0x600002c3f180_0;  1 drivers
v0x600002c3b7b0_0 .net "axi_bvalid", 0 0, v0x600002c3f210_0;  1 drivers
v0x600002c3b840_0 .net "axi_rdata", 255 0, v0x600002c3f2a0_0;  1 drivers
v0x600002c3b8d0_0 .net "axi_rlast", 0 0, v0x600002c3f330_0;  1 drivers
v0x600002c3b960_0 .net "axi_rready", 0 0, L_0x6000035611f0;  alias, 1 drivers
v0x600002c3b9f0_0 .net "axi_rvalid", 0 0, v0x600002c3f450_0;  1 drivers
v0x600002c3ba80_0 .net "axi_wdata", 255 0, L_0x600003560ee0;  alias, 1 drivers
v0x600002c3bb10_0 .net "axi_wlast", 0 0, L_0x600003560f50;  alias, 1 drivers
v0x600002c3bba0_0 .net "axi_wready", 0 0, v0x600002c3f600_0;  1 drivers
v0x600002c3bc30_0 .net "axi_wvalid", 0 0, L_0x600003560fc0;  alias, 1 drivers
v0x600002c3bcc0_0 .net "clk", 0 0, v0x600002c3f720_0;  1 drivers
v0x600002c3bd50_0 .net "dma_lcp_done", 0 0, L_0x600003560b60;  1 drivers
v0x600002c3bde0_0 .net "dma_lcp_ready", 0 0, L_0x600002f75f40;  1 drivers
v0x600002c3be70_0 .net "dma_sram_addr", 19 0, v0x600002c58e10_0;  1 drivers
v0x600002c3bf00_0 .net "dma_sram_rdata", 255 0, L_0x600003561340;  1 drivers
v0x600002c3c000_0 .net "dma_sram_re", 0 0, L_0x600003560d20;  1 drivers
v0x600002c3c090_0 .net "dma_sram_ready", 0 0, L_0x600002f76da0;  1 drivers
v0x600002c3c120_0 .net "dma_sram_wdata", 255 0, L_0x600003560c40;  1 drivers
v0x600002c3c1b0_0 .net "dma_sram_we", 0 0, L_0x600003560cb0;  1 drivers
v0x600002c3c240_0 .net "global_sync_in", 0 0, v0x600002c3f7b0_0;  1 drivers
v0x600002c3c2d0 .array "instr_mem", 4095 0, 127 0;
v0x600002c3c360_0 .var "instr_rdata_reg", 127 0;
v0x600002c3c3f0_0 .var "instr_valid_reg", 0 0;
v0x600002c3c480_0 .net "lcp_dma_cmd", 127 0, v0x600002c5a910_0;  1 drivers
v0x600002c3c510_0 .net "lcp_dma_valid", 0 0, L_0x60000356d1f0;  1 drivers
v0x600002c3c5a0_0 .net "lcp_imem_addr", 19 0, L_0x60000356dc70;  1 drivers
v0x600002c3c630_0 .net "lcp_imem_data", 127 0, v0x600002c3c360_0;  1 drivers
v0x600002c3c6c0_0 .net "lcp_imem_re", 0 0, L_0x60000356dce0;  1 drivers
v0x600002c3c750_0 .net "lcp_imem_valid", 0 0, L_0x60000356dea0;  1 drivers
v0x600002c3c7e0_0 .net "lcp_mxu_cmd", 127 0, v0x600002c5b600_0;  1 drivers
v0x600002c3c870_0 .net "lcp_mxu_valid", 0 0, L_0x60000356d490;  1 drivers
v0x600002c3c900_0 .net "lcp_vpu_cmd", 127 0, v0x600002c5c240_0;  1 drivers
v0x600002c3c990_0 .net "lcp_vpu_valid", 0 0, L_0x60000356d2d0;  1 drivers
v0x600002c3ca20_0 .net "mxu_a_addr", 19 0, L_0x600002f73980;  1 drivers
v0x600002c3cab0_0 .net "mxu_a_rdata", 255 0, L_0x600003561260;  1 drivers
v0x600002c3cb40_0 .net "mxu_a_re", 0 0, L_0x600002f73a20;  1 drivers
v0x600002c3cbd0_0 .net "mxu_a_ready", 0 0, L_0x600002f76c60;  1 drivers
v0x600002c3cc60_0 .net "mxu_cfg_k", 15 0, L_0x600002f7d900;  1 drivers
v0x600002c3ccf0_0 .net "mxu_cfg_m", 15 0, L_0x600002f7d7c0;  1 drivers
v0x600002c3cd80_0 .net "mxu_cfg_n", 15 0, L_0x600002f7d860;  1 drivers
v0x600002c3ce10_0 .var "mxu_col_cnt", 4 0;
v0x600002c3cea0_0 .var "mxu_cycle_cnt", 15 0;
v0x600002c3cf30_0 .var "mxu_done_reg", 0 0;
v0x600002c3cfc0_0 .net "mxu_dst_addr", 15 0, L_0x600002f7d5e0;  1 drivers
v0x600002c3d050_0 .net "mxu_lcp_done", 0 0, L_0x6000035607e0;  1 drivers
v0x600002c3d0e0_0 .net "mxu_lcp_ready", 0 0, L_0x600003560770;  1 drivers
v0x600002c3d170_0 .net "mxu_o_addr", 19 0, L_0x600002f73c00;  1 drivers
v0x600002c3d200_0 .net "mxu_o_ready", 0 0, L_0x600002f76d00;  1 drivers
v0x600002c3d290_0 .net "mxu_o_wdata", 255 0, L_0x600002f73de0;  1 drivers
v0x600002c3d320_0 .net "mxu_o_we", 0 0, L_0x600003560700;  1 drivers
v0x600002c3d3b0_0 .var "mxu_out_cnt", 15 0;
v0x600002c3d440_0 .var "mxu_ready_reg", 0 0;
v0x600002c3d4d0_0 .net "mxu_src0_addr", 15 0, L_0x600002f7d680;  1 drivers
v0x600002c3d560_0 .net "mxu_src1_addr", 15 0, L_0x600002f7d720;  1 drivers
v0x600002c3d5f0_0 .var "mxu_start_array", 0 0;
v0x600002c3d680_0 .var "mxu_start_array_d", 0 0;
v0x600002c3d710_0 .var "mxu_state", 2 0;
v0x600002c3d7a0_0 .net "mxu_subop", 7 0, L_0x600002f7d540;  1 drivers
v0x600002c3d830_0 .net "mxu_w_addr", 19 0, L_0x600002f73700;  1 drivers
v0x600002c3d8c0_0 .net "mxu_w_rdata", 255 0, v0x600002c478d0_0;  1 drivers
v0x600002c3d950_0 .net "mxu_w_re", 0 0, L_0x600002f737a0;  1 drivers
v0x600002c3d9e0_0 .net "mxu_w_ready", 0 0, L_0x600002f76b20;  1 drivers
v0x600002c3da70_0 .net "noc_data_write", 0 0, L_0x600003561420;  1 drivers
v0x600002c3db00_0 .net "noc_rx_addr", 19 0, v0x600002c3f8d0_0;  1 drivers
v0x600002c3db90_0 .net "noc_rx_data", 255 0, v0x600002c3f960_0;  1 drivers
v0x600002c3dc20_0 .net "noc_rx_is_instr", 0 0, v0x600002c3f9f0_0;  1 drivers
v0x600002c3dcb0_0 .net "noc_rx_ready", 0 0, L_0x600002f76e40;  alias, 1 drivers
v0x600002c3dd40_0 .net "noc_rx_valid", 0 0, v0x600002c3fb10_0;  1 drivers
v0x600002c3ddd0_0 .net "noc_tx_addr", 19 0, L_0x14009a9f8;  alias, 1 drivers
v0x600002c3de60_0 .net "noc_tx_data", 255 0, L_0x14009a9b0;  alias, 1 drivers
v0x600002c3def0_0 .net "noc_tx_ready", 0 0, v0x600002c3fcc0_0;  1 drivers
v0x600002c3df80_0 .net "noc_tx_valid", 0 0, L_0x14009aa40;  alias, 1 drivers
v0x600002c3e010_0 .net "rst_n", 0 0, v0x600002c30090_0;  1 drivers
v0x600002c3e0a0_0 .net "sync_grant", 0 0, v0x600002c30120_0;  1 drivers
v0x600002c3e130_0 .net "sync_request", 0 0, L_0x60000356cf50;  alias, 1 drivers
v0x600002c3e1c0_0 .net "systolic_busy", 0 0, L_0x600003560540;  1 drivers
v0x600002c3e250_0 .net "systolic_done", 0 0, L_0x600002f730c0;  1 drivers
v0x600002c3e2e0_0 .net "systolic_result", 127 0, L_0x600002f72c60;  1 drivers
v0x600002c3e370_0 .net "systolic_result_valid", 0 0, L_0x600003560620;  1 drivers
v0x600002c3e400_0 .net "tpc_busy", 0 0, L_0x60000356d110;  alias, 1 drivers
v0x600002c3e490_0 .net "tpc_done", 0 0, L_0x60000356cfc0;  alias, 1 drivers
v0x600002c3e520_0 .net "tpc_error", 0 0, L_0x60000356cee0;  alias, 1 drivers
v0x600002c3e5b0_0 .net "tpc_start", 0 0, v0x600002c303f0_0;  1 drivers
v0x600002c3e640_0 .net "tpc_start_pc", 19 0, v0x600002c30480_0;  1 drivers
v0x600002c3e6d0_0 .net "vpu_lcp_done", 0 0, L_0x600003560930;  1 drivers
v0x600002c3e760_0 .net "vpu_lcp_ready", 0 0, L_0x600002f75a40;  1 drivers
v0x600002c3e7f0_0 .net "vpu_sram_addr", 19 0, v0x600002c39710_0;  1 drivers
v0x600002c3e880_0 .net "vpu_sram_rdata", 255 0, L_0x6000035612d0;  1 drivers
v0x600002c3e910_0 .net "vpu_sram_re", 0 0, L_0x600003560af0;  1 drivers
v0x600002c3e9a0_0 .net "vpu_sram_ready", 0 0, L_0x600002f76bc0;  1 drivers
v0x600002c3ea30_0 .net "vpu_sram_wdata", 255 0, L_0x600003560a10;  1 drivers
v0x600002c3eac0_0 .net "vpu_sram_we", 0 0, L_0x600003560a80;  1 drivers
v0x600002c3eb50_0 .var "weight_load_col_d", 1 0;
v0x600002c3ebe0_0 .var "weight_load_en_d", 0 0;
L_0x600002f7d540 .part v0x600002c5b600_0, 112, 8;
L_0x600002f7d5e0 .part v0x600002c5b600_0, 96, 16;
L_0x600002f7d680 .part v0x600002c5b600_0, 80, 16;
L_0x600002f7d720 .part v0x600002c5b600_0, 64, 16;
L_0x600002f7d7c0 .part v0x600002c5b600_0, 48, 16;
L_0x600002f7d860 .part v0x600002c5b600_0, 32, 16;
L_0x600002f7d900 .part v0x600002c5b600_0, 16, 16;
L_0x600002f73520 .part v0x600002c478d0_0, 0, 32;
L_0x600002f735c0 .concat [ 16 4 0 0], L_0x600002f7d720, L_0x14009a530;
L_0x600002f73660 .concat [ 5 15 0 0], v0x600002c3ce10_0, L_0x14009a578;
L_0x600002f73700 .arith/sum 20, L_0x600002f735c0, L_0x600002f73660;
L_0x600002f737a0 .cmp/eq 3, v0x600002c3d710_0, L_0x14009a5c0;
L_0x600002f73840 .concat [ 16 4 0 0], L_0x600002f7d680, L_0x14009a608;
L_0x600002f738e0 .concat [ 16 4 0 0], v0x600002c3cea0_0, L_0x14009a650;
L_0x600002f73980 .arith/sum 20, L_0x600002f73840, L_0x600002f738e0;
L_0x600002f73a20 .cmp/eq 3, v0x600002c3d710_0, L_0x14009a698;
L_0x600002f73ac0 .concat [ 16 4 0 0], L_0x600002f7d5e0, L_0x14009a6e0;
L_0x600002f73b60 .concat [ 16 4 0 0], v0x600002c3d3b0_0, L_0x14009a728;
L_0x600002f73c00 .arith/sum 20, L_0x600002f73ac0, L_0x600002f73b60;
L_0x600002f73d40 .part L_0x600002f72c60, 0, 128;
L_0x600002f73de0 .concat [ 128 128 0 0], L_0x600002f73d40, L_0x14009a770;
L_0x600002f73ca0 .cmp/eq 3, v0x600002c3d710_0, L_0x14009a7b8;
L_0x600002f73e80 .cmp/eq 3, v0x600002c3d710_0, L_0x14009a800;
L_0x600002f76e40 .reduce/nor L_0x60000356d110;
L_0x600002f76ee0 .reduce/nor v0x600002c3f9f0_0;
S_0x13de6b070 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x13de95310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x13e018400 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x13e018440 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x13e018480 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x13e0184c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x13e018500 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x13e018540 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x13e018580 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x13e0185c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x13e018600 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x13e018640 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x13e018680 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x13e0186c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x13e018700 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x13e018740 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x13e018780 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x13e0187c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x13e018800 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x13e018840 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x13e018880 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x13e0188c0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x13e018900 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600003560b60 .functor BUFZ 1, v0x600002c58510_0, C4<0>, C4<0>, C4<0>;
L_0x600003560c40 .functor BUFZ 256, v0x600002c59170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003560cb0 .functor BUFZ 1, v0x600002c59290_0, C4<0>, C4<0>, C4<0>;
L_0x600003560d20 .functor BUFZ 1, v0x600002c58fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600003560d90 .functor BUFZ 40, v0x600002c67450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003560e00 .functor BUFZ 8, v0x600002c67570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003560e70 .functor BUFZ 1, v0x600002c67720_0, C4<0>, C4<0>, C4<0>;
L_0x600003560ee0 .functor BUFZ 256, v0x600002c67cc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003560f50 .functor BUFZ 1, v0x600002c67de0_0, C4<0>, C4<0>, C4<0>;
L_0x600003560fc0 .functor BUFZ 1, v0x600002c606c0_0, C4<0>, C4<0>, C4<0>;
L_0x600003561030 .functor BUFZ 40, v0x600002c67060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000035610a0 .functor BUFZ 8, v0x600002c67180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003561180 .functor BUFZ 1, v0x600002c67330_0, C4<0>, C4<0>, C4<0>;
L_0x6000035611f0 .functor BUFZ 1, v0x600002c67b10_0, C4<0>, C4<0>, C4<0>;
L_0x14009a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002c66f40_0 .net/2u *"_ivl_14", 3 0, L_0x14009a920;  1 drivers
v0x600002c66fd0_0 .net "axi_araddr", 39 0, L_0x600003561030;  alias, 1 drivers
v0x600002c67060_0 .var "axi_araddr_reg", 39 0;
v0x600002c670f0_0 .net "axi_arlen", 7 0, L_0x6000035610a0;  alias, 1 drivers
v0x600002c67180_0 .var "axi_arlen_reg", 7 0;
v0x600002c67210_0 .net "axi_arready", 0 0, v0x600002c3ed90_0;  alias, 1 drivers
v0x600002c672a0_0 .net "axi_arvalid", 0 0, L_0x600003561180;  alias, 1 drivers
v0x600002c67330_0 .var "axi_arvalid_reg", 0 0;
v0x600002c673c0_0 .net "axi_awaddr", 39 0, L_0x600003560d90;  alias, 1 drivers
v0x600002c67450_0 .var "axi_awaddr_reg", 39 0;
v0x600002c674e0_0 .net "axi_awlen", 7 0, L_0x600003560e00;  alias, 1 drivers
v0x600002c67570_0 .var "axi_awlen_reg", 7 0;
v0x600002c67600_0 .net "axi_awready", 0 0, v0x600002c3efd0_0;  alias, 1 drivers
v0x600002c67690_0 .net "axi_awvalid", 0 0, L_0x600003560e70;  alias, 1 drivers
v0x600002c67720_0 .var "axi_awvalid_reg", 0 0;
v0x600002c677b0_0 .net "axi_bready", 0 0, L_0x14009a968;  alias, 1 drivers
v0x600002c67840_0 .net "axi_bresp", 1 0, v0x600002c3f180_0;  alias, 1 drivers
v0x600002c678d0_0 .net "axi_bvalid", 0 0, v0x600002c3f210_0;  alias, 1 drivers
v0x600002c67960_0 .net "axi_rdata", 255 0, v0x600002c3f2a0_0;  alias, 1 drivers
v0x600002c679f0_0 .net "axi_rlast", 0 0, v0x600002c3f330_0;  alias, 1 drivers
v0x600002c67a80_0 .net "axi_rready", 0 0, L_0x6000035611f0;  alias, 1 drivers
v0x600002c67b10_0 .var "axi_rready_reg", 0 0;
v0x600002c67ba0_0 .net "axi_rvalid", 0 0, v0x600002c3f450_0;  alias, 1 drivers
v0x600002c67c30_0 .net "axi_wdata", 255 0, L_0x600003560ee0;  alias, 1 drivers
v0x600002c67cc0_0 .var "axi_wdata_reg", 255 0;
v0x600002c67d50_0 .net "axi_wlast", 0 0, L_0x600003560f50;  alias, 1 drivers
v0x600002c67de0_0 .var "axi_wlast_reg", 0 0;
v0x600002c67e70_0 .net "axi_wready", 0 0, v0x600002c3f600_0;  alias, 1 drivers
v0x600002c67f00_0 .net "axi_wvalid", 0 0, L_0x600003560fc0;  alias, 1 drivers
v0x600002c606c0_0 .var "axi_wvalid_reg", 0 0;
v0x600002c60630_0 .net "cfg_cols", 11 0, L_0x600002f75d60;  1 drivers
v0x600002c58000_0 .net "cfg_rows", 11 0, L_0x600002f75cc0;  1 drivers
v0x600002c58090_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c58120_0 .net "cmd", 127 0, v0x600002c5a910_0;  alias, 1 drivers
v0x600002c581b0_0 .net "cmd_done", 0 0, L_0x600003560b60;  alias, 1 drivers
v0x600002c58240_0 .net "cmd_ready", 0 0, L_0x600002f75f40;  alias, 1 drivers
v0x600002c582d0_0 .net "cmd_valid", 0 0, L_0x60000356d1f0;  alias, 1 drivers
v0x600002c58360_0 .var "col_count", 11 0;
v0x600002c583f0_0 .var "cols_cfg", 11 0;
v0x600002c58480_0 .var "data_buf", 255 0;
v0x600002c58510_0 .var "done_reg", 0 0;
v0x600002c585a0_0 .net "ext_addr", 39 0, L_0x600002f75b80;  1 drivers
v0x600002c58630_0 .var "ext_base", 39 0;
v0x600002c586c0_0 .var "ext_ptr", 39 0;
v0x600002c58750_0 .net "ext_stride", 11 0, L_0x600002f75e00;  1 drivers
v0x600002c587e0_0 .var "ext_stride_cfg", 11 0;
v0x600002c58870_0 .net "int_addr", 19 0, L_0x600002f75c20;  1 drivers
v0x600002c58900_0 .var "int_base", 19 0;
v0x600002c58990_0 .var "int_ptr", 19 0;
v0x600002c58a20_0 .net "int_stride", 11 0, L_0x600002f75ea0;  1 drivers
v0x600002c58ab0_0 .var "int_stride_cfg", 11 0;
v0x600002c58b40_0 .var "op_type", 7 0;
v0x600002c58bd0_0 .var "row_count", 11 0;
v0x600002c58c60_0 .var "rows_cfg", 11 0;
v0x600002c58cf0_0 .net "rst_n", 0 0, v0x600002c30090_0;  alias, 1 drivers
v0x600002c58d80_0 .net "sram_addr", 19 0, v0x600002c58e10_0;  alias, 1 drivers
v0x600002c58e10_0 .var "sram_addr_reg", 19 0;
v0x600002c58ea0_0 .net "sram_rdata", 255 0, L_0x600003561340;  alias, 1 drivers
v0x600002c58f30_0 .net "sram_re", 0 0, L_0x600003560d20;  alias, 1 drivers
v0x600002c58fc0_0 .var "sram_re_reg", 0 0;
v0x600002c59050_0 .net "sram_ready", 0 0, L_0x600002f76da0;  alias, 1 drivers
v0x600002c590e0_0 .net "sram_wdata", 255 0, L_0x600003560c40;  alias, 1 drivers
v0x600002c59170_0 .var "sram_wdata_reg", 255 0;
v0x600002c59200_0 .net "sram_we", 0 0, L_0x600003560cb0;  alias, 1 drivers
v0x600002c59290_0 .var "sram_we_reg", 0 0;
v0x600002c59320_0 .var "state", 3 0;
v0x600002c593b0_0 .net "subop", 7 0, L_0x600002f75ae0;  1 drivers
E_0x600000b22500/0 .event negedge, v0x600002c58cf0_0;
E_0x600000b22500/1 .event posedge, v0x600002c58090_0;
E_0x600000b22500 .event/or E_0x600000b22500/0, E_0x600000b22500/1;
L_0x600002f75ae0 .part v0x600002c5a910_0, 112, 8;
L_0x600002f75b80 .part v0x600002c5a910_0, 72, 40;
L_0x600002f75c20 .part v0x600002c5a910_0, 52, 20;
L_0x600002f75cc0 .part v0x600002c5a910_0, 40, 12;
L_0x600002f75d60 .part v0x600002c5a910_0, 28, 12;
L_0x600002f75e00 .part v0x600002c5a910_0, 16, 12;
L_0x600002f75ea0 .part v0x600002c5a910_0, 4, 12;
L_0x600002f75f40 .cmp/eq 4, v0x600002c59320_0, L_0x14009a920;
S_0x13de6ac30 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x13de95310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x13e019000 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x13e019040 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x13e019080 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x13e0190c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x13e019100 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x13e019140 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x13e019180 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x13e0191c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x13e019200 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x13e019240 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x13e019280 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x13e0192c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x13e019300 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x13e019340 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x13e019380 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x13e0193c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x13e019400 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x13e019440 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x13e019480 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x13e0194c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x13e019500 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x13e019540 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x13e019580 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x13e0195c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x13e019600 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x13e019640 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x13e019680 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x60000356df80 .functor AND 1, L_0x600002f7cb40, L_0x600002f7cc80, C4<1>, C4<1>;
L_0x60000356dc00 .functor AND 1, L_0x60000356df80, L_0x600002f7c820, C4<1>, C4<1>;
L_0x60000356dc70 .functor BUFZ 20, v0x600002c5af40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x60000356dce0 .functor BUFZ 1, v0x600002c5b0f0_0, C4<0>, C4<0>, C4<0>;
L_0x60000356d490 .functor BUFZ 1, v0x600002c5b840_0, C4<0>, C4<0>, C4<0>;
L_0x60000356d2d0 .functor BUFZ 1, v0x600002c5c480_0, C4<0>, C4<0>, C4<0>;
L_0x60000356d1f0 .functor BUFZ 1, v0x600002c5ab50_0, C4<0>, C4<0>, C4<0>;
L_0x60000356d0a0 .functor AND 1, L_0x600002f7d2c0, L_0x600002f7d360, C4<1>, C4<1>;
L_0x60000356d110 .functor AND 1, L_0x60000356d0a0, L_0x600002f7d400, C4<1>, C4<1>;
L_0x60000356cfc0 .functor BUFZ 1, v0x600002c5ac70_0, C4<0>, C4<0>, C4<0>;
L_0x60000356cee0 .functor BUFZ 1, v0x600002c5ad90_0, C4<0>, C4<0>, C4<0>;
L_0x60000356cf50 .functor BUFZ 1, v0x600002c5c090_0, C4<0>, C4<0>, C4<0>;
L_0x140098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c594d0_0 .net *"_ivl_11", 23 0, L_0x140098010;  1 drivers
L_0x140098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c59560_0 .net/2u *"_ivl_12", 31 0, L_0x140098058;  1 drivers
v0x600002c595f0_0 .net *"_ivl_14", 0 0, L_0x600002f7cb40;  1 drivers
v0x600002c59680_0 .net *"_ivl_16", 31 0, L_0x600002f7cbe0;  1 drivers
L_0x1400980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c59710_0 .net *"_ivl_19", 23 0, L_0x1400980a0;  1 drivers
L_0x1400980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c597a0_0 .net/2u *"_ivl_20", 31 0, L_0x1400980e8;  1 drivers
v0x600002c59830_0 .net *"_ivl_22", 0 0, L_0x600002f7cc80;  1 drivers
v0x600002c598c0_0 .net *"_ivl_25", 0 0, L_0x60000356df80;  1 drivers
v0x600002c59950_0 .net *"_ivl_26", 31 0, L_0x600002f7cd20;  1 drivers
L_0x140098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c599e0_0 .net *"_ivl_29", 23 0, L_0x140098130;  1 drivers
L_0x140098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c59a70_0 .net/2u *"_ivl_30", 31 0, L_0x140098178;  1 drivers
v0x600002c59b00_0 .net *"_ivl_32", 0 0, L_0x600002f7c820;  1 drivers
v0x600002c59b90_0 .net *"_ivl_36", 31 0, L_0x600002f7c640;  1 drivers
L_0x1400981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c59c20_0 .net *"_ivl_39", 23 0, L_0x1400981c0;  1 drivers
L_0x140098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c59cb0_0 .net/2u *"_ivl_40", 31 0, L_0x140098208;  1 drivers
v0x600002c59d40_0 .net *"_ivl_44", 31 0, L_0x600002f7c500;  1 drivers
L_0x140098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c59dd0_0 .net *"_ivl_47", 23 0, L_0x140098250;  1 drivers
L_0x140098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c59e60_0 .net/2u *"_ivl_48", 31 0, L_0x140098298;  1 drivers
v0x600002c59ef0_0 .net *"_ivl_52", 31 0, L_0x600002f7d180;  1 drivers
L_0x1400982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c59f80_0 .net *"_ivl_55", 23 0, L_0x1400982e0;  1 drivers
L_0x140098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c5a010_0 .net/2u *"_ivl_56", 31 0, L_0x140098328;  1 drivers
L_0x140098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002c5a0a0_0 .net/2u *"_ivl_76", 3 0, L_0x140098370;  1 drivers
v0x600002c5a130_0 .net *"_ivl_78", 0 0, L_0x600002f7d2c0;  1 drivers
v0x600002c5a1c0_0 .net *"_ivl_8", 31 0, L_0x600002f7caa0;  1 drivers
L_0x1400983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600002c5a250_0 .net/2u *"_ivl_80", 3 0, L_0x1400983b8;  1 drivers
v0x600002c5a2e0_0 .net *"_ivl_82", 0 0, L_0x600002f7d360;  1 drivers
v0x600002c5a370_0 .net *"_ivl_85", 0 0, L_0x60000356d0a0;  1 drivers
L_0x140098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600002c5a400_0 .net/2u *"_ivl_86", 3 0, L_0x140098400;  1 drivers
v0x600002c5a490_0 .net *"_ivl_88", 0 0, L_0x600002f7d400;  1 drivers
v0x600002c5a520_0 .net "all_done", 0 0, L_0x60000356dc00;  1 drivers
v0x600002c5a5b0_0 .net "busy", 0 0, L_0x60000356d110;  alias, 1 drivers
v0x600002c5a640_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c5a6d0_0 .var "decoded_opcode", 7 0;
v0x600002c5a760_0 .var "decoded_subop", 7 0;
v0x600002c5a7f0_0 .net "dma_clear", 0 0, L_0x600002f7d220;  1 drivers
v0x600002c5a880_0 .net "dma_cmd", 127 0, v0x600002c5a910_0;  alias, 1 drivers
v0x600002c5a910_0 .var "dma_cmd_reg", 127 0;
v0x600002c5a9a0_0 .net "dma_done", 0 0, L_0x600003560b60;  alias, 1 drivers
v0x600002c5aa30_0 .net "dma_ready", 0 0, L_0x600002f75f40;  alias, 1 drivers
v0x600002c5aac0_0 .net "dma_valid", 0 0, L_0x60000356d1f0;  alias, 1 drivers
v0x600002c5ab50_0 .var "dma_valid_reg", 0 0;
v0x600002c5abe0_0 .net "done", 0 0, L_0x60000356cfc0;  alias, 1 drivers
v0x600002c5ac70_0 .var "done_reg", 0 0;
v0x600002c5ad00_0 .net "error", 0 0, L_0x60000356cee0;  alias, 1 drivers
v0x600002c5ad90_0 .var "error_reg", 0 0;
v0x600002c5ae20_0 .net "global_sync_in", 0 0, v0x600002c3f7b0_0;  alias, 1 drivers
v0x600002c5aeb0_0 .net "imem_addr", 19 0, L_0x60000356dc70;  alias, 1 drivers
v0x600002c5af40_0 .var "imem_addr_reg", 19 0;
v0x600002c5afd0_0 .net "imem_data", 127 0, v0x600002c3c360_0;  alias, 1 drivers
v0x600002c5b060_0 .net "imem_re", 0 0, L_0x60000356dce0;  alias, 1 drivers
v0x600002c5b0f0_0 .var "imem_re_reg", 0 0;
v0x600002c5b180_0 .net "imem_valid", 0 0, L_0x60000356dea0;  alias, 1 drivers
v0x600002c5b210_0 .var "instr_reg", 127 0;
v0x600002c5b2a0_0 .net "loop_count", 15 0, L_0x600002f7c960;  1 drivers
v0x600002c5b330 .array "loop_counter", 3 0, 15 0;
v0x600002c5b3c0_0 .var "loop_sp", 1 0;
v0x600002c5b450 .array "loop_start_addr", 3 0, 19 0;
v0x600002c5b4e0_0 .net "mxu_clear", 0 0, L_0x600002f7c5a0;  1 drivers
v0x600002c5b570_0 .net "mxu_cmd", 127 0, v0x600002c5b600_0;  alias, 1 drivers
v0x600002c5b600_0 .var "mxu_cmd_reg", 127 0;
v0x600002c5b690_0 .net "mxu_done", 0 0, L_0x6000035607e0;  alias, 1 drivers
v0x600002c5b720_0 .net "mxu_ready", 0 0, L_0x600003560770;  alias, 1 drivers
v0x600002c5b7b0_0 .net "mxu_valid", 0 0, L_0x60000356d490;  alias, 1 drivers
v0x600002c5b840_0 .var "mxu_valid_reg", 0 0;
v0x600002c5b8d0_0 .net "opcode", 7 0, L_0x600002f7cf00;  1 drivers
v0x600002c5b960_0 .var "pc", 19 0;
v0x600002c5b9f0_0 .var "pending_dma", 7 0;
v0x600002c5ba80_0 .var "pending_mxu", 7 0;
v0x600002c5bb10_0 .var "pending_vpu", 7 0;
v0x600002c5bba0_0 .net "rst_n", 0 0, v0x600002c30090_0;  alias, 1 drivers
v0x600002c5bc30_0 .net "start", 0 0, v0x600002c303f0_0;  alias, 1 drivers
v0x600002c5bcc0_0 .net "start_pc", 19 0, v0x600002c30480_0;  alias, 1 drivers
v0x600002c5bd50_0 .var "state", 3 0;
v0x600002c5bde0_0 .net "subop", 7 0, L_0x600002f7d040;  1 drivers
v0x600002c5be70_0 .net "sync_grant", 0 0, v0x600002c30120_0;  alias, 1 drivers
v0x600002c5bf00_0 .net "sync_mask", 7 0, L_0x600002f7ca00;  1 drivers
v0x600002c5c000_0 .net "sync_request", 0 0, L_0x60000356cf50;  alias, 1 drivers
v0x600002c5c090_0 .var "sync_request_reg", 0 0;
v0x600002c5c120_0 .net "vpu_clear", 0 0, L_0x600002f7d0e0;  1 drivers
v0x600002c5c1b0_0 .net "vpu_cmd", 127 0, v0x600002c5c240_0;  alias, 1 drivers
v0x600002c5c240_0 .var "vpu_cmd_reg", 127 0;
v0x600002c5c2d0_0 .net "vpu_done", 0 0, L_0x600003560930;  alias, 1 drivers
v0x600002c5c360_0 .net "vpu_ready", 0 0, L_0x600002f75a40;  alias, 1 drivers
v0x600002c5c3f0_0 .net "vpu_valid", 0 0, L_0x60000356d2d0;  alias, 1 drivers
v0x600002c5c480_0 .var "vpu_valid_reg", 0 0;
L_0x600002f7cf00 .part v0x600002c3c360_0, 120, 8;
L_0x600002f7d040 .part v0x600002c3c360_0, 112, 8;
L_0x600002f7c960 .part v0x600002c3c360_0, 32, 16;
L_0x600002f7ca00 .part v0x600002c3c360_0, 104, 8;
L_0x600002f7caa0 .concat [ 8 24 0 0], v0x600002c5ba80_0, L_0x140098010;
L_0x600002f7cb40 .cmp/eq 32, L_0x600002f7caa0, L_0x140098058;
L_0x600002f7cbe0 .concat [ 8 24 0 0], v0x600002c5bb10_0, L_0x1400980a0;
L_0x600002f7cc80 .cmp/eq 32, L_0x600002f7cbe0, L_0x1400980e8;
L_0x600002f7cd20 .concat [ 8 24 0 0], v0x600002c5b9f0_0, L_0x140098130;
L_0x600002f7c820 .cmp/eq 32, L_0x600002f7cd20, L_0x140098178;
L_0x600002f7c640 .concat [ 8 24 0 0], v0x600002c5ba80_0, L_0x1400981c0;
L_0x600002f7c5a0 .cmp/eq 32, L_0x600002f7c640, L_0x140098208;
L_0x600002f7c500 .concat [ 8 24 0 0], v0x600002c5bb10_0, L_0x140098250;
L_0x600002f7d0e0 .cmp/eq 32, L_0x600002f7c500, L_0x140098298;
L_0x600002f7d180 .concat [ 8 24 0 0], v0x600002c5b9f0_0, L_0x1400982e0;
L_0x600002f7d220 .cmp/eq 32, L_0x600002f7d180, L_0x140098328;
L_0x600002f7d2c0 .cmp/ne 4, v0x600002c5bd50_0, L_0x140098370;
L_0x600002f7d360 .cmp/ne 4, v0x600002c5bd50_0, L_0x1400983b8;
L_0x600002f7d400 .cmp/ne 4, v0x600002c5bd50_0, L_0x140098400;
S_0x13de90ac0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x13de6ac30;
 .timescale 0 0;
v0x600002c59440_0 .var/i "i", 31 0;
S_0x13de8e470 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x13de95310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x13de8be20 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x13de8be60 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x13de8bea0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x13de8bee0 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x13de8bf20 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x13de8bf60 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x13de8bfa0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x13de8bfe0 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600003560310 .functor OR 1, L_0x600002f72d00, L_0x600002f72da0, C4<0>, C4<0>;
L_0x600003560380 .functor AND 1, L_0x600002f72e40, v0x600002c3d680_0, C4<1>, C4<1>;
L_0x6000035603f0 .functor AND 1, L_0x600003560380, L_0x600002f72ee0, C4<1>, C4<1>;
L_0x600003560460 .functor OR 1, L_0x600003560310, L_0x6000035603f0, C4<0>, C4<0>;
L_0x6000035604d0 .functor BUFZ 1, L_0x600003560460, C4<0>, C4<0>, C4<0>;
L_0x600003560540 .functor AND 1, L_0x600002f72f80, L_0x600002f73020, C4<1>, C4<1>;
L_0x6000035605b0 .functor AND 1, L_0x600002f73200, L_0x600002f732a0, C4<1>, C4<1>;
L_0x600003560620 .functor AND 1, L_0x6000035605b0, L_0x600002f73480, C4<1>, C4<1>;
v0x600002c42d00_0 .net *"_ivl_101", 0 0, L_0x600002f73480;  1 drivers
L_0x14009a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c42d90_0 .net/2u *"_ivl_37", 2 0, L_0x14009a188;  1 drivers
v0x600002c42e20_0 .net *"_ivl_39", 0 0, L_0x600002f72d00;  1 drivers
L_0x14009a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002c42eb0_0 .net/2u *"_ivl_41", 2 0, L_0x14009a1d0;  1 drivers
v0x600002c42f40_0 .net *"_ivl_43", 0 0, L_0x600002f72da0;  1 drivers
v0x600002c42fd0_0 .net *"_ivl_46", 0 0, L_0x600003560310;  1 drivers
L_0x14009a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c43060_0 .net/2u *"_ivl_47", 2 0, L_0x14009a218;  1 drivers
v0x600002c430f0_0 .net *"_ivl_49", 0 0, L_0x600002f72e40;  1 drivers
v0x600002c43180_0 .net *"_ivl_52", 0 0, L_0x600003560380;  1 drivers
v0x600002c43210_0 .net *"_ivl_54", 0 0, L_0x600002f72ee0;  1 drivers
v0x600002c432a0_0 .net *"_ivl_56", 0 0, L_0x6000035603f0;  1 drivers
L_0x14009a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c43330_0 .net/2u *"_ivl_61", 2 0, L_0x14009a260;  1 drivers
v0x600002c433c0_0 .net *"_ivl_63", 0 0, L_0x600002f72f80;  1 drivers
L_0x14009a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002c43450_0 .net/2u *"_ivl_65", 2 0, L_0x14009a2a8;  1 drivers
v0x600002c434e0_0 .net *"_ivl_67", 0 0, L_0x600002f73020;  1 drivers
L_0x14009a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002c43570_0 .net/2u *"_ivl_71", 2 0, L_0x14009a2f0;  1 drivers
L_0x14009a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c43600_0 .net/2u *"_ivl_75", 2 0, L_0x14009a338;  1 drivers
L_0x14009a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002c43690_0 .net/2u *"_ivl_81", 2 0, L_0x14009a3c8;  1 drivers
v0x600002c43720_0 .net *"_ivl_83", 0 0, L_0x600002f73200;  1 drivers
v0x600002c437b0_0 .net *"_ivl_85", 0 0, L_0x600002f732a0;  1 drivers
v0x600002c43840_0 .net *"_ivl_88", 0 0, L_0x6000035605b0;  1 drivers
v0x600002c438d0_0 .net *"_ivl_89", 31 0, L_0x600002f73340;  1 drivers
L_0x14009a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c43960_0 .net *"_ivl_92", 15 0, L_0x14009a410;  1 drivers
L_0x14009aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002c439f0_0 .net *"_ivl_93", 31 0, L_0x14009aa88;  1 drivers
L_0x14009a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600002c43a80_0 .net/2u *"_ivl_97", 31 0, L_0x14009a458;  1 drivers
v0x600002c43b10_0 .net *"_ivl_99", 31 0, L_0x600002f733e0;  1 drivers
v0x600002c43ba0_0 .net "act_data", 31 0, v0x600002c3b060_0;  1 drivers
v0x600002c43c30 .array "act_h", 19 0;
v0x600002c43c30_0 .net v0x600002c43c30 0, 7 0, L_0x60000356cd90; 1 drivers
v0x600002c43c30_1 .net v0x600002c43c30 1, 7 0, v0x600002c5d5f0_0; 1 drivers
v0x600002c43c30_2 .net v0x600002c43c30 2, 7 0, v0x600002c5eb50_0; 1 drivers
v0x600002c43c30_3 .net v0x600002c43c30 3, 7 0, v0x600002c50120_0; 1 drivers
v0x600002c43c30_4 .net v0x600002c43c30 4, 7 0, v0x600002c51680_0; 1 drivers
v0x600002c43c30_5 .net v0x600002c43c30 5, 7 0, L_0x60000356cc40; 1 drivers
v0x600002c43c30_6 .net v0x600002c43c30 6, 7 0, v0x600002c52be0_0; 1 drivers
v0x600002c43c30_7 .net v0x600002c43c30 7, 7 0, v0x600002c541b0_0; 1 drivers
v0x600002c43c30_8 .net v0x600002c43c30 8, 7 0, v0x600002c55710_0; 1 drivers
v0x600002c43c30_9 .net v0x600002c43c30 9, 7 0, v0x600002c56c70_0; 1 drivers
v0x600002c43c30_10 .net v0x600002c43c30 10, 7 0, L_0x60000356ccb0; 1 drivers
v0x600002c43c30_11 .net v0x600002c43c30 11, 7 0, v0x600002c48240_0; 1 drivers
v0x600002c43c30_12 .net v0x600002c43c30 12, 7 0, v0x600002c497a0_0; 1 drivers
v0x600002c43c30_13 .net v0x600002c43c30 13, 7 0, v0x600002c4ad00_0; 1 drivers
v0x600002c43c30_14 .net v0x600002c43c30 14, 7 0, v0x600002c4c2d0_0; 1 drivers
v0x600002c43c30_15 .net v0x600002c43c30 15, 7 0, L_0x60000356cb60; 1 drivers
v0x600002c43c30_16 .net v0x600002c43c30 16, 7 0, v0x600002c4d830_0; 1 drivers
v0x600002c43c30_17 .net v0x600002c43c30 17, 7 0, v0x600002c4ed90_0; 1 drivers
v0x600002c43c30_18 .net v0x600002c43c30 18, 7 0, v0x600002c40360_0; 1 drivers
v0x600002c43c30_19 .net v0x600002c43c30 19, 7 0, v0x600002c418c0_0; 1 drivers
v0x600002c43cc0_0 .net "act_ready", 0 0, L_0x600002f73160;  1 drivers
v0x600002c43d50_0 .net "act_valid", 0 0, v0x600002c3b180_0;  1 drivers
v0x600002c43de0_0 .net "busy", 0 0, L_0x600003560540;  alias, 1 drivers
v0x600002c43e70_0 .net "cfg_k_tiles", 15 0, L_0x600002f7d900;  alias, 1 drivers
L_0x14009a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002c43f00_0 .net "clear_acc", 0 0, L_0x14009a4a0;  1 drivers
v0x600002c44000_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c44090_0 .var "cycle_count", 15 0;
v0x600002c44120_0 .var "cycle_count_next", 15 0;
v0x600002c5c510_5 .array/port v0x600002c5c510, 5;
v0x600002c441b0 .array "deskew_output", 3 0;
v0x600002c441b0_0 .net v0x600002c441b0 0, 31 0, v0x600002c5c510_5; 1 drivers
v0x600002c5c630_3 .array/port v0x600002c5c630, 3;
v0x600002c441b0_1 .net v0x600002c441b0 1, 31 0, v0x600002c5c630_3; 1 drivers
v0x600002c5c750_1 .array/port v0x600002c5c750, 1;
v0x600002c441b0_2 .net v0x600002c441b0 2, 31 0, v0x600002c5c750_1; 1 drivers
v0x600002c441b0_3 .net v0x600002c441b0 3, 31 0, L_0x6000035600e0; 1 drivers
v0x600002c44240_0 .net "done", 0 0, L_0x600002f730c0;  alias, 1 drivers
L_0x14009a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002c442d0_0 .net "drain_delay", 15 0, L_0x14009a380;  1 drivers
v0x600002c44360_0 .net "pe_enable", 0 0, L_0x600003560460;  1 drivers
v0x600002c443f0 .array "psum_bottom", 3 0;
v0x600002c443f0_0 .net v0x600002c443f0 0, 31 0, L_0x600003577410; 1 drivers
v0x600002c443f0_1 .net v0x600002c443f0 1, 31 0, L_0x600003577330; 1 drivers
v0x600002c443f0_2 .net v0x600002c443f0 2, 31 0, L_0x6000035772c0; 1 drivers
v0x600002c443f0_3 .net v0x600002c443f0 3, 31 0, L_0x600003560070; 1 drivers
L_0x140098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c44480 .array "psum_v", 19 0;
v0x600002c44480_0 .net v0x600002c44480 0, 31 0, L_0x140098568; 1 drivers
L_0x1400985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c44480_1 .net v0x600002c44480 1, 31 0, L_0x1400985b0; 1 drivers
L_0x1400985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c44480_2 .net v0x600002c44480 2, 31 0, L_0x1400985f8; 1 drivers
L_0x140098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c44480_3 .net v0x600002c44480 3, 31 0, L_0x140098640; 1 drivers
v0x600002c44480_4 .net v0x600002c44480 4, 31 0, v0x600002c5db00_0; 1 drivers
v0x600002c44480_5 .net v0x600002c44480 5, 31 0, v0x600002c5f060_0; 1 drivers
v0x600002c44480_6 .net v0x600002c44480 6, 31 0, v0x600002c50630_0; 1 drivers
v0x600002c44480_7 .net v0x600002c44480 7, 31 0, v0x600002c51b90_0; 1 drivers
v0x600002c44480_8 .net v0x600002c44480 8, 31 0, v0x600002c530f0_0; 1 drivers
v0x600002c44480_9 .net v0x600002c44480 9, 31 0, v0x600002c546c0_0; 1 drivers
v0x600002c44480_10 .net v0x600002c44480 10, 31 0, v0x600002c55c20_0; 1 drivers
v0x600002c44480_11 .net v0x600002c44480 11, 31 0, v0x600002c57180_0; 1 drivers
v0x600002c44480_12 .net v0x600002c44480 12, 31 0, v0x600002c48750_0; 1 drivers
v0x600002c44480_13 .net v0x600002c44480 13, 31 0, v0x600002c49cb0_0; 1 drivers
v0x600002c44480_14 .net v0x600002c44480 14, 31 0, v0x600002c4b210_0; 1 drivers
v0x600002c44480_15 .net v0x600002c44480 15, 31 0, v0x600002c4c7e0_0; 1 drivers
v0x600002c44480_16 .net v0x600002c44480 16, 31 0, v0x600002c4dd40_0; 1 drivers
v0x600002c44480_17 .net v0x600002c44480 17, 31 0, v0x600002c4f2a0_0; 1 drivers
v0x600002c44480_18 .net v0x600002c44480 18, 31 0, v0x600002c40870_0; 1 drivers
v0x600002c44480_19 .net v0x600002c44480 19, 31 0, v0x600002c41dd0_0; 1 drivers
v0x600002c44510_0 .net "result_data", 127 0, L_0x600002f72c60;  alias, 1 drivers
L_0x14009a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002c445a0_0 .net "result_ready", 0 0, L_0x14009a4e8;  1 drivers
v0x600002c44630_0 .net "result_valid", 0 0, L_0x600003560620;  alias, 1 drivers
v0x600002c446c0_0 .net "rst_n", 0 0, v0x600002c30090_0;  alias, 1 drivers
v0x600002c44750_0 .net "skew_enable", 0 0, L_0x6000035604d0;  1 drivers
v0x600002c447e0 .array "skew_input", 3 0;
v0x600002c447e0_0 .net v0x600002c447e0 0, 7 0, L_0x600002f7da40; 1 drivers
v0x600002c447e0_1 .net v0x600002c447e0 1, 7 0, L_0x600002f7db80; 1 drivers
v0x600002c447e0_2 .net v0x600002c447e0 2, 7 0, L_0x600002f7dcc0; 1 drivers
v0x600002c447e0_3 .net v0x600002c447e0 3, 7 0, L_0x600002f7de00; 1 drivers
v0x600002c44870 .array "skew_output", 3 0;
v0x600002c44870_0 .net v0x600002c44870 0, 7 0, v0x600002c5c870_0; 1 drivers
v0x600002c44870_1 .net v0x600002c44870 1, 7 0, v0x600002c5cb40_0; 1 drivers
v0x600002c44870_2 .net v0x600002c44870 2, 7 0, v0x600002c5ce10_0; 1 drivers
v0x600002c44870_3 .net v0x600002c44870 3, 7 0, v0x600002c5d0e0_0; 1 drivers
v0x600002c44900_0 .net "start", 0 0, v0x600002c3d680_0;  1 drivers
v0x600002c44990_0 .var "state", 2 0;
v0x600002c44a20_0 .var "state_next", 2 0;
v0x600002c44ab0_0 .net "weight_load_col", 1 0, v0x600002c3eb50_0;  1 drivers
v0x600002c44b40_0 .net "weight_load_data", 31 0, L_0x600002f73520;  1 drivers
v0x600002c44bd0_0 .net "weight_load_en", 0 0, v0x600002c3ebe0_0;  1 drivers
E_0x600000b22e00/0 .event anyedge, v0x600002c44990_0, v0x600002c44090_0, v0x600002c44900_0, v0x600002c44bd0_0;
E_0x600000b22e00/1 .event anyedge, v0x600002c43e70_0, v0x600002c442d0_0;
E_0x600000b22e00 .event/or E_0x600000b22e00/0, E_0x600000b22e00/1;
L_0x600002f7d9a0 .part v0x600002c3b060_0, 0, 8;
L_0x140098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002f7da40 .functor MUXZ 8, L_0x140098448, L_0x600002f7d9a0, v0x600002c3b180_0, C4<>;
L_0x600002f7dae0 .part v0x600002c3b060_0, 8, 8;
L_0x140098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002f7db80 .functor MUXZ 8, L_0x140098490, L_0x600002f7dae0, v0x600002c3b180_0, C4<>;
L_0x600002f7dc20 .part v0x600002c3b060_0, 16, 8;
L_0x1400984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002f7dcc0 .functor MUXZ 8, L_0x1400984d8, L_0x600002f7dc20, v0x600002c3b180_0, C4<>;
L_0x600002f7dd60 .part v0x600002c3b060_0, 24, 8;
L_0x140098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002f7de00 .functor MUXZ 8, L_0x140098520, L_0x600002f7dd60, v0x600002c3b180_0, C4<>;
L_0x600002f7dfe0 .part L_0x600002f73520, 0, 8;
L_0x600002f7e800 .part L_0x600002f73520, 0, 8;
L_0x600002f7f020 .part L_0x600002f73520, 0, 8;
L_0x600002f7f840 .part L_0x600002f73520, 0, 8;
L_0x600002f7ba20 .part L_0x600002f73520, 8, 8;
L_0x600002f7b3e0 .part L_0x600002f73520, 8, 8;
L_0x600002f7ac60 .part L_0x600002f73520, 8, 8;
L_0x600002f79d60 .part L_0x600002f73520, 8, 8;
L_0x600002f79680 .part L_0x600002f73520, 16, 8;
L_0x600002f78d20 .part L_0x600002f73520, 16, 8;
L_0x600002f7a300 .part L_0x600002f73520, 16, 8;
L_0x600002f70500 .part L_0x600002f73520, 16, 8;
L_0x600002f70d20 .part L_0x600002f73520, 24, 8;
L_0x600002f71540 .part L_0x600002f73520, 24, 8;
L_0x600002f71d60 .part L_0x600002f73520, 24, 8;
L_0x600002f72580 .part L_0x600002f73520, 24, 8;
L_0x600002f72c60 .concat8 [ 32 32 32 32], L_0x600003560150, L_0x6000035601c0, L_0x600003560230, L_0x6000035602a0;
L_0x600002f72d00 .cmp/eq 3, v0x600002c44990_0, L_0x14009a188;
L_0x600002f72da0 .cmp/eq 3, v0x600002c44990_0, L_0x14009a1d0;
L_0x600002f72e40 .cmp/eq 3, v0x600002c44990_0, L_0x14009a218;
L_0x600002f72ee0 .reduce/nor v0x600002c3ebe0_0;
L_0x600002f72f80 .cmp/ne 3, v0x600002c44990_0, L_0x14009a260;
L_0x600002f73020 .cmp/ne 3, v0x600002c44990_0, L_0x14009a2a8;
L_0x600002f730c0 .cmp/eq 3, v0x600002c44990_0, L_0x14009a2f0;
L_0x600002f73160 .cmp/eq 3, v0x600002c44990_0, L_0x14009a338;
L_0x600002f73200 .cmp/eq 3, v0x600002c44990_0, L_0x14009a3c8;
L_0x600002f732a0 .cmp/ge 16, v0x600002c44090_0, L_0x14009a380;
L_0x600002f73340 .concat [ 16 16 0 0], v0x600002c44090_0, L_0x14009a410;
L_0x600002f733e0 .arith/sum 32, L_0x14009aa88, L_0x14009a458;
L_0x600002f73480 .cmp/gt 32, L_0x600002f733e0, L_0x600002f73340;
S_0x13de87180 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x13de8e470;
 .timescale 0 0;
P_0x600003061a00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600003061a40 .param/l "col" 1 7 248, +C4<00>;
L_0x600003577410 .functor BUFZ 32, v0x600002c4dd40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13de84b30 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x13de87180;
 .timescale 0 0;
v0x600002c5c510 .array "delay_stages", 5 0, 31 0;
v0x600002c5c5a0_0 .var/i "i", 31 0;
S_0x13de824e0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x13de8e470;
 .timescale 0 0;
P_0x600003061a80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600003061ac0 .param/l "col" 1 7 248, +C4<01>;
L_0x600003577330 .functor BUFZ 32, v0x600002c4f2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13de7fe90 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x13de824e0;
 .timescale 0 0;
v0x600002c5c630 .array "delay_stages", 3 0, 31 0;
v0x600002c5c6c0_0 .var/i "i", 31 0;
S_0x13de7d840 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x13de8e470;
 .timescale 0 0;
P_0x600003061b00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600003061b40 .param/l "col" 1 7 248, +C4<010>;
L_0x6000035772c0 .functor BUFZ 32, v0x600002c40870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13de7b1f0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x13de7d840;
 .timescale 0 0;
v0x600002c5c750 .array "delay_stages", 1 0, 31 0;
v0x600002c5c7e0_0 .var/i "i", 31 0;
S_0x13de78ba0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x13de8e470;
 .timescale 0 0;
P_0x600003061b80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600003061bc0 .param/l "col" 1 7 248, +C4<011>;
L_0x600003560070 .functor BUFZ 32, v0x600002c41dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13de76550 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x13de78ba0;
 .timescale 0 0;
L_0x6000035600e0 .functor BUFZ 32, L_0x600003560070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13de73f00 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x13de8e470;
 .timescale 0 0;
P_0x600000b23080 .param/l "row" 1 7 142, +C4<00>;
v0x600002c5c900_0 .net *"_ivl_1", 7 0, L_0x600002f7d9a0;  1 drivers
v0x600002c5c990_0 .net/2u *"_ivl_2", 7 0, L_0x140098448;  1 drivers
S_0x13de718b0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x13de73f00;
 .timescale 0 0;
v0x600002c5c870_0 .var "out_reg", 7 0;
S_0x13de6f260 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x13de8e470;
 .timescale 0 0;
P_0x600000b23100 .param/l "row" 1 7 142, +C4<01>;
v0x600002c5cbd0_0 .net *"_ivl_1", 7 0, L_0x600002f7dae0;  1 drivers
v0x600002c5cc60_0 .net/2u *"_ivl_2", 7 0, L_0x140098490;  1 drivers
S_0x13de6cc10 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x13de6f260;
 .timescale 0 0;
v0x600002c5ca20 .array "delay_stages", 0 0, 7 0;
v0x600002c5cab0_0 .var/i "i", 31 0;
v0x600002c5cb40_0 .var "out_reg", 7 0;
S_0x13de1cd60 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x13de8e470;
 .timescale 0 0;
P_0x600000b23180 .param/l "row" 1 7 142, +C4<010>;
v0x600002c5cea0_0 .net *"_ivl_1", 7 0, L_0x600002f7dc20;  1 drivers
v0x600002c5cf30_0 .net/2u *"_ivl_2", 7 0, L_0x1400984d8;  1 drivers
S_0x13de1ced0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x13de1cd60;
 .timescale 0 0;
v0x600002c5ccf0 .array "delay_stages", 1 0, 7 0;
v0x600002c5cd80_0 .var/i "i", 31 0;
v0x600002c5ce10_0 .var "out_reg", 7 0;
S_0x13de20760 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x13de8e470;
 .timescale 0 0;
P_0x600000b23200 .param/l "row" 1 7 142, +C4<011>;
v0x600002c5d170_0 .net *"_ivl_1", 7 0, L_0x600002f7dd60;  1 drivers
v0x600002c5d200_0 .net/2u *"_ivl_2", 7 0, L_0x140098520;  1 drivers
S_0x13de208d0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x13de20760;
 .timescale 0 0;
v0x600002c5cfc0 .array "delay_stages", 2 0, 7 0;
v0x600002c5d050_0 .var/i "i", 31 0;
v0x600002c5d0e0_0 .var "out_reg", 7 0;
S_0x13de0baa0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x13de8e470;
 .timescale 0 0;
P_0x600000b23040 .param/l "row" 1 7 213, +C4<00>;
S_0x13de0bc10 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13de0baa0;
 .timescale 0 0;
P_0x600000b232c0 .param/l "col" 1 7 214, +C4<00>;
L_0x60000356cbd0 .functor AND 1, v0x600002c3ebe0_0, L_0x600002f7df40, C4<1>, C4<1>;
L_0x60000356ca80 .functor AND 1, L_0x600002f7e120, v0x600002c3d680_0, C4<1>, C4<1>;
L_0x60000356caf0 .functor OR 1, L_0x600002f7e080, L_0x60000356ca80, C4<0>, C4<0>;
L_0x60000356c9a0 .functor AND 1, L_0x14009a4a0, L_0x60000356caf0, C4<1>, C4<1>;
L_0x60000356ca10 .functor AND 1, L_0x60000356c9a0, L_0x600002f7e260, C4<1>, C4<1>;
v0x600002c5ddd0_0 .net *"_ivl_0", 2 0, L_0x600002f7dea0;  1 drivers
L_0x140098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c5de60_0 .net/2u *"_ivl_11", 2 0, L_0x140098718;  1 drivers
v0x600002c5def0_0 .net *"_ivl_13", 0 0, L_0x600002f7e080;  1 drivers
L_0x140098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c5df80_0 .net/2u *"_ivl_15", 2 0, L_0x140098760;  1 drivers
v0x600002c5e010_0 .net *"_ivl_17", 0 0, L_0x600002f7e120;  1 drivers
v0x600002c5e0a0_0 .net *"_ivl_20", 0 0, L_0x60000356ca80;  1 drivers
v0x600002c5e130_0 .net *"_ivl_22", 0 0, L_0x60000356caf0;  1 drivers
v0x600002c5e1c0_0 .net *"_ivl_24", 0 0, L_0x60000356c9a0;  1 drivers
v0x600002c5e250_0 .net *"_ivl_25", 31 0, L_0x600002f7e1c0;  1 drivers
L_0x1400987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c5e2e0_0 .net *"_ivl_28", 15 0, L_0x1400987a8;  1 drivers
L_0x1400987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c5e370_0 .net/2u *"_ivl_29", 31 0, L_0x1400987f0;  1 drivers
L_0x140098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002c5e400_0 .net *"_ivl_3", 0 0, L_0x140098688;  1 drivers
v0x600002c5e490_0 .net *"_ivl_31", 0 0, L_0x600002f7e260;  1 drivers
L_0x1400986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c5e520_0 .net/2u *"_ivl_4", 2 0, L_0x1400986d0;  1 drivers
v0x600002c5e5b0_0 .net *"_ivl_6", 0 0, L_0x600002f7df40;  1 drivers
v0x600002c5e640_0 .net "do_clear", 0 0, L_0x60000356ca10;  1 drivers
v0x600002c5e6d0_0 .net "load_weight", 0 0, L_0x60000356cbd0;  1 drivers
v0x600002c5e760_0 .net "weight_in", 7 0, L_0x600002f7dfe0;  1 drivers
L_0x600002f7dea0 .concat [ 2 1 0 0], v0x600002c3eb50_0, L_0x140098688;
L_0x600002f7df40 .cmp/eq 3, L_0x600002f7dea0, L_0x1400986d0;
L_0x600002f7e080 .cmp/eq 3, v0x600002c44990_0, L_0x140098718;
L_0x600002f7e120 .cmp/eq 3, v0x600002c44990_0, L_0x140098760;
L_0x600002f7e1c0 .concat [ 16 16 0 0], v0x600002c44090_0, L_0x1400987a8;
L_0x600002f7e260 .cmp/eq 32, L_0x600002f7e1c0, L_0x1400987f0;
S_0x13de19c40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13de0bc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003061c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003061cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c5d290_0 .net *"_ivl_11", 0 0, L_0x600002f7e4e0;  1 drivers
v0x600002c5d320_0 .net *"_ivl_12", 15 0, L_0x600002f7e580;  1 drivers
v0x600002c5d3b0_0 .net/s *"_ivl_4", 15 0, L_0x600002f7e300;  1 drivers
v0x600002c5d440_0 .net/s *"_ivl_6", 15 0, L_0x600002f7e3a0;  1 drivers
v0x600002c5d4d0_0 .net/s "a_signed", 7 0, v0x600002c5d680_0;  1 drivers
v0x600002c5d560_0 .net "act_in", 7 0, L_0x60000356cd90;  alias, 1 drivers
v0x600002c5d5f0_0 .var "act_out", 7 0;
v0x600002c5d680_0 .var "act_reg", 7 0;
v0x600002c5d710_0 .net "clear_acc", 0 0, L_0x60000356ca10;  alias, 1 drivers
v0x600002c5d7a0_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c5d830_0 .net "enable", 0 0, L_0x600003560460;  alias, 1 drivers
v0x600002c5d8c0_0 .net "load_weight", 0 0, L_0x60000356cbd0;  alias, 1 drivers
v0x600002c5d950_0 .net/s "product", 15 0, L_0x600002f7e440;  1 drivers
v0x600002c5d9e0_0 .net/s "product_ext", 31 0, L_0x600002f7e620;  1 drivers
v0x600002c5da70_0 .net "psum_in", 31 0, L_0x140098568;  alias, 1 drivers
v0x600002c5db00_0 .var "psum_out", 31 0;
v0x600002c5db90_0 .net "rst_n", 0 0, v0x600002c30090_0;  alias, 1 drivers
v0x600002c5dc20_0 .net/s "w_signed", 7 0, v0x600002c5dd40_0;  1 drivers
v0x600002c5dcb0_0 .net "weight_in", 7 0, L_0x600002f7dfe0;  alias, 1 drivers
v0x600002c5dd40_0 .var "weight_reg", 7 0;
L_0x600002f7e300 .extend/s 16, v0x600002c5d680_0;
L_0x600002f7e3a0 .extend/s 16, v0x600002c5dd40_0;
L_0x600002f7e440 .arith/mult 16, L_0x600002f7e300, L_0x600002f7e3a0;
L_0x600002f7e4e0 .part L_0x600002f7e440, 15, 1;
LS_0x600002f7e580_0_0 .concat [ 1 1 1 1], L_0x600002f7e4e0, L_0x600002f7e4e0, L_0x600002f7e4e0, L_0x600002f7e4e0;
LS_0x600002f7e580_0_4 .concat [ 1 1 1 1], L_0x600002f7e4e0, L_0x600002f7e4e0, L_0x600002f7e4e0, L_0x600002f7e4e0;
LS_0x600002f7e580_0_8 .concat [ 1 1 1 1], L_0x600002f7e4e0, L_0x600002f7e4e0, L_0x600002f7e4e0, L_0x600002f7e4e0;
LS_0x600002f7e580_0_12 .concat [ 1 1 1 1], L_0x600002f7e4e0, L_0x600002f7e4e0, L_0x600002f7e4e0, L_0x600002f7e4e0;
L_0x600002f7e580 .concat [ 4 4 4 4], LS_0x600002f7e580_0_0, LS_0x600002f7e580_0_4, LS_0x600002f7e580_0_8, LS_0x600002f7e580_0_12;
L_0x600002f7e620 .concat [ 16 16 0 0], L_0x600002f7e440, L_0x600002f7e580;
S_0x13de19db0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13de0baa0;
 .timescale 0 0;
P_0x600000b23440 .param/l "col" 1 7 214, +C4<01>;
L_0x60000356c7e0 .functor AND 1, v0x600002c3ebe0_0, L_0x600002f7e760, C4<1>, C4<1>;
L_0x60000356c850 .functor AND 1, L_0x600002f7e940, v0x600002c3d680_0, C4<1>, C4<1>;
L_0x60000356c700 .functor OR 1, L_0x600002f7e8a0, L_0x60000356c850, C4<0>, C4<0>;
L_0x60000356c770 .functor AND 1, L_0x14009a4a0, L_0x60000356c700, C4<1>, C4<1>;
L_0x60000356c620 .functor AND 1, L_0x60000356c770, L_0x600002f7ea80, C4<1>, C4<1>;
v0x600002c5f330_0 .net *"_ivl_0", 2 0, L_0x600002f7e6c0;  1 drivers
L_0x1400988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c5f3c0_0 .net/2u *"_ivl_11", 2 0, L_0x1400988c8;  1 drivers
v0x600002c5f450_0 .net *"_ivl_13", 0 0, L_0x600002f7e8a0;  1 drivers
L_0x140098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c5f4e0_0 .net/2u *"_ivl_15", 2 0, L_0x140098910;  1 drivers
v0x600002c5f570_0 .net *"_ivl_17", 0 0, L_0x600002f7e940;  1 drivers
v0x600002c5f600_0 .net *"_ivl_20", 0 0, L_0x60000356c850;  1 drivers
v0x600002c5f690_0 .net *"_ivl_22", 0 0, L_0x60000356c700;  1 drivers
v0x600002c5f720_0 .net *"_ivl_24", 0 0, L_0x60000356c770;  1 drivers
v0x600002c5f7b0_0 .net *"_ivl_25", 31 0, L_0x600002f7e9e0;  1 drivers
L_0x140098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c5f840_0 .net *"_ivl_28", 15 0, L_0x140098958;  1 drivers
L_0x1400989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c5f8d0_0 .net/2u *"_ivl_29", 31 0, L_0x1400989a0;  1 drivers
L_0x140098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002c5f960_0 .net *"_ivl_3", 0 0, L_0x140098838;  1 drivers
v0x600002c5f9f0_0 .net *"_ivl_31", 0 0, L_0x600002f7ea80;  1 drivers
L_0x140098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002c5fa80_0 .net/2u *"_ivl_4", 2 0, L_0x140098880;  1 drivers
v0x600002c5fb10_0 .net *"_ivl_6", 0 0, L_0x600002f7e760;  1 drivers
v0x600002c5fba0_0 .net "do_clear", 0 0, L_0x60000356c620;  1 drivers
v0x600002c5fc30_0 .net "load_weight", 0 0, L_0x60000356c7e0;  1 drivers
v0x600002c5fcc0_0 .net "weight_in", 7 0, L_0x600002f7e800;  1 drivers
L_0x600002f7e6c0 .concat [ 2 1 0 0], v0x600002c3eb50_0, L_0x140098838;
L_0x600002f7e760 .cmp/eq 3, L_0x600002f7e6c0, L_0x140098880;
L_0x600002f7e8a0 .cmp/eq 3, v0x600002c44990_0, L_0x1400988c8;
L_0x600002f7e940 .cmp/eq 3, v0x600002c44990_0, L_0x140098910;
L_0x600002f7e9e0 .concat [ 16 16 0 0], v0x600002c44090_0, L_0x140098958;
L_0x600002f7ea80 .cmp/eq 32, L_0x600002f7e9e0, L_0x1400989a0;
S_0x13de1c0a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13de19db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003061d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003061d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c5e7f0_0 .net *"_ivl_11", 0 0, L_0x600002f7ed00;  1 drivers
v0x600002c5e880_0 .net *"_ivl_12", 15 0, L_0x600002f7eda0;  1 drivers
v0x600002c5e910_0 .net/s *"_ivl_4", 15 0, L_0x600002f7eb20;  1 drivers
v0x600002c5e9a0_0 .net/s *"_ivl_6", 15 0, L_0x600002f7ebc0;  1 drivers
v0x600002c5ea30_0 .net/s "a_signed", 7 0, v0x600002c5ebe0_0;  1 drivers
v0x600002c5eac0_0 .net "act_in", 7 0, v0x600002c5d5f0_0;  alias, 1 drivers
v0x600002c5eb50_0 .var "act_out", 7 0;
v0x600002c5ebe0_0 .var "act_reg", 7 0;
v0x600002c5ec70_0 .net "clear_acc", 0 0, L_0x60000356c620;  alias, 1 drivers
v0x600002c5ed00_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c5ed90_0 .net "enable", 0 0, L_0x600003560460;  alias, 1 drivers
v0x600002c5ee20_0 .net "load_weight", 0 0, L_0x60000356c7e0;  alias, 1 drivers
v0x600002c5eeb0_0 .net/s "product", 15 0, L_0x600002f7ec60;  1 drivers
v0x600002c5ef40_0 .net/s "product_ext", 31 0, L_0x600002f7ee40;  1 drivers
v0x600002c5efd0_0 .net "psum_in", 31 0, L_0x1400985b0;  alias, 1 drivers
v0x600002c5f060_0 .var "psum_out", 31 0;
v0x600002c5f0f0_0 .net "rst_n", 0 0, v0x600002c30090_0;  alias, 1 drivers
v0x600002c5f180_0 .net/s "w_signed", 7 0, v0x600002c5f2a0_0;  1 drivers
v0x600002c5f210_0 .net "weight_in", 7 0, L_0x600002f7e800;  alias, 1 drivers
v0x600002c5f2a0_0 .var "weight_reg", 7 0;
L_0x600002f7eb20 .extend/s 16, v0x600002c5ebe0_0;
L_0x600002f7ebc0 .extend/s 16, v0x600002c5f2a0_0;
L_0x600002f7ec60 .arith/mult 16, L_0x600002f7eb20, L_0x600002f7ebc0;
L_0x600002f7ed00 .part L_0x600002f7ec60, 15, 1;
LS_0x600002f7eda0_0_0 .concat [ 1 1 1 1], L_0x600002f7ed00, L_0x600002f7ed00, L_0x600002f7ed00, L_0x600002f7ed00;
LS_0x600002f7eda0_0_4 .concat [ 1 1 1 1], L_0x600002f7ed00, L_0x600002f7ed00, L_0x600002f7ed00, L_0x600002f7ed00;
LS_0x600002f7eda0_0_8 .concat [ 1 1 1 1], L_0x600002f7ed00, L_0x600002f7ed00, L_0x600002f7ed00, L_0x600002f7ed00;
LS_0x600002f7eda0_0_12 .concat [ 1 1 1 1], L_0x600002f7ed00, L_0x600002f7ed00, L_0x600002f7ed00, L_0x600002f7ed00;
L_0x600002f7eda0 .concat [ 4 4 4 4], LS_0x600002f7eda0_0_0, LS_0x600002f7eda0_0_4, LS_0x600002f7eda0_0_8, LS_0x600002f7eda0_0_12;
L_0x600002f7ee40 .concat [ 16 16 0 0], L_0x600002f7ec60, L_0x600002f7eda0;
S_0x13de1c210 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13de0baa0;
 .timescale 0 0;
P_0x600000b23540 .param/l "col" 1 7 214, +C4<010>;
L_0x60000356d6c0 .functor AND 1, v0x600002c3ebe0_0, L_0x600002f7ef80, C4<1>, C4<1>;
L_0x60000356d650 .functor AND 1, L_0x600002f7f160, v0x600002c3d680_0, C4<1>, C4<1>;
L_0x60000356d5e0 .functor OR 1, L_0x600002f7f0c0, L_0x60000356d650, C4<0>, C4<0>;
L_0x60000356c070 .functor AND 1, L_0x14009a4a0, L_0x60000356d5e0, C4<1>, C4<1>;
L_0x60000356dff0 .functor AND 1, L_0x60000356c070, L_0x600002f7f2a0, C4<1>, C4<1>;
v0x600002c50900_0 .net *"_ivl_0", 3 0, L_0x600002f7eee0;  1 drivers
L_0x140098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c50990_0 .net/2u *"_ivl_11", 2 0, L_0x140098a78;  1 drivers
v0x600002c50a20_0 .net *"_ivl_13", 0 0, L_0x600002f7f0c0;  1 drivers
L_0x140098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c50ab0_0 .net/2u *"_ivl_15", 2 0, L_0x140098ac0;  1 drivers
v0x600002c50b40_0 .net *"_ivl_17", 0 0, L_0x600002f7f160;  1 drivers
v0x600002c50bd0_0 .net *"_ivl_20", 0 0, L_0x60000356d650;  1 drivers
v0x600002c50c60_0 .net *"_ivl_22", 0 0, L_0x60000356d5e0;  1 drivers
v0x600002c50cf0_0 .net *"_ivl_24", 0 0, L_0x60000356c070;  1 drivers
v0x600002c50d80_0 .net *"_ivl_25", 31 0, L_0x600002f7f200;  1 drivers
L_0x140098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c50e10_0 .net *"_ivl_28", 15 0, L_0x140098b08;  1 drivers
L_0x140098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c50ea0_0 .net/2u *"_ivl_29", 31 0, L_0x140098b50;  1 drivers
L_0x1400989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002c50f30_0 .net *"_ivl_3", 1 0, L_0x1400989e8;  1 drivers
v0x600002c50fc0_0 .net *"_ivl_31", 0 0, L_0x600002f7f2a0;  1 drivers
L_0x140098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002c51050_0 .net/2u *"_ivl_4", 3 0, L_0x140098a30;  1 drivers
v0x600002c510e0_0 .net *"_ivl_6", 0 0, L_0x600002f7ef80;  1 drivers
v0x600002c51170_0 .net "do_clear", 0 0, L_0x60000356dff0;  1 drivers
v0x600002c51200_0 .net "load_weight", 0 0, L_0x60000356d6c0;  1 drivers
v0x600002c51290_0 .net "weight_in", 7 0, L_0x600002f7f020;  1 drivers
L_0x600002f7eee0 .concat [ 2 2 0 0], v0x600002c3eb50_0, L_0x1400989e8;
L_0x600002f7ef80 .cmp/eq 4, L_0x600002f7eee0, L_0x140098a30;
L_0x600002f7f0c0 .cmp/eq 3, v0x600002c44990_0, L_0x140098a78;
L_0x600002f7f160 .cmp/eq 3, v0x600002c44990_0, L_0x140098ac0;
L_0x600002f7f200 .concat [ 16 16 0 0], v0x600002c44090_0, L_0x140098b08;
L_0x600002f7f2a0 .cmp/eq 32, L_0x600002f7f200, L_0x140098b50;
S_0x13de0ff40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13de1c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003061d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003061dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c5fd50_0 .net *"_ivl_11", 0 0, L_0x600002f7f520;  1 drivers
v0x600002c5fde0_0 .net *"_ivl_12", 15 0, L_0x600002f7f5c0;  1 drivers
v0x600002c5fe70_0 .net/s *"_ivl_4", 15 0, L_0x600002f7f340;  1 drivers
v0x600002c5ff00_0 .net/s *"_ivl_6", 15 0, L_0x600002f7f3e0;  1 drivers
v0x600002c50000_0 .net/s "a_signed", 7 0, v0x600002c501b0_0;  1 drivers
v0x600002c50090_0 .net "act_in", 7 0, v0x600002c5eb50_0;  alias, 1 drivers
v0x600002c50120_0 .var "act_out", 7 0;
v0x600002c501b0_0 .var "act_reg", 7 0;
v0x600002c50240_0 .net "clear_acc", 0 0, L_0x60000356dff0;  alias, 1 drivers
v0x600002c502d0_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c50360_0 .net "enable", 0 0, L_0x600003560460;  alias, 1 drivers
v0x600002c503f0_0 .net "load_weight", 0 0, L_0x60000356d6c0;  alias, 1 drivers
v0x600002c50480_0 .net/s "product", 15 0, L_0x600002f7f480;  1 drivers
v0x600002c50510_0 .net/s "product_ext", 31 0, L_0x600002f7f660;  1 drivers
v0x600002c505a0_0 .net "psum_in", 31 0, L_0x1400985f8;  alias, 1 drivers
v0x600002c50630_0 .var "psum_out", 31 0;
v0x600002c506c0_0 .net "rst_n", 0 0, v0x600002c30090_0;  alias, 1 drivers
v0x600002c50750_0 .net/s "w_signed", 7 0, v0x600002c50870_0;  1 drivers
v0x600002c507e0_0 .net "weight_in", 7 0, L_0x600002f7f020;  alias, 1 drivers
v0x600002c50870_0 .var "weight_reg", 7 0;
L_0x600002f7f340 .extend/s 16, v0x600002c501b0_0;
L_0x600002f7f3e0 .extend/s 16, v0x600002c50870_0;
L_0x600002f7f480 .arith/mult 16, L_0x600002f7f340, L_0x600002f7f3e0;
L_0x600002f7f520 .part L_0x600002f7f480, 15, 1;
LS_0x600002f7f5c0_0_0 .concat [ 1 1 1 1], L_0x600002f7f520, L_0x600002f7f520, L_0x600002f7f520, L_0x600002f7f520;
LS_0x600002f7f5c0_0_4 .concat [ 1 1 1 1], L_0x600002f7f520, L_0x600002f7f520, L_0x600002f7f520, L_0x600002f7f520;
LS_0x600002f7f5c0_0_8 .concat [ 1 1 1 1], L_0x600002f7f520, L_0x600002f7f520, L_0x600002f7f520, L_0x600002f7f520;
LS_0x600002f7f5c0_0_12 .concat [ 1 1 1 1], L_0x600002f7f520, L_0x600002f7f520, L_0x600002f7f520, L_0x600002f7f520;
L_0x600002f7f5c0 .concat [ 4 4 4 4], LS_0x600002f7f5c0_0_0, LS_0x600002f7f5c0_0_4, LS_0x600002f7f5c0_0_8, LS_0x600002f7f5c0_0_12;
L_0x600002f7f660 .concat [ 16 16 0 0], L_0x600002f7f480, L_0x600002f7f5c0;
S_0x13de100b0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13de0baa0;
 .timescale 0 0;
P_0x600000b23400 .param/l "col" 1 7 214, +C4<011>;
L_0x60000356e140 .functor AND 1, v0x600002c3ebe0_0, L_0x600002f7f7a0, C4<1>, C4<1>;
L_0x60000356e1b0 .functor AND 1, L_0x600002f7f980, v0x600002c3d680_0, C4<1>, C4<1>;
L_0x60000356e220 .functor OR 1, L_0x600002f7f8e0, L_0x60000356e1b0, C4<0>, C4<0>;
L_0x60000356e290 .functor AND 1, L_0x14009a4a0, L_0x60000356e220, C4<1>, C4<1>;
L_0x60000356e300 .functor AND 1, L_0x60000356e290, L_0x600002f7fac0, C4<1>, C4<1>;
v0x600002c51e60_0 .net *"_ivl_0", 3 0, L_0x600002f7f700;  1 drivers
L_0x140098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c51ef0_0 .net/2u *"_ivl_11", 2 0, L_0x140098c28;  1 drivers
v0x600002c51f80_0 .net *"_ivl_13", 0 0, L_0x600002f7f8e0;  1 drivers
L_0x140098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c52010_0 .net/2u *"_ivl_15", 2 0, L_0x140098c70;  1 drivers
v0x600002c520a0_0 .net *"_ivl_17", 0 0, L_0x600002f7f980;  1 drivers
v0x600002c52130_0 .net *"_ivl_20", 0 0, L_0x60000356e1b0;  1 drivers
v0x600002c521c0_0 .net *"_ivl_22", 0 0, L_0x60000356e220;  1 drivers
v0x600002c52250_0 .net *"_ivl_24", 0 0, L_0x60000356e290;  1 drivers
v0x600002c522e0_0 .net *"_ivl_25", 31 0, L_0x600002f7fa20;  1 drivers
L_0x140098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c52370_0 .net *"_ivl_28", 15 0, L_0x140098cb8;  1 drivers
L_0x140098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c52400_0 .net/2u *"_ivl_29", 31 0, L_0x140098d00;  1 drivers
L_0x140098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002c52490_0 .net *"_ivl_3", 1 0, L_0x140098b98;  1 drivers
v0x600002c52520_0 .net *"_ivl_31", 0 0, L_0x600002f7fac0;  1 drivers
L_0x140098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002c525b0_0 .net/2u *"_ivl_4", 3 0, L_0x140098be0;  1 drivers
v0x600002c52640_0 .net *"_ivl_6", 0 0, L_0x600002f7f7a0;  1 drivers
v0x600002c526d0_0 .net "do_clear", 0 0, L_0x60000356e300;  1 drivers
v0x600002c52760_0 .net "load_weight", 0 0, L_0x60000356e140;  1 drivers
v0x600002c527f0_0 .net "weight_in", 7 0, L_0x600002f7f840;  1 drivers
L_0x600002f7f700 .concat [ 2 2 0 0], v0x600002c3eb50_0, L_0x140098b98;
L_0x600002f7f7a0 .cmp/eq 4, L_0x600002f7f700, L_0x140098be0;
L_0x600002f7f8e0 .cmp/eq 3, v0x600002c44990_0, L_0x140098c28;
L_0x600002f7f980 .cmp/eq 3, v0x600002c44990_0, L_0x140098c70;
L_0x600002f7fa20 .concat [ 16 16 0 0], v0x600002c44090_0, L_0x140098cb8;
L_0x600002f7fac0 .cmp/eq 32, L_0x600002f7fa20, L_0x140098d00;
S_0x13de04b10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13de100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003061f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003061f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c51320_0 .net *"_ivl_11", 0 0, L_0x600002f7fd40;  1 drivers
v0x600002c513b0_0 .net *"_ivl_12", 15 0, L_0x600002f7fde0;  1 drivers
v0x600002c51440_0 .net/s *"_ivl_4", 15 0, L_0x600002f7fb60;  1 drivers
v0x600002c514d0_0 .net/s *"_ivl_6", 15 0, L_0x600002f7fc00;  1 drivers
v0x600002c51560_0 .net/s "a_signed", 7 0, v0x600002c51710_0;  1 drivers
v0x600002c515f0_0 .net "act_in", 7 0, v0x600002c50120_0;  alias, 1 drivers
v0x600002c51680_0 .var "act_out", 7 0;
v0x600002c51710_0 .var "act_reg", 7 0;
v0x600002c517a0_0 .net "clear_acc", 0 0, L_0x60000356e300;  alias, 1 drivers
v0x600002c51830_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c518c0_0 .net "enable", 0 0, L_0x600003560460;  alias, 1 drivers
v0x600002c51950_0 .net "load_weight", 0 0, L_0x60000356e140;  alias, 1 drivers
v0x600002c519e0_0 .net/s "product", 15 0, L_0x600002f7fca0;  1 drivers
v0x600002c51a70_0 .net/s "product_ext", 31 0, L_0x600002f7fe80;  1 drivers
v0x600002c51b00_0 .net "psum_in", 31 0, L_0x140098640;  alias, 1 drivers
v0x600002c51b90_0 .var "psum_out", 31 0;
v0x600002c51c20_0 .net "rst_n", 0 0, v0x600002c30090_0;  alias, 1 drivers
v0x600002c51cb0_0 .net/s "w_signed", 7 0, v0x600002c51dd0_0;  1 drivers
v0x600002c51d40_0 .net "weight_in", 7 0, L_0x600002f7f840;  alias, 1 drivers
v0x600002c51dd0_0 .var "weight_reg", 7 0;
L_0x600002f7fb60 .extend/s 16, v0x600002c51710_0;
L_0x600002f7fc00 .extend/s 16, v0x600002c51dd0_0;
L_0x600002f7fca0 .arith/mult 16, L_0x600002f7fb60, L_0x600002f7fc00;
L_0x600002f7fd40 .part L_0x600002f7fca0, 15, 1;
LS_0x600002f7fde0_0_0 .concat [ 1 1 1 1], L_0x600002f7fd40, L_0x600002f7fd40, L_0x600002f7fd40, L_0x600002f7fd40;
LS_0x600002f7fde0_0_4 .concat [ 1 1 1 1], L_0x600002f7fd40, L_0x600002f7fd40, L_0x600002f7fd40, L_0x600002f7fd40;
LS_0x600002f7fde0_0_8 .concat [ 1 1 1 1], L_0x600002f7fd40, L_0x600002f7fd40, L_0x600002f7fd40, L_0x600002f7fd40;
LS_0x600002f7fde0_0_12 .concat [ 1 1 1 1], L_0x600002f7fd40, L_0x600002f7fd40, L_0x600002f7fd40, L_0x600002f7fd40;
L_0x600002f7fde0 .concat [ 4 4 4 4], LS_0x600002f7fde0_0_0, LS_0x600002f7fde0_0_4, LS_0x600002f7fde0_0_8, LS_0x600002f7fde0_0_12;
L_0x600002f7fe80 .concat [ 16 16 0 0], L_0x600002f7fca0, L_0x600002f7fde0;
S_0x13de04c80 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x13de8e470;
 .timescale 0 0;
P_0x600000b23700 .param/l "row" 1 7 213, +C4<01>;
S_0x13de16100 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13de04c80;
 .timescale 0 0;
P_0x600000b23780 .param/l "col" 1 7 214, +C4<00>;
L_0x60000356e450 .functor AND 1, v0x600002c3ebe0_0, L_0x600002f7bb60, C4<1>, C4<1>;
L_0x60000356e530 .functor AND 1, L_0x600002f7be80, v0x600002c3d680_0, C4<1>, C4<1>;
L_0x60000356e5a0 .functor OR 1, L_0x600002f7b7a0, L_0x60000356e530, C4<0>, C4<0>;
L_0x60000356e610 .functor AND 1, L_0x14009a4a0, L_0x60000356e5a0, C4<1>, C4<1>;
L_0x60000356e680 .functor AND 1, L_0x60000356e610, L_0x600002f7bd40, C4<1>, C4<1>;
v0x600002c533c0_0 .net *"_ivl_0", 2 0, L_0x600002f7ff20;  1 drivers
L_0x140098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c53450_0 .net/2u *"_ivl_11", 2 0, L_0x140098dd8;  1 drivers
v0x600002c534e0_0 .net *"_ivl_13", 0 0, L_0x600002f7b7a0;  1 drivers
L_0x140098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c53570_0 .net/2u *"_ivl_15", 2 0, L_0x140098e20;  1 drivers
v0x600002c53600_0 .net *"_ivl_17", 0 0, L_0x600002f7be80;  1 drivers
v0x600002c53690_0 .net *"_ivl_20", 0 0, L_0x60000356e530;  1 drivers
v0x600002c53720_0 .net *"_ivl_22", 0 0, L_0x60000356e5a0;  1 drivers
v0x600002c537b0_0 .net *"_ivl_24", 0 0, L_0x60000356e610;  1 drivers
v0x600002c53840_0 .net *"_ivl_25", 31 0, L_0x600002f7b660;  1 drivers
L_0x140098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c538d0_0 .net *"_ivl_28", 15 0, L_0x140098e68;  1 drivers
L_0x140098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c53960_0 .net/2u *"_ivl_29", 31 0, L_0x140098eb0;  1 drivers
L_0x140098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002c539f0_0 .net *"_ivl_3", 0 0, L_0x140098d48;  1 drivers
v0x600002c53a80_0 .net *"_ivl_31", 0 0, L_0x600002f7bd40;  1 drivers
L_0x140098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c53b10_0 .net/2u *"_ivl_4", 2 0, L_0x140098d90;  1 drivers
v0x600002c53ba0_0 .net *"_ivl_6", 0 0, L_0x600002f7bb60;  1 drivers
v0x600002c53c30_0 .net "do_clear", 0 0, L_0x60000356e680;  1 drivers
v0x600002c53cc0_0 .net "load_weight", 0 0, L_0x60000356e450;  1 drivers
v0x600002c53d50_0 .net "weight_in", 7 0, L_0x600002f7ba20;  1 drivers
L_0x600002f7ff20 .concat [ 2 1 0 0], v0x600002c3eb50_0, L_0x140098d48;
L_0x600002f7bb60 .cmp/eq 3, L_0x600002f7ff20, L_0x140098d90;
L_0x600002f7b7a0 .cmp/eq 3, v0x600002c44990_0, L_0x140098dd8;
L_0x600002f7be80 .cmp/eq 3, v0x600002c44990_0, L_0x140098e20;
L_0x600002f7b660 .concat [ 16 16 0 0], v0x600002c44090_0, L_0x140098e68;
L_0x600002f7bd40 .cmp/eq 32, L_0x600002f7b660, L_0x140098eb0;
S_0x13de16270 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13de16100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003061f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003061fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c52880_0 .net *"_ivl_11", 0 0, L_0x600002f7bac0;  1 drivers
v0x600002c52910_0 .net *"_ivl_12", 15 0, L_0x600002f7b2a0;  1 drivers
v0x600002c529a0_0 .net/s *"_ivl_4", 15 0, L_0x600002f7b520;  1 drivers
v0x600002c52a30_0 .net/s *"_ivl_6", 15 0, L_0x600002f7bc00;  1 drivers
v0x600002c52ac0_0 .net/s "a_signed", 7 0, v0x600002c52c70_0;  1 drivers
v0x600002c52b50_0 .net "act_in", 7 0, L_0x60000356cc40;  alias, 1 drivers
v0x600002c52be0_0 .var "act_out", 7 0;
v0x600002c52c70_0 .var "act_reg", 7 0;
v0x600002c52d00_0 .net "clear_acc", 0 0, L_0x60000356e680;  alias, 1 drivers
v0x600002c52d90_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c52e20_0 .net "enable", 0 0, L_0x600003560460;  alias, 1 drivers
v0x600002c52eb0_0 .net "load_weight", 0 0, L_0x60000356e450;  alias, 1 drivers
v0x600002c52f40_0 .net/s "product", 15 0, L_0x600002f7b200;  1 drivers
v0x600002c52fd0_0 .net/s "product_ext", 31 0, L_0x600002f7b980;  1 drivers
v0x600002c53060_0 .net "psum_in", 31 0, v0x600002c5db00_0;  alias, 1 drivers
v0x600002c530f0_0 .var "psum_out", 31 0;
v0x600002c53180_0 .net "rst_n", 0 0, v0x600002c30090_0;  alias, 1 drivers
v0x600002c53210_0 .net/s "w_signed", 7 0, v0x600002c53330_0;  1 drivers
v0x600002c532a0_0 .net "weight_in", 7 0, L_0x600002f7ba20;  alias, 1 drivers
v0x600002c53330_0 .var "weight_reg", 7 0;
L_0x600002f7b520 .extend/s 16, v0x600002c52c70_0;
L_0x600002f7bc00 .extend/s 16, v0x600002c53330_0;
L_0x600002f7b200 .arith/mult 16, L_0x600002f7b520, L_0x600002f7bc00;
L_0x600002f7bac0 .part L_0x600002f7b200, 15, 1;
LS_0x600002f7b2a0_0_0 .concat [ 1 1 1 1], L_0x600002f7bac0, L_0x600002f7bac0, L_0x600002f7bac0, L_0x600002f7bac0;
LS_0x600002f7b2a0_0_4 .concat [ 1 1 1 1], L_0x600002f7bac0, L_0x600002f7bac0, L_0x600002f7bac0, L_0x600002f7bac0;
LS_0x600002f7b2a0_0_8 .concat [ 1 1 1 1], L_0x600002f7bac0, L_0x600002f7bac0, L_0x600002f7bac0, L_0x600002f7bac0;
LS_0x600002f7b2a0_0_12 .concat [ 1 1 1 1], L_0x600002f7bac0, L_0x600002f7bac0, L_0x600002f7bac0, L_0x600002f7bac0;
L_0x600002f7b2a0 .concat [ 4 4 4 4], LS_0x600002f7b2a0_0_0, LS_0x600002f7b2a0_0_4, LS_0x600002f7b2a0_0_8, LS_0x600002f7b2a0_0_12;
L_0x600002f7b980 .concat [ 16 16 0 0], L_0x600002f7b200, L_0x600002f7b2a0;
S_0x13de97580 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13de04c80;
 .timescale 0 0;
P_0x600000b233c0 .param/l "col" 1 7 214, +C4<01>;
L_0x60000356e7d0 .functor AND 1, v0x600002c3ebe0_0, L_0x600002f7b840, C4<1>, C4<1>;
L_0x60000356e840 .functor AND 1, L_0x600002f7b480, v0x600002c3d680_0, C4<1>, C4<1>;
L_0x60000356e8b0 .functor OR 1, L_0x600002f7b700, L_0x60000356e840, C4<0>, C4<0>;
L_0x60000356e920 .functor AND 1, L_0x14009a4a0, L_0x60000356e8b0, C4<1>, C4<1>;
L_0x60000356e990 .functor AND 1, L_0x60000356e920, L_0x600002f7b0c0, C4<1>, C4<1>;
v0x600002c54990_0 .net *"_ivl_0", 2 0, L_0x600002f7b340;  1 drivers
L_0x140098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c54a20_0 .net/2u *"_ivl_11", 2 0, L_0x140098f88;  1 drivers
v0x600002c54ab0_0 .net *"_ivl_13", 0 0, L_0x600002f7b700;  1 drivers
L_0x140098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c54b40_0 .net/2u *"_ivl_15", 2 0, L_0x140098fd0;  1 drivers
v0x600002c54bd0_0 .net *"_ivl_17", 0 0, L_0x600002f7b480;  1 drivers
v0x600002c54c60_0 .net *"_ivl_20", 0 0, L_0x60000356e840;  1 drivers
v0x600002c54cf0_0 .net *"_ivl_22", 0 0, L_0x60000356e8b0;  1 drivers
v0x600002c54d80_0 .net *"_ivl_24", 0 0, L_0x60000356e920;  1 drivers
v0x600002c54e10_0 .net *"_ivl_25", 31 0, L_0x600002f7b5c0;  1 drivers
L_0x140099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c54ea0_0 .net *"_ivl_28", 15 0, L_0x140099018;  1 drivers
L_0x140099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c54f30_0 .net/2u *"_ivl_29", 31 0, L_0x140099060;  1 drivers
L_0x140098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002c54fc0_0 .net *"_ivl_3", 0 0, L_0x140098ef8;  1 drivers
v0x600002c55050_0 .net *"_ivl_31", 0 0, L_0x600002f7b0c0;  1 drivers
L_0x140098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002c550e0_0 .net/2u *"_ivl_4", 2 0, L_0x140098f40;  1 drivers
v0x600002c55170_0 .net *"_ivl_6", 0 0, L_0x600002f7b840;  1 drivers
v0x600002c55200_0 .net "do_clear", 0 0, L_0x60000356e990;  1 drivers
v0x600002c55290_0 .net "load_weight", 0 0, L_0x60000356e7d0;  1 drivers
v0x600002c55320_0 .net "weight_in", 7 0, L_0x600002f7b3e0;  1 drivers
L_0x600002f7b340 .concat [ 2 1 0 0], v0x600002c3eb50_0, L_0x140098ef8;
L_0x600002f7b840 .cmp/eq 3, L_0x600002f7b340, L_0x140098f40;
L_0x600002f7b700 .cmp/eq 3, v0x600002c44990_0, L_0x140098f88;
L_0x600002f7b480 .cmp/eq 3, v0x600002c44990_0, L_0x140098fd0;
L_0x600002f7b5c0 .concat [ 16 16 0 0], v0x600002c44090_0, L_0x140099018;
L_0x600002f7b0c0 .cmp/eq 32, L_0x600002f7b5c0, L_0x140099060;
S_0x13de976f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13de97580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003062000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003062040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c53de0_0 .net *"_ivl_11", 0 0, L_0x600002f7ae40;  1 drivers
v0x600002c53e70_0 .net *"_ivl_12", 15 0, L_0x600002f7aee0;  1 drivers
v0x600002c53f00_0 .net/s *"_ivl_4", 15 0, L_0x600002f7b160;  1 drivers
v0x600002c54000_0 .net/s *"_ivl_6", 15 0, L_0x600002f7af80;  1 drivers
v0x600002c54090_0 .net/s "a_signed", 7 0, v0x600002c54240_0;  1 drivers
v0x600002c54120_0 .net "act_in", 7 0, v0x600002c52be0_0;  alias, 1 drivers
v0x600002c541b0_0 .var "act_out", 7 0;
v0x600002c54240_0 .var "act_reg", 7 0;
v0x600002c542d0_0 .net "clear_acc", 0 0, L_0x60000356e990;  alias, 1 drivers
v0x600002c54360_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c543f0_0 .net "enable", 0 0, L_0x600003560460;  alias, 1 drivers
v0x600002c54480_0 .net "load_weight", 0 0, L_0x60000356e7d0;  alias, 1 drivers
v0x600002c54510_0 .net/s "product", 15 0, L_0x600002f7b020;  1 drivers
v0x600002c545a0_0 .net/s "product_ext", 31 0, L_0x600002f7ad00;  1 drivers
v0x600002c54630_0 .net "psum_in", 31 0, v0x600002c5f060_0;  alias, 1 drivers
v0x600002c546c0_0 .var "psum_out", 31 0;
v0x600002c54750_0 .net "rst_n", 0 0, v0x600002c30090_0;  alias, 1 drivers
v0x600002c547e0_0 .net/s "w_signed", 7 0, v0x600002c54900_0;  1 drivers
v0x600002c54870_0 .net "weight_in", 7 0, L_0x600002f7b3e0;  alias, 1 drivers
v0x600002c54900_0 .var "weight_reg", 7 0;
L_0x600002f7b160 .extend/s 16, v0x600002c54240_0;
L_0x600002f7af80 .extend/s 16, v0x600002c54900_0;
L_0x600002f7b020 .arith/mult 16, L_0x600002f7b160, L_0x600002f7af80;
L_0x600002f7ae40 .part L_0x600002f7b020, 15, 1;
LS_0x600002f7aee0_0_0 .concat [ 1 1 1 1], L_0x600002f7ae40, L_0x600002f7ae40, L_0x600002f7ae40, L_0x600002f7ae40;
LS_0x600002f7aee0_0_4 .concat [ 1 1 1 1], L_0x600002f7ae40, L_0x600002f7ae40, L_0x600002f7ae40, L_0x600002f7ae40;
LS_0x600002f7aee0_0_8 .concat [ 1 1 1 1], L_0x600002f7ae40, L_0x600002f7ae40, L_0x600002f7ae40, L_0x600002f7ae40;
LS_0x600002f7aee0_0_12 .concat [ 1 1 1 1], L_0x600002f7ae40, L_0x600002f7ae40, L_0x600002f7ae40, L_0x600002f7ae40;
L_0x600002f7aee0 .concat [ 4 4 4 4], LS_0x600002f7aee0_0_0, LS_0x600002f7aee0_0_4, LS_0x600002f7aee0_0_8, LS_0x600002f7aee0_0_12;
L_0x600002f7ad00 .concat [ 16 16 0 0], L_0x600002f7b020, L_0x600002f7aee0;
S_0x13de91bc0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13de04c80;
 .timescale 0 0;
P_0x600000b23940 .param/l "col" 1 7 214, +C4<010>;
L_0x60000356eae0 .functor AND 1, v0x600002c3ebe0_0, L_0x600002f7abc0, C4<1>, C4<1>;
L_0x60000356e4c0 .functor AND 1, L_0x600002f7ab20, v0x600002c3d680_0, C4<1>, C4<1>;
L_0x60000356eb50 .functor OR 1, L_0x600002f7aa80, L_0x60000356e4c0, C4<0>, C4<0>;
L_0x60000356ebc0 .functor AND 1, L_0x14009a4a0, L_0x60000356eb50, C4<1>, C4<1>;
L_0x60000356ec30 .functor AND 1, L_0x60000356ebc0, L_0x600002f7a9e0, C4<1>, C4<1>;
v0x600002c55ef0_0 .net *"_ivl_0", 3 0, L_0x600002f7ada0;  1 drivers
L_0x140099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c55f80_0 .net/2u *"_ivl_11", 2 0, L_0x140099138;  1 drivers
v0x600002c56010_0 .net *"_ivl_13", 0 0, L_0x600002f7aa80;  1 drivers
L_0x140099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c560a0_0 .net/2u *"_ivl_15", 2 0, L_0x140099180;  1 drivers
v0x600002c56130_0 .net *"_ivl_17", 0 0, L_0x600002f7ab20;  1 drivers
v0x600002c561c0_0 .net *"_ivl_20", 0 0, L_0x60000356e4c0;  1 drivers
v0x600002c56250_0 .net *"_ivl_22", 0 0, L_0x60000356eb50;  1 drivers
v0x600002c562e0_0 .net *"_ivl_24", 0 0, L_0x60000356ebc0;  1 drivers
v0x600002c56370_0 .net *"_ivl_25", 31 0, L_0x600002f7a940;  1 drivers
L_0x1400991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c56400_0 .net *"_ivl_28", 15 0, L_0x1400991c8;  1 drivers
L_0x140099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c56490_0 .net/2u *"_ivl_29", 31 0, L_0x140099210;  1 drivers
L_0x1400990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002c56520_0 .net *"_ivl_3", 1 0, L_0x1400990a8;  1 drivers
v0x600002c565b0_0 .net *"_ivl_31", 0 0, L_0x600002f7a9e0;  1 drivers
L_0x1400990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002c56640_0 .net/2u *"_ivl_4", 3 0, L_0x1400990f0;  1 drivers
v0x600002c566d0_0 .net *"_ivl_6", 0 0, L_0x600002f7abc0;  1 drivers
v0x600002c56760_0 .net "do_clear", 0 0, L_0x60000356ec30;  1 drivers
v0x600002c567f0_0 .net "load_weight", 0 0, L_0x60000356eae0;  1 drivers
v0x600002c56880_0 .net "weight_in", 7 0, L_0x600002f7ac60;  1 drivers
L_0x600002f7ada0 .concat [ 2 2 0 0], v0x600002c3eb50_0, L_0x1400990a8;
L_0x600002f7abc0 .cmp/eq 4, L_0x600002f7ada0, L_0x1400990f0;
L_0x600002f7aa80 .cmp/eq 3, v0x600002c44990_0, L_0x140099138;
L_0x600002f7ab20 .cmp/eq 3, v0x600002c44990_0, L_0x140099180;
L_0x600002f7a940 .concat [ 16 16 0 0], v0x600002c44090_0, L_0x1400991c8;
L_0x600002f7a9e0 .cmp/eq 32, L_0x600002f7a940, L_0x140099210;
S_0x13de91d30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13de91bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003062100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003062140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c553b0_0 .net *"_ivl_11", 0 0, L_0x600002f7a1c0;  1 drivers
v0x600002c55440_0 .net *"_ivl_12", 15 0, L_0x600002f79fe0;  1 drivers
v0x600002c554d0_0 .net/s *"_ivl_4", 15 0, L_0x600002f7a620;  1 drivers
v0x600002c55560_0 .net/s *"_ivl_6", 15 0, L_0x600002f7a6c0;  1 drivers
v0x600002c555f0_0 .net/s "a_signed", 7 0, v0x600002c557a0_0;  1 drivers
v0x600002c55680_0 .net "act_in", 7 0, v0x600002c541b0_0;  alias, 1 drivers
v0x600002c55710_0 .var "act_out", 7 0;
v0x600002c557a0_0 .var "act_reg", 7 0;
v0x600002c55830_0 .net "clear_acc", 0 0, L_0x60000356ec30;  alias, 1 drivers
v0x600002c558c0_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c55950_0 .net "enable", 0 0, L_0x600003560460;  alias, 1 drivers
v0x600002c559e0_0 .net "load_weight", 0 0, L_0x60000356eae0;  alias, 1 drivers
v0x600002c55a70_0 .net/s "product", 15 0, L_0x600002f7a120;  1 drivers
v0x600002c55b00_0 .net/s "product_ext", 31 0, L_0x600002f7a080;  1 drivers
v0x600002c55b90_0 .net "psum_in", 31 0, v0x600002c50630_0;  alias, 1 drivers
v0x600002c55c20_0 .var "psum_out", 31 0;
v0x600002c55cb0_0 .net "rst_n", 0 0, v0x600002c30090_0;  alias, 1 drivers
v0x600002c55d40_0 .net/s "w_signed", 7 0, v0x600002c55e60_0;  1 drivers
v0x600002c55dd0_0 .net "weight_in", 7 0, L_0x600002f7ac60;  alias, 1 drivers
v0x600002c55e60_0 .var "weight_reg", 7 0;
L_0x600002f7a620 .extend/s 16, v0x600002c557a0_0;
L_0x600002f7a6c0 .extend/s 16, v0x600002c55e60_0;
L_0x600002f7a120 .arith/mult 16, L_0x600002f7a620, L_0x600002f7a6c0;
L_0x600002f7a1c0 .part L_0x600002f7a120, 15, 1;
LS_0x600002f79fe0_0_0 .concat [ 1 1 1 1], L_0x600002f7a1c0, L_0x600002f7a1c0, L_0x600002f7a1c0, L_0x600002f7a1c0;
LS_0x600002f79fe0_0_4 .concat [ 1 1 1 1], L_0x600002f7a1c0, L_0x600002f7a1c0, L_0x600002f7a1c0, L_0x600002f7a1c0;
LS_0x600002f79fe0_0_8 .concat [ 1 1 1 1], L_0x600002f7a1c0, L_0x600002f7a1c0, L_0x600002f7a1c0, L_0x600002f7a1c0;
LS_0x600002f79fe0_0_12 .concat [ 1 1 1 1], L_0x600002f7a1c0, L_0x600002f7a1c0, L_0x600002f7a1c0, L_0x600002f7a1c0;
L_0x600002f79fe0 .concat [ 4 4 4 4], LS_0x600002f79fe0_0_0, LS_0x600002f79fe0_0_4, LS_0x600002f79fe0_0_8, LS_0x600002f79fe0_0_12;
L_0x600002f7a080 .concat [ 16 16 0 0], L_0x600002f7a120, L_0x600002f79fe0;
S_0x13de8f570 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13de04c80;
 .timescale 0 0;
P_0x600000b23a40 .param/l "col" 1 7 214, +C4<011>;
L_0x60000356ed80 .functor AND 1, v0x600002c3ebe0_0, L_0x600002f79f40, C4<1>, C4<1>;
L_0x60000356edf0 .functor AND 1, L_0x600002f79c20, v0x600002c3d680_0, C4<1>, C4<1>;
L_0x60000356ee60 .functor OR 1, L_0x600002f79e00, L_0x60000356edf0, C4<0>, C4<0>;
L_0x60000356eed0 .functor AND 1, L_0x14009a4a0, L_0x60000356ee60, C4<1>, C4<1>;
L_0x60000356ef40 .functor AND 1, L_0x60000356eed0, L_0x600002f79ae0, C4<1>, C4<1>;
v0x600002c57450_0 .net *"_ivl_0", 3 0, L_0x600002f79ea0;  1 drivers
L_0x1400992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c574e0_0 .net/2u *"_ivl_11", 2 0, L_0x1400992e8;  1 drivers
v0x600002c57570_0 .net *"_ivl_13", 0 0, L_0x600002f79e00;  1 drivers
L_0x140099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c57600_0 .net/2u *"_ivl_15", 2 0, L_0x140099330;  1 drivers
v0x600002c57690_0 .net *"_ivl_17", 0 0, L_0x600002f79c20;  1 drivers
v0x600002c57720_0 .net *"_ivl_20", 0 0, L_0x60000356edf0;  1 drivers
v0x600002c577b0_0 .net *"_ivl_22", 0 0, L_0x60000356ee60;  1 drivers
v0x600002c57840_0 .net *"_ivl_24", 0 0, L_0x60000356eed0;  1 drivers
v0x600002c578d0_0 .net *"_ivl_25", 31 0, L_0x600002f79cc0;  1 drivers
L_0x140099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c57960_0 .net *"_ivl_28", 15 0, L_0x140099378;  1 drivers
L_0x1400993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c579f0_0 .net/2u *"_ivl_29", 31 0, L_0x1400993c0;  1 drivers
L_0x140099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002c57a80_0 .net *"_ivl_3", 1 0, L_0x140099258;  1 drivers
v0x600002c57b10_0 .net *"_ivl_31", 0 0, L_0x600002f79ae0;  1 drivers
L_0x1400992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002c57ba0_0 .net/2u *"_ivl_4", 3 0, L_0x1400992a0;  1 drivers
v0x600002c57c30_0 .net *"_ivl_6", 0 0, L_0x600002f79f40;  1 drivers
v0x600002c57cc0_0 .net "do_clear", 0 0, L_0x60000356ef40;  1 drivers
v0x600002c57d50_0 .net "load_weight", 0 0, L_0x60000356ed80;  1 drivers
v0x600002c57de0_0 .net "weight_in", 7 0, L_0x600002f79d60;  1 drivers
L_0x600002f79ea0 .concat [ 2 2 0 0], v0x600002c3eb50_0, L_0x140099258;
L_0x600002f79f40 .cmp/eq 4, L_0x600002f79ea0, L_0x1400992a0;
L_0x600002f79e00 .cmp/eq 3, v0x600002c44990_0, L_0x1400992e8;
L_0x600002f79c20 .cmp/eq 3, v0x600002c44990_0, L_0x140099330;
L_0x600002f79cc0 .concat [ 16 16 0 0], v0x600002c44090_0, L_0x140099378;
L_0x600002f79ae0 .cmp/eq 32, L_0x600002f79cc0, L_0x1400993c0;
S_0x13de8f6e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13de8f570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003061e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003061e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c56910_0 .net *"_ivl_11", 0 0, L_0x600002f79860;  1 drivers
v0x600002c569a0_0 .net *"_ivl_12", 15 0, L_0x600002f79900;  1 drivers
v0x600002c56a30_0 .net/s *"_ivl_4", 15 0, L_0x600002f79b80;  1 drivers
v0x600002c56ac0_0 .net/s *"_ivl_6", 15 0, L_0x600002f799a0;  1 drivers
v0x600002c56b50_0 .net/s "a_signed", 7 0, v0x600002c56d00_0;  1 drivers
v0x600002c56be0_0 .net "act_in", 7 0, v0x600002c55710_0;  alias, 1 drivers
v0x600002c56c70_0 .var "act_out", 7 0;
v0x600002c56d00_0 .var "act_reg", 7 0;
v0x600002c56d90_0 .net "clear_acc", 0 0, L_0x60000356ef40;  alias, 1 drivers
v0x600002c56e20_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c56eb0_0 .net "enable", 0 0, L_0x600003560460;  alias, 1 drivers
v0x600002c56f40_0 .net "load_weight", 0 0, L_0x60000356ed80;  alias, 1 drivers
v0x600002c56fd0_0 .net/s "product", 15 0, L_0x600002f79a40;  1 drivers
v0x600002c57060_0 .net/s "product_ext", 31 0, L_0x600002f79720;  1 drivers
v0x600002c570f0_0 .net "psum_in", 31 0, v0x600002c51b90_0;  alias, 1 drivers
v0x600002c57180_0 .var "psum_out", 31 0;
v0x600002c57210_0 .net "rst_n", 0 0, v0x600002c30090_0;  alias, 1 drivers
v0x600002c572a0_0 .net/s "w_signed", 7 0, v0x600002c573c0_0;  1 drivers
v0x600002c57330_0 .net "weight_in", 7 0, L_0x600002f79d60;  alias, 1 drivers
v0x600002c573c0_0 .var "weight_reg", 7 0;
L_0x600002f79b80 .extend/s 16, v0x600002c56d00_0;
L_0x600002f799a0 .extend/s 16, v0x600002c573c0_0;
L_0x600002f79a40 .arith/mult 16, L_0x600002f79b80, L_0x600002f799a0;
L_0x600002f79860 .part L_0x600002f79a40, 15, 1;
LS_0x600002f79900_0_0 .concat [ 1 1 1 1], L_0x600002f79860, L_0x600002f79860, L_0x600002f79860, L_0x600002f79860;
LS_0x600002f79900_0_4 .concat [ 1 1 1 1], L_0x600002f79860, L_0x600002f79860, L_0x600002f79860, L_0x600002f79860;
LS_0x600002f79900_0_8 .concat [ 1 1 1 1], L_0x600002f79860, L_0x600002f79860, L_0x600002f79860, L_0x600002f79860;
LS_0x600002f79900_0_12 .concat [ 1 1 1 1], L_0x600002f79860, L_0x600002f79860, L_0x600002f79860, L_0x600002f79860;
L_0x600002f79900 .concat [ 4 4 4 4], LS_0x600002f79900_0_0, LS_0x600002f79900_0_4, LS_0x600002f79900_0_8, LS_0x600002f79900_0_12;
L_0x600002f79720 .concat [ 16 16 0 0], L_0x600002f79a40, L_0x600002f79900;
S_0x13de8cf20 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x13de8e470;
 .timescale 0 0;
P_0x600000b23b40 .param/l "row" 1 7 213, +C4<010>;
S_0x13de8d090 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13de8cf20;
 .timescale 0 0;
P_0x600000b23bc0 .param/l "col" 1 7 214, +C4<00>;
L_0x60000356f090 .functor AND 1, v0x600002c3ebe0_0, L_0x600002f795e0, C4<1>, C4<1>;
L_0x60000356f100 .functor AND 1, L_0x600002f79540, v0x600002c3d680_0, C4<1>, C4<1>;
L_0x60000356f170 .functor OR 1, L_0x600002f794a0, L_0x60000356f100, C4<0>, C4<0>;
L_0x60000356f1e0 .functor AND 1, L_0x14009a4a0, L_0x60000356f170, C4<1>, C4<1>;
L_0x60000356f250 .functor AND 1, L_0x60000356f1e0, L_0x600002f79400, C4<1>, C4<1>;
v0x600002c48a20_0 .net *"_ivl_0", 2 0, L_0x600002f797c0;  1 drivers
L_0x140099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c48ab0_0 .net/2u *"_ivl_11", 2 0, L_0x140099498;  1 drivers
v0x600002c48b40_0 .net *"_ivl_13", 0 0, L_0x600002f794a0;  1 drivers
L_0x1400994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c48bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1400994e0;  1 drivers
v0x600002c48c60_0 .net *"_ivl_17", 0 0, L_0x600002f79540;  1 drivers
v0x600002c48cf0_0 .net *"_ivl_20", 0 0, L_0x60000356f100;  1 drivers
v0x600002c48d80_0 .net *"_ivl_22", 0 0, L_0x60000356f170;  1 drivers
v0x600002c48e10_0 .net *"_ivl_24", 0 0, L_0x60000356f1e0;  1 drivers
v0x600002c48ea0_0 .net *"_ivl_25", 31 0, L_0x600002f79360;  1 drivers
L_0x140099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c48f30_0 .net *"_ivl_28", 15 0, L_0x140099528;  1 drivers
L_0x140099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c48fc0_0 .net/2u *"_ivl_29", 31 0, L_0x140099570;  1 drivers
L_0x140099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002c49050_0 .net *"_ivl_3", 0 0, L_0x140099408;  1 drivers
v0x600002c490e0_0 .net *"_ivl_31", 0 0, L_0x600002f79400;  1 drivers
L_0x140099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c49170_0 .net/2u *"_ivl_4", 2 0, L_0x140099450;  1 drivers
v0x600002c49200_0 .net *"_ivl_6", 0 0, L_0x600002f795e0;  1 drivers
v0x600002c49290_0 .net "do_clear", 0 0, L_0x60000356f250;  1 drivers
v0x600002c49320_0 .net "load_weight", 0 0, L_0x60000356f090;  1 drivers
v0x600002c493b0_0 .net "weight_in", 7 0, L_0x600002f79680;  1 drivers
L_0x600002f797c0 .concat [ 2 1 0 0], v0x600002c3eb50_0, L_0x140099408;
L_0x600002f795e0 .cmp/eq 3, L_0x600002f797c0, L_0x140099450;
L_0x600002f794a0 .cmp/eq 3, v0x600002c44990_0, L_0x140099498;
L_0x600002f79540 .cmp/eq 3, v0x600002c44990_0, L_0x1400994e0;
L_0x600002f79360 .concat [ 16 16 0 0], v0x600002c44090_0, L_0x140099528;
L_0x600002f79400 .cmp/eq 32, L_0x600002f79360, L_0x140099570;
S_0x13de8a8d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13de8d090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003062180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000030621c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c57e70_0 .net *"_ivl_11", 0 0, L_0x600002f79180;  1 drivers
v0x600002c57f00_0 .net *"_ivl_12", 15 0, L_0x600002f78fa0;  1 drivers
v0x600002c48000_0 .net/s *"_ivl_4", 15 0, L_0x600002f79220;  1 drivers
v0x600002c48090_0 .net/s *"_ivl_6", 15 0, L_0x600002f792c0;  1 drivers
v0x600002c48120_0 .net/s "a_signed", 7 0, v0x600002c482d0_0;  1 drivers
v0x600002c481b0_0 .net "act_in", 7 0, L_0x60000356ccb0;  alias, 1 drivers
v0x600002c48240_0 .var "act_out", 7 0;
v0x600002c482d0_0 .var "act_reg", 7 0;
v0x600002c48360_0 .net "clear_acc", 0 0, L_0x60000356f250;  alias, 1 drivers
v0x600002c483f0_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c48480_0 .net "enable", 0 0, L_0x600003560460;  alias, 1 drivers
v0x600002c48510_0 .net "load_weight", 0 0, L_0x60000356f090;  alias, 1 drivers
v0x600002c485a0_0 .net/s "product", 15 0, L_0x600002f790e0;  1 drivers
v0x600002c48630_0 .net/s "product_ext", 31 0, L_0x600002f79040;  1 drivers
v0x600002c486c0_0 .net "psum_in", 31 0, v0x600002c530f0_0;  alias, 1 drivers
v0x600002c48750_0 .var "psum_out", 31 0;
v0x600002c487e0_0 .net "rst_n", 0 0, v0x600002c30090_0;  alias, 1 drivers
v0x600002c48870_0 .net/s "w_signed", 7 0, v0x600002c48990_0;  1 drivers
v0x600002c48900_0 .net "weight_in", 7 0, L_0x600002f79680;  alias, 1 drivers
v0x600002c48990_0 .var "weight_reg", 7 0;
L_0x600002f79220 .extend/s 16, v0x600002c482d0_0;
L_0x600002f792c0 .extend/s 16, v0x600002c48990_0;
L_0x600002f790e0 .arith/mult 16, L_0x600002f79220, L_0x600002f792c0;
L_0x600002f79180 .part L_0x600002f790e0, 15, 1;
LS_0x600002f78fa0_0_0 .concat [ 1 1 1 1], L_0x600002f79180, L_0x600002f79180, L_0x600002f79180, L_0x600002f79180;
LS_0x600002f78fa0_0_4 .concat [ 1 1 1 1], L_0x600002f79180, L_0x600002f79180, L_0x600002f79180, L_0x600002f79180;
LS_0x600002f78fa0_0_8 .concat [ 1 1 1 1], L_0x600002f79180, L_0x600002f79180, L_0x600002f79180, L_0x600002f79180;
LS_0x600002f78fa0_0_12 .concat [ 1 1 1 1], L_0x600002f79180, L_0x600002f79180, L_0x600002f79180, L_0x600002f79180;
L_0x600002f78fa0 .concat [ 4 4 4 4], LS_0x600002f78fa0_0_0, LS_0x600002f78fa0_0_4, LS_0x600002f78fa0_0_8, LS_0x600002f78fa0_0_12;
L_0x600002f79040 .concat [ 16 16 0 0], L_0x600002f790e0, L_0x600002f78fa0;
S_0x13de8aa40 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13de8cf20;
 .timescale 0 0;
P_0x600000b23cc0 .param/l "col" 1 7 214, +C4<01>;
L_0x60000356f3a0 .functor AND 1, v0x600002c3ebe0_0, L_0x600002f78f00, C4<1>, C4<1>;
L_0x60000356f410 .functor AND 1, L_0x600002f78be0, v0x600002c3d680_0, C4<1>, C4<1>;
L_0x60000356f480 .functor OR 1, L_0x600002f78dc0, L_0x60000356f410, C4<0>, C4<0>;
L_0x60000356f4f0 .functor AND 1, L_0x14009a4a0, L_0x60000356f480, C4<1>, C4<1>;
L_0x60000356f560 .functor AND 1, L_0x60000356f4f0, L_0x600002f78aa0, C4<1>, C4<1>;
v0x600002c49f80_0 .net *"_ivl_0", 2 0, L_0x600002f78e60;  1 drivers
L_0x140099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c4a010_0 .net/2u *"_ivl_11", 2 0, L_0x140099648;  1 drivers
v0x600002c4a0a0_0 .net *"_ivl_13", 0 0, L_0x600002f78dc0;  1 drivers
L_0x140099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c4a130_0 .net/2u *"_ivl_15", 2 0, L_0x140099690;  1 drivers
v0x600002c4a1c0_0 .net *"_ivl_17", 0 0, L_0x600002f78be0;  1 drivers
v0x600002c4a250_0 .net *"_ivl_20", 0 0, L_0x60000356f410;  1 drivers
v0x600002c4a2e0_0 .net *"_ivl_22", 0 0, L_0x60000356f480;  1 drivers
v0x600002c4a370_0 .net *"_ivl_24", 0 0, L_0x60000356f4f0;  1 drivers
v0x600002c4a400_0 .net *"_ivl_25", 31 0, L_0x600002f78c80;  1 drivers
L_0x1400996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c4a490_0 .net *"_ivl_28", 15 0, L_0x1400996d8;  1 drivers
L_0x140099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c4a520_0 .net/2u *"_ivl_29", 31 0, L_0x140099720;  1 drivers
L_0x1400995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002c4a5b0_0 .net *"_ivl_3", 0 0, L_0x1400995b8;  1 drivers
v0x600002c4a640_0 .net *"_ivl_31", 0 0, L_0x600002f78aa0;  1 drivers
L_0x140099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002c4a6d0_0 .net/2u *"_ivl_4", 2 0, L_0x140099600;  1 drivers
v0x600002c4a760_0 .net *"_ivl_6", 0 0, L_0x600002f78f00;  1 drivers
v0x600002c4a7f0_0 .net "do_clear", 0 0, L_0x60000356f560;  1 drivers
v0x600002c4a880_0 .net "load_weight", 0 0, L_0x60000356f3a0;  1 drivers
v0x600002c4a910_0 .net "weight_in", 7 0, L_0x600002f78d20;  1 drivers
L_0x600002f78e60 .concat [ 2 1 0 0], v0x600002c3eb50_0, L_0x1400995b8;
L_0x600002f78f00 .cmp/eq 3, L_0x600002f78e60, L_0x140099600;
L_0x600002f78dc0 .cmp/eq 3, v0x600002c44990_0, L_0x140099648;
L_0x600002f78be0 .cmp/eq 3, v0x600002c44990_0, L_0x140099690;
L_0x600002f78c80 .concat [ 16 16 0 0], v0x600002c44090_0, L_0x1400996d8;
L_0x600002f78aa0 .cmp/eq 32, L_0x600002f78c80, L_0x140099720;
S_0x13de88280 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13de8aa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003061e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003061ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c49440_0 .net *"_ivl_11", 0 0, L_0x600002f7a4e0;  1 drivers
v0x600002c494d0_0 .net *"_ivl_12", 15 0, L_0x600002f7a580;  1 drivers
v0x600002c49560_0 .net/s *"_ivl_4", 15 0, L_0x600002f78b40;  1 drivers
v0x600002c495f0_0 .net/s *"_ivl_6", 15 0, L_0x600002f78960;  1 drivers
v0x600002c49680_0 .net/s "a_signed", 7 0, v0x600002c49830_0;  1 drivers
v0x600002c49710_0 .net "act_in", 7 0, v0x600002c48240_0;  alias, 1 drivers
v0x600002c497a0_0 .var "act_out", 7 0;
v0x600002c49830_0 .var "act_reg", 7 0;
v0x600002c498c0_0 .net "clear_acc", 0 0, L_0x60000356f560;  alias, 1 drivers
v0x600002c49950_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c499e0_0 .net "enable", 0 0, L_0x600003560460;  alias, 1 drivers
v0x600002c49a70_0 .net "load_weight", 0 0, L_0x60000356f3a0;  alias, 1 drivers
v0x600002c49b00_0 .net/s "product", 15 0, L_0x600002f78a00;  1 drivers
v0x600002c49b90_0 .net/s "product_ext", 31 0, L_0x600002f7a3a0;  1 drivers
v0x600002c49c20_0 .net "psum_in", 31 0, v0x600002c546c0_0;  alias, 1 drivers
v0x600002c49cb0_0 .var "psum_out", 31 0;
v0x600002c49d40_0 .net "rst_n", 0 0, v0x600002c30090_0;  alias, 1 drivers
v0x600002c49dd0_0 .net/s "w_signed", 7 0, v0x600002c49ef0_0;  1 drivers
v0x600002c49e60_0 .net "weight_in", 7 0, L_0x600002f78d20;  alias, 1 drivers
v0x600002c49ef0_0 .var "weight_reg", 7 0;
L_0x600002f78b40 .extend/s 16, v0x600002c49830_0;
L_0x600002f78960 .extend/s 16, v0x600002c49ef0_0;
L_0x600002f78a00 .arith/mult 16, L_0x600002f78b40, L_0x600002f78960;
L_0x600002f7a4e0 .part L_0x600002f78a00, 15, 1;
LS_0x600002f7a580_0_0 .concat [ 1 1 1 1], L_0x600002f7a4e0, L_0x600002f7a4e0, L_0x600002f7a4e0, L_0x600002f7a4e0;
LS_0x600002f7a580_0_4 .concat [ 1 1 1 1], L_0x600002f7a4e0, L_0x600002f7a4e0, L_0x600002f7a4e0, L_0x600002f7a4e0;
LS_0x600002f7a580_0_8 .concat [ 1 1 1 1], L_0x600002f7a4e0, L_0x600002f7a4e0, L_0x600002f7a4e0, L_0x600002f7a4e0;
LS_0x600002f7a580_0_12 .concat [ 1 1 1 1], L_0x600002f7a4e0, L_0x600002f7a4e0, L_0x600002f7a4e0, L_0x600002f7a4e0;
L_0x600002f7a580 .concat [ 4 4 4 4], LS_0x600002f7a580_0_0, LS_0x600002f7a580_0_4, LS_0x600002f7a580_0_8, LS_0x600002f7a580_0_12;
L_0x600002f7a3a0 .concat [ 16 16 0 0], L_0x600002f78a00, L_0x600002f7a580;
S_0x13de883f0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13de8cf20;
 .timescale 0 0;
P_0x600000b23dc0 .param/l "col" 1 7 214, +C4<010>;
L_0x60000356f6b0 .functor AND 1, v0x600002c3ebe0_0, L_0x600002f7a260, C4<1>, C4<1>;
L_0x60000356f720 .functor AND 1, L_0x600002f78820, v0x600002c3d680_0, C4<1>, C4<1>;
L_0x60000356f790 .functor OR 1, L_0x600002f786e0, L_0x60000356f720, C4<0>, C4<0>;
L_0x60000356f800 .functor AND 1, L_0x14009a4a0, L_0x60000356f790, C4<1>, C4<1>;
L_0x60000356f870 .functor AND 1, L_0x60000356f800, L_0x600002f7b8e0, C4<1>, C4<1>;
v0x600002c4b4e0_0 .net *"_ivl_0", 3 0, L_0x600002f7a440;  1 drivers
L_0x1400997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c4b570_0 .net/2u *"_ivl_11", 2 0, L_0x1400997f8;  1 drivers
v0x600002c4b600_0 .net *"_ivl_13", 0 0, L_0x600002f786e0;  1 drivers
L_0x140099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c4b690_0 .net/2u *"_ivl_15", 2 0, L_0x140099840;  1 drivers
v0x600002c4b720_0 .net *"_ivl_17", 0 0, L_0x600002f78820;  1 drivers
v0x600002c4b7b0_0 .net *"_ivl_20", 0 0, L_0x60000356f720;  1 drivers
v0x600002c4b840_0 .net *"_ivl_22", 0 0, L_0x60000356f790;  1 drivers
v0x600002c4b8d0_0 .net *"_ivl_24", 0 0, L_0x60000356f800;  1 drivers
v0x600002c4b960_0 .net *"_ivl_25", 31 0, L_0x600002f788c0;  1 drivers
L_0x140099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c4b9f0_0 .net *"_ivl_28", 15 0, L_0x140099888;  1 drivers
L_0x1400998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c4ba80_0 .net/2u *"_ivl_29", 31 0, L_0x1400998d0;  1 drivers
L_0x140099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002c4bb10_0 .net *"_ivl_3", 1 0, L_0x140099768;  1 drivers
v0x600002c4bba0_0 .net *"_ivl_31", 0 0, L_0x600002f7b8e0;  1 drivers
L_0x1400997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002c4bc30_0 .net/2u *"_ivl_4", 3 0, L_0x1400997b0;  1 drivers
v0x600002c4bcc0_0 .net *"_ivl_6", 0 0, L_0x600002f7a260;  1 drivers
v0x600002c4bd50_0 .net "do_clear", 0 0, L_0x60000356f870;  1 drivers
v0x600002c4bde0_0 .net "load_weight", 0 0, L_0x60000356f6b0;  1 drivers
v0x600002c4be70_0 .net "weight_in", 7 0, L_0x600002f7a300;  1 drivers
L_0x600002f7a440 .concat [ 2 2 0 0], v0x600002c3eb50_0, L_0x140099768;
L_0x600002f7a260 .cmp/eq 4, L_0x600002f7a440, L_0x1400997b0;
L_0x600002f786e0 .cmp/eq 3, v0x600002c44990_0, L_0x1400997f8;
L_0x600002f78820 .cmp/eq 3, v0x600002c44990_0, L_0x140099840;
L_0x600002f788c0 .concat [ 16 16 0 0], v0x600002c44090_0, L_0x140099888;
L_0x600002f7b8e0 .cmp/eq 32, L_0x600002f788c0, L_0x1400998d0;
S_0x13de85c30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13de883f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003062080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000030620c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c4a9a0_0 .net *"_ivl_11", 0 0, L_0x600002f701e0;  1 drivers
v0x600002c4aa30_0 .net *"_ivl_12", 15 0, L_0x600002f70280;  1 drivers
v0x600002c4aac0_0 .net/s *"_ivl_4", 15 0, L_0x600002f70000;  1 drivers
v0x600002c4ab50_0 .net/s *"_ivl_6", 15 0, L_0x600002f700a0;  1 drivers
v0x600002c4abe0_0 .net/s "a_signed", 7 0, v0x600002c4ad90_0;  1 drivers
v0x600002c4ac70_0 .net "act_in", 7 0, v0x600002c497a0_0;  alias, 1 drivers
v0x600002c4ad00_0 .var "act_out", 7 0;
v0x600002c4ad90_0 .var "act_reg", 7 0;
v0x600002c4ae20_0 .net "clear_acc", 0 0, L_0x60000356f870;  alias, 1 drivers
v0x600002c4aeb0_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c4af40_0 .net "enable", 0 0, L_0x600003560460;  alias, 1 drivers
v0x600002c4afd0_0 .net "load_weight", 0 0, L_0x60000356f6b0;  alias, 1 drivers
v0x600002c4b060_0 .net/s "product", 15 0, L_0x600002f70140;  1 drivers
v0x600002c4b0f0_0 .net/s "product_ext", 31 0, L_0x600002f70320;  1 drivers
v0x600002c4b180_0 .net "psum_in", 31 0, v0x600002c55c20_0;  alias, 1 drivers
v0x600002c4b210_0 .var "psum_out", 31 0;
v0x600002c4b2a0_0 .net "rst_n", 0 0, v0x600002c30090_0;  alias, 1 drivers
v0x600002c4b330_0 .net/s "w_signed", 7 0, v0x600002c4b450_0;  1 drivers
v0x600002c4b3c0_0 .net "weight_in", 7 0, L_0x600002f7a300;  alias, 1 drivers
v0x600002c4b450_0 .var "weight_reg", 7 0;
L_0x600002f70000 .extend/s 16, v0x600002c4ad90_0;
L_0x600002f700a0 .extend/s 16, v0x600002c4b450_0;
L_0x600002f70140 .arith/mult 16, L_0x600002f70000, L_0x600002f700a0;
L_0x600002f701e0 .part L_0x600002f70140, 15, 1;
LS_0x600002f70280_0_0 .concat [ 1 1 1 1], L_0x600002f701e0, L_0x600002f701e0, L_0x600002f701e0, L_0x600002f701e0;
LS_0x600002f70280_0_4 .concat [ 1 1 1 1], L_0x600002f701e0, L_0x600002f701e0, L_0x600002f701e0, L_0x600002f701e0;
LS_0x600002f70280_0_8 .concat [ 1 1 1 1], L_0x600002f701e0, L_0x600002f701e0, L_0x600002f701e0, L_0x600002f701e0;
LS_0x600002f70280_0_12 .concat [ 1 1 1 1], L_0x600002f701e0, L_0x600002f701e0, L_0x600002f701e0, L_0x600002f701e0;
L_0x600002f70280 .concat [ 4 4 4 4], LS_0x600002f70280_0_0, LS_0x600002f70280_0_4, LS_0x600002f70280_0_8, LS_0x600002f70280_0_12;
L_0x600002f70320 .concat [ 16 16 0 0], L_0x600002f70140, L_0x600002f70280;
S_0x13de85da0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13de8cf20;
 .timescale 0 0;
P_0x600000b23ec0 .param/l "col" 1 7 214, +C4<011>;
L_0x60000356f9c0 .functor AND 1, v0x600002c3ebe0_0, L_0x600002f70460, C4<1>, C4<1>;
L_0x60000356fa30 .functor AND 1, L_0x600002f70640, v0x600002c3d680_0, C4<1>, C4<1>;
L_0x60000356faa0 .functor OR 1, L_0x600002f705a0, L_0x60000356fa30, C4<0>, C4<0>;
L_0x60000356fb10 .functor AND 1, L_0x14009a4a0, L_0x60000356faa0, C4<1>, C4<1>;
L_0x60000356fb80 .functor AND 1, L_0x60000356fb10, L_0x600002f70780, C4<1>, C4<1>;
v0x600002c4cab0_0 .net *"_ivl_0", 3 0, L_0x600002f703c0;  1 drivers
L_0x1400999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c4cb40_0 .net/2u *"_ivl_11", 2 0, L_0x1400999a8;  1 drivers
v0x600002c4cbd0_0 .net *"_ivl_13", 0 0, L_0x600002f705a0;  1 drivers
L_0x1400999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c4cc60_0 .net/2u *"_ivl_15", 2 0, L_0x1400999f0;  1 drivers
v0x600002c4ccf0_0 .net *"_ivl_17", 0 0, L_0x600002f70640;  1 drivers
v0x600002c4cd80_0 .net *"_ivl_20", 0 0, L_0x60000356fa30;  1 drivers
v0x600002c4ce10_0 .net *"_ivl_22", 0 0, L_0x60000356faa0;  1 drivers
v0x600002c4cea0_0 .net *"_ivl_24", 0 0, L_0x60000356fb10;  1 drivers
v0x600002c4cf30_0 .net *"_ivl_25", 31 0, L_0x600002f706e0;  1 drivers
L_0x140099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c4cfc0_0 .net *"_ivl_28", 15 0, L_0x140099a38;  1 drivers
L_0x140099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c4d050_0 .net/2u *"_ivl_29", 31 0, L_0x140099a80;  1 drivers
L_0x140099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002c4d0e0_0 .net *"_ivl_3", 1 0, L_0x140099918;  1 drivers
v0x600002c4d170_0 .net *"_ivl_31", 0 0, L_0x600002f70780;  1 drivers
L_0x140099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002c4d200_0 .net/2u *"_ivl_4", 3 0, L_0x140099960;  1 drivers
v0x600002c4d290_0 .net *"_ivl_6", 0 0, L_0x600002f70460;  1 drivers
v0x600002c4d320_0 .net "do_clear", 0 0, L_0x60000356fb80;  1 drivers
v0x600002c4d3b0_0 .net "load_weight", 0 0, L_0x60000356f9c0;  1 drivers
v0x600002c4d440_0 .net "weight_in", 7 0, L_0x600002f70500;  1 drivers
L_0x600002f703c0 .concat [ 2 2 0 0], v0x600002c3eb50_0, L_0x140099918;
L_0x600002f70460 .cmp/eq 4, L_0x600002f703c0, L_0x140099960;
L_0x600002f705a0 .cmp/eq 3, v0x600002c44990_0, L_0x1400999a8;
L_0x600002f70640 .cmp/eq 3, v0x600002c44990_0, L_0x1400999f0;
L_0x600002f706e0 .concat [ 16 16 0 0], v0x600002c44090_0, L_0x140099a38;
L_0x600002f70780 .cmp/eq 32, L_0x600002f706e0, L_0x140099a80;
S_0x13de835e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13de85da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003062200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003062240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c4bf00_0 .net *"_ivl_11", 0 0, L_0x600002f70a00;  1 drivers
v0x600002c4c000_0 .net *"_ivl_12", 15 0, L_0x600002f70aa0;  1 drivers
v0x600002c4c090_0 .net/s *"_ivl_4", 15 0, L_0x600002f70820;  1 drivers
v0x600002c4c120_0 .net/s *"_ivl_6", 15 0, L_0x600002f708c0;  1 drivers
v0x600002c4c1b0_0 .net/s "a_signed", 7 0, v0x600002c4c360_0;  1 drivers
v0x600002c4c240_0 .net "act_in", 7 0, v0x600002c4ad00_0;  alias, 1 drivers
v0x600002c4c2d0_0 .var "act_out", 7 0;
v0x600002c4c360_0 .var "act_reg", 7 0;
v0x600002c4c3f0_0 .net "clear_acc", 0 0, L_0x60000356fb80;  alias, 1 drivers
v0x600002c4c480_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c4c510_0 .net "enable", 0 0, L_0x600003560460;  alias, 1 drivers
v0x600002c4c5a0_0 .net "load_weight", 0 0, L_0x60000356f9c0;  alias, 1 drivers
v0x600002c4c630_0 .net/s "product", 15 0, L_0x600002f70960;  1 drivers
v0x600002c4c6c0_0 .net/s "product_ext", 31 0, L_0x600002f70b40;  1 drivers
v0x600002c4c750_0 .net "psum_in", 31 0, v0x600002c57180_0;  alias, 1 drivers
v0x600002c4c7e0_0 .var "psum_out", 31 0;
v0x600002c4c870_0 .net "rst_n", 0 0, v0x600002c30090_0;  alias, 1 drivers
v0x600002c4c900_0 .net/s "w_signed", 7 0, v0x600002c4ca20_0;  1 drivers
v0x600002c4c990_0 .net "weight_in", 7 0, L_0x600002f70500;  alias, 1 drivers
v0x600002c4ca20_0 .var "weight_reg", 7 0;
L_0x600002f70820 .extend/s 16, v0x600002c4c360_0;
L_0x600002f708c0 .extend/s 16, v0x600002c4ca20_0;
L_0x600002f70960 .arith/mult 16, L_0x600002f70820, L_0x600002f708c0;
L_0x600002f70a00 .part L_0x600002f70960, 15, 1;
LS_0x600002f70aa0_0_0 .concat [ 1 1 1 1], L_0x600002f70a00, L_0x600002f70a00, L_0x600002f70a00, L_0x600002f70a00;
LS_0x600002f70aa0_0_4 .concat [ 1 1 1 1], L_0x600002f70a00, L_0x600002f70a00, L_0x600002f70a00, L_0x600002f70a00;
LS_0x600002f70aa0_0_8 .concat [ 1 1 1 1], L_0x600002f70a00, L_0x600002f70a00, L_0x600002f70a00, L_0x600002f70a00;
LS_0x600002f70aa0_0_12 .concat [ 1 1 1 1], L_0x600002f70a00, L_0x600002f70a00, L_0x600002f70a00, L_0x600002f70a00;
L_0x600002f70aa0 .concat [ 4 4 4 4], LS_0x600002f70aa0_0_0, LS_0x600002f70aa0_0_4, LS_0x600002f70aa0_0_8, LS_0x600002f70aa0_0_12;
L_0x600002f70b40 .concat [ 16 16 0 0], L_0x600002f70960, L_0x600002f70aa0;
S_0x13de83750 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x13de8e470;
 .timescale 0 0;
P_0x600000b23fc0 .param/l "row" 1 7 213, +C4<011>;
S_0x13de80f90 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13de83750;
 .timescale 0 0;
P_0x600000b54840 .param/l "col" 1 7 214, +C4<00>;
L_0x60000356fcd0 .functor AND 1, v0x600002c3ebe0_0, L_0x600002f70c80, C4<1>, C4<1>;
L_0x60000356fd40 .functor AND 1, L_0x600002f70e60, v0x600002c3d680_0, C4<1>, C4<1>;
L_0x60000356fdb0 .functor OR 1, L_0x600002f70dc0, L_0x60000356fd40, C4<0>, C4<0>;
L_0x60000356fe20 .functor AND 1, L_0x14009a4a0, L_0x60000356fdb0, C4<1>, C4<1>;
L_0x60000356fe90 .functor AND 1, L_0x60000356fe20, L_0x600002f70fa0, C4<1>, C4<1>;
v0x600002c4e010_0 .net *"_ivl_0", 2 0, L_0x600002f70be0;  1 drivers
L_0x140099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c4e0a0_0 .net/2u *"_ivl_11", 2 0, L_0x140099b58;  1 drivers
v0x600002c4e130_0 .net *"_ivl_13", 0 0, L_0x600002f70dc0;  1 drivers
L_0x140099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c4e1c0_0 .net/2u *"_ivl_15", 2 0, L_0x140099ba0;  1 drivers
v0x600002c4e250_0 .net *"_ivl_17", 0 0, L_0x600002f70e60;  1 drivers
v0x600002c4e2e0_0 .net *"_ivl_20", 0 0, L_0x60000356fd40;  1 drivers
v0x600002c4e370_0 .net *"_ivl_22", 0 0, L_0x60000356fdb0;  1 drivers
v0x600002c4e400_0 .net *"_ivl_24", 0 0, L_0x60000356fe20;  1 drivers
v0x600002c4e490_0 .net *"_ivl_25", 31 0, L_0x600002f70f00;  1 drivers
L_0x140099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c4e520_0 .net *"_ivl_28", 15 0, L_0x140099be8;  1 drivers
L_0x140099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c4e5b0_0 .net/2u *"_ivl_29", 31 0, L_0x140099c30;  1 drivers
L_0x140099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002c4e640_0 .net *"_ivl_3", 0 0, L_0x140099ac8;  1 drivers
v0x600002c4e6d0_0 .net *"_ivl_31", 0 0, L_0x600002f70fa0;  1 drivers
L_0x140099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c4e760_0 .net/2u *"_ivl_4", 2 0, L_0x140099b10;  1 drivers
v0x600002c4e7f0_0 .net *"_ivl_6", 0 0, L_0x600002f70c80;  1 drivers
v0x600002c4e880_0 .net "do_clear", 0 0, L_0x60000356fe90;  1 drivers
v0x600002c4e910_0 .net "load_weight", 0 0, L_0x60000356fcd0;  1 drivers
v0x600002c4e9a0_0 .net "weight_in", 7 0, L_0x600002f70d20;  1 drivers
L_0x600002f70be0 .concat [ 2 1 0 0], v0x600002c3eb50_0, L_0x140099ac8;
L_0x600002f70c80 .cmp/eq 3, L_0x600002f70be0, L_0x140099b10;
L_0x600002f70dc0 .cmp/eq 3, v0x600002c44990_0, L_0x140099b58;
L_0x600002f70e60 .cmp/eq 3, v0x600002c44990_0, L_0x140099ba0;
L_0x600002f70f00 .concat [ 16 16 0 0], v0x600002c44090_0, L_0x140099be8;
L_0x600002f70fa0 .cmp/eq 32, L_0x600002f70f00, L_0x140099c30;
S_0x13de81100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13de80f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003062280 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000030622c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c4d4d0_0 .net *"_ivl_11", 0 0, L_0x600002f71220;  1 drivers
v0x600002c4d560_0 .net *"_ivl_12", 15 0, L_0x600002f712c0;  1 drivers
v0x600002c4d5f0_0 .net/s *"_ivl_4", 15 0, L_0x600002f71040;  1 drivers
v0x600002c4d680_0 .net/s *"_ivl_6", 15 0, L_0x600002f710e0;  1 drivers
v0x600002c4d710_0 .net/s "a_signed", 7 0, v0x600002c4d8c0_0;  1 drivers
v0x600002c4d7a0_0 .net "act_in", 7 0, L_0x60000356cb60;  alias, 1 drivers
v0x600002c4d830_0 .var "act_out", 7 0;
v0x600002c4d8c0_0 .var "act_reg", 7 0;
v0x600002c4d950_0 .net "clear_acc", 0 0, L_0x60000356fe90;  alias, 1 drivers
v0x600002c4d9e0_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c4da70_0 .net "enable", 0 0, L_0x600003560460;  alias, 1 drivers
v0x600002c4db00_0 .net "load_weight", 0 0, L_0x60000356fcd0;  alias, 1 drivers
v0x600002c4db90_0 .net/s "product", 15 0, L_0x600002f71180;  1 drivers
v0x600002c4dc20_0 .net/s "product_ext", 31 0, L_0x600002f71360;  1 drivers
v0x600002c4dcb0_0 .net "psum_in", 31 0, v0x600002c48750_0;  alias, 1 drivers
v0x600002c4dd40_0 .var "psum_out", 31 0;
v0x600002c4ddd0_0 .net "rst_n", 0 0, v0x600002c30090_0;  alias, 1 drivers
v0x600002c4de60_0 .net/s "w_signed", 7 0, v0x600002c4df80_0;  1 drivers
v0x600002c4def0_0 .net "weight_in", 7 0, L_0x600002f70d20;  alias, 1 drivers
v0x600002c4df80_0 .var "weight_reg", 7 0;
L_0x600002f71040 .extend/s 16, v0x600002c4d8c0_0;
L_0x600002f710e0 .extend/s 16, v0x600002c4df80_0;
L_0x600002f71180 .arith/mult 16, L_0x600002f71040, L_0x600002f710e0;
L_0x600002f71220 .part L_0x600002f71180, 15, 1;
LS_0x600002f712c0_0_0 .concat [ 1 1 1 1], L_0x600002f71220, L_0x600002f71220, L_0x600002f71220, L_0x600002f71220;
LS_0x600002f712c0_0_4 .concat [ 1 1 1 1], L_0x600002f71220, L_0x600002f71220, L_0x600002f71220, L_0x600002f71220;
LS_0x600002f712c0_0_8 .concat [ 1 1 1 1], L_0x600002f71220, L_0x600002f71220, L_0x600002f71220, L_0x600002f71220;
LS_0x600002f712c0_0_12 .concat [ 1 1 1 1], L_0x600002f71220, L_0x600002f71220, L_0x600002f71220, L_0x600002f71220;
L_0x600002f712c0 .concat [ 4 4 4 4], LS_0x600002f712c0_0_0, LS_0x600002f712c0_0_4, LS_0x600002f712c0_0_8, LS_0x600002f712c0_0_12;
L_0x600002f71360 .concat [ 16 16 0 0], L_0x600002f71180, L_0x600002f712c0;
S_0x13de7e940 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13de83750;
 .timescale 0 0;
P_0x600000b240c0 .param/l "col" 1 7 214, +C4<01>;
L_0x60000356baa0 .functor AND 1, v0x600002c3ebe0_0, L_0x600002f714a0, C4<1>, C4<1>;
L_0x60000356b640 .functor AND 1, L_0x600002f71680, v0x600002c3d680_0, C4<1>, C4<1>;
L_0x60000356b1e0 .functor OR 1, L_0x600002f715e0, L_0x60000356b640, C4<0>, C4<0>;
L_0x60000356ad80 .functor AND 1, L_0x14009a4a0, L_0x60000356b1e0, C4<1>, C4<1>;
L_0x60000356a920 .functor AND 1, L_0x60000356ad80, L_0x600002f717c0, C4<1>, C4<1>;
v0x600002c4f570_0 .net *"_ivl_0", 2 0, L_0x600002f71400;  1 drivers
L_0x140099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c4f600_0 .net/2u *"_ivl_11", 2 0, L_0x140099d08;  1 drivers
v0x600002c4f690_0 .net *"_ivl_13", 0 0, L_0x600002f715e0;  1 drivers
L_0x140099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c4f720_0 .net/2u *"_ivl_15", 2 0, L_0x140099d50;  1 drivers
v0x600002c4f7b0_0 .net *"_ivl_17", 0 0, L_0x600002f71680;  1 drivers
v0x600002c4f840_0 .net *"_ivl_20", 0 0, L_0x60000356b640;  1 drivers
v0x600002c4f8d0_0 .net *"_ivl_22", 0 0, L_0x60000356b1e0;  1 drivers
v0x600002c4f960_0 .net *"_ivl_24", 0 0, L_0x60000356ad80;  1 drivers
v0x600002c4f9f0_0 .net *"_ivl_25", 31 0, L_0x600002f71720;  1 drivers
L_0x140099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c4fa80_0 .net *"_ivl_28", 15 0, L_0x140099d98;  1 drivers
L_0x140099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c4fb10_0 .net/2u *"_ivl_29", 31 0, L_0x140099de0;  1 drivers
L_0x140099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002c4fba0_0 .net *"_ivl_3", 0 0, L_0x140099c78;  1 drivers
v0x600002c4fc30_0 .net *"_ivl_31", 0 0, L_0x600002f717c0;  1 drivers
L_0x140099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002c4fcc0_0 .net/2u *"_ivl_4", 2 0, L_0x140099cc0;  1 drivers
v0x600002c4fd50_0 .net *"_ivl_6", 0 0, L_0x600002f714a0;  1 drivers
v0x600002c4fde0_0 .net "do_clear", 0 0, L_0x60000356a920;  1 drivers
v0x600002c4fe70_0 .net "load_weight", 0 0, L_0x60000356baa0;  1 drivers
v0x600002c4ff00_0 .net "weight_in", 7 0, L_0x600002f71540;  1 drivers
L_0x600002f71400 .concat [ 2 1 0 0], v0x600002c3eb50_0, L_0x140099c78;
L_0x600002f714a0 .cmp/eq 3, L_0x600002f71400, L_0x140099cc0;
L_0x600002f715e0 .cmp/eq 3, v0x600002c44990_0, L_0x140099d08;
L_0x600002f71680 .cmp/eq 3, v0x600002c44990_0, L_0x140099d50;
L_0x600002f71720 .concat [ 16 16 0 0], v0x600002c44090_0, L_0x140099d98;
L_0x600002f717c0 .cmp/eq 32, L_0x600002f71720, L_0x140099de0;
S_0x13de7eab0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13de7e940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003062300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003062340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c4ea30_0 .net *"_ivl_11", 0 0, L_0x600002f71a40;  1 drivers
v0x600002c4eac0_0 .net *"_ivl_12", 15 0, L_0x600002f71ae0;  1 drivers
v0x600002c4eb50_0 .net/s *"_ivl_4", 15 0, L_0x600002f71860;  1 drivers
v0x600002c4ebe0_0 .net/s *"_ivl_6", 15 0, L_0x600002f71900;  1 drivers
v0x600002c4ec70_0 .net/s "a_signed", 7 0, v0x600002c4ee20_0;  1 drivers
v0x600002c4ed00_0 .net "act_in", 7 0, v0x600002c4d830_0;  alias, 1 drivers
v0x600002c4ed90_0 .var "act_out", 7 0;
v0x600002c4ee20_0 .var "act_reg", 7 0;
v0x600002c4eeb0_0 .net "clear_acc", 0 0, L_0x60000356a920;  alias, 1 drivers
v0x600002c4ef40_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c4efd0_0 .net "enable", 0 0, L_0x600003560460;  alias, 1 drivers
v0x600002c4f060_0 .net "load_weight", 0 0, L_0x60000356baa0;  alias, 1 drivers
v0x600002c4f0f0_0 .net/s "product", 15 0, L_0x600002f719a0;  1 drivers
v0x600002c4f180_0 .net/s "product_ext", 31 0, L_0x600002f71b80;  1 drivers
v0x600002c4f210_0 .net "psum_in", 31 0, v0x600002c49cb0_0;  alias, 1 drivers
v0x600002c4f2a0_0 .var "psum_out", 31 0;
v0x600002c4f330_0 .net "rst_n", 0 0, v0x600002c30090_0;  alias, 1 drivers
v0x600002c4f3c0_0 .net/s "w_signed", 7 0, v0x600002c4f4e0_0;  1 drivers
v0x600002c4f450_0 .net "weight_in", 7 0, L_0x600002f71540;  alias, 1 drivers
v0x600002c4f4e0_0 .var "weight_reg", 7 0;
L_0x600002f71860 .extend/s 16, v0x600002c4ee20_0;
L_0x600002f71900 .extend/s 16, v0x600002c4f4e0_0;
L_0x600002f719a0 .arith/mult 16, L_0x600002f71860, L_0x600002f71900;
L_0x600002f71a40 .part L_0x600002f719a0, 15, 1;
LS_0x600002f71ae0_0_0 .concat [ 1 1 1 1], L_0x600002f71a40, L_0x600002f71a40, L_0x600002f71a40, L_0x600002f71a40;
LS_0x600002f71ae0_0_4 .concat [ 1 1 1 1], L_0x600002f71a40, L_0x600002f71a40, L_0x600002f71a40, L_0x600002f71a40;
LS_0x600002f71ae0_0_8 .concat [ 1 1 1 1], L_0x600002f71a40, L_0x600002f71a40, L_0x600002f71a40, L_0x600002f71a40;
LS_0x600002f71ae0_0_12 .concat [ 1 1 1 1], L_0x600002f71a40, L_0x600002f71a40, L_0x600002f71a40, L_0x600002f71a40;
L_0x600002f71ae0 .concat [ 4 4 4 4], LS_0x600002f71ae0_0_0, LS_0x600002f71ae0_0_4, LS_0x600002f71ae0_0_8, LS_0x600002f71ae0_0_12;
L_0x600002f71b80 .concat [ 16 16 0 0], L_0x600002f719a0, L_0x600002f71ae0;
S_0x13de7c2f0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13de83750;
 .timescale 0 0;
P_0x600000b241c0 .param/l "col" 1 7 214, +C4<010>;
L_0x600003569c00 .functor AND 1, v0x600002c3ebe0_0, L_0x600002f71cc0, C4<1>, C4<1>;
L_0x6000035697a0 .functor AND 1, L_0x600002f71ea0, v0x600002c3d680_0, C4<1>, C4<1>;
L_0x600003569340 .functor OR 1, L_0x600002f71e00, L_0x6000035697a0, C4<0>, C4<0>;
L_0x600003568ee0 .functor AND 1, L_0x14009a4a0, L_0x600003569340, C4<1>, C4<1>;
L_0x600003568a80 .functor AND 1, L_0x600003568ee0, L_0x600002f71fe0, C4<1>, C4<1>;
v0x600002c40b40_0 .net *"_ivl_0", 3 0, L_0x600002f71c20;  1 drivers
L_0x140099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c40bd0_0 .net/2u *"_ivl_11", 2 0, L_0x140099eb8;  1 drivers
v0x600002c40c60_0 .net *"_ivl_13", 0 0, L_0x600002f71e00;  1 drivers
L_0x140099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c40cf0_0 .net/2u *"_ivl_15", 2 0, L_0x140099f00;  1 drivers
v0x600002c40d80_0 .net *"_ivl_17", 0 0, L_0x600002f71ea0;  1 drivers
v0x600002c40e10_0 .net *"_ivl_20", 0 0, L_0x6000035697a0;  1 drivers
v0x600002c40ea0_0 .net *"_ivl_22", 0 0, L_0x600003569340;  1 drivers
v0x600002c40f30_0 .net *"_ivl_24", 0 0, L_0x600003568ee0;  1 drivers
v0x600002c40fc0_0 .net *"_ivl_25", 31 0, L_0x600002f71f40;  1 drivers
L_0x140099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c41050_0 .net *"_ivl_28", 15 0, L_0x140099f48;  1 drivers
L_0x140099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c410e0_0 .net/2u *"_ivl_29", 31 0, L_0x140099f90;  1 drivers
L_0x140099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002c41170_0 .net *"_ivl_3", 1 0, L_0x140099e28;  1 drivers
v0x600002c41200_0 .net *"_ivl_31", 0 0, L_0x600002f71fe0;  1 drivers
L_0x140099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002c41290_0 .net/2u *"_ivl_4", 3 0, L_0x140099e70;  1 drivers
v0x600002c41320_0 .net *"_ivl_6", 0 0, L_0x600002f71cc0;  1 drivers
v0x600002c413b0_0 .net "do_clear", 0 0, L_0x600003568a80;  1 drivers
v0x600002c41440_0 .net "load_weight", 0 0, L_0x600003569c00;  1 drivers
v0x600002c414d0_0 .net "weight_in", 7 0, L_0x600002f71d60;  1 drivers
L_0x600002f71c20 .concat [ 2 2 0 0], v0x600002c3eb50_0, L_0x140099e28;
L_0x600002f71cc0 .cmp/eq 4, L_0x600002f71c20, L_0x140099e70;
L_0x600002f71e00 .cmp/eq 3, v0x600002c44990_0, L_0x140099eb8;
L_0x600002f71ea0 .cmp/eq 3, v0x600002c44990_0, L_0x140099f00;
L_0x600002f71f40 .concat [ 16 16 0 0], v0x600002c44090_0, L_0x140099f48;
L_0x600002f71fe0 .cmp/eq 32, L_0x600002f71f40, L_0x140099f90;
S_0x13de7c460 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13de7c2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003062380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000030623c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c40000_0 .net *"_ivl_11", 0 0, L_0x600002f72260;  1 drivers
v0x600002c40090_0 .net *"_ivl_12", 15 0, L_0x600002f72300;  1 drivers
v0x600002c40120_0 .net/s *"_ivl_4", 15 0, L_0x600002f72080;  1 drivers
v0x600002c401b0_0 .net/s *"_ivl_6", 15 0, L_0x600002f72120;  1 drivers
v0x600002c40240_0 .net/s "a_signed", 7 0, v0x600002c403f0_0;  1 drivers
v0x600002c402d0_0 .net "act_in", 7 0, v0x600002c4ed90_0;  alias, 1 drivers
v0x600002c40360_0 .var "act_out", 7 0;
v0x600002c403f0_0 .var "act_reg", 7 0;
v0x600002c40480_0 .net "clear_acc", 0 0, L_0x600003568a80;  alias, 1 drivers
v0x600002c40510_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c405a0_0 .net "enable", 0 0, L_0x600003560460;  alias, 1 drivers
v0x600002c40630_0 .net "load_weight", 0 0, L_0x600003569c00;  alias, 1 drivers
v0x600002c406c0_0 .net/s "product", 15 0, L_0x600002f721c0;  1 drivers
v0x600002c40750_0 .net/s "product_ext", 31 0, L_0x600002f723a0;  1 drivers
v0x600002c407e0_0 .net "psum_in", 31 0, v0x600002c4b210_0;  alias, 1 drivers
v0x600002c40870_0 .var "psum_out", 31 0;
v0x600002c40900_0 .net "rst_n", 0 0, v0x600002c30090_0;  alias, 1 drivers
v0x600002c40990_0 .net/s "w_signed", 7 0, v0x600002c40ab0_0;  1 drivers
v0x600002c40a20_0 .net "weight_in", 7 0, L_0x600002f71d60;  alias, 1 drivers
v0x600002c40ab0_0 .var "weight_reg", 7 0;
L_0x600002f72080 .extend/s 16, v0x600002c403f0_0;
L_0x600002f72120 .extend/s 16, v0x600002c40ab0_0;
L_0x600002f721c0 .arith/mult 16, L_0x600002f72080, L_0x600002f72120;
L_0x600002f72260 .part L_0x600002f721c0, 15, 1;
LS_0x600002f72300_0_0 .concat [ 1 1 1 1], L_0x600002f72260, L_0x600002f72260, L_0x600002f72260, L_0x600002f72260;
LS_0x600002f72300_0_4 .concat [ 1 1 1 1], L_0x600002f72260, L_0x600002f72260, L_0x600002f72260, L_0x600002f72260;
LS_0x600002f72300_0_8 .concat [ 1 1 1 1], L_0x600002f72260, L_0x600002f72260, L_0x600002f72260, L_0x600002f72260;
LS_0x600002f72300_0_12 .concat [ 1 1 1 1], L_0x600002f72260, L_0x600002f72260, L_0x600002f72260, L_0x600002f72260;
L_0x600002f72300 .concat [ 4 4 4 4], LS_0x600002f72300_0_0, LS_0x600002f72300_0_4, LS_0x600002f72300_0_8, LS_0x600002f72300_0_12;
L_0x600002f723a0 .concat [ 16 16 0 0], L_0x600002f721c0, L_0x600002f72300;
S_0x13de75000 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13de83750;
 .timescale 0 0;
P_0x600000b242c0 .param/l "col" 1 7 214, +C4<011>;
L_0x60000356bbf0 .functor AND 1, v0x600002c3ebe0_0, L_0x600002f724e0, C4<1>, C4<1>;
L_0x60000356bb80 .functor AND 1, L_0x600002f726c0, v0x600002c3d680_0, C4<1>, C4<1>;
L_0x60000356bb10 .functor OR 1, L_0x600002f72620, L_0x60000356bb80, C4<0>, C4<0>;
L_0x60000356bf70 .functor AND 1, L_0x14009a4a0, L_0x60000356bb10, C4<1>, C4<1>;
L_0x600003577d40 .functor AND 1, L_0x60000356bf70, L_0x600002f72800, C4<1>, C4<1>;
v0x600002c420a0_0 .net *"_ivl_0", 3 0, L_0x600002f72440;  1 drivers
L_0x14009a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c42130_0 .net/2u *"_ivl_11", 2 0, L_0x14009a068;  1 drivers
v0x600002c421c0_0 .net *"_ivl_13", 0 0, L_0x600002f72620;  1 drivers
L_0x14009a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c42250_0 .net/2u *"_ivl_15", 2 0, L_0x14009a0b0;  1 drivers
v0x600002c422e0_0 .net *"_ivl_17", 0 0, L_0x600002f726c0;  1 drivers
v0x600002c42370_0 .net *"_ivl_20", 0 0, L_0x60000356bb80;  1 drivers
v0x600002c42400_0 .net *"_ivl_22", 0 0, L_0x60000356bb10;  1 drivers
v0x600002c42490_0 .net *"_ivl_24", 0 0, L_0x60000356bf70;  1 drivers
v0x600002c42520_0 .net *"_ivl_25", 31 0, L_0x600002f72760;  1 drivers
L_0x14009a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c425b0_0 .net *"_ivl_28", 15 0, L_0x14009a0f8;  1 drivers
L_0x14009a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c42640_0 .net/2u *"_ivl_29", 31 0, L_0x14009a140;  1 drivers
L_0x140099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002c426d0_0 .net *"_ivl_3", 1 0, L_0x140099fd8;  1 drivers
v0x600002c42760_0 .net *"_ivl_31", 0 0, L_0x600002f72800;  1 drivers
L_0x14009a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002c427f0_0 .net/2u *"_ivl_4", 3 0, L_0x14009a020;  1 drivers
v0x600002c42880_0 .net *"_ivl_6", 0 0, L_0x600002f724e0;  1 drivers
v0x600002c42910_0 .net "do_clear", 0 0, L_0x600003577d40;  1 drivers
v0x600002c429a0_0 .net "load_weight", 0 0, L_0x60000356bbf0;  1 drivers
v0x600002c42a30_0 .net "weight_in", 7 0, L_0x600002f72580;  1 drivers
L_0x600002f72440 .concat [ 2 2 0 0], v0x600002c3eb50_0, L_0x140099fd8;
L_0x600002f724e0 .cmp/eq 4, L_0x600002f72440, L_0x14009a020;
L_0x600002f72620 .cmp/eq 3, v0x600002c44990_0, L_0x14009a068;
L_0x600002f726c0 .cmp/eq 3, v0x600002c44990_0, L_0x14009a0b0;
L_0x600002f72760 .concat [ 16 16 0 0], v0x600002c44090_0, L_0x14009a0f8;
L_0x600002f72800 .cmp/eq 32, L_0x600002f72760, L_0x14009a140;
S_0x13de75170 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13de75000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003062400 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003062440 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c41560_0 .net *"_ivl_11", 0 0, L_0x600002f72a80;  1 drivers
v0x600002c415f0_0 .net *"_ivl_12", 15 0, L_0x600002f72b20;  1 drivers
v0x600002c41680_0 .net/s *"_ivl_4", 15 0, L_0x600002f728a0;  1 drivers
v0x600002c41710_0 .net/s *"_ivl_6", 15 0, L_0x600002f72940;  1 drivers
v0x600002c417a0_0 .net/s "a_signed", 7 0, v0x600002c41950_0;  1 drivers
v0x600002c41830_0 .net "act_in", 7 0, v0x600002c40360_0;  alias, 1 drivers
v0x600002c418c0_0 .var "act_out", 7 0;
v0x600002c41950_0 .var "act_reg", 7 0;
v0x600002c419e0_0 .net "clear_acc", 0 0, L_0x600003577d40;  alias, 1 drivers
v0x600002c41a70_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c41b00_0 .net "enable", 0 0, L_0x600003560460;  alias, 1 drivers
v0x600002c41b90_0 .net "load_weight", 0 0, L_0x60000356bbf0;  alias, 1 drivers
v0x600002c41c20_0 .net/s "product", 15 0, L_0x600002f729e0;  1 drivers
v0x600002c41cb0_0 .net/s "product_ext", 31 0, L_0x600002f72bc0;  1 drivers
v0x600002c41d40_0 .net "psum_in", 31 0, v0x600002c4c7e0_0;  alias, 1 drivers
v0x600002c41dd0_0 .var "psum_out", 31 0;
v0x600002c41e60_0 .net "rst_n", 0 0, v0x600002c30090_0;  alias, 1 drivers
v0x600002c41ef0_0 .net/s "w_signed", 7 0, v0x600002c42010_0;  1 drivers
v0x600002c41f80_0 .net "weight_in", 7 0, L_0x600002f72580;  alias, 1 drivers
v0x600002c42010_0 .var "weight_reg", 7 0;
L_0x600002f728a0 .extend/s 16, v0x600002c41950_0;
L_0x600002f72940 .extend/s 16, v0x600002c42010_0;
L_0x600002f729e0 .arith/mult 16, L_0x600002f728a0, L_0x600002f72940;
L_0x600002f72a80 .part L_0x600002f729e0, 15, 1;
LS_0x600002f72b20_0_0 .concat [ 1 1 1 1], L_0x600002f72a80, L_0x600002f72a80, L_0x600002f72a80, L_0x600002f72a80;
LS_0x600002f72b20_0_4 .concat [ 1 1 1 1], L_0x600002f72a80, L_0x600002f72a80, L_0x600002f72a80, L_0x600002f72a80;
LS_0x600002f72b20_0_8 .concat [ 1 1 1 1], L_0x600002f72a80, L_0x600002f72a80, L_0x600002f72a80, L_0x600002f72a80;
LS_0x600002f72b20_0_12 .concat [ 1 1 1 1], L_0x600002f72a80, L_0x600002f72a80, L_0x600002f72a80, L_0x600002f72a80;
L_0x600002f72b20 .concat [ 4 4 4 4], LS_0x600002f72b20_0_0, LS_0x600002f72b20_0_4, LS_0x600002f72b20_0_8, LS_0x600002f72b20_0_12;
L_0x600002f72bc0 .concat [ 16 16 0 0], L_0x600002f729e0, L_0x600002f72b20;
S_0x13de729b0 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x13de8e470;
 .timescale 0 0;
P_0x600000b243c0 .param/l "row" 1 7 198, +C4<00>;
L_0x60000356cd90 .functor BUFZ 8, v0x600002c5c870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13de72b20 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x13de8e470;
 .timescale 0 0;
P_0x600000b24440 .param/l "row" 1 7 198, +C4<01>;
L_0x60000356cc40 .functor BUFZ 8, v0x600002c5cb40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13de70360 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x13de8e470;
 .timescale 0 0;
P_0x600000b244c0 .param/l "row" 1 7 198, +C4<010>;
L_0x60000356ccb0 .functor BUFZ 8, v0x600002c5ce10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13de704d0 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x13de8e470;
 .timescale 0 0;
P_0x600000b24540 .param/l "row" 1 7 198, +C4<011>;
L_0x60000356cb60 .functor BUFZ 8, v0x600002c5d0e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13de6dd10 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x13de8e470;
 .timescale 0 0;
P_0x600000b245c0 .param/l "col" 1 7 279, +C4<00>;
L_0x600003560150 .functor BUFZ 32, v0x600002c5c510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002c42ac0_0 .net *"_ivl_2", 31 0, L_0x600003560150;  1 drivers
S_0x13de6de80 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x13de8e470;
 .timescale 0 0;
P_0x600000b24640 .param/l "col" 1 7 279, +C4<01>;
L_0x6000035601c0 .functor BUFZ 32, v0x600002c5c630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002c42b50_0 .net *"_ivl_2", 31 0, L_0x6000035601c0;  1 drivers
S_0x13dea7e60 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x13de8e470;
 .timescale 0 0;
P_0x600000b246c0 .param/l "col" 1 7 279, +C4<010>;
L_0x600003560230 .functor BUFZ 32, v0x600002c5c750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002c42be0_0 .net *"_ivl_2", 31 0, L_0x600003560230;  1 drivers
S_0x13dea7fd0 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x13de8e470;
 .timescale 0 0;
P_0x600000b24740 .param/l "col" 1 7 279, +C4<011>;
L_0x6000035602a0 .functor BUFZ 32, L_0x6000035600e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002c42c70_0 .net *"_ivl_2", 31 0, L_0x6000035602a0;  1 drivers
S_0x13dea67b0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x13de8e470;
 .timescale 0 0;
P_0x600000b247c0 .param/l "col" 1 7 206, +C4<00>;
S_0x13dea6920 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x13de8e470;
 .timescale 0 0;
P_0x600000b24840 .param/l "col" 1 7 206, +C4<01>;
S_0x13de99c90 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x13de8e470;
 .timescale 0 0;
P_0x600000b248c0 .param/l "col" 1 7 206, +C4<010>;
S_0x13de99e00 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x13de8e470;
 .timescale 0 0;
P_0x600000b24940 .param/l "col" 1 7 206, +C4<011>;
S_0x13de9a170 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x13de95310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x13de693f0 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x13de69430 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x13de69470 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x13de694b0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x13de694f0 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x13de69530 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600003561260 .functor BUFZ 256, v0x600002c473c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000035612d0 .functor BUFZ 256, v0x600002c47f00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003561340 .functor BUFZ 256, v0x600002c46d00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600002c462e0_0 .var/i "b", 31 0;
v0x600002c46370 .array "bank_addr", 3 0, 7 0;
v0x600002c46400_0 .net "bank_dma", 1 0, L_0x600002f76760;  1 drivers
v0x600002c46490_0 .var "bank_dma_d", 1 0;
v0x600002c46520_0 .net "bank_mxu_a", 1 0, L_0x600002f76580;  1 drivers
v0x600002c465b0_0 .var "bank_mxu_a_d", 1 0;
v0x600002c46640_0 .net "bank_mxu_o", 1 0, L_0x600002f76620;  1 drivers
v0x600002c466d0_0 .net "bank_mxu_w", 1 0, L_0x600002f764e0;  1 drivers
v0x600002c46760_0 .var "bank_mxu_w_d", 1 0;
v0x600002c467f0 .array "bank_rdata", 3 0;
v0x600002c467f0_0 .net v0x600002c467f0 0, 255 0, v0x600002c44f30_0; 1 drivers
v0x600002c467f0_1 .net v0x600002c467f0 1, 255 0, v0x600002c45440_0; 1 drivers
v0x600002c467f0_2 .net v0x600002c467f0 2, 255 0, v0x600002c45950_0; 1 drivers
v0x600002c467f0_3 .net v0x600002c467f0 3, 255 0, v0x600002c45e60_0; 1 drivers
v0x600002c46880_0 .var "bank_re", 3 0;
v0x600002c46910_0 .net "bank_vpu", 1 0, L_0x600002f766c0;  1 drivers
v0x600002c469a0_0 .var "bank_vpu_d", 1 0;
v0x600002c46a30 .array "bank_wdata", 3 0, 255 0;
v0x600002c46ac0_0 .var "bank_we", 3 0;
v0x600002c46b50_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c46be0_0 .net "dma_addr", 19 0, v0x600002c58e10_0;  alias, 1 drivers
v0x600002c46c70_0 .net "dma_rdata", 255 0, L_0x600003561340;  alias, 1 drivers
v0x600002c46d00_0 .var "dma_rdata_reg", 255 0;
v0x600002c46d90_0 .net "dma_re", 0 0, L_0x600003560d20;  alias, 1 drivers
v0x600002c46e20_0 .net "dma_ready", 0 0, L_0x600002f76da0;  alias, 1 drivers
v0x600002c46eb0_0 .net "dma_wdata", 255 0, L_0x600003560c40;  alias, 1 drivers
v0x600002c46f40_0 .net "dma_we", 0 0, L_0x600003560cb0;  alias, 1 drivers
v0x600002c46fd0_0 .var "grant_dma", 3 0;
v0x600002c47060_0 .var "grant_mxu_a", 3 0;
v0x600002c470f0_0 .var "grant_mxu_o", 3 0;
v0x600002c47180_0 .var "grant_mxu_w", 3 0;
v0x600002c47210_0 .var "grant_vpu", 3 0;
v0x600002c472a0_0 .net "mxu_a_addr", 19 0, L_0x600002f73980;  alias, 1 drivers
v0x600002c47330_0 .net "mxu_a_rdata", 255 0, L_0x600003561260;  alias, 1 drivers
v0x600002c473c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600002c47450_0 .net "mxu_a_re", 0 0, L_0x600002f73a20;  alias, 1 drivers
v0x600002c474e0_0 .net "mxu_a_ready", 0 0, L_0x600002f76c60;  alias, 1 drivers
v0x600002c47570_0 .net "mxu_o_addr", 19 0, L_0x600002f73c00;  alias, 1 drivers
v0x600002c47600_0 .net "mxu_o_ready", 0 0, L_0x600002f76d00;  alias, 1 drivers
v0x600002c47690_0 .net "mxu_o_wdata", 255 0, L_0x600002f73de0;  alias, 1 drivers
v0x600002c47720_0 .net "mxu_o_we", 0 0, L_0x600003560700;  alias, 1 drivers
v0x600002c477b0_0 .net "mxu_w_addr", 19 0, L_0x600002f73700;  alias, 1 drivers
v0x600002c47840_0 .net "mxu_w_rdata", 255 0, v0x600002c478d0_0;  alias, 1 drivers
v0x600002c478d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600002c47960_0 .net "mxu_w_re", 0 0, L_0x600002f737a0;  alias, 1 drivers
v0x600002c479f0_0 .net "mxu_w_ready", 0 0, L_0x600002f76b20;  alias, 1 drivers
v0x600002c47a80_0 .var "req_dma", 3 0;
v0x600002c47b10_0 .var "req_mxu_a", 3 0;
v0x600002c47ba0_0 .var "req_mxu_o", 3 0;
v0x600002c47c30_0 .var "req_mxu_w", 3 0;
v0x600002c47cc0_0 .var "req_vpu", 3 0;
v0x600002c47d50_0 .net "rst_n", 0 0, v0x600002c30090_0;  alias, 1 drivers
v0x600002c47de0_0 .net "vpu_addr", 19 0, v0x600002c39710_0;  alias, 1 drivers
v0x600002c47e70_0 .net "vpu_rdata", 255 0, L_0x6000035612d0;  alias, 1 drivers
v0x600002c47f00_0 .var "vpu_rdata_reg", 255 0;
v0x600002c38000_0 .net "vpu_re", 0 0, L_0x600003560af0;  alias, 1 drivers
v0x600002c38090_0 .net "vpu_ready", 0 0, L_0x600002f76bc0;  alias, 1 drivers
v0x600002c38120_0 .net "vpu_wdata", 255 0, L_0x600003560a10;  alias, 1 drivers
v0x600002c381b0_0 .net "vpu_we", 0 0, L_0x600003560a80;  alias, 1 drivers
v0x600002c38240_0 .net "word_dma", 7 0, L_0x600002f76a80;  1 drivers
v0x600002c382d0_0 .net "word_mxu_a", 7 0, L_0x600002f768a0;  1 drivers
v0x600002c38360_0 .net "word_mxu_o", 7 0, L_0x600002f76940;  1 drivers
v0x600002c383f0_0 .net "word_mxu_w", 7 0, L_0x600002f76800;  1 drivers
v0x600002c38480_0 .net "word_vpu", 7 0, L_0x600002f769e0;  1 drivers
E_0x600000b25140/0 .event anyedge, v0x600002c46760_0, v0x600002c44f30_0, v0x600002c45440_0, v0x600002c45950_0;
E_0x600000b25140/1 .event anyedge, v0x600002c45e60_0, v0x600002c465b0_0, v0x600002c469a0_0, v0x600002c46490_0;
E_0x600000b25140 .event/or E_0x600000b25140/0, E_0x600000b25140/1;
E_0x600000b251c0/0 .event anyedge, v0x600002c47c30_0, v0x600002c47b10_0, v0x600002c47ba0_0, v0x600002c47cc0_0;
E_0x600000b251c0/1 .event anyedge, v0x600002c47a80_0, v0x600002c47180_0, v0x600002c383f0_0, v0x600002c47060_0;
E_0x600000b251c0/2 .event anyedge, v0x600002c382d0_0, v0x600002c470f0_0, v0x600002c38360_0, v0x600002c47690_0;
E_0x600000b251c0/3 .event anyedge, v0x600002c47210_0, v0x600002c38480_0, v0x600002c38120_0, v0x600002c381b0_0;
E_0x600000b251c0/4 .event anyedge, v0x600002c38000_0, v0x600002c46fd0_0, v0x600002c38240_0, v0x600002c590e0_0;
E_0x600000b251c0/5 .event anyedge, v0x600002c59200_0, v0x600002c58f30_0;
E_0x600000b251c0 .event/or E_0x600000b251c0/0, E_0x600000b251c0/1, E_0x600000b251c0/2, E_0x600000b251c0/3, E_0x600000b251c0/4, E_0x600000b251c0/5;
E_0x600000b25200/0 .event anyedge, v0x600002c47960_0, v0x600002c466d0_0, v0x600002c47450_0, v0x600002c46520_0;
E_0x600000b25200/1 .event anyedge, v0x600002c47720_0, v0x600002c46640_0, v0x600002c381b0_0, v0x600002c38000_0;
E_0x600000b25200/2 .event anyedge, v0x600002c46910_0, v0x600002c59200_0, v0x600002c58f30_0, v0x600002c46400_0;
E_0x600000b25200 .event/or E_0x600000b25200/0, E_0x600000b25200/1, E_0x600000b25200/2;
L_0x600002f75fe0 .part v0x600002c46ac0_0, 0, 1;
L_0x600002f76080 .part v0x600002c46880_0, 0, 1;
L_0x600002f76120 .part v0x600002c46ac0_0, 1, 1;
L_0x600002f761c0 .part v0x600002c46880_0, 1, 1;
L_0x600002f76260 .part v0x600002c46ac0_0, 2, 1;
L_0x600002f76300 .part v0x600002c46880_0, 2, 1;
L_0x600002f763a0 .part v0x600002c46ac0_0, 3, 1;
L_0x600002f76440 .part v0x600002c46880_0, 3, 1;
L_0x600002f764e0 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, L_0x600002f73700 (v0x600002c460a0_0) S_0x13de9aa70;
L_0x600002f76580 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, L_0x600002f73980 (v0x600002c460a0_0) S_0x13de9aa70;
L_0x600002f76620 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, L_0x600002f73c00 (v0x600002c460a0_0) S_0x13de9aa70;
L_0x600002f766c0 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, v0x600002c39710_0 (v0x600002c460a0_0) S_0x13de9aa70;
L_0x600002f76760 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, v0x600002c58e10_0 (v0x600002c460a0_0) S_0x13de9aa70;
L_0x600002f76800 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, L_0x600002f73700 (v0x600002c461c0_0) S_0x13de9abe0;
L_0x600002f768a0 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, L_0x600002f73980 (v0x600002c461c0_0) S_0x13de9abe0;
L_0x600002f76940 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, L_0x600002f73c00 (v0x600002c461c0_0) S_0x13de9abe0;
L_0x600002f769e0 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, v0x600002c39710_0 (v0x600002c461c0_0) S_0x13de9abe0;
L_0x600002f76a80 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, v0x600002c58e10_0 (v0x600002c461c0_0) S_0x13de9abe0;
L_0x600002f76b20 .part/v v0x600002c47180_0, L_0x600002f764e0, 1;
L_0x600002f76c60 .part/v v0x600002c47060_0, L_0x600002f76580, 1;
L_0x600002f76d00 .part/v v0x600002c470f0_0, L_0x600002f76620, 1;
L_0x600002f76bc0 .part/v v0x600002c47210_0, L_0x600002f766c0, 1;
L_0x600002f76da0 .part/v v0x600002c46fd0_0, L_0x600002f76760, 1;
S_0x13de6a2a0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x13de9a170;
 .timescale 0 0;
P_0x600000b25240 .param/l "i" 1 9 184, +C4<00>;
S_0x13de6a410 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x13de6a2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003061900 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600003061940 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002c46370_0 .array/port v0x600002c46370, 0;
v0x600002c44cf0_0 .net "addr", 7 0, v0x600002c46370_0;  1 drivers
v0x600002c44d80_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c44e10_0 .var/i "i", 31 0;
v0x600002c44ea0 .array "mem", 255 0, 255 0;
v0x600002c44f30_0 .var "rdata", 255 0;
v0x600002c44fc0_0 .net "re", 0 0, L_0x600002f76080;  1 drivers
v0x600002c46a30_0 .array/port v0x600002c46a30, 0;
v0x600002c45050_0 .net "wdata", 255 0, v0x600002c46a30_0;  1 drivers
v0x600002c450e0_0 .net "we", 0 0, L_0x600002f75fe0;  1 drivers
E_0x600000b25340 .event posedge, v0x600002c58090_0;
S_0x13de6a580 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x13de9a170;
 .timescale 0 0;
P_0x600000b253c0 .param/l "i" 1 9 184, +C4<01>;
S_0x13de6a6f0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x13de6a580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003062480 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000030624c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002c46370_1 .array/port v0x600002c46370, 1;
v0x600002c45200_0 .net "addr", 7 0, v0x600002c46370_1;  1 drivers
v0x600002c45290_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c45320_0 .var/i "i", 31 0;
v0x600002c453b0 .array "mem", 255 0, 255 0;
v0x600002c45440_0 .var "rdata", 255 0;
v0x600002c454d0_0 .net "re", 0 0, L_0x600002f761c0;  1 drivers
v0x600002c46a30_1 .array/port v0x600002c46a30, 1;
v0x600002c45560_0 .net "wdata", 255 0, v0x600002c46a30_1;  1 drivers
v0x600002c455f0_0 .net "we", 0 0, L_0x600002f76120;  1 drivers
S_0x13dea0700 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x13de9a170;
 .timescale 0 0;
P_0x600000b25500 .param/l "i" 1 9 184, +C4<010>;
S_0x13dea0870 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x13dea0700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003062500 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600003062540 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002c46370_2 .array/port v0x600002c46370, 2;
v0x600002c45710_0 .net "addr", 7 0, v0x600002c46370_2;  1 drivers
v0x600002c457a0_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c45830_0 .var/i "i", 31 0;
v0x600002c458c0 .array "mem", 255 0, 255 0;
v0x600002c45950_0 .var "rdata", 255 0;
v0x600002c459e0_0 .net "re", 0 0, L_0x600002f76300;  1 drivers
v0x600002c46a30_2 .array/port v0x600002c46a30, 2;
v0x600002c45a70_0 .net "wdata", 255 0, v0x600002c46a30_2;  1 drivers
v0x600002c45b00_0 .net "we", 0 0, L_0x600002f76260;  1 drivers
S_0x13dea09e0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x13de9a170;
 .timescale 0 0;
P_0x600000b25640 .param/l "i" 1 9 184, +C4<011>;
S_0x13de9a900 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x13dea09e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003062580 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000030625c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002c46370_3 .array/port v0x600002c46370, 3;
v0x600002c45c20_0 .net "addr", 7 0, v0x600002c46370_3;  1 drivers
v0x600002c45cb0_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c45d40_0 .var/i "i", 31 0;
v0x600002c45dd0 .array "mem", 255 0, 255 0;
v0x600002c45e60_0 .var "rdata", 255 0;
v0x600002c45ef0_0 .net "re", 0 0, L_0x600002f76440;  1 drivers
v0x600002c46a30_3 .array/port v0x600002c46a30, 3;
v0x600002c45f80_0 .net "wdata", 255 0, v0x600002c46a30_3;  1 drivers
v0x600002c46010_0 .net "we", 0 0, L_0x600002f763a0;  1 drivers
S_0x13de9aa70 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x13de9a170;
 .timescale 0 0;
v0x600002c460a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x13de9aa70
TD_tb_e2e_simple.dut.sram_inst.get_bank ;
    %load/vec4 v0x600002c460a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600002c460a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x13de9abe0 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x13de9a170;
 .timescale 0 0;
v0x600002c461c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x13de9abe0
TD_tb_e2e_simple.dut.sram_inst.get_word ;
    %load/vec4 v0x600002c461c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x13de9af50 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x13de95310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x13e00f800 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x13e00f840 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x13e00f880 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x13e00f8c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x13e00f900 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x13e00f940 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x13e00f980 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x13e00f9c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x13e00fa00 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x13e00fa40 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x13e00fa80 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x13e00fac0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x13e00fb00 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x13e00fb40 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x13e00fb80 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x13e00fbc0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x13e00fc00 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x13e00fc40 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x13e00fc80 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x13e00fcc0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x13e00fd00 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x13e00fd40 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x13e00fd80 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x13e00fdc0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x13e00fe00 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x13e00fe40 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x13e00fe80 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x13e00fec0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x13e00ff00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600003560850 .functor BUFZ 256, L_0x600002f757c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000035608c0 .functor BUFZ 256, L_0x600002f75900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003560930 .functor BUFZ 1, v0x600002c38ea0_0, C4<0>, C4<0>, C4<0>;
L_0x600003560a10 .functor BUFZ 256, v0x600002c39a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003560a80 .functor BUFZ 1, v0x600002c39b90_0, C4<0>, C4<0>, C4<0>;
L_0x600003560af0 .functor BUFZ 1, v0x600002c398c0_0, C4<0>, C4<0>, C4<0>;
v0x600002c38510_0 .net *"_ivl_48", 255 0, L_0x600002f757c0;  1 drivers
v0x600002c385a0_0 .net *"_ivl_50", 6 0, L_0x600002f75860;  1 drivers
L_0x14009a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002c38630_0 .net *"_ivl_53", 1 0, L_0x14009a848;  1 drivers
v0x600002c386c0_0 .net *"_ivl_56", 255 0, L_0x600002f75900;  1 drivers
v0x600002c38750_0 .net *"_ivl_58", 6 0, L_0x600002f759a0;  1 drivers
L_0x14009a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002c387e0_0 .net *"_ivl_61", 1 0, L_0x14009a890;  1 drivers
L_0x14009a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c38870_0 .net/2u *"_ivl_64", 2 0, L_0x14009a8d8;  1 drivers
v0x600002c38900_0 .var "addr_reg", 19 0;
v0x600002c38990_0 .var "alu_result", 255 0;
v0x600002c38a20_0 .net "clk", 0 0, v0x600002c3f720_0;  alias, 1 drivers
v0x600002c38ab0_0 .net "cmd", 127 0, v0x600002c5c240_0;  alias, 1 drivers
v0x600002c38b40_0 .net "cmd_done", 0 0, L_0x600003560930;  alias, 1 drivers
v0x600002c38bd0_0 .net "cmd_ready", 0 0, L_0x600002f75a40;  alias, 1 drivers
v0x600002c38c60_0 .var "cmd_reg", 127 0;
v0x600002c38cf0_0 .net "cmd_valid", 0 0, L_0x60000356d2d0;  alias, 1 drivers
v0x600002c38d80_0 .net "count", 15 0, L_0x600002f75720;  1 drivers
v0x600002c38e10_0 .var "count_reg", 15 0;
v0x600002c38ea0_0 .var "done_reg", 0 0;
v0x600002c38f30_0 .var "elem_count", 15 0;
v0x600002c38fc0_0 .net "imm", 15 0, L_0x600002f755e0;  1 drivers
v0x600002c39050_0 .var "imm_reg", 15 0;
v0x600002c390e0_0 .var/i "lane", 31 0;
v0x600002c39170 .array "lane_a", 15 0;
v0x600002c39170_0 .net v0x600002c39170 0, 15 0, L_0x600002f73f20; 1 drivers
v0x600002c39170_1 .net v0x600002c39170 1, 15 0, L_0x600002f74000; 1 drivers
v0x600002c39170_2 .net v0x600002c39170 2, 15 0, L_0x600002f74140; 1 drivers
v0x600002c39170_3 .net v0x600002c39170 3, 15 0, L_0x600002f74280; 1 drivers
v0x600002c39170_4 .net v0x600002c39170 4, 15 0, L_0x600002f743c0; 1 drivers
v0x600002c39170_5 .net v0x600002c39170 5, 15 0, L_0x600002f74500; 1 drivers
v0x600002c39170_6 .net v0x600002c39170 6, 15 0, L_0x600002f74640; 1 drivers
v0x600002c39170_7 .net v0x600002c39170 7, 15 0, L_0x600002f74780; 1 drivers
v0x600002c39170_8 .net v0x600002c39170 8, 15 0, L_0x600002f748c0; 1 drivers
v0x600002c39170_9 .net v0x600002c39170 9, 15 0, L_0x600002f74a00; 1 drivers
v0x600002c39170_10 .net v0x600002c39170 10, 15 0, L_0x600002f74be0; 1 drivers
v0x600002c39170_11 .net v0x600002c39170 11, 15 0, L_0x600002f74c80; 1 drivers
v0x600002c39170_12 .net v0x600002c39170 12, 15 0, L_0x600002f74dc0; 1 drivers
v0x600002c39170_13 .net v0x600002c39170 13, 15 0, L_0x600002f74f00; 1 drivers
v0x600002c39170_14 .net v0x600002c39170 14, 15 0, L_0x600002f75040; 1 drivers
v0x600002c39170_15 .net v0x600002c39170 15, 15 0, L_0x600002f75180; 1 drivers
v0x600002c39200 .array "lane_b", 15 0;
v0x600002c39200_0 .net v0x600002c39200 0, 15 0, L_0x600002f78640; 1 drivers
v0x600002c39200_1 .net v0x600002c39200 1, 15 0, L_0x600002f740a0; 1 drivers
v0x600002c39200_2 .net v0x600002c39200 2, 15 0, L_0x600002f741e0; 1 drivers
v0x600002c39200_3 .net v0x600002c39200 3, 15 0, L_0x600002f74320; 1 drivers
v0x600002c39200_4 .net v0x600002c39200 4, 15 0, L_0x600002f74460; 1 drivers
v0x600002c39200_5 .net v0x600002c39200 5, 15 0, L_0x600002f745a0; 1 drivers
v0x600002c39200_6 .net v0x600002c39200 6, 15 0, L_0x600002f746e0; 1 drivers
v0x600002c39200_7 .net v0x600002c39200 7, 15 0, L_0x600002f74820; 1 drivers
v0x600002c39200_8 .net v0x600002c39200 8, 15 0, L_0x600002f74960; 1 drivers
v0x600002c39200_9 .net v0x600002c39200 9, 15 0, L_0x600002f74b40; 1 drivers
v0x600002c39200_10 .net v0x600002c39200 10, 15 0, L_0x600002f74aa0; 1 drivers
v0x600002c39200_11 .net v0x600002c39200 11, 15 0, L_0x600002f74d20; 1 drivers
v0x600002c39200_12 .net v0x600002c39200 12, 15 0, L_0x600002f74e60; 1 drivers
v0x600002c39200_13 .net v0x600002c39200 13, 15 0, L_0x600002f74fa0; 1 drivers
v0x600002c39200_14 .net v0x600002c39200 14, 15 0, L_0x600002f750e0; 1 drivers
v0x600002c39200_15 .net v0x600002c39200 15, 15 0, L_0x600002f75220; 1 drivers
v0x600002c39290 .array "lane_result", 15 0, 15 0;
v0x600002c39320_0 .net "mem_addr", 19 0, L_0x600002f75680;  1 drivers
v0x600002c393b0_0 .var "mem_addr_reg", 19 0;
v0x600002c39440_0 .net "opcode", 7 0, L_0x600002f752c0;  1 drivers
v0x600002c394d0_0 .var "reduce_result", 15 0;
v0x600002c39560 .array "reduce_tree", 79 0, 15 0;
v0x600002c395f0_0 .net "rst_n", 0 0, v0x600002c30090_0;  alias, 1 drivers
v0x600002c39680_0 .net "sram_addr", 19 0, v0x600002c39710_0;  alias, 1 drivers
v0x600002c39710_0 .var "sram_addr_reg", 19 0;
v0x600002c397a0_0 .net "sram_rdata", 255 0, L_0x6000035612d0;  alias, 1 drivers
v0x600002c39830_0 .net "sram_re", 0 0, L_0x600003560af0;  alias, 1 drivers
v0x600002c398c0_0 .var "sram_re_reg", 0 0;
v0x600002c39950_0 .net "sram_ready", 0 0, L_0x600002f76bc0;  alias, 1 drivers
v0x600002c399e0_0 .net "sram_wdata", 255 0, L_0x600003560a10;  alias, 1 drivers
v0x600002c39a70_0 .var "sram_wdata_reg", 255 0;
v0x600002c39b00_0 .net "sram_we", 0 0, L_0x600003560a80;  alias, 1 drivers
v0x600002c39b90_0 .var "sram_we_reg", 0 0;
v0x600002c39c20_0 .var/i "stage", 31 0;
v0x600002c39cb0_0 .var "state", 2 0;
v0x600002c39d40_0 .net "subop", 7 0, L_0x600002f75360;  1 drivers
v0x600002c39dd0_0 .var "subop_reg", 7 0;
v0x600002c39e60_0 .net "vd", 4 0, L_0x600002f75400;  1 drivers
v0x600002c39ef0_0 .var "vd_reg", 4 0;
v0x600002c39f80 .array "vrf", 31 0, 255 0;
v0x600002c3a010_0 .net "vs1", 4 0, L_0x600002f754a0;  1 drivers
v0x600002c3a0a0_0 .net "vs1_data", 255 0, L_0x600003560850;  1 drivers
v0x600002c3a130_0 .var "vs1_reg", 4 0;
v0x600002c3a1c0_0 .net "vs2", 4 0, L_0x600002f75540;  1 drivers
v0x600002c3a250_0 .net "vs2_data", 255 0, L_0x6000035608c0;  1 drivers
v0x600002c3a2e0_0 .var "vs2_reg", 4 0;
E_0x600000b25f40/0 .event anyedge, v0x600002c39170_0, v0x600002c39170_1, v0x600002c39170_2, v0x600002c39170_3;
E_0x600000b25f40/1 .event anyedge, v0x600002c39170_4, v0x600002c39170_5, v0x600002c39170_6, v0x600002c39170_7;
E_0x600000b25f40/2 .event anyedge, v0x600002c39170_8, v0x600002c39170_9, v0x600002c39170_10, v0x600002c39170_11;
E_0x600000b25f40/3 .event anyedge, v0x600002c39170_12, v0x600002c39170_13, v0x600002c39170_14, v0x600002c39170_15;
v0x600002c39560_0 .array/port v0x600002c39560, 0;
v0x600002c39560_1 .array/port v0x600002c39560, 1;
v0x600002c39560_2 .array/port v0x600002c39560, 2;
E_0x600000b25f40/4 .event anyedge, v0x600002c39dd0_0, v0x600002c39560_0, v0x600002c39560_1, v0x600002c39560_2;
v0x600002c39560_3 .array/port v0x600002c39560, 3;
v0x600002c39560_4 .array/port v0x600002c39560, 4;
v0x600002c39560_5 .array/port v0x600002c39560, 5;
v0x600002c39560_6 .array/port v0x600002c39560, 6;
E_0x600000b25f40/5 .event anyedge, v0x600002c39560_3, v0x600002c39560_4, v0x600002c39560_5, v0x600002c39560_6;
v0x600002c39560_7 .array/port v0x600002c39560, 7;
v0x600002c39560_8 .array/port v0x600002c39560, 8;
v0x600002c39560_9 .array/port v0x600002c39560, 9;
v0x600002c39560_10 .array/port v0x600002c39560, 10;
E_0x600000b25f40/6 .event anyedge, v0x600002c39560_7, v0x600002c39560_8, v0x600002c39560_9, v0x600002c39560_10;
v0x600002c39560_11 .array/port v0x600002c39560, 11;
v0x600002c39560_12 .array/port v0x600002c39560, 12;
v0x600002c39560_13 .array/port v0x600002c39560, 13;
v0x600002c39560_14 .array/port v0x600002c39560, 14;
E_0x600000b25f40/7 .event anyedge, v0x600002c39560_11, v0x600002c39560_12, v0x600002c39560_13, v0x600002c39560_14;
v0x600002c39560_15 .array/port v0x600002c39560, 15;
v0x600002c39560_16 .array/port v0x600002c39560, 16;
v0x600002c39560_17 .array/port v0x600002c39560, 17;
v0x600002c39560_18 .array/port v0x600002c39560, 18;
E_0x600000b25f40/8 .event anyedge, v0x600002c39560_15, v0x600002c39560_16, v0x600002c39560_17, v0x600002c39560_18;
v0x600002c39560_19 .array/port v0x600002c39560, 19;
v0x600002c39560_20 .array/port v0x600002c39560, 20;
v0x600002c39560_21 .array/port v0x600002c39560, 21;
v0x600002c39560_22 .array/port v0x600002c39560, 22;
E_0x600000b25f40/9 .event anyedge, v0x600002c39560_19, v0x600002c39560_20, v0x600002c39560_21, v0x600002c39560_22;
v0x600002c39560_23 .array/port v0x600002c39560, 23;
v0x600002c39560_24 .array/port v0x600002c39560, 24;
v0x600002c39560_25 .array/port v0x600002c39560, 25;
v0x600002c39560_26 .array/port v0x600002c39560, 26;
E_0x600000b25f40/10 .event anyedge, v0x600002c39560_23, v0x600002c39560_24, v0x600002c39560_25, v0x600002c39560_26;
v0x600002c39560_27 .array/port v0x600002c39560, 27;
v0x600002c39560_28 .array/port v0x600002c39560, 28;
v0x600002c39560_29 .array/port v0x600002c39560, 29;
v0x600002c39560_30 .array/port v0x600002c39560, 30;
E_0x600000b25f40/11 .event anyedge, v0x600002c39560_27, v0x600002c39560_28, v0x600002c39560_29, v0x600002c39560_30;
v0x600002c39560_31 .array/port v0x600002c39560, 31;
v0x600002c39560_32 .array/port v0x600002c39560, 32;
v0x600002c39560_33 .array/port v0x600002c39560, 33;
v0x600002c39560_34 .array/port v0x600002c39560, 34;
E_0x600000b25f40/12 .event anyedge, v0x600002c39560_31, v0x600002c39560_32, v0x600002c39560_33, v0x600002c39560_34;
v0x600002c39560_35 .array/port v0x600002c39560, 35;
v0x600002c39560_36 .array/port v0x600002c39560, 36;
v0x600002c39560_37 .array/port v0x600002c39560, 37;
v0x600002c39560_38 .array/port v0x600002c39560, 38;
E_0x600000b25f40/13 .event anyedge, v0x600002c39560_35, v0x600002c39560_36, v0x600002c39560_37, v0x600002c39560_38;
v0x600002c39560_39 .array/port v0x600002c39560, 39;
v0x600002c39560_40 .array/port v0x600002c39560, 40;
v0x600002c39560_41 .array/port v0x600002c39560, 41;
v0x600002c39560_42 .array/port v0x600002c39560, 42;
E_0x600000b25f40/14 .event anyedge, v0x600002c39560_39, v0x600002c39560_40, v0x600002c39560_41, v0x600002c39560_42;
v0x600002c39560_43 .array/port v0x600002c39560, 43;
v0x600002c39560_44 .array/port v0x600002c39560, 44;
v0x600002c39560_45 .array/port v0x600002c39560, 45;
v0x600002c39560_46 .array/port v0x600002c39560, 46;
E_0x600000b25f40/15 .event anyedge, v0x600002c39560_43, v0x600002c39560_44, v0x600002c39560_45, v0x600002c39560_46;
v0x600002c39560_47 .array/port v0x600002c39560, 47;
v0x600002c39560_48 .array/port v0x600002c39560, 48;
v0x600002c39560_49 .array/port v0x600002c39560, 49;
v0x600002c39560_50 .array/port v0x600002c39560, 50;
E_0x600000b25f40/16 .event anyedge, v0x600002c39560_47, v0x600002c39560_48, v0x600002c39560_49, v0x600002c39560_50;
v0x600002c39560_51 .array/port v0x600002c39560, 51;
v0x600002c39560_52 .array/port v0x600002c39560, 52;
v0x600002c39560_53 .array/port v0x600002c39560, 53;
v0x600002c39560_54 .array/port v0x600002c39560, 54;
E_0x600000b25f40/17 .event anyedge, v0x600002c39560_51, v0x600002c39560_52, v0x600002c39560_53, v0x600002c39560_54;
v0x600002c39560_55 .array/port v0x600002c39560, 55;
v0x600002c39560_56 .array/port v0x600002c39560, 56;
v0x600002c39560_57 .array/port v0x600002c39560, 57;
v0x600002c39560_58 .array/port v0x600002c39560, 58;
E_0x600000b25f40/18 .event anyedge, v0x600002c39560_55, v0x600002c39560_56, v0x600002c39560_57, v0x600002c39560_58;
v0x600002c39560_59 .array/port v0x600002c39560, 59;
v0x600002c39560_60 .array/port v0x600002c39560, 60;
v0x600002c39560_61 .array/port v0x600002c39560, 61;
v0x600002c39560_62 .array/port v0x600002c39560, 62;
E_0x600000b25f40/19 .event anyedge, v0x600002c39560_59, v0x600002c39560_60, v0x600002c39560_61, v0x600002c39560_62;
v0x600002c39560_63 .array/port v0x600002c39560, 63;
v0x600002c39560_64 .array/port v0x600002c39560, 64;
v0x600002c39560_65 .array/port v0x600002c39560, 65;
v0x600002c39560_66 .array/port v0x600002c39560, 66;
E_0x600000b25f40/20 .event anyedge, v0x600002c39560_63, v0x600002c39560_64, v0x600002c39560_65, v0x600002c39560_66;
v0x600002c39560_67 .array/port v0x600002c39560, 67;
v0x600002c39560_68 .array/port v0x600002c39560, 68;
v0x600002c39560_69 .array/port v0x600002c39560, 69;
v0x600002c39560_70 .array/port v0x600002c39560, 70;
E_0x600000b25f40/21 .event anyedge, v0x600002c39560_67, v0x600002c39560_68, v0x600002c39560_69, v0x600002c39560_70;
v0x600002c39560_71 .array/port v0x600002c39560, 71;
v0x600002c39560_72 .array/port v0x600002c39560, 72;
v0x600002c39560_73 .array/port v0x600002c39560, 73;
v0x600002c39560_74 .array/port v0x600002c39560, 74;
E_0x600000b25f40/22 .event anyedge, v0x600002c39560_71, v0x600002c39560_72, v0x600002c39560_73, v0x600002c39560_74;
v0x600002c39560_75 .array/port v0x600002c39560, 75;
v0x600002c39560_76 .array/port v0x600002c39560, 76;
v0x600002c39560_77 .array/port v0x600002c39560, 77;
v0x600002c39560_78 .array/port v0x600002c39560, 78;
E_0x600000b25f40/23 .event anyedge, v0x600002c39560_75, v0x600002c39560_76, v0x600002c39560_77, v0x600002c39560_78;
v0x600002c39560_79 .array/port v0x600002c39560, 79;
E_0x600000b25f40/24 .event anyedge, v0x600002c39560_79;
E_0x600000b25f40 .event/or E_0x600000b25f40/0, E_0x600000b25f40/1, E_0x600000b25f40/2, E_0x600000b25f40/3, E_0x600000b25f40/4, E_0x600000b25f40/5, E_0x600000b25f40/6, E_0x600000b25f40/7, E_0x600000b25f40/8, E_0x600000b25f40/9, E_0x600000b25f40/10, E_0x600000b25f40/11, E_0x600000b25f40/12, E_0x600000b25f40/13, E_0x600000b25f40/14, E_0x600000b25f40/15, E_0x600000b25f40/16, E_0x600000b25f40/17, E_0x600000b25f40/18, E_0x600000b25f40/19, E_0x600000b25f40/20, E_0x600000b25f40/21, E_0x600000b25f40/22, E_0x600000b25f40/23, E_0x600000b25f40/24;
L_0x600002f73f20 .part L_0x600003560850, 0, 16;
L_0x600002f78640 .part L_0x6000035608c0, 0, 16;
L_0x600002f74000 .part L_0x600003560850, 16, 16;
L_0x600002f740a0 .part L_0x6000035608c0, 16, 16;
L_0x600002f74140 .part L_0x600003560850, 32, 16;
L_0x600002f741e0 .part L_0x6000035608c0, 32, 16;
L_0x600002f74280 .part L_0x600003560850, 48, 16;
L_0x600002f74320 .part L_0x6000035608c0, 48, 16;
L_0x600002f743c0 .part L_0x600003560850, 64, 16;
L_0x600002f74460 .part L_0x6000035608c0, 64, 16;
L_0x600002f74500 .part L_0x600003560850, 80, 16;
L_0x600002f745a0 .part L_0x6000035608c0, 80, 16;
L_0x600002f74640 .part L_0x600003560850, 96, 16;
L_0x600002f746e0 .part L_0x6000035608c0, 96, 16;
L_0x600002f74780 .part L_0x600003560850, 112, 16;
L_0x600002f74820 .part L_0x6000035608c0, 112, 16;
L_0x600002f748c0 .part L_0x600003560850, 128, 16;
L_0x600002f74960 .part L_0x6000035608c0, 128, 16;
L_0x600002f74a00 .part L_0x600003560850, 144, 16;
L_0x600002f74b40 .part L_0x6000035608c0, 144, 16;
L_0x600002f74be0 .part L_0x600003560850, 160, 16;
L_0x600002f74aa0 .part L_0x6000035608c0, 160, 16;
L_0x600002f74c80 .part L_0x600003560850, 176, 16;
L_0x600002f74d20 .part L_0x6000035608c0, 176, 16;
L_0x600002f74dc0 .part L_0x600003560850, 192, 16;
L_0x600002f74e60 .part L_0x6000035608c0, 192, 16;
L_0x600002f74f00 .part L_0x600003560850, 208, 16;
L_0x600002f74fa0 .part L_0x6000035608c0, 208, 16;
L_0x600002f75040 .part L_0x600003560850, 224, 16;
L_0x600002f750e0 .part L_0x6000035608c0, 224, 16;
L_0x600002f75180 .part L_0x600003560850, 240, 16;
L_0x600002f75220 .part L_0x6000035608c0, 240, 16;
L_0x600002f752c0 .part v0x600002c5c240_0, 120, 8;
L_0x600002f75360 .part v0x600002c5c240_0, 112, 8;
L_0x600002f75400 .part v0x600002c5c240_0, 107, 5;
L_0x600002f754a0 .part v0x600002c5c240_0, 102, 5;
L_0x600002f75540 .part v0x600002c5c240_0, 97, 5;
L_0x600002f755e0 .part v0x600002c5c240_0, 32, 16;
L_0x600002f75680 .part v0x600002c5c240_0, 76, 20;
L_0x600002f75720 .part v0x600002c5c240_0, 48, 16;
L_0x600002f757c0 .array/port v0x600002c39f80, L_0x600002f75860;
L_0x600002f75860 .concat [ 5 2 0 0], v0x600002c3a130_0, L_0x14009a848;
L_0x600002f75900 .array/port v0x600002c39f80, L_0x600002f759a0;
L_0x600002f759a0 .concat [ 5 2 0 0], v0x600002c3a2e0_0, L_0x14009a890;
L_0x600002f75a40 .cmp/eq 3, v0x600002c39cb0_0, L_0x14009a8d8;
S_0x13de9b3d0 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x13de9af50;
 .timescale 0 0;
P_0x600000b25f80 .param/l "i" 1 10 137, +C4<00>;
v0x600002c39290_0 .array/port v0x600002c39290, 0;
v0x600002c39290_1 .array/port v0x600002c39290, 1;
v0x600002c39290_2 .array/port v0x600002c39290, 2;
v0x600002c39290_3 .array/port v0x600002c39290, 3;
E_0x600000b26000/0 .event anyedge, v0x600002c39290_0, v0x600002c39290_1, v0x600002c39290_2, v0x600002c39290_3;
v0x600002c39290_4 .array/port v0x600002c39290, 4;
v0x600002c39290_5 .array/port v0x600002c39290, 5;
v0x600002c39290_6 .array/port v0x600002c39290, 6;
v0x600002c39290_7 .array/port v0x600002c39290, 7;
E_0x600000b26000/1 .event anyedge, v0x600002c39290_4, v0x600002c39290_5, v0x600002c39290_6, v0x600002c39290_7;
v0x600002c39290_8 .array/port v0x600002c39290, 8;
v0x600002c39290_9 .array/port v0x600002c39290, 9;
v0x600002c39290_10 .array/port v0x600002c39290, 10;
v0x600002c39290_11 .array/port v0x600002c39290, 11;
E_0x600000b26000/2 .event anyedge, v0x600002c39290_8, v0x600002c39290_9, v0x600002c39290_10, v0x600002c39290_11;
v0x600002c39290_12 .array/port v0x600002c39290, 12;
v0x600002c39290_13 .array/port v0x600002c39290, 13;
v0x600002c39290_14 .array/port v0x600002c39290, 14;
v0x600002c39290_15 .array/port v0x600002c39290, 15;
E_0x600000b26000/3 .event anyedge, v0x600002c39290_12, v0x600002c39290_13, v0x600002c39290_14, v0x600002c39290_15;
E_0x600000b26000 .event/or E_0x600000b26000/0, E_0x600000b26000/1, E_0x600000b26000/2, E_0x600000b26000/3;
E_0x600000b26040/0 .event anyedge, v0x600002c39dd0_0, v0x600002c39170_0, v0x600002c39170_1, v0x600002c39170_2;
E_0x600000b26040/1 .event anyedge, v0x600002c39170_3, v0x600002c39170_4, v0x600002c39170_5, v0x600002c39170_6;
E_0x600000b26040/2 .event anyedge, v0x600002c39170_7, v0x600002c39170_8, v0x600002c39170_9, v0x600002c39170_10;
E_0x600000b26040/3 .event anyedge, v0x600002c39170_11, v0x600002c39170_12, v0x600002c39170_13, v0x600002c39170_14;
E_0x600000b26040/4 .event anyedge, v0x600002c39170_15, v0x600002c39200_0, v0x600002c39200_1, v0x600002c39200_2;
E_0x600000b26040/5 .event anyedge, v0x600002c39200_3, v0x600002c39200_4, v0x600002c39200_5, v0x600002c39200_6;
E_0x600000b26040/6 .event anyedge, v0x600002c39200_7, v0x600002c39200_8, v0x600002c39200_9, v0x600002c39200_10;
E_0x600000b26040/7 .event anyedge, v0x600002c39200_11, v0x600002c39200_12, v0x600002c39200_13, v0x600002c39200_14;
E_0x600000b26040/8 .event anyedge, v0x600002c39200_15, v0x600002c39050_0;
E_0x600000b26040 .event/or E_0x600000b26040/0, E_0x600000b26040/1, E_0x600000b26040/2, E_0x600000b26040/3, E_0x600000b26040/4, E_0x600000b26040/5, E_0x600000b26040/6, E_0x600000b26040/7, E_0x600000b26040/8;
S_0x13de9b540 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x13de9af50;
 .timescale 0 0;
P_0x600000b26080 .param/l "i" 1 10 137, +C4<01>;
S_0x13de9b6b0 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x13de9af50;
 .timescale 0 0;
P_0x600000b26100 .param/l "i" 1 10 137, +C4<010>;
S_0x13de9b820 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x13de9af50;
 .timescale 0 0;
P_0x600000b26180 .param/l "i" 1 10 137, +C4<011>;
S_0x13de9b990 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x13de9af50;
 .timescale 0 0;
P_0x600000b26240 .param/l "i" 1 10 137, +C4<0100>;
S_0x13de9bb00 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x13de9af50;
 .timescale 0 0;
P_0x600000b262c0 .param/l "i" 1 10 137, +C4<0101>;
S_0x13de9bc70 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x13de9af50;
 .timescale 0 0;
P_0x600000b26340 .param/l "i" 1 10 137, +C4<0110>;
S_0x13de9bde0 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x13de9af50;
 .timescale 0 0;
P_0x600000b263c0 .param/l "i" 1 10 137, +C4<0111>;
S_0x13de9bf50 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x13de9af50;
 .timescale 0 0;
P_0x600000b26200 .param/l "i" 1 10 137, +C4<01000>;
S_0x13de9c0c0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x13de9af50;
 .timescale 0 0;
P_0x600000b26480 .param/l "i" 1 10 137, +C4<01001>;
S_0x13de9c230 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x13de9af50;
 .timescale 0 0;
P_0x600000b26500 .param/l "i" 1 10 137, +C4<01010>;
S_0x13de9c3a0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x13de9af50;
 .timescale 0 0;
P_0x600000b26580 .param/l "i" 1 10 137, +C4<01011>;
S_0x13de9c510 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x13de9af50;
 .timescale 0 0;
P_0x600000b26600 .param/l "i" 1 10 137, +C4<01100>;
S_0x13de9c680 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x13de9af50;
 .timescale 0 0;
P_0x600000b26680 .param/l "i" 1 10 137, +C4<01101>;
S_0x13de9c7f0 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x13de9af50;
 .timescale 0 0;
P_0x600000b26700 .param/l "i" 1 10 137, +C4<01110>;
S_0x13de9c960 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x13de9af50;
 .timescale 0 0;
P_0x600000b26780 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x13de6ac30;
T_2 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c5bba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c5ba80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c5bb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c5b9f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600002c5b690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002c5ba80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600002c5ba80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002c5ba80_0, 0;
T_2.2 ;
    %load/vec4 v0x600002c5c2d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002c5bb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600002c5bb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002c5bb10_0, 0;
T_2.5 ;
    %load/vec4 v0x600002c5a9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002c5b9f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x600002c5b9f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002c5b9f0_0, 0;
T_2.8 ;
    %load/vec4 v0x600002c5b840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600002c5b720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600002c5ba80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002c5ba80_0, 0;
T_2.11 ;
    %load/vec4 v0x600002c5c480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600002c5c360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600002c5bb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002c5bb10_0, 0;
T_2.14 ;
    %load/vec4 v0x600002c5ab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600002c5aa30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x600002c5b9f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002c5b9f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13de6ac30;
T_3 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c5bba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002c5b960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002c5b210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002c5b3c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002c5af40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c5b0f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002c5b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c5b840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002c5c240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c5c480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002c5a910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c5ab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c5ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c5ad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c5c090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c5a6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c5a760_0, 0;
    %fork t_1, S_0x13de90ac0;
    %jmp t_0;
    .scope S_0x13de90ac0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c59440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600002c59440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600002c59440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c5b450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600002c59440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c5b330, 0, 4;
    %load/vec4 v0x600002c59440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c59440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x13de6ac30;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600002c5b840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600002c5b720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c5b840_0, 0;
T_3.4 ;
    %load/vec4 v0x600002c5c480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600002c5c360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c5c480_0, 0;
T_3.7 ;
    %load/vec4 v0x600002c5ab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600002c5aa30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c5ab50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c5ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c5b0f0_0, 0;
    %load/vec4 v0x600002c5bd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600002c5bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600002c5bcc0_0;
    %assign/vec4 v0x600002c5b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002c5b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c5ad90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600002c5b960_0;
    %assign/vec4 v0x600002c5af40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c5b0f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600002c5b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600002c5afd0_0;
    %assign/vec4 v0x600002c5b210_0, 0;
    %load/vec4 v0x600002c5afd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600002c5a6d0_0, 0;
    %load/vec4 v0x600002c5afd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600002c5a760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x600002c5a6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c5ad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600002c5b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c5b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x600002c5b3c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600002c5b960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600002c5b3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c5b450, 0, 4;
    %load/vec4 v0x600002c5b210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600002c5b3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c5b330, 0, 4;
    %load/vec4 v0x600002c5b3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600002c5b3c0_0, 0;
    %load/vec4 v0x600002c5b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c5b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c5ad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x600002c5b3c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x600002c5b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002c5b330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x600002c5b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002c5b330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600002c5b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c5b330, 0, 4;
    %load/vec4 v0x600002c5b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002c5b450, 4;
    %assign/vec4 v0x600002c5b960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x600002c5b3c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600002c5b3c0_0, 0;
    %load/vec4 v0x600002c5b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c5b960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c5ad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c5c090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600002c5a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c5ac70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600002c5a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x600002c5a6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600002c5b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c5b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600002c5b210_0;
    %assign/vec4 v0x600002c5b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c5b840_0, 0;
    %load/vec4 v0x600002c5b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600002c5b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c5b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600002c5b210_0;
    %assign/vec4 v0x600002c5c240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c5c480_0, 0;
    %load/vec4 v0x600002c5c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600002c5b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c5b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600002c5b210_0;
    %assign/vec4 v0x600002c5a910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c5ab50_0, 0;
    %load/vec4 v0x600002c5aa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600002c5b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c5b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600002c5a760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600002c5b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c5b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x600002c5b4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600002c5b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c5b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600002c5c120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600002c5b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c5b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x600002c5a7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600002c5b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c5b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600002c5a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600002c5b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c5b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600002c5be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c5c090_0, 0;
    %load/vec4 v0x600002c5b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c5b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600002c5bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600002c5bcc0_0;
    %assign/vec4 v0x600002c5b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002c5b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c5ac70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600002c5bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c5ad90_0, 0;
    %load/vec4 v0x600002c5bcc0_0;
    %assign/vec4 v0x600002c5b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002c5b3c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c5bd50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13de718b0;
T_4 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c446c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c5c870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600002c44750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c447e0, 4;
    %assign/vec4 v0x600002c5c870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13de6cc10;
T_5 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c446c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c5cab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600002c5cab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002c5cab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c5ca20, 0, 4;
    %load/vec4 v0x600002c5cab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c5cab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c5cb40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600002c44750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c447e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c5ca20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002c5cab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600002c5cab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600002c5cab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c5ca20, 4;
    %ix/getv/s 3, v0x600002c5cab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c5ca20, 0, 4;
    %load/vec4 v0x600002c5cab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c5cab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c5ca20, 4;
    %assign/vec4 v0x600002c5cb40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13de1ced0;
T_6 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c446c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c5cd80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600002c5cd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002c5cd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c5ccf0, 0, 4;
    %load/vec4 v0x600002c5cd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c5cd80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c5ce10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600002c44750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c447e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c5ccf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002c5cd80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600002c5cd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600002c5cd80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c5ccf0, 4;
    %ix/getv/s 3, v0x600002c5cd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c5ccf0, 0, 4;
    %load/vec4 v0x600002c5cd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c5cd80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c5ccf0, 4;
    %assign/vec4 v0x600002c5ce10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13de208d0;
T_7 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c446c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c5d050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600002c5d050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002c5d050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c5cfc0, 0, 4;
    %load/vec4 v0x600002c5d050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c5d050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c5d0e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600002c44750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c447e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c5cfc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002c5d050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600002c5d050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600002c5d050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c5cfc0, 4;
    %ix/getv/s 3, v0x600002c5d050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c5cfc0, 0, 4;
    %load/vec4 v0x600002c5d050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c5d050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c5cfc0, 4;
    %assign/vec4 v0x600002c5d0e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13de19c40;
T_8 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c5db90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c5dd40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c5d680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c5d5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c5db00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600002c5d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600002c5dcb0_0;
    %assign/vec4 v0x600002c5dd40_0, 0;
T_8.2 ;
    %load/vec4 v0x600002c5d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600002c5d560_0;
    %assign/vec4 v0x600002c5d680_0, 0;
    %load/vec4 v0x600002c5d680_0;
    %assign/vec4 v0x600002c5d5f0_0, 0;
    %load/vec4 v0x600002c5d710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x600002c5d9e0_0;
    %assign/vec4 v0x600002c5db00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600002c5da70_0;
    %load/vec4 v0x600002c5d9e0_0;
    %add;
    %assign/vec4 v0x600002c5db00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13de1c0a0;
T_9 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c5f0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c5f2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c5ebe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c5eb50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c5f060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600002c5ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600002c5f210_0;
    %assign/vec4 v0x600002c5f2a0_0, 0;
T_9.2 ;
    %load/vec4 v0x600002c5ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600002c5eac0_0;
    %assign/vec4 v0x600002c5ebe0_0, 0;
    %load/vec4 v0x600002c5ebe0_0;
    %assign/vec4 v0x600002c5eb50_0, 0;
    %load/vec4 v0x600002c5ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600002c5ef40_0;
    %assign/vec4 v0x600002c5f060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600002c5efd0_0;
    %load/vec4 v0x600002c5ef40_0;
    %add;
    %assign/vec4 v0x600002c5f060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13de0ff40;
T_10 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c506c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c50870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c501b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c50120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c50630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600002c503f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600002c507e0_0;
    %assign/vec4 v0x600002c50870_0, 0;
T_10.2 ;
    %load/vec4 v0x600002c50360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600002c50090_0;
    %assign/vec4 v0x600002c501b0_0, 0;
    %load/vec4 v0x600002c501b0_0;
    %assign/vec4 v0x600002c50120_0, 0;
    %load/vec4 v0x600002c50240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600002c50510_0;
    %assign/vec4 v0x600002c50630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600002c505a0_0;
    %load/vec4 v0x600002c50510_0;
    %add;
    %assign/vec4 v0x600002c50630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13de04b10;
T_11 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c51c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c51dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c51710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c51680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c51b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600002c51950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600002c51d40_0;
    %assign/vec4 v0x600002c51dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x600002c518c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600002c515f0_0;
    %assign/vec4 v0x600002c51710_0, 0;
    %load/vec4 v0x600002c51710_0;
    %assign/vec4 v0x600002c51680_0, 0;
    %load/vec4 v0x600002c517a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600002c51a70_0;
    %assign/vec4 v0x600002c51b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600002c51b00_0;
    %load/vec4 v0x600002c51a70_0;
    %add;
    %assign/vec4 v0x600002c51b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13de16270;
T_12 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c53180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c53330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c52c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c52be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c530f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600002c52eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600002c532a0_0;
    %assign/vec4 v0x600002c53330_0, 0;
T_12.2 ;
    %load/vec4 v0x600002c52e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600002c52b50_0;
    %assign/vec4 v0x600002c52c70_0, 0;
    %load/vec4 v0x600002c52c70_0;
    %assign/vec4 v0x600002c52be0_0, 0;
    %load/vec4 v0x600002c52d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600002c52fd0_0;
    %assign/vec4 v0x600002c530f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600002c53060_0;
    %load/vec4 v0x600002c52fd0_0;
    %add;
    %assign/vec4 v0x600002c530f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x13de976f0;
T_13 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c54750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c54900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c54240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c541b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c546c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600002c54480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600002c54870_0;
    %assign/vec4 v0x600002c54900_0, 0;
T_13.2 ;
    %load/vec4 v0x600002c543f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600002c54120_0;
    %assign/vec4 v0x600002c54240_0, 0;
    %load/vec4 v0x600002c54240_0;
    %assign/vec4 v0x600002c541b0_0, 0;
    %load/vec4 v0x600002c542d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600002c545a0_0;
    %assign/vec4 v0x600002c546c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600002c54630_0;
    %load/vec4 v0x600002c545a0_0;
    %add;
    %assign/vec4 v0x600002c546c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x13de91d30;
T_14 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c55cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c55e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c557a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c55710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c55c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600002c559e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600002c55dd0_0;
    %assign/vec4 v0x600002c55e60_0, 0;
T_14.2 ;
    %load/vec4 v0x600002c55950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600002c55680_0;
    %assign/vec4 v0x600002c557a0_0, 0;
    %load/vec4 v0x600002c557a0_0;
    %assign/vec4 v0x600002c55710_0, 0;
    %load/vec4 v0x600002c55830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600002c55b00_0;
    %assign/vec4 v0x600002c55c20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600002c55b90_0;
    %load/vec4 v0x600002c55b00_0;
    %add;
    %assign/vec4 v0x600002c55c20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13de8f6e0;
T_15 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c57210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c573c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c56d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c56c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c57180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600002c56f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600002c57330_0;
    %assign/vec4 v0x600002c573c0_0, 0;
T_15.2 ;
    %load/vec4 v0x600002c56eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600002c56be0_0;
    %assign/vec4 v0x600002c56d00_0, 0;
    %load/vec4 v0x600002c56d00_0;
    %assign/vec4 v0x600002c56c70_0, 0;
    %load/vec4 v0x600002c56d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600002c57060_0;
    %assign/vec4 v0x600002c57180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600002c570f0_0;
    %load/vec4 v0x600002c57060_0;
    %add;
    %assign/vec4 v0x600002c57180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x13de8a8d0;
T_16 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c487e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c48990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c482d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c48240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c48750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600002c48510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600002c48900_0;
    %assign/vec4 v0x600002c48990_0, 0;
T_16.2 ;
    %load/vec4 v0x600002c48480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600002c481b0_0;
    %assign/vec4 v0x600002c482d0_0, 0;
    %load/vec4 v0x600002c482d0_0;
    %assign/vec4 v0x600002c48240_0, 0;
    %load/vec4 v0x600002c48360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600002c48630_0;
    %assign/vec4 v0x600002c48750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600002c486c0_0;
    %load/vec4 v0x600002c48630_0;
    %add;
    %assign/vec4 v0x600002c48750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x13de88280;
T_17 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c49d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c49ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c49830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c497a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c49cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600002c49a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600002c49e60_0;
    %assign/vec4 v0x600002c49ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x600002c499e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600002c49710_0;
    %assign/vec4 v0x600002c49830_0, 0;
    %load/vec4 v0x600002c49830_0;
    %assign/vec4 v0x600002c497a0_0, 0;
    %load/vec4 v0x600002c498c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600002c49b90_0;
    %assign/vec4 v0x600002c49cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600002c49c20_0;
    %load/vec4 v0x600002c49b90_0;
    %add;
    %assign/vec4 v0x600002c49cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x13de85c30;
T_18 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c4b2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c4b450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c4ad90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c4ad00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c4b210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600002c4afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600002c4b3c0_0;
    %assign/vec4 v0x600002c4b450_0, 0;
T_18.2 ;
    %load/vec4 v0x600002c4af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600002c4ac70_0;
    %assign/vec4 v0x600002c4ad90_0, 0;
    %load/vec4 v0x600002c4ad90_0;
    %assign/vec4 v0x600002c4ad00_0, 0;
    %load/vec4 v0x600002c4ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600002c4b0f0_0;
    %assign/vec4 v0x600002c4b210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600002c4b180_0;
    %load/vec4 v0x600002c4b0f0_0;
    %add;
    %assign/vec4 v0x600002c4b210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x13de835e0;
T_19 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c4c870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c4ca20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c4c360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c4c2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c4c7e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600002c4c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600002c4c990_0;
    %assign/vec4 v0x600002c4ca20_0, 0;
T_19.2 ;
    %load/vec4 v0x600002c4c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600002c4c240_0;
    %assign/vec4 v0x600002c4c360_0, 0;
    %load/vec4 v0x600002c4c360_0;
    %assign/vec4 v0x600002c4c2d0_0, 0;
    %load/vec4 v0x600002c4c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600002c4c6c0_0;
    %assign/vec4 v0x600002c4c7e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600002c4c750_0;
    %load/vec4 v0x600002c4c6c0_0;
    %add;
    %assign/vec4 v0x600002c4c7e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x13de81100;
T_20 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c4ddd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c4df80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c4d8c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c4d830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c4dd40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600002c4db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600002c4def0_0;
    %assign/vec4 v0x600002c4df80_0, 0;
T_20.2 ;
    %load/vec4 v0x600002c4da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600002c4d7a0_0;
    %assign/vec4 v0x600002c4d8c0_0, 0;
    %load/vec4 v0x600002c4d8c0_0;
    %assign/vec4 v0x600002c4d830_0, 0;
    %load/vec4 v0x600002c4d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600002c4dc20_0;
    %assign/vec4 v0x600002c4dd40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600002c4dcb0_0;
    %load/vec4 v0x600002c4dc20_0;
    %add;
    %assign/vec4 v0x600002c4dd40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x13de7eab0;
T_21 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c4f330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c4f4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c4ee20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c4ed90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c4f2a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600002c4f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600002c4f450_0;
    %assign/vec4 v0x600002c4f4e0_0, 0;
T_21.2 ;
    %load/vec4 v0x600002c4efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600002c4ed00_0;
    %assign/vec4 v0x600002c4ee20_0, 0;
    %load/vec4 v0x600002c4ee20_0;
    %assign/vec4 v0x600002c4ed90_0, 0;
    %load/vec4 v0x600002c4eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600002c4f180_0;
    %assign/vec4 v0x600002c4f2a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600002c4f210_0;
    %load/vec4 v0x600002c4f180_0;
    %add;
    %assign/vec4 v0x600002c4f2a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x13de7c460;
T_22 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c40900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c40ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c403f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c40360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c40870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600002c40630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600002c40a20_0;
    %assign/vec4 v0x600002c40ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x600002c405a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600002c402d0_0;
    %assign/vec4 v0x600002c403f0_0, 0;
    %load/vec4 v0x600002c403f0_0;
    %assign/vec4 v0x600002c40360_0, 0;
    %load/vec4 v0x600002c40480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600002c40750_0;
    %assign/vec4 v0x600002c40870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600002c407e0_0;
    %load/vec4 v0x600002c40750_0;
    %add;
    %assign/vec4 v0x600002c40870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x13de75170;
T_23 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c41e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c42010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c41950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c418c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c41dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600002c41b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600002c41f80_0;
    %assign/vec4 v0x600002c42010_0, 0;
T_23.2 ;
    %load/vec4 v0x600002c41b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600002c41830_0;
    %assign/vec4 v0x600002c41950_0, 0;
    %load/vec4 v0x600002c41950_0;
    %assign/vec4 v0x600002c418c0_0, 0;
    %load/vec4 v0x600002c419e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600002c41cb0_0;
    %assign/vec4 v0x600002c41dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600002c41d40_0;
    %load/vec4 v0x600002c41cb0_0;
    %add;
    %assign/vec4 v0x600002c41dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x13de84b30;
T_24 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c446c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c5c5a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x600002c5c5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002c5c5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c5c510, 0, 4;
    %load/vec4 v0x600002c5c5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c5c5a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600002c44360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c443f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c5c510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002c5c5a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x600002c5c5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x600002c5c5a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c5c510, 4;
    %ix/getv/s 3, v0x600002c5c5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c5c510, 0, 4;
    %load/vec4 v0x600002c5c5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c5c5a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x13de7fe90;
T_25 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c446c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c5c6c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x600002c5c6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002c5c6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c5c630, 0, 4;
    %load/vec4 v0x600002c5c6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c5c6c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600002c44360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c443f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c5c630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002c5c6c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x600002c5c6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x600002c5c6c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c5c630, 4;
    %ix/getv/s 3, v0x600002c5c6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c5c630, 0, 4;
    %load/vec4 v0x600002c5c6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c5c6c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x13de7b1f0;
T_26 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c446c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c5c7e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600002c5c7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002c5c7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c5c750, 0, 4;
    %load/vec4 v0x600002c5c7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c5c7e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600002c44360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c443f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c5c750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002c5c7e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600002c5c7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600002c5c7e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c5c750, 4;
    %ix/getv/s 3, v0x600002c5c7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c5c750, 0, 4;
    %load/vec4 v0x600002c5c7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c5c7e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x13de8e470;
T_27 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c446c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002c44990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002c44090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600002c44a20_0;
    %assign/vec4 v0x600002c44990_0, 0;
    %load/vec4 v0x600002c44120_0;
    %assign/vec4 v0x600002c44090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x13de8e470;
T_28 ;
    %wait E_0x600000b22e00;
    %load/vec4 v0x600002c44990_0;
    %store/vec4 v0x600002c44a20_0, 0, 3;
    %load/vec4 v0x600002c44090_0;
    %store/vec4 v0x600002c44120_0, 0, 16;
    %load/vec4 v0x600002c44990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600002c44900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600002c44bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600002c44a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002c44120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600002c44bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600002c44a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002c44120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600002c44090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002c44120_0, 0, 16;
    %load/vec4 v0x600002c43e70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002c44090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600002c44a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002c44120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600002c44090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002c44120_0, 0, 16;
    %load/vec4 v0x600002c442d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600002c44090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002c44a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002c44120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600002c44a20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x13de9b3d0;
T_29 ;
    %wait E_0x600000b26040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %load/vec4 v0x600002c39dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600002c39050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x13de9b3d0;
T_30 ;
    %wait E_0x600000b26000;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c38990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x13de9b540;
T_31 ;
    %wait E_0x600000b26040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %load/vec4 v0x600002c39dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600002c39050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x13de9b540;
T_32 ;
    %wait E_0x600000b26000;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c38990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x13de9b6b0;
T_33 ;
    %wait E_0x600000b26040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %load/vec4 v0x600002c39dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600002c39050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x13de9b6b0;
T_34 ;
    %wait E_0x600000b26000;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c38990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x13de9b820;
T_35 ;
    %wait E_0x600000b26040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %load/vec4 v0x600002c39dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600002c39050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x13de9b820;
T_36 ;
    %wait E_0x600000b26000;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c38990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x13de9b990;
T_37 ;
    %wait E_0x600000b26040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %load/vec4 v0x600002c39dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600002c39050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x13de9b990;
T_38 ;
    %wait E_0x600000b26000;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c38990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x13de9bb00;
T_39 ;
    %wait E_0x600000b26040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %load/vec4 v0x600002c39dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600002c39050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x13de9bb00;
T_40 ;
    %wait E_0x600000b26000;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c38990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x13de9bc70;
T_41 ;
    %wait E_0x600000b26040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %load/vec4 v0x600002c39dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600002c39050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x13de9bc70;
T_42 ;
    %wait E_0x600000b26000;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c38990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x13de9bde0;
T_43 ;
    %wait E_0x600000b26040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %load/vec4 v0x600002c39dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600002c39050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x13de9bde0;
T_44 ;
    %wait E_0x600000b26000;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c38990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x13de9bf50;
T_45 ;
    %wait E_0x600000b26040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %load/vec4 v0x600002c39dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600002c39050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x13de9bf50;
T_46 ;
    %wait E_0x600000b26000;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c38990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x13de9c0c0;
T_47 ;
    %wait E_0x600000b26040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %load/vec4 v0x600002c39dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600002c39050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x13de9c0c0;
T_48 ;
    %wait E_0x600000b26000;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c38990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x13de9c230;
T_49 ;
    %wait E_0x600000b26040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %load/vec4 v0x600002c39dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600002c39050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x13de9c230;
T_50 ;
    %wait E_0x600000b26000;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c38990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x13de9c3a0;
T_51 ;
    %wait E_0x600000b26040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %load/vec4 v0x600002c39dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600002c39050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x13de9c3a0;
T_52 ;
    %wait E_0x600000b26000;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c38990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x13de9c510;
T_53 ;
    %wait E_0x600000b26040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %load/vec4 v0x600002c39dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600002c39050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x13de9c510;
T_54 ;
    %wait E_0x600000b26000;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c38990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x13de9c680;
T_55 ;
    %wait E_0x600000b26040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %load/vec4 v0x600002c39dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600002c39050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x13de9c680;
T_56 ;
    %wait E_0x600000b26000;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c38990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x13de9c7f0;
T_57 ;
    %wait E_0x600000b26040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %load/vec4 v0x600002c39dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600002c39050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x13de9c7f0;
T_58 ;
    %wait E_0x600000b26000;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c38990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x13de9c960;
T_59 ;
    %wait E_0x600000b26040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %load/vec4 v0x600002c39dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600002c39050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c39290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x13de9c960;
T_60 ;
    %wait E_0x600000b26000;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c38990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x13de9af50;
T_61 ;
    %wait E_0x600000b25f40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c390e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x600002c390e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x600002c390e0_0;
    %load/vec4a v0x600002c39170, 4;
    %ix/getv/s 4, v0x600002c390e0_0;
    %store/vec4a v0x600002c39560, 4, 0;
    %load/vec4 v0x600002c390e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c390e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002c39c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600002c39c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c390e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x600002c390e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600002c39c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600002c39dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600002c39c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c390e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c39560, 4;
    %load/vec4 v0x600002c39c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c390e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002c39560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600002c39c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c390e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c39560, 4;
    %load/vec4 v0x600002c39c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c390e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c39560, 4;
    %add;
    %load/vec4 v0x600002c39c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c390e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002c39560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600002c39c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c390e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c39560, 4;
    %load/vec4 v0x600002c39c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c390e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c39560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600002c39c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c390e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c39560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600002c39c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c390e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c39560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600002c39c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c390e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002c39560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600002c39c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c390e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c39560, 4;
    %load/vec4 v0x600002c39c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c390e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c39560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600002c39c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c390e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c39560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600002c39c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c390e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c39560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600002c39c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c390e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002c39560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600002c390e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c390e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600002c39c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c39c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39560, 4;
    %store/vec4 v0x600002c394d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x13de9af50;
T_62 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c395f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002c39cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002c38c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002c38f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002c38900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c39b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c398c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c39dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002c39ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002c3a130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002c3a2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002c39050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002c393b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002c38e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c39b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c398c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38ea0_0, 0;
    %load/vec4 v0x600002c39cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002c39cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600002c38cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600002c38ab0_0;
    %assign/vec4 v0x600002c38c60_0, 0;
    %load/vec4 v0x600002c39d40_0;
    %assign/vec4 v0x600002c39dd0_0, 0;
    %load/vec4 v0x600002c39e60_0;
    %assign/vec4 v0x600002c39ef0_0, 0;
    %load/vec4 v0x600002c3a010_0;
    %assign/vec4 v0x600002c3a130_0, 0;
    %load/vec4 v0x600002c3a1c0_0;
    %assign/vec4 v0x600002c3a2e0_0, 0;
    %load/vec4 v0x600002c38fc0_0;
    %assign/vec4 v0x600002c39050_0, 0;
    %load/vec4 v0x600002c39320_0;
    %assign/vec4 v0x600002c393b0_0, 0;
    %load/vec4 v0x600002c38d80_0;
    %assign/vec4 v0x600002c38e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002c39cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600002c38e10_0;
    %assign/vec4 v0x600002c38f30_0, 0;
    %load/vec4 v0x600002c393b0_0;
    %assign/vec4 v0x600002c38900_0, 0;
    %load/vec4 v0x600002c39dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002c39cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c398c0_0, 0;
    %load/vec4 v0x600002c393b0_0;
    %assign/vec4 v0x600002c39710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002c39cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c39b90_0, 0;
    %load/vec4 v0x600002c393b0_0;
    %assign/vec4 v0x600002c39710_0, 0;
    %load/vec4 v0x600002c3a0a0_0;
    %assign/vec4 v0x600002c39a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002c39cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002c39cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002c39cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002c39cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600002c38990_0;
    %load/vec4 v0x600002c39ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002c39cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600002c39950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600002c39dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600002c39cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002c39cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x600002c397a0_0;
    %load/vec4 v0x600002c39ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002c39cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600002c394d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c39ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002c39cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c38ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002c39cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x13de6b070;
T_63 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c58cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002c59320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c58b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002c58bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002c58360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002c58c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002c583f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002c587e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002c58ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002c58630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002c586c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002c58900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002c58990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002c58480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002c58e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002c59170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c59290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c58fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002c67450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002c67060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c67570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c67180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c67720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c67330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002c67cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c67de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c606c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c67b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c58510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c59290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c58fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c58510_0, 0;
    %load/vec4 v0x600002c59320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002c59320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x600002c582d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x600002c593b0_0;
    %assign/vec4 v0x600002c58b40_0, 0;
    %load/vec4 v0x600002c585a0_0;
    %assign/vec4 v0x600002c58630_0, 0;
    %load/vec4 v0x600002c58870_0;
    %assign/vec4 v0x600002c58900_0, 0;
    %load/vec4 v0x600002c58000_0;
    %assign/vec4 v0x600002c58c60_0, 0;
    %load/vec4 v0x600002c60630_0;
    %assign/vec4 v0x600002c583f0_0, 0;
    %load/vec4 v0x600002c58750_0;
    %assign/vec4 v0x600002c587e0_0, 0;
    %load/vec4 v0x600002c58a20_0;
    %assign/vec4 v0x600002c58ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c59320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600002c58630_0;
    %assign/vec4 v0x600002c586c0_0, 0;
    %load/vec4 v0x600002c58900_0;
    %assign/vec4 v0x600002c58990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002c58bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002c58360_0, 0;
    %load/vec4 v0x600002c58b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002c59320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002c59320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002c59320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x600002c586c0_0;
    %assign/vec4 v0x600002c67060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c67180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c67330_0, 0;
    %load/vec4 v0x600002c67210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600002c67330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c67330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c67b10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002c59320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600002c67ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600002c67b10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600002c67960_0;
    %assign/vec4 v0x600002c58480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c67b10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002c59320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600002c58990_0;
    %assign/vec4 v0x600002c58e10_0, 0;
    %load/vec4 v0x600002c58480_0;
    %assign/vec4 v0x600002c59170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c59290_0, 0;
    %load/vec4 v0x600002c59050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002c59320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600002c58990_0;
    %assign/vec4 v0x600002c58e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c58fc0_0, 0;
    %load/vec4 v0x600002c59050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002c59320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600002c59320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600002c58ea0_0;
    %assign/vec4 v0x600002c58480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002c59320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x600002c586c0_0;
    %assign/vec4 v0x600002c67450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c67570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c67720_0, 0;
    %load/vec4 v0x600002c67600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600002c67720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c67720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002c59320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600002c58480_0;
    %assign/vec4 v0x600002c67cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c67de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c606c0_0, 0;
    %load/vec4 v0x600002c67e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x600002c606c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c606c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c67de0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002c59320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x600002c678d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002c59320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600002c58360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002c58360_0, 0;
    %load/vec4 v0x600002c586c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600002c586c0_0, 0;
    %load/vec4 v0x600002c58990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600002c58990_0, 0;
    %load/vec4 v0x600002c583f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002c58360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600002c59320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600002c58b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002c59320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002c59320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002c59320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600002c58bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002c58bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002c58360_0, 0;
    %load/vec4 v0x600002c58c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002c58bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002c59320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600002c58630_0;
    %load/vec4 v0x600002c58bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600002c587e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600002c586c0_0, 0;
    %load/vec4 v0x600002c58900_0;
    %load/vec4 v0x600002c58bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600002c58ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600002c58990_0, 0;
    %load/vec4 v0x600002c58b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002c59320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002c59320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002c59320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c58510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002c59320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x13de6a410;
T_64 ;
    %wait E_0x600000b25340;
    %load/vec4 v0x600002c450e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600002c45050_0;
    %load/vec4 v0x600002c44cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c44ea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600002c44fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600002c44cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002c44ea0, 4;
    %assign/vec4 v0x600002c44f30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x13de6a410;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c44e10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600002c44e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002c44e10_0;
    %store/vec4a v0x600002c44ea0, 4, 0;
    %load/vec4 v0x600002c44e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c44e10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x13de6a6f0;
T_66 ;
    %wait E_0x600000b25340;
    %load/vec4 v0x600002c455f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600002c45560_0;
    %load/vec4 v0x600002c45200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c453b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x600002c454d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600002c45200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002c453b0, 4;
    %assign/vec4 v0x600002c45440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x13de6a6f0;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c45320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600002c45320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002c45320_0;
    %store/vec4a v0x600002c453b0, 4, 0;
    %load/vec4 v0x600002c45320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c45320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x13dea0870;
T_68 ;
    %wait E_0x600000b25340;
    %load/vec4 v0x600002c45b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600002c45a70_0;
    %load/vec4 v0x600002c45710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c458c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x600002c459e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600002c45710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002c458c0, 4;
    %assign/vec4 v0x600002c45950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x13dea0870;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c45830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600002c45830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002c45830_0;
    %store/vec4a v0x600002c458c0, 4, 0;
    %load/vec4 v0x600002c45830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c45830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x13de9a900;
T_70 ;
    %wait E_0x600000b25340;
    %load/vec4 v0x600002c46010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600002c45f80_0;
    %load/vec4 v0x600002c45c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c45dd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600002c45ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600002c45c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002c45dd0, 4;
    %assign/vec4 v0x600002c45e60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x13de9a900;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c45d40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600002c45d40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002c45d40_0;
    %store/vec4a v0x600002c45dd0, 4, 0;
    %load/vec4 v0x600002c45d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c45d40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x13de9a170;
T_72 ;
    %wait E_0x600000b25200;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c462e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600002c462e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600002c47960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x600002c466d0_0;
    %pad/u 32;
    %load/vec4 v0x600002c462e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4 v0x600002c47c30_0, 4, 1;
    %load/vec4 v0x600002c47450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600002c46520_0;
    %pad/u 32;
    %load/vec4 v0x600002c462e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4 v0x600002c47b10_0, 4, 1;
    %load/vec4 v0x600002c47720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600002c46640_0;
    %pad/u 32;
    %load/vec4 v0x600002c462e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4 v0x600002c47ba0_0, 4, 1;
    %load/vec4 v0x600002c381b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600002c38000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600002c46910_0;
    %pad/u 32;
    %load/vec4 v0x600002c462e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4 v0x600002c47cc0_0, 4, 1;
    %load/vec4 v0x600002c46f40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600002c46d90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600002c46400_0;
    %pad/u 32;
    %load/vec4 v0x600002c462e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4 v0x600002c47a80_0, 4, 1;
    %load/vec4 v0x600002c462e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c462e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x13de9a170;
T_73 ;
    %wait E_0x600000b251c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c462e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600002c462e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600002c47c30_0;
    %load/vec4 v0x600002c462e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4 v0x600002c47180_0, 4, 1;
    %load/vec4 v0x600002c47b10_0;
    %load/vec4 v0x600002c462e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600002c47c30_0;
    %load/vec4 v0x600002c462e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4 v0x600002c47060_0, 4, 1;
    %load/vec4 v0x600002c47ba0_0;
    %load/vec4 v0x600002c462e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600002c47c30_0;
    %load/vec4 v0x600002c462e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600002c47b10_0;
    %load/vec4 v0x600002c462e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4 v0x600002c470f0_0, 4, 1;
    %load/vec4 v0x600002c47cc0_0;
    %load/vec4 v0x600002c462e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600002c47c30_0;
    %load/vec4 v0x600002c462e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600002c47b10_0;
    %load/vec4 v0x600002c462e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600002c47ba0_0;
    %load/vec4 v0x600002c462e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4 v0x600002c47210_0, 4, 1;
    %load/vec4 v0x600002c47a80_0;
    %load/vec4 v0x600002c462e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600002c47c30_0;
    %load/vec4 v0x600002c462e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600002c47b10_0;
    %load/vec4 v0x600002c462e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600002c47ba0_0;
    %load/vec4 v0x600002c462e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600002c47cc0_0;
    %load/vec4 v0x600002c462e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4 v0x600002c46fd0_0, 4, 1;
    %load/vec4 v0x600002c47180_0;
    %load/vec4 v0x600002c462e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x600002c383f0_0;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4a v0x600002c46370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4a v0x600002c46a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4 v0x600002c46ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4 v0x600002c46880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600002c47060_0;
    %load/vec4 v0x600002c462e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x600002c382d0_0;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4a v0x600002c46370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4a v0x600002c46a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4 v0x600002c46ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4 v0x600002c46880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600002c470f0_0;
    %load/vec4 v0x600002c462e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600002c38360_0;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4a v0x600002c46370, 4, 0;
    %load/vec4 v0x600002c47690_0;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4a v0x600002c46a30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4 v0x600002c46ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4 v0x600002c46880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600002c47210_0;
    %load/vec4 v0x600002c462e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600002c38480_0;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4a v0x600002c46370, 4, 0;
    %load/vec4 v0x600002c38120_0;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4a v0x600002c46a30, 4, 0;
    %load/vec4 v0x600002c381b0_0;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4 v0x600002c46ac0_0, 4, 1;
    %load/vec4 v0x600002c38000_0;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4 v0x600002c46880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600002c46fd0_0;
    %load/vec4 v0x600002c462e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600002c38240_0;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4a v0x600002c46370, 4, 0;
    %load/vec4 v0x600002c46eb0_0;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4a v0x600002c46a30, 4, 0;
    %load/vec4 v0x600002c46f40_0;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4 v0x600002c46ac0_0, 4, 1;
    %load/vec4 v0x600002c46d90_0;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4 v0x600002c46880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4a v0x600002c46370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4a v0x600002c46a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4 v0x600002c46ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002c462e0_0;
    %store/vec4 v0x600002c46880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600002c462e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c462e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x13de9a170;
T_74 ;
    %wait E_0x600000b25340;
    %load/vec4 v0x600002c466d0_0;
    %assign/vec4 v0x600002c46760_0, 0;
    %load/vec4 v0x600002c46520_0;
    %assign/vec4 v0x600002c465b0_0, 0;
    %load/vec4 v0x600002c46910_0;
    %assign/vec4 v0x600002c469a0_0, 0;
    %load/vec4 v0x600002c46400_0;
    %assign/vec4 v0x600002c46490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x13de9a170;
T_75 ;
    %wait E_0x600000b25140;
    %load/vec4 v0x600002c46760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002c467f0, 4;
    %store/vec4 v0x600002c478d0_0, 0, 256;
    %load/vec4 v0x600002c465b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002c467f0, 4;
    %store/vec4 v0x600002c473c0_0, 0, 256;
    %load/vec4 v0x600002c469a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002c467f0, 4;
    %store/vec4 v0x600002c47f00_0, 0, 256;
    %load/vec4 v0x600002c46490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002c467f0, 4;
    %store/vec4 v0x600002c46d00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x13de95310;
T_76 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c3e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002c3c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3c3f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x600002c3c6c0_0;
    %assign/vec4 v0x600002c3c3f0_0, 0;
    %load/vec4 v0x600002c3c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x600002c3c5a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600002c3c2d0, 4;
    %assign/vec4 v0x600002c3c360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x13de95310;
T_77 ;
    %wait E_0x600000b25340;
    %load/vec4 v0x600002c3dd40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600002c3dcb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600002c3dc20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600002c3db90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600002c3db00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3c2d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x13de95310;
T_78 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c3e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3ebe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002c3eb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3b180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3d680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c3b060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600002c3d710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002c3ebe0_0, 0;
    %load/vec4 v0x600002c3ce10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600002c3eb50_0, 0;
    %load/vec4 v0x600002c3d710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002c3b0f0_0, 0;
    %load/vec4 v0x600002c3b0f0_0;
    %assign/vec4 v0x600002c3b180_0, 0;
    %load/vec4 v0x600002c3d5f0_0;
    %assign/vec4 v0x600002c3d680_0, 0;
    %load/vec4 v0x600002c3cab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600002c3b060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x13de95310;
T_79 ;
    %wait E_0x600000b22500;
    %load/vec4 v0x600002c3e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002c3d710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002c3cea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002c3d3b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002c3ce10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3d5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c3d440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3cf30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3d5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3cf30_0, 0;
    %load/vec4 v0x600002c3e370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600002c3d200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600002c3d710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600002c3d710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x600002c3d3b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002c3d3b0_0, 0;
T_79.2 ;
    %load/vec4 v0x600002c3d710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c3d440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002c3d3b0_0, 0;
    %load/vec4 v0x600002c3c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3d440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002c3ce10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002c3d710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x600002c3d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600002c3ce10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600002c3ce10_0, 0;
    %load/vec4 v0x600002c3ce10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c3d5f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002c3cea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002c3d710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600002c3cbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600002c3cea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002c3cea0_0, 0;
T_79.19 ;
    %load/vec4 v0x600002c3e250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002c3d710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x600002c3d3b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002c3d710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c3cf30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002c3d710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x13de9a500;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c3f720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c30090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c303f0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600002c30480_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c3f7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c30120_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002c3f960_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600002c3f8d0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c3fb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c3f9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c3fcc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c3efd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c3ed90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c3f600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c3f210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c3f450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c3f330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002c3f180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002c3f2a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x13de9a500;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x600002c3f720_0;
    %inv;
    %store/vec4 v0x600002c3f720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x13de9a500;
T_82 ;
    %vpi_call/w 3 61 "$display", "Simple E2E GEMM Test" {0 0 0};
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c44ea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c453b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c458c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c45dd0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c44ea0, 4, 0;
    %pushi/vec4 134678021, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c453b0, 4, 0;
    %pushi/vec4 202050057, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c458c0, 4, 0;
    %pushi/vec4 269422093, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c45dd0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c3c2d0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c3c2d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c30090_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c30090_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600000b21b40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c303f0_0, 0, 1;
    %wait E_0x600000b25340;
    %wait E_0x600000b25340;
    %wait E_0x600000b21b40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c303f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c3f840_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600002c3f840_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600000b25340;
    %load/vec4 v0x600002c302d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x600002c3f840_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600002c3f840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c3f840_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c44ea0, 4;
    %store/vec4 v0x600002c3fde0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c453b0, 4;
    %store/vec4 v0x600002c3fe70_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c458c0, 4;
    %store/vec4 v0x600002c3ff00_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c45dd0, 4;
    %store/vec4 v0x600002c30000_0, 0, 256;
    %vpi_call/w 3 101 "$display", "\012Results (expected: identity * A = A):" {0 0 0};
    %load/vec4 v0x600002c3fde0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002c3fde0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002c3fde0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002c3fde0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 102 "$display", "  Row 0: [%0d, %0d, %0d, %0d] (expected [1,2,3,4])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002c3fe70_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002c3fe70_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002c3fe70_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002c3fe70_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 105 "$display", "  Row 1: [%0d, %0d, %0d, %0d] (expected [5,6,7,8])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002c3ff00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002c3ff00_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002c3ff00_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002c3ff00_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 108 "$display", "  Row 2: [%0d, %0d, %0d, %0d] (expected [9,10,11,12])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002c30000_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002c30000_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002c30000_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002c30000_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 111 "$display", "  Row 3: [%0d, %0d, %0d, %0d] (expected [13,14,15,16])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002c3fde0_0;
    %parti/s 32, 0, 2;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_82.20, 4;
    %load/vec4 v0x600002c3fde0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.20;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_82.19, 22;
    %load/vec4 v0x600002c3fde0_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.19;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_82.18, 21;
    %load/vec4 v0x600002c3fde0_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.18;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_82.17, 20;
    %load/vec4 v0x600002c3fe70_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.17;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_82.16, 19;
    %load/vec4 v0x600002c3fe70_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.16;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_82.15, 18;
    %load/vec4 v0x600002c3fe70_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.15;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_82.14, 17;
    %load/vec4 v0x600002c3fe70_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.14;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_82.13, 16;
    %load/vec4 v0x600002c3ff00_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.13;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_82.12, 15;
    %load/vec4 v0x600002c3ff00_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.12;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_82.11, 14;
    %load/vec4 v0x600002c3ff00_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.11;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_82.10, 13;
    %load/vec4 v0x600002c3ff00_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.10;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_82.9, 12;
    %load/vec4 v0x600002c30000_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.9;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_82.8, 11;
    %load/vec4 v0x600002c30000_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 14, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_82.7, 10;
    %load/vec4 v0x600002c30000_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_82.6, 9;
    %load/vec4 v0x600002c30000_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %vpi_call/w 3 119 "$display", "\012>>> E2E GEMM TEST PASSED! <<<" {0 0 0};
    %jmp T_82.5;
T_82.4 ;
    %vpi_call/w 3 121 "$display", "\012>>> E2E GEMM TEST FAILED <<<" {0 0 0};
T_82.5 ;
    %vpi_call/w 3 123 "$finish" {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_simple.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
