{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522521112226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522521112227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 31 14:31:52 2018 " "Processing started: Sat Mar 31 14:31:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522521112227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522521112227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bounce -c bounce " "Command: quartus_map --read_settings_files=on --write_settings_files=off bounce -c bounce" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522521112227 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522521112434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522521112434 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 modules.v(71) " "Verilog HDL Expression warning at modules.v(71): truncated literal to match 10 bits" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1522521121280 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "modules.v(155) " "Verilog HDL information at modules.v(155): always construct contains both blocking and non-blocking assignments" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 155 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522521121280 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "modules.v(205) " "Verilog HDL information at modules.v(205): always construct contains both blocking and non-blocking assignments" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 205 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522521121280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules.v 4 4 " "Found 4 design units, including 4 entities, in source file modules.v" { { "Info" "ISGN_ENTITY_NAME" "1 mechanics " "Found entity 1: mechanics" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522521121282 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522521121282 ""} { "Info" "ISGN_ENTITY_NAME" "3 control " "Found entity 3: control" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522521121282 ""} { "Info" "ISGN_ENTITY_NAME" "4 rate_divider " "Found entity 4: rate_divider" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522521121282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522521121282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "/home/mustafa/Desktop/bounce/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522521121283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522521121283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "/home/mustafa/Desktop/bounce/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522521121284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522521121284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "/home/mustafa/Desktop/bounce/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522521121285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522521121285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "/home/mustafa/Desktop/bounce/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522521121285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522521121285 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(211) " "Verilog HDL Module Instantiation warning at bounce.v(211): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 211 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522521121286 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(258) " "Verilog HDL Module Instantiation warning at bounce.v(258): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 258 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522521121286 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(305) " "Verilog HDL Module Instantiation warning at bounce.v(305): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 305 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522521121286 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(349) " "Verilog HDL Module Instantiation warning at bounce.v(349): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 349 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522521121286 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(393) " "Verilog HDL Module Instantiation warning at bounce.v(393): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 393 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522521121286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bounce.v 1 1 " "Found 1 design units, including 1 entities, in source file bounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 bounce " "Found entity 1: bounce" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522521121287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522521121287 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "collided modules.v(65) " "Verilog HDL Implicit Net warning at modules.v(65): created implicit net for \"collided\"" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522521121287 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "game_reset bounce.v(57) " "Verilog HDL error at bounce.v(57): object \"game_reset\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 57 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1522521121288 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "lives bounce.v(58) " "Verilog HDL error at bounce.v(58): object \"lives\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 58 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1522521121288 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mustafa/Desktop/bounce/output_files/bounce.map.smsg " "Generated suppressed messages file /home/mustafa/Desktop/bounce/output_files/bounce.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522521121299 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "888 " "Peak virtual memory: 888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522521121369 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 31 14:32:01 2018 " "Processing ended: Sat Mar 31 14:32:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522521121369 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522521121369 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522521121369 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522521121369 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522521121445 ""}
